TimeQuest Timing Analyzer report for Huerta_Automatizada
Sat Jun 12 23:51:12 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'enter_planta_2'
 13. Slow Model Setup: 'enter_planta_1'
 14. Slow Model Setup: 'enter_planta_3'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'enter_planta_1'
 17. Slow Model Hold: 'enter_planta_2'
 18. Slow Model Hold: 'enter_planta_3'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'enter_planta_1'
 21. Slow Model Minimum Pulse Width: 'enter_planta_2'
 22. Slow Model Minimum Pulse Width: 'enter_planta_3'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk'
 35. Fast Model Setup: 'enter_planta_2'
 36. Fast Model Setup: 'enter_planta_1'
 37. Fast Model Setup: 'enter_planta_3'
 38. Fast Model Hold: 'clk'
 39. Fast Model Hold: 'enter_planta_1'
 40. Fast Model Hold: 'enter_planta_2'
 41. Fast Model Hold: 'enter_planta_3'
 42. Fast Model Minimum Pulse Width: 'clk'
 43. Fast Model Minimum Pulse Width: 'enter_planta_1'
 44. Fast Model Minimum Pulse Width: 'enter_planta_2'
 45. Fast Model Minimum Pulse Width: 'enter_planta_3'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Huerta_Automatizada                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; clk            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }            ;
; enter_planta_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_1 } ;
; enter_planta_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_2 } ;
; enter_planta_3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_3 } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                       ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 164.07 MHz ; 164.07 MHz      ; clk            ;                                                               ;
; 533.9 MHz  ; 405.02 MHz      ; enter_planta_2 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 570.13 MHz ; 405.02 MHz      ; enter_planta_1 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 608.64 MHz ; 405.02 MHz      ; enter_planta_3 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -5.095 ; -298.304      ;
; enter_planta_2 ; -0.873 ; -1.857        ;
; enter_planta_1 ; -0.754 ; -1.664        ;
; enter_planta_3 ; -0.643 ; -1.400        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.146 ; -0.405        ;
; enter_planta_1 ; 0.445  ; 0.000         ;
; enter_planta_2 ; 0.445  ; 0.000         ;
; enter_planta_3 ; 0.445  ; 0.000         ;
+----------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.064 ; -357.013      ;
; enter_planta_1 ; -1.469 ; -5.135        ;
; enter_planta_2 ; -1.469 ; -5.135        ;
; enter_planta_3 ; -1.469 ; -5.135        ;
+----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.095 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.384      ; 6.517      ;
; -5.095 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.384      ; 6.517      ;
; -5.095 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.384      ; 6.517      ;
; -5.095 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.384      ; 6.517      ;
; -5.088 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.440      ; 6.566      ;
; -5.088 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.440      ; 6.566      ;
; -5.088 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.440      ; 6.566      ;
; -5.088 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.440      ; 6.566      ;
; -4.926 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.393      ; 6.357      ;
; -4.926 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.393      ; 6.357      ;
; -4.926 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.393      ; 6.357      ;
; -4.926 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.393      ; 6.357      ;
; -4.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.352      ;
; -4.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.352      ;
; -4.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.352      ;
; -4.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.352      ;
; -4.909 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.345      ;
; -4.909 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.345      ;
; -4.909 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.345      ;
; -4.909 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.398      ; 6.345      ;
; -4.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.381      ; 6.321      ;
; -4.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.381      ; 6.321      ;
; -4.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.381      ; 6.321      ;
; -4.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.381      ; 6.321      ;
; -4.888 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.176      ;
; -4.888 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.176      ;
; -4.888 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.176      ;
; -4.888 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.176      ;
; -4.885 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 6.151      ;
; -4.885 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 6.151      ;
; -4.885 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 6.151      ;
; -4.885 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 6.151      ;
; -4.841 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.521      ; 6.400      ;
; -4.841 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.521      ; 6.400      ;
; -4.841 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.521      ; 6.400      ;
; -4.841 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.521      ; 6.400      ;
; -4.816 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.350      ; 6.204      ;
; -4.816 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.350      ; 6.204      ;
; -4.816 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.350      ; 6.204      ;
; -4.816 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.350      ; 6.204      ;
; -4.812 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.100      ;
; -4.812 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.100      ;
; -4.812 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.100      ;
; -4.812 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.250      ; 6.100      ;
; -4.770 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.247      ; 6.055      ;
; -4.770 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.247      ; 6.055      ;
; -4.770 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.247      ; 6.055      ;
; -4.770 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.247      ; 6.055      ;
; -4.742 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.446      ; 6.226      ;
; -4.742 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.446      ; 6.226      ;
; -4.742 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.446      ; 6.226      ;
; -4.742 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.446      ; 6.226      ;
; -4.738 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.350      ; 6.126      ;
; -4.738 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.350      ; 6.126      ;
; -4.738 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.350      ; 6.126      ;
; -4.738 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.350      ; 6.126      ;
; -4.714 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.512      ; 6.264      ;
; -4.714 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.512      ; 6.264      ;
; -4.714 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.512      ; 6.264      ;
; -4.714 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.512      ; 6.264      ;
; -4.694 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.119      ;
; -4.694 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.119      ;
; -4.694 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.119      ;
; -4.694 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.119      ;
; -4.655 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.937      ;
; -4.655 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.937      ;
; -4.655 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.937      ;
; -4.655 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.937      ;
; -4.654 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.396      ; 6.088      ;
; -4.654 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.396      ; 6.088      ;
; -4.654 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.396      ; 6.088      ;
; -4.654 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.396      ; 6.088      ;
; -4.652 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.934      ;
; -4.652 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.934      ;
; -4.652 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.934      ;
; -4.652 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.244      ; 5.934      ;
; -4.638 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.063      ;
; -4.638 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.063      ;
; -4.638 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.063      ;
; -4.638 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.387      ; 6.063      ;
; -4.611 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.884      ;
; -4.611 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.884      ;
; -4.611 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.884      ;
; -4.611 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.884      ;
; -4.610 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.883      ;
; -4.610 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.883      ;
; -4.610 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.883      ;
; -4.610 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.235      ; 5.883      ;
; -4.609 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.592      ; 6.239      ;
; -4.609 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.592      ; 6.239      ;
; -4.609 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.592      ; 6.239      ;
; -4.609 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.592      ; 6.239      ;
; -4.577 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.843      ;
; -4.577 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.843      ;
; -4.577 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.843      ;
; -4.577 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.843      ;
; -4.575 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.841      ;
; -4.575 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.841      ;
; -4.575 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.841      ;
; -4.575 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.228      ; 5.841      ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_2'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.873 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.021      ; 1.932      ;
; -0.749 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.025      ; 1.812      ;
; -0.522 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.004     ; 1.556      ;
; -0.462 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.004      ; 1.504      ;
; -0.408 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.021     ; 1.425      ;
; -0.319 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.357      ;
; -0.312 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.350      ;
; 0.307  ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_1'                                                                                                              ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; -0.754 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.002     ; 1.790      ;
; -0.467 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.002      ; 1.507      ;
; -0.443 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.002     ; 1.479      ;
; -0.364 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.402      ;
; -0.357 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.395      ;
; -0.319 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.357      ;
; -0.126 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.002      ; 1.166      ;
; 0.307  ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.731      ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_3'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.643 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.002     ; 1.679      ;
; -0.548 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.586      ;
; -0.388 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.002     ; 1.424      ;
; -0.369 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.002      ; 1.409      ;
; -0.358 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.396      ;
; -0.320 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.358      ;
; -0.112 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.002      ; 1.152      ;
; 0.307  ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.146 ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.301      ;
; -0.136 ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.328      ; 1.478      ;
; -0.123 ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.324      ;
; 0.041  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.463      ;
; 0.051  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.659      ;
; 0.054  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.662      ;
; 0.057  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.328      ; 1.671      ;
; 0.069  ; enter_planta_3                                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; 0.000        ; 3.633      ; 3.952      ;
; 0.128  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 1.571      ;
; 0.136  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.558      ;
; 0.167  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.480      ;
; 0.173  ; enter_planta_1                                                                                                                                     ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; 0.000        ; 3.397      ; 3.820      ;
; 0.200  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.808      ;
; 0.208  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.816      ;
; 0.209  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.817      ;
; 0.218  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.826      ;
; 0.222  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.830      ;
; 0.262  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.870      ;
; 0.263  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.576      ;
; 0.265  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.576      ;
; 0.267  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.689      ;
; 0.292  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.326      ; 1.904      ;
; 0.317  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.925      ;
; 0.318  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.322      ; 1.926      ;
; 0.329  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.776      ;
; 0.369  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.682      ;
; 0.383  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.805      ;
; 0.402  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 1.845      ;
; 0.403  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 1.846      ;
; 0.422  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.869      ;
; 0.425  ; enter_planta_2                                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; 0.000        ; 3.370      ; 4.045      ;
; 0.432  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.854      ;
; 0.439  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.886      ;
; 0.441  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.320      ; 2.047      ;
; 0.444  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.320      ; 2.050      ;
; 0.445  ; verificador:instx|fstate.data                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.valP                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.valTemp                                                                                                                   ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.data                                                                                                                     ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.valP                                                                                                                     ; verificador:inst41|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.valTemp                                                                                                                  ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.data                                                                                                                     ; verificador:inst06|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.valP                                                                                                                     ; verificador:inst06|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.valTemp                                                                                                                  ; verificador:inst06|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.472  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.785      ;
; 0.497  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.161      ; 1.944      ;
; 0.501  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.814      ;
; 0.507  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.136      ; 1.929      ;
; 0.513  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 1.956      ;
; 0.530  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.843      ;
; 0.532  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.845      ;
; 0.535  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.848      ;
; 0.541  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.854      ;
; 0.550  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.863      ;
; 0.558  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 2.001      ;
; 0.569  ; enter_planta_3                                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; -0.500       ; 3.633      ; 3.952      ;
; 0.575  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 1.320      ; 2.181      ;
; 0.581  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.320      ; 2.187      ;
; 0.582  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 1.320      ; 2.188      ;
; 0.590  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.901      ;
; 0.608  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.883      ; 1.741      ;
; 0.625  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.936      ;
; 0.627  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.938      ;
; 0.633  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.157      ; 2.076      ;
; 0.638  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.561      ; 1.449      ;
; 0.639  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.950      ;
; 0.645  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.025      ; 1.956      ;
; 0.650  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.565      ; 1.465      ;
; 0.673  ; enter_planta_1                                                                                                                                     ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; -0.500       ; 3.397      ; 3.820      ;
; 0.679  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 1.992      ;
; 0.701  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.540      ; 1.491      ;
; 0.733  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 1.027      ; 2.046      ;
; 0.752  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.770      ; 1.772      ;
; 0.887  ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk            ; clk         ; 0.000        ; 0.194      ; 1.367      ;
; 0.925  ; enter_planta_2                                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; -0.500       ; 3.370      ; 4.045      ;
; 0.928  ; verificador:instx|fstate.valHum                                                                                                                    ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 1.214      ;
; 0.929  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.881      ; 2.060      ;
; 0.941  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.883      ; 2.074      ;
; 0.968  ; verificador:inst41|fstate.data                                                                                                                     ; verificador:inst41|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; verificador:inst06|fstate.data                                                                                                                     ; verificador:inst06|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 0.976  ; verificador:inst41|fstate.valK                                                                                                                     ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.262      ;
; 0.978  ; verificador:instx|fstate.valP                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979  ; verificador:inst41|fstate.valP                                                                                                                     ; verificador:inst41|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.981  ; verificador:inst06|fstate.valK                                                                                                                     ; verificador:inst06|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 1.006  ; verificador:instx|fstate.data                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 1.292      ;
; 1.010  ; verificador:inst06|fstate.valP                                                                                                                     ; verificador:inst06|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.042  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.328      ;
; 1.048  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.334      ;
; 1.051  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.772      ; 2.073      ;
; 1.052  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.772      ; 2.074      ;
; 1.069  ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]        ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]        ; clk            ; clk         ; 0.000        ; 0.003      ; 1.358      ;
; 1.071  ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk            ; clk         ; 0.000        ; 0.003      ; 1.360      ;
; 1.090  ; Comparador_planta_2:inst0002|comparador_humedad_minima_cana_de_azucar:inst15|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; Comparador_planta_2:inst0002|comparador_humedad_maxima_cana_de_azucar:inst16|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk            ; clk         ; 0.000        ; 0.218      ; 1.594      ;
; 1.095  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.381      ;
; 1.097  ; verificador:inst06|fstate.valTemp                                                                                                                  ; verificador:inst06|fstate.valHum                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.383      ;
; 1.106  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.392      ;
; 1.118  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.404      ;
; 1.140  ; verificador:inst41|fstate.valHum                                                                                                                   ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; -0.006     ; 1.420      ;
; 1.206  ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; Comparador_planta_3:inst003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                              ; clk            ; clk         ; 0.000        ; 0.100      ; 1.592      ;
; 1.252  ; verificador:instx|fstate.valK                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.538      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.731      ;
; 0.878 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.002      ; 1.166      ;
; 1.056 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.342      ;
; 1.071 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.357      ;
; 1.109 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.395      ;
; 1.195 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.002     ; 1.479      ;
; 1.219 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.002      ; 1.507      ;
; 1.506 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.002     ; 1.790      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.731      ;
; 1.026 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.025      ; 1.337      ;
; 1.064 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.350      ;
; 1.071 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.357      ;
; 1.160 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.021     ; 1.425      ;
; 1.214 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.004      ; 1.504      ;
; 1.274 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.004     ; 1.556      ;
; 1.625 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.021      ; 1.932      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.731      ;
; 0.826 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.112      ;
; 0.864 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.002      ; 1.152      ;
; 1.072 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.358      ;
; 1.110 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.396      ;
; 1.121 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.002      ; 1.409      ;
; 1.140 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.002     ; 1.424      ;
; 1.395 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.002     ; 1.679      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.463  ; 0.463  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.715  ; 0.715  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.359  ; 0.359  ; Rise       ; clk             ;
; gnd            ; clk            ; 6.760  ; 6.760  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.305 ; -0.305 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.475 ; -0.475 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.486 ; -0.486 ; Rise       ; clk             ;
; sw3            ; clk            ; 0.053  ; 0.053  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.165  ; 0.165  ; Rise       ; clk             ;
; sw5            ; clk            ; -0.297 ; -0.297 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.372 ; -0.372 ; Rise       ; clk             ;
; sw7            ; clk            ; 0.047  ; 0.047  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.048  ; 0.048  ; Rise       ; clk             ;
; sw9            ; clk            ; 1.482  ; 1.482  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 5.580  ; 5.580  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 5.571  ; 5.571  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 5.578  ; 5.578  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; -0.173 ; -0.173 ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; -0.425 ; -0.425 ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; -0.069 ; -0.069 ; Rise       ; clk             ;
; gnd            ; clk            ; -4.126 ; -4.126 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.342  ; 1.342  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.365  ; 1.365  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.360  ; 1.360  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.450  ; 0.450  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.414  ; 0.414  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.626  ; 0.626  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.920  ; 0.920  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.802  ; 0.802  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.492  ; 0.492  ; Rise       ; clk             ;
; sw9            ; clk            ; -0.604 ; -0.604 ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -4.873 ; -4.873 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -4.042 ; -4.042 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -3.442 ; -3.442 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out60            ; clk        ; 9.925  ; 9.925  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 11.911 ; 11.911 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 12.309 ; 12.309 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 12.382 ; 12.382 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.745 ; 10.745 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 12.789 ; 12.789 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 12.787 ; 12.787 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 10.571 ; 10.571 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 10.639 ; 10.639 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 10.605 ; 10.605 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 10.623 ; 10.623 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 10.595 ; 10.595 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 11.080 ; 11.080 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 16.585 ; 16.585 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 16.203 ; 16.203 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 15.429 ; 15.429 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 14.453 ; 14.453 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 15.739 ; 15.739 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 14.608 ; 14.608 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 15.619 ; 15.619 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 12.319 ; 12.319 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 10.948 ; 10.948 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 11.318 ; 11.318 ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out60            ; clk        ; 8.745  ; 8.745  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 9.941  ; 9.941  ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 9.586  ; 9.586  ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 9.556  ; 9.556  ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 9.577  ; 9.577  ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 9.834  ; 9.834  ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 9.939  ; 9.939  ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 9.939  ; 9.939  ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 9.538  ; 9.538  ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 9.954  ; 9.954  ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 9.572  ; 9.572  ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 9.655  ; 9.655  ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 9.614  ; 9.614  ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 9.973  ; 9.973  ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 13.761 ; 13.761 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 13.932 ; 13.932 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 13.583 ; 13.583 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 12.181 ; 12.181 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 13.433 ; 13.433 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 12.350 ; 12.350 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 13.356 ; 13.356 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 9.637  ; 9.637  ; Rise       ; clk             ;
; output_led_1     ; clk        ; 9.813  ; 9.813  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 10.183 ; 10.183 ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+------------------+--------+-------+-------+--------+
; Input Port ; Output Port      ; RR     ; RF    ; FR    ; FF     ;
+------------+------------------+--------+-------+-------+--------+
; gnd        ; output_7_seg_1_A ;        ; 8.853 ; 8.853 ;        ;
; gnd        ; output_7_seg_1_B ;        ; 8.883 ; 8.883 ;        ;
; gnd        ; output_7_seg_1_C ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_D ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_E ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_1_F ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_4_A ; 19.400 ;       ;       ; 19.400 ;
; gnd        ; output_7_seg_4_B ; 17.221 ;       ;       ; 17.221 ;
; gnd        ; output_7_seg_4_C ; 16.622 ;       ;       ; 16.622 ;
; gnd        ; output_7_seg_4_D ; 15.471 ;       ;       ; 15.471 ;
; gnd        ; output_7_seg_4_E ; 18.554 ;       ;       ; 18.554 ;
; gnd        ; output_7_seg_4_F ; 17.423 ;       ;       ; 17.423 ;
; gnd        ; output_7_seg_4_G ; 18.434 ;       ;       ; 18.434 ;
+------------+------------------+--------+-------+-------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+------------------+--------+-------+-------+--------+
; Input Port ; Output Port      ; RR     ; RF    ; FR    ; FF     ;
+------------+------------------+--------+-------+-------+--------+
; gnd        ; output_7_seg_1_A ;        ; 8.853 ; 8.853 ;        ;
; gnd        ; output_7_seg_1_B ;        ; 8.883 ; 8.883 ;        ;
; gnd        ; output_7_seg_1_C ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_D ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_E ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_1_F ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_4_A ; 19.400 ;       ;       ; 19.400 ;
; gnd        ; output_7_seg_4_B ; 17.221 ;       ;       ; 17.221 ;
; gnd        ; output_7_seg_4_C ; 16.622 ;       ;       ; 16.622 ;
; gnd        ; output_7_seg_4_D ; 15.471 ;       ;       ; 15.471 ;
; gnd        ; output_7_seg_4_E ; 18.554 ;       ;       ; 18.554 ;
; gnd        ; output_7_seg_4_F ; 17.423 ;       ;       ; 17.423 ;
; gnd        ; output_7_seg_4_G ; 18.434 ;       ;       ; 18.434 ;
+------------+------------------+--------+-------+-------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -1.962 ; -123.673      ;
; enter_planta_2 ; 0.283  ; 0.000         ;
; enter_planta_1 ; 0.325  ; 0.000         ;
; enter_planta_3 ; 0.358  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.153 ; -0.821        ;
; enter_planta_1 ; 0.215  ; 0.000         ;
; enter_planta_2 ; 0.215  ; 0.000         ;
; enter_planta_3 ; 0.215  ; 0.000         ;
+----------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.000 ; -333.222      ;
; enter_planta_1 ; -1.222 ; -4.222        ;
; enter_planta_2 ; -1.222 ; -4.222        ;
; enter_planta_3 ; -1.222 ; -4.222        ;
+----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.962 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 3.108      ;
; -1.962 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 3.108      ;
; -1.962 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 3.108      ;
; -1.962 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 3.108      ;
; -1.958 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.156      ; 3.146      ;
; -1.958 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.156      ; 3.146      ;
; -1.958 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.156      ; 3.146      ;
; -1.958 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.156      ; 3.146      ;
; -1.917 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 3.068      ;
; -1.917 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 3.068      ;
; -1.917 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 3.068      ;
; -1.917 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 3.068      ;
; -1.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.077      ;
; -1.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.077      ;
; -1.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.077      ;
; -1.916 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.077      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 3.058      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 3.058      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 3.058      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 3.058      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 3.032      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 3.032      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 3.032      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 3.032      ;
; -1.881 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.042      ;
; -1.881 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.042      ;
; -1.881 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.042      ;
; -1.881 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.129      ; 3.042      ;
; -1.872 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.125      ; 3.029      ;
; -1.872 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.125      ; 3.029      ;
; -1.872 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.125      ; 3.029      ;
; -1.872 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.125      ; 3.029      ;
; -1.852 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.203      ; 3.087      ;
; -1.852 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.203      ; 3.087      ;
; -1.852 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.203      ; 3.087      ;
; -1.852 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.203      ; 3.087      ;
; -1.840 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.986      ;
; -1.840 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.986      ;
; -1.840 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.986      ;
; -1.840 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.986      ;
; -1.833 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.094      ; 2.959      ;
; -1.833 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.094      ; 2.959      ;
; -1.833 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.094      ; 2.959      ;
; -1.833 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.094      ; 2.959      ;
; -1.832 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.126      ; 2.990      ;
; -1.832 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.126      ; 2.990      ;
; -1.832 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.126      ; 2.990      ;
; -1.832 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.126      ; 2.990      ;
; -1.828 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.161      ; 3.021      ;
; -1.828 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.161      ; 3.021      ;
; -1.828 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.161      ; 3.021      ;
; -1.828 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]    ; clk          ; clk         ; 1.000        ; 0.161      ; 3.021      ;
; -1.825 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 2.976      ;
; -1.825 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 2.976      ;
; -1.825 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 2.976      ;
; -1.825 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk          ; clk         ; 1.000        ; 0.119      ; 2.976      ;
; -1.820 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 2.961      ;
; -1.820 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 2.961      ;
; -1.820 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 2.961      ;
; -1.820 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.109      ; 2.961      ;
; -1.819 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.102      ; 2.953      ;
; -1.819 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.102      ; 2.953      ;
; -1.819 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.102      ; 2.953      ;
; -1.819 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.102      ; 2.953      ;
; -1.818 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.206      ; 3.056      ;
; -1.818 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.206      ; 3.056      ;
; -1.818 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.206      ; 3.056      ;
; -1.818 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.206      ; 3.056      ;
; -1.812 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.958      ;
; -1.812 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.958      ;
; -1.812 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.958      ;
; -1.812 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.114      ; 2.958      ;
; -1.785 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.196      ; 3.013      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.912      ;
; -1.785 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.196      ; 3.013      ;
; -1.785 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.196      ; 3.013      ;
; -1.785 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst0002|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.196      ; 3.013      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.912      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.912      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.912      ;
; -1.784 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.918      ;
; -1.784 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.918      ;
; -1.784 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.918      ;
; -1.784 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.918      ;
; -1.781 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.915      ;
; -1.781 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.915      ;
; -1.781 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.915      ;
; -1.781 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                    ; clk          ; clk         ; 1.000        ; 0.102      ; 2.915      ;
; -1.776 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.903      ;
; -1.776 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.903      ;
; -1.776 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.903      ;
; -1.776 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                   ; clk          ; clk         ; 1.000        ; 0.095      ; 2.903      ;
; -1.775 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.118      ; 2.925      ;
; -1.775 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.118      ; 2.925      ;
; -1.775 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.118      ; 2.925      ;
; -1.775 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.118      ; 2.925      ;
; -1.748 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 2.891      ;
; -1.748 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 2.891      ;
; -1.748 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 2.891      ;
; -1.748 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                ; clk          ; clk         ; 1.000        ; 0.111      ; 2.891      ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_2'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.283 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.011      ; 0.760      ;
; 0.325 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.011      ; 0.718      ;
; 0.400 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.632      ;
; 0.401 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.631      ;
; 0.403 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.629      ;
; 0.421 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.611      ;
; 0.442 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.011     ; 0.579      ;
; 0.665 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_1'                                                                                                             ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.325 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.002     ; 0.705      ;
; 0.377 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.655      ;
; 0.402 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.630      ;
; 0.421 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.002      ; 0.613      ;
; 0.423 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.002     ; 0.607      ;
; 0.441 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.591      ;
; 0.549 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.002      ; 0.485      ;
; 0.665 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_3'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.358 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.001     ; 0.673      ;
; 0.379 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.653      ;
; 0.397 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.635      ;
; 0.401 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.631      ;
; 0.443 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.001      ; 0.590      ;
; 0.454 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.001     ; 0.577      ;
; 0.554 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.001      ; 0.479      ;
; 0.665 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.153 ; enter_planta_3                                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; 0.000        ; 1.728      ; 1.713      ;
; -0.143 ; enter_planta_1                                                                                                                                     ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; 0.000        ; 1.651      ; 1.646      ;
; -0.122 ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.571      ; 0.601      ;
; -0.099 ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.537      ;
; -0.092 ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.544      ;
; -0.066 ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.660      ;
; -0.065 ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.661      ;
; -0.059 ; enter_planta_2                                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; 0.000        ; 1.634      ; 1.713      ;
; -0.042 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.571      ; 0.681      ;
; -0.028 ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.597      ;
; -0.014 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.712      ;
; -0.007 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.719      ;
; -0.005 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.721      ;
; -0.004 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.722      ;
; -0.003 ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.723      ;
; 0.008  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.633      ;
; 0.014  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.650      ;
; 0.020  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.746      ;
; 0.049  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.775      ;
; 0.051  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.574      ; 0.777      ;
; 0.053  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.678      ;
; 0.054  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.626      ;
; 0.059  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.569      ; 0.780      ;
; 0.061  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.633      ;
; 0.070  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.706      ;
; 0.075  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.572      ; 0.799      ;
; 0.076  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.572      ; 0.800      ;
; 0.081  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.706      ;
; 0.085  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.656      ;
; 0.102  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.738      ;
; 0.108  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.744      ;
; 0.109  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.734      ;
; 0.116  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.752      ;
; 0.118  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.754      ;
; 0.130  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.572      ; 0.854      ;
; 0.132  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.704      ;
; 0.132  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.704      ;
; 0.133  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.572      ; 0.857      ;
; 0.135  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.572      ; 0.859      ;
; 0.138  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.710      ;
; 0.139  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.473      ; 0.764      ;
; 0.146  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.782      ;
; 0.151  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.787      ;
; 0.154  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.790      ;
; 0.158  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.730      ;
; 0.159  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.731      ;
; 0.162  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.734      ;
; 0.168  ; Contador_de_0_a_5:inst|inst1                                                                                                                       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.412      ; 0.718      ;
; 0.168  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.740      ;
; 0.180  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.751      ;
; 0.181  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 0.484      ; 0.817      ;
; 0.183  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.755      ;
; 0.187  ; Contador_de_0_a_5:inst1|inst2                                                                                                                      ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.285      ; 0.610      ;
; 0.193  ; Contador_de_0_a_5:inst1|inst                                                                                                                       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.285      ; 0.616      ;
; 0.197  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.768      ;
; 0.198  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.769      ;
; 0.205  ; Contador_de_0_a_5:inst1|inst1                                                                                                                      ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.274      ; 0.617      ;
; 0.208  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.779      ;
; 0.214  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.419      ; 0.785      ;
; 0.215  ; verificador:instx|fstate.data                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valP                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valTemp                                                                                                                   ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.data                                                                                                                     ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valP                                                                                                                     ; verificador:inst41|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valTemp                                                                                                                  ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.data                                                                                                                     ; verificador:inst06|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valP                                                                                                                     ; verificador:inst06|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valTemp                                                                                                                  ; verificador:inst06|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.220  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.792      ;
; 0.237  ; Contador_de_0_a_5:inst2|inst2                                                                                                                      ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.354      ; 0.729      ;
; 0.242  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.420      ; 0.814      ;
; 0.286  ; Contador_de_0_a_5:inst|inst2                                                                                                                       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.410      ; 0.834      ;
; 0.294  ; Contador_de_0_a_5:inst|inst                                                                                                                        ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.412      ; 0.844      ;
; 0.347  ; enter_planta_3                                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; -0.500       ; 1.728      ; 1.713      ;
; 0.354  ; Contador_de_0_a_5:inst2|inst1                                                                                                                      ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.355      ; 0.847      ;
; 0.355  ; Contador_de_0_a_5:inst2|inst                                                                                                                       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.355      ; 0.848      ;
; 0.357  ; enter_planta_1                                                                                                                                     ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; -0.500       ; 1.651      ; 1.646      ;
; 0.359  ; verificador:inst41|fstate.data                                                                                                                     ; verificador:inst41|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; verificador:inst06|fstate.data                                                                                                                     ; verificador:inst06|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; verificador:inst41|fstate.valK                                                                                                                     ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; verificador:instx|fstate.valP                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; verificador:inst41|fstate.valP                                                                                                                     ; verificador:inst41|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; verificador:inst06|fstate.valK                                                                                                                     ; verificador:inst06|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; verificador:inst06|fstate.valP                                                                                                                     ; verificador:inst06|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; verificador:instx|fstate.data                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.372  ; verificador:instx|fstate.valHum                                                                                                                    ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.397  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.549      ;
; 0.403  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.555      ;
; 0.408  ; verificador:inst06|fstate.valTemp                                                                                                                  ; verificador:inst06|fstate.valHum                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.560      ;
; 0.415  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.567      ;
; 0.418  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.570      ;
; 0.428  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                            ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.580      ;
; 0.441  ; enter_planta_2                                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; -0.500       ; 1.634      ; 1.713      ;
; 0.442  ; verificador:inst41|fstate.valHum                                                                                                                   ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.003      ; 0.597      ;
; 0.446  ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk            ; clk         ; 0.000        ; 0.066      ; 0.664      ;
; 0.457  ; verificador:instx|fstate.valK                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.609      ;
; 0.506  ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]        ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]        ; clk            ; clk         ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; Comparador_planta_3:inst003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; Comparador_planta_3:inst003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk            ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.522  ; Comparador_planta_2:inst0002|comparador_humedad_minima_cana_de_azucar:inst15|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; Comparador_planta_2:inst0002|comparador_humedad_maxima_cana_de_azucar:inst16|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk            ; clk         ; 0.000        ; 0.069      ; 0.743      ;
; 0.540  ; verificador:instx|fstate.valTemp                                                                                                                   ; verificador:instx|fstate.valHum                                                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.692      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.331 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.002      ; 0.485      ;
; 0.414 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.566      ;
; 0.457 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.002     ; 0.607      ;
; 0.459 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.002      ; 0.613      ;
; 0.478 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.630      ;
; 0.503 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.655      ;
; 0.555 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.002     ; 0.705      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.426 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.011      ; 0.589      ;
; 0.438 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.011     ; 0.579      ;
; 0.459 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.611      ;
; 0.477 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.629      ;
; 0.479 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.631      ;
; 0.480 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.632      ;
; 0.597 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.011      ; 0.760      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.367      ;
; 0.326 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.001      ; 0.479      ;
; 0.358 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.510      ;
; 0.426 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.001     ; 0.577      ;
; 0.437 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.001      ; 0.590      ;
; 0.479 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.631      ;
; 0.501 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.653      ;
; 0.522 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.001     ; 0.673      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; -0.004 ; -0.004 ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.080  ; 0.080  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; -0.014 ; -0.014 ; Rise       ; clk             ;
; gnd            ; clk            ; 3.478  ; 3.478  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.242 ; -0.242 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.342 ; -0.342 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.346 ; -0.346 ; Rise       ; clk             ;
; sw3            ; clk            ; -0.092 ; -0.092 ; Rise       ; clk             ;
; sw4            ; clk            ; -0.022 ; -0.022 ; Rise       ; clk             ;
; sw5            ; clk            ; -0.231 ; -0.231 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.290 ; -0.290 ; Rise       ; clk             ;
; sw7            ; clk            ; -0.093 ; -0.093 ; Rise       ; clk             ;
; sw8            ; clk            ; -0.086 ; -0.086 ; Rise       ; clk             ;
; sw9            ; clk            ; 0.455  ; 0.455  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 2.855  ; 2.855  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 2.852  ; 2.852  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 2.856  ; 2.856  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.143  ; 0.143  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.059  ; 0.059  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.153  ; 0.153  ; Rise       ; clk             ;
; gnd            ; clk            ; -2.405 ; -2.405 ; Rise       ; clk             ;
; sw0            ; clk            ; 0.687  ; 0.687  ; Rise       ; clk             ;
; sw1            ; clk            ; 0.701  ; 0.701  ; Rise       ; clk             ;
; sw2            ; clk            ; 0.695  ; 0.695  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.280  ; 0.280  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.271  ; 0.271  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.407  ; 0.407  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.523  ; 0.523  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.434  ; 0.434  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.308  ; 0.308  ; Rise       ; clk             ;
; sw9            ; clk            ; -0.102 ; -0.102 ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.513 ; -2.513 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.205 ; -2.205 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -1.957 ; -1.957 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out60            ; clk        ; 4.543 ; 4.543 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 5.335 ; 5.335 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.884 ; 4.884 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 5.468 ; 5.468 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 5.473 ; 5.473 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.903 ; 4.903 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 5.639 ; 5.639 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 5.635 ; 5.635 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.877 ; 4.877 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.928 ; 4.928 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.912 ; 4.912 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.912 ; 4.912 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.879 ; 4.879 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 5.056 ; 5.056 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 7.267 ; 7.267 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 7.021 ; 7.021 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 6.717 ; 6.717 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 6.318 ; 6.318 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 6.858 ; 6.858 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 6.364 ; 6.364 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 6.685 ; 6.685 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 5.334 ; 5.334 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.833 ; 4.833 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.994 ; 4.994 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out60            ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.511 ; 4.511 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.497 ; 4.497 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.601 ; 4.601 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.664 ; 4.664 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.497 ; 4.497 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.675 ; 4.675 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.569 ; 4.569 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.684 ; 4.684 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 6.202 ; 6.202 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 6.001 ; 6.001 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 5.512 ; 5.512 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 5.828 ; 5.828 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.405 ; 4.405 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.473 ; 4.473 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.634 ; 4.634 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; output_7_seg_1_A ;       ; 4.710 ; 4.710 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.740 ; 4.740 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_4_A ; 9.090 ;       ;       ; 9.090 ;
; gnd        ; output_7_seg_4_B ; 8.262 ;       ;       ; 8.262 ;
; gnd        ; output_7_seg_4_C ; 8.011 ;       ;       ; 8.011 ;
; gnd        ; output_7_seg_4_D ; 7.559 ;       ;       ; 7.559 ;
; gnd        ; output_7_seg_4_E ; 8.681 ;       ;       ; 8.681 ;
; gnd        ; output_7_seg_4_F ; 8.187 ;       ;       ; 8.187 ;
; gnd        ; output_7_seg_4_G ; 8.508 ;       ;       ; 8.508 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; output_7_seg_1_A ;       ; 4.710 ; 4.710 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.740 ; 4.740 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_4_A ; 9.090 ;       ;       ; 9.090 ;
; gnd        ; output_7_seg_4_B ; 8.262 ;       ;       ; 8.262 ;
; gnd        ; output_7_seg_4_C ; 8.011 ;       ;       ; 8.011 ;
; gnd        ; output_7_seg_4_D ; 7.559 ;       ;       ; 7.559 ;
; gnd        ; output_7_seg_4_E ; 8.681 ;       ;       ; 8.681 ;
; gnd        ; output_7_seg_4_F ; 8.187 ;       ;       ; 8.187 ;
; gnd        ; output_7_seg_4_G ; 8.508 ;       ;       ; 8.508 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -5.095   ; -0.153 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -5.095   ; -0.153 ; N/A      ; N/A     ; -2.064              ;
;  enter_planta_1  ; -0.754   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_2  ; -0.873   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_3  ; -0.643   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -303.225 ; -0.821 ; 0.0      ; 0.0     ; -372.418            ;
;  clk             ; -298.304 ; -0.821 ; N/A      ; N/A     ; -357.013            ;
;  enter_planta_1  ; -1.664   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_2  ; -1.857   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_3  ; -1.400   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
+------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.463  ; 0.463  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.715  ; 0.715  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.359  ; 0.359  ; Rise       ; clk             ;
; gnd            ; clk            ; 6.760  ; 6.760  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.242 ; -0.242 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.342 ; -0.342 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.346 ; -0.346 ; Rise       ; clk             ;
; sw3            ; clk            ; 0.053  ; 0.053  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.165  ; 0.165  ; Rise       ; clk             ;
; sw5            ; clk            ; -0.231 ; -0.231 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.290 ; -0.290 ; Rise       ; clk             ;
; sw7            ; clk            ; 0.047  ; 0.047  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.048  ; 0.048  ; Rise       ; clk             ;
; sw9            ; clk            ; 1.482  ; 1.482  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 5.580  ; 5.580  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 5.571  ; 5.571  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 5.578  ; 5.578  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.143  ; 0.143  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.059  ; 0.059  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.153  ; 0.153  ; Rise       ; clk             ;
; gnd            ; clk            ; -2.405 ; -2.405 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.342  ; 1.342  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.365  ; 1.365  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.360  ; 1.360  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.450  ; 0.450  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.414  ; 0.414  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.626  ; 0.626  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.920  ; 0.920  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.802  ; 0.802  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.492  ; 0.492  ; Rise       ; clk             ;
; sw9            ; clk            ; -0.102 ; -0.102 ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.513 ; -2.513 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.205 ; -2.205 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -1.957 ; -1.957 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out60            ; clk        ; 9.925  ; 9.925  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 11.911 ; 11.911 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.664 ; 10.664 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 12.309 ; 12.309 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 12.382 ; 12.382 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.745 ; 10.745 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 12.789 ; 12.789 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 12.787 ; 12.787 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 10.571 ; 10.571 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 10.639 ; 10.639 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 10.605 ; 10.605 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 10.623 ; 10.623 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 10.595 ; 10.595 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 11.080 ; 11.080 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 16.585 ; 16.585 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 16.203 ; 16.203 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 15.429 ; 15.429 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 14.453 ; 14.453 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 15.739 ; 15.739 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 14.608 ; 14.608 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 15.619 ; 15.619 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 12.319 ; 12.319 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 10.948 ; 10.948 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 11.318 ; 11.318 ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out60            ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.511 ; 4.511 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.497 ; 4.497 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.515 ; 4.515 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.601 ; 4.601 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.664 ; 4.664 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.497 ; 4.497 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.675 ; 4.675 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.569 ; 4.569 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.532 ; 4.532 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.684 ; 4.684 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 6.202 ; 6.202 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 6.012 ; 6.012 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 5.409 ; 5.409 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 6.001 ; 6.001 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 5.512 ; 5.512 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 5.828 ; 5.828 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.405 ; 4.405 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.473 ; 4.473 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.634 ; 4.634 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Progagation Delay                                               ;
+------------+------------------+--------+-------+-------+--------+
; Input Port ; Output Port      ; RR     ; RF    ; FR    ; FF     ;
+------------+------------------+--------+-------+-------+--------+
; gnd        ; output_7_seg_1_A ;        ; 8.853 ; 8.853 ;        ;
; gnd        ; output_7_seg_1_B ;        ; 8.883 ; 8.883 ;        ;
; gnd        ; output_7_seg_1_C ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_D ;        ; 8.560 ; 8.560 ;        ;
; gnd        ; output_7_seg_1_E ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_1_F ;        ; 8.900 ; 8.900 ;        ;
; gnd        ; output_7_seg_4_A ; 19.400 ;       ;       ; 19.400 ;
; gnd        ; output_7_seg_4_B ; 17.221 ;       ;       ; 17.221 ;
; gnd        ; output_7_seg_4_C ; 16.622 ;       ;       ; 16.622 ;
; gnd        ; output_7_seg_4_D ; 15.471 ;       ;       ; 15.471 ;
; gnd        ; output_7_seg_4_E ; 18.554 ;       ;       ; 18.554 ;
; gnd        ; output_7_seg_4_F ; 17.423 ;       ;       ; 17.423 ;
; gnd        ; output_7_seg_4_G ; 18.434 ;       ;       ; 18.434 ;
+------------+------------------+--------+-------+-------+--------+


+---------------------------------------------------------------+
; Minimum Progagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; output_7_seg_1_A ;       ; 4.710 ; 4.710 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.740 ; 4.740 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 4.615 ; 4.615 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 4.748 ; 4.748 ;       ;
; gnd        ; output_7_seg_4_A ; 9.090 ;       ;       ; 9.090 ;
; gnd        ; output_7_seg_4_B ; 8.262 ;       ;       ; 8.262 ;
; gnd        ; output_7_seg_4_C ; 8.011 ;       ;       ; 8.011 ;
; gnd        ; output_7_seg_4_D ; 7.559 ;       ;       ; 7.559 ;
; gnd        ; output_7_seg_4_E ; 8.681 ;       ;       ; 8.681 ;
; gnd        ; output_7_seg_4_F ; 8.187 ;       ;       ; 8.187 ;
; gnd        ; output_7_seg_4_G ; 8.508 ;       ;       ; 8.508 ;
+------------+------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1920     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1920     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 32       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 218   ; 218  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 12 23:51:11 2021
Info: Command: quartus_sta Huerta_Automatizada -c Huerta_Automatizada
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Huerta_Automatizada.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name enter_planta_2 enter_planta_2
    Info (332105): create_clock -period 1.000 -name enter_planta_1 enter_planta_1
    Info (332105): create_clock -period 1.000 -name enter_planta_3 enter_planta_3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.095      -298.304 clk 
    Info (332119):    -0.873        -1.857 enter_planta_2 
    Info (332119):    -0.754        -1.664 enter_planta_1 
    Info (332119):    -0.643        -1.400 enter_planta_3 
Info (332146): Worst-case hold slack is -0.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.146        -0.405 clk 
    Info (332119):     0.445         0.000 enter_planta_1 
    Info (332119):     0.445         0.000 enter_planta_2 
    Info (332119):     0.445         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -357.013 clk 
    Info (332119):    -1.469        -5.135 enter_planta_1 
    Info (332119):    -1.469        -5.135 enter_planta_2 
    Info (332119):    -1.469        -5.135 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.962      -123.673 clk 
    Info (332119):     0.283         0.000 enter_planta_2 
    Info (332119):     0.325         0.000 enter_planta_1 
    Info (332119):     0.358         0.000 enter_planta_3 
Info (332146): Worst-case hold slack is -0.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.153        -0.821 clk 
    Info (332119):     0.215         0.000 enter_planta_1 
    Info (332119):     0.215         0.000 enter_planta_2 
    Info (332119):     0.215         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -333.222 clk 
    Info (332119):    -1.222        -4.222 enter_planta_1 
    Info (332119):    -1.222        -4.222 enter_planta_2 
    Info (332119):    -1.222        -4.222 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Sat Jun 12 23:51:12 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


