Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 24 16:13:20 2022
| Host         : maguimini running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.048        0.000                      0                 4672       -0.082       -0.791                     12                 4672        3.000        0.000                       0                  1863  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  soc_clkout0  {0.000 41.667}     83.333          12.000          
  soc_clkout1  {0.000 41.667}     83.333          12.000          
  soc_clkout2  {0.000 10.417}     20.833          48.000          
  vns_pll_fb   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  soc_clkout0        1.048        0.000                      0                 3572        0.007        0.000                      0                 3572       40.417        0.000                       0                  1453  
  soc_clkout1        1.048        0.000                      0                  923        0.007        0.000                      0                  923       40.417        0.000                       0                   312  
  soc_clkout2        1.065        0.000                      0                  165        0.007        0.000                      0                  165        9.167        0.000                       0                    95  
  vns_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soc_clkout2   soc_clkout1        13.241        0.000                      0                   66       -0.082       -0.437                      6                   66  
soc_clkout1   soc_clkout2        18.304        0.000                      0                    6       -0.069       -0.354                      6                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout0
  To Clock:  soc_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.370%)  route 0.192ns (29.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.413 r  clk100_inst/O
                         net (fo=1, unplaced)         0.584     2.997    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.085 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.800     3.884    soc_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     3.980 r  BUFG/O
                         net (fo=1451, unplaced)      0.584     4.564    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.020 r  FDPE/Q
                         net (fo=1, unplaced)         0.192     5.212    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.178    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.100     4.278 r  clk100_inst/O
                         net (fo=1, unplaced)         0.439     4.717    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.800 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.760     5.560    soc_clkout0
                         BUFG (Prop_bufg_I_O)         0.091     5.651 r  BUFG/O
                         net (fo=1451, unplaced)      0.439     6.090    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.330     6.419    
                         clock uncertainty           -0.092     6.327    
                         FDPE (Setup_fdpe_C_D)       -0.067     6.260    FDPE_1
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.639 r  clk100_inst/O
                         net (fo=1, unplaced)         0.114     0.753    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.803 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.140    soc_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.166 r  BUFG/O
                         net (fo=1451, unplaced)      0.114     1.280    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.421 r  FDPE/Q
                         net (fo=1, unplaced)         0.081     1.502    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.056     0.855 r  clk100_inst/O
                         net (fo=1, unplaced)         0.259     1.114    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.167 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.522    soc_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.551 r  BUFG/O
                         net (fo=1451, unplaced)      0.259     1.810    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism             -0.385     1.425    
                         FDPE (Hold_fdpe_C_D)         0.070     1.495    FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389               VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       83.333      76.667               PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417               storage_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417               storage_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout1
  To Clock:  soc_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.370%)  route 0.192ns (29.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.413 r  clk100_inst/O
                         net (fo=1, unplaced)         0.584     2.997    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.085 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.800     3.884    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.096     3.980 r  BUFG_1/O
                         net (fo=310, unplaced)       0.584     4.564    usb_12_clk
                         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.020 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.192     5.212    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.178    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.100     4.278 r  clk100_inst/O
                         net (fo=1, unplaced)         0.439     4.717    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.800 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.760     5.560    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.091     5.651 r  BUFG_1/O
                         net (fo=310, unplaced)       0.439     6.090    usb_12_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.330     6.419    
                         clock uncertainty           -0.092     6.327    
                         FDPE (Setup_fdpe_C_D)       -0.067     6.260    FDPE_3
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.639 r  clk100_inst/O
                         net (fo=1, unplaced)         0.114     0.753    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.803 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.140    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.026     1.166 r  BUFG_1/O
                         net (fo=310, unplaced)       0.114     1.280    usb_12_clk
                         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.421 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.081     1.502    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.056     0.855 r  clk100_inst/O
                         net (fo=1, unplaced)         0.259     1.114    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.167 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.522    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.551 r  BUFG_1/O
                         net (fo=310, unplaced)       0.259     1.810    usb_12_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.385     1.425    
                         FDPE (Hold_fdpe_C_D)         0.070     1.495    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389               storage_7_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       83.333      76.667               PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417               storage_5_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417               storage_5_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout2
  To Clock:  soc_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.370%)  route 0.192ns (29.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.413 r  clk100_inst/O
                         net (fo=1, unplaced)         0.584     2.997    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.085 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.800     3.884    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.096     3.980 r  BUFG_2/O
                         net (fo=93, unplaced)        0.584     4.564    usb_48_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.020 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.192     5.212    vns_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.178    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.100     4.278 r  clk100_inst/O
                         net (fo=1, unplaced)         0.439     4.717    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.800 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.760     5.560    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.091     5.651 r  BUFG_2/O
                         net (fo=93, unplaced)        0.439     6.090    usb_48_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.330     6.419    
                         clock uncertainty           -0.075     6.345    
                         FDPE (Setup_fdpe_C_D)       -0.067     6.278    FDPE_5
  -------------------------------------------------------------------
                         required time                          6.278    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.639 r  clk100_inst/O
                         net (fo=1, unplaced)         0.114     0.753    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.803 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.337     1.140    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.166 r  BUFG_2/O
                         net (fo=93, unplaced)        0.114     1.280    usb_48_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.421 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.081     1.502    vns_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.056     0.855 r  clk100_inst/O
                         net (fo=1, unplaced)         0.259     1.114    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.167 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.355     1.522    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.029     1.551 r  BUFG_2/O
                         net (fo=93, unplaced)        0.259     1.810    usb_48_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.385     1.425    
                         FDPE (Hold_fdpe_C_D)         0.070     1.495    FDPE_5
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout2
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678               BUFG_2/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.833      139.167              PLLE2_ADV/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167                storage_3_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167                storage_3_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb
  To Clock:  vns_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout2
  To Clock:  soc_clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.241ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.437ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.241ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        6.988ns  (logic 1.934ns (27.676%)  route 5.054ns (72.324%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 87.423 - 83.333 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 67.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800    64.789    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124    64.913 r  clk100_inst/O
                         net (fo=1, unplaced)         0.584    65.497    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    65.585 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.800    66.384    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.096    66.480 r  BUFG_2/O
                         net (fo=93, unplaced)        0.584    67.064    storage_4_reg_0_1_0_0/WCLK
                         RAMD32                                       r  storage_4_reg_0_1_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    68.378 f  storage_4_reg_0_1_0_0/DP/O
                         net (fo=2, unplaced)         1.122    69.500    storage_4_reg_0_1_0_0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    69.624 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_9/O
                         net (fo=2, unplaced)         0.913    70.537    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    70.661 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_6/O
                         net (fo=1, unplaced)         1.111    71.772    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    71.896 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_2/O
                         net (fo=6, unplaced)         0.934    72.830    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    72.954 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, unplaced)         0.477    73.431    soc_usb_core_txstate_pid[3]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    73.555 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, unplaced)         0.497    74.052    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
                         FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.511    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.100    85.611 r  clk100_inst/O
                         net (fo=1, unplaced)         0.439    86.050    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    86.133 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.760    86.893    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.091    86.984 r  BUFG_1/O
                         net (fo=310, unplaced)       0.439    87.423    usb_12_clk
                         FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/C
                         clock pessimism              0.285    87.708    
                         clock uncertainty           -0.212    87.496    
                         FDRE (Setup_fdre_C_CE)      -0.202    87.294    vns_triendpointinterface_txpacketsend_state_reg[0]
  -------------------------------------------------------------------
                         required time                         87.294    
                         arrival time                         -74.052    
  -------------------------------------------------------------------
                         slack                                 13.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_setuphandler_reset_old_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.239ns (61.697%)  route 0.148ns (38.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.639 r  clk100_inst/O
                         net (fo=1, unplaced)         0.114     0.753    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.803 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.337     1.140    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.166 r  BUFG_2/O
                         net (fo=93, unplaced)        0.114     1.280    usb_48_clk
                         FDRE                                         r  soc_usb_core_rx_reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.421 f  soc_usb_core_rx_reset_counter_reg[6]/Q
                         net (fo=9, unplaced)         0.148     1.569    soc_address_reset
                         LUT1 (Prop_lut1_I0_O)        0.098     1.667 r  soc_setuphandler_reset_old_trigger_i_1/O
                         net (fo=1, unplaced)         0.000     1.667    soc_setuphandler_reset_trigger
                         FDRE                                         r  soc_setuphandler_reset_old_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.056     0.855 r  clk100_inst/O
                         net (fo=1, unplaced)         0.259     1.114    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.167 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.522    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.551 r  BUFG_1/O
                         net (fo=310, unplaced)       0.259     1.810    usb_12_clk
                         FDRE                                         r  soc_setuphandler_reset_old_trigger_reg/C
                         clock pessimism             -0.365     1.446    
                         clock uncertainty            0.212     1.658    
                         FDRE (Hold_fdre_C_D)         0.091     1.749    soc_setuphandler_reset_old_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                 -0.082    





---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout1
  To Clock:  soc_clkout2

Setup :            0  Failing Endpoints,  Worst Slack       18.304ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.069ns,  Total Violation       -0.354ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.304ns  (required time - arrival time)
  Source:                 vns_triendpointinterface_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl3_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.875ns (40.584%)  route 1.281ns (59.416%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 24.923 - 20.833 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     2.413 r  clk100_inst/O
                         net (fo=1, unplaced)         0.584     2.997    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.085 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.800     3.884    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.096     3.980 r  BUFG_1/O
                         net (fo=310, unplaced)       0.584     4.564    usb_12_clk
                         FDRE                                         r  vns_triendpointinterface_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.020 r  vns_triendpointinterface_resetinserter_state_reg[0]/Q
                         net (fo=6, unplaced)         0.773     5.793    vns_triendpointinterface_resetinserter_state[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     6.088 r  soc_usb_core_tx_shifter_pos[7]_i_2/O
                         net (fo=19, unplaced)        0.508     6.596    vns_triendpointinterface_fsm_next_state1
                         LUT5 (Prop_lut5_I2_O)        0.124     6.720 r  soc_usb_core_tx_fit_dat_inferred_i_1/O
                         net (fo=1, unplaced)         0.000     6.720    soc_usb_core_tx_fit_dat
                         FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    23.011    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.100    23.111 r  clk100_inst/O
                         net (fo=1, unplaced)         0.439    23.550    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    23.633 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.760    24.393    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.091    24.484 r  BUFG_2/O
                         net (fo=93, unplaced)        0.439    24.923    usb_48_clk
                         FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/C
                         clock pessimism              0.285    25.208    
                         clock uncertainty           -0.212    24.996    
                         FDRE (Setup_fdre_C_D)        0.029    25.025    vns_xilinxmultiregimpl3_regs0_reg
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 18.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 soc_usb_core_tx_state_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl4_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.639 r  clk100_inst/O
                         net (fo=1, unplaced)         0.114     0.753    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.803 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.140    soc_clkout1
                         BUFG (Prop_bufg_I_O)         0.026     1.166 r  BUFG_1/O
                         net (fo=310, unplaced)       0.114     1.280    usb_12_clk
                         FDRE                                         r  soc_usb_core_tx_state_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  soc_usb_core_tx_state_gray_reg[0]/Q
                         net (fo=4, unplaced)         0.151     1.572    soc_usb_core_tx_fit_oe
                         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.056     0.855 r  clk100_inst/O
                         net (fo=1, unplaced)         0.259     1.114    soc_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.167 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.355     1.522    soc_clkout2
                         BUFG (Prop_bufg_I_O)         0.029     1.551 r  BUFG_2/O
                         net (fo=93, unplaced)        0.259     1.810    usb_48_clk
                         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/C
                         clock pessimism             -0.365     1.446    
                         clock uncertainty            0.212     1.658    
                         FDRE (Hold_fdre_C_D)        -0.017     1.641    vns_xilinxmultiregimpl4_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                 -0.069    





