<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_qh Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_qh Struct Reference</h1>A Queue Head (QH) holds the static characteristics of an endpoint and maintains a list of transfers (QTDs) for that endpoint.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o0">ep_type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o1" doxytag="dwc_otg_qh::ep_is_in"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>ep_is_in</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o2" doxytag="dwc_otg_qh::maxp"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o2">maxp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">wMaxPacketSize Field of Endpoint Descriptor. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o3">dev_speed</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device speed.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o4">data_toggle</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determines the PID of the next data packet for non-control transfers.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o5" doxytag="dwc_otg_qh::ping_state"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o5">ping_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ping state if 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_otg_qtd_list&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o6">qtd_list</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of QTDs for this QH.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o7" doxytag="dwc_otg_qh::channel"></a>
<a class="el" href="structdwc__hc.html">dwc_hc</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o7">channel</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host channel currently processing transfers for this QH. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o8" doxytag="dwc_otg_qh::do_split"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o8">do_split</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Full/low speed endpoint on high-speed hub requires split. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o9">dw_align_buf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used instead of original buffer if it(physical address) is not dword-aligned.  <a href="#o9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o10" doxytag="dwc_otg_qh::dw_align_buf_dma"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>dw_align_buf_dma</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o11" doxytag="dwc_otg_qh::qh_list_entry"></a>
dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#o11">qh_list_entry</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Entry for QH in either the periodic or non-periodic schedule. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Periodic schedule information</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z38_0" doxytag="dwc_otg_qh::usecs"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z38_0">usecs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bandwidth in microseconds per (micro)frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z38_1" doxytag="dwc_otg_qh::interval"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z38_1">interval</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interval between transfers in (micro)frames. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z38_2">sched_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(micro)frame to initialize a periodic transfer.  <a href="#z38_2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z38_3" doxytag="dwc_otg_qh::start_split_frame"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z38_3">start_split_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(micro)frame at which last start split was initialized. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Descriptor DMA support</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z40_0" doxytag="dwc_otg_qh::desc_list"></a>
<a class="el" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_0">desc_list</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor List. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z40_1" doxytag="dwc_otg_qh::desc_list_dma"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_1">desc_list_dma</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor List physical address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_2">n_bytes</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Xfer Bytes array.  <a href="#z40_2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z40_3" doxytag="dwc_otg_qh::ntd"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_3">ntd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Actual number of transfer descriptors in a list. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z40_4" doxytag="dwc_otg_qh::td_first"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_4">td_first</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">First activated isochronous transfer descriptor index. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="z40_5" doxytag="dwc_otg_qh::td_last"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__qh.html#z40_5">td_last</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last activated isochronous transfer descriptor index. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
A Queue Head (QH) holds the static characteristics of an endpoint and maintains a list of transfers (QTDs) for that endpoint. 
<p>
A QH structure may be entered in either the non-periodic or periodic schedule. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00262">262</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_qh::ep_type"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__otg__qh.html#o0">dwc_otg_qh::ep_type</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Endpoint type. 
<p>
One of the following values:<ul>
<li>UE_CONTROL</li><li>UE_BULK</li><li>UE_INTERRUPT</li><li>UE_ISOCHRONOUS</li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00271">271</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_qh::dev_speed"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__otg__qh.html#o3">dwc_otg_qh::dev_speed</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device speed. 
<p>
One of the following values:<ul>
<li>DWC_OTG_EP_SPEED_LOW</li><li>DWC_OTG_EP_SPEED_FULL</li><li>DWC_OTG_EP_SPEED_HIGH</li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00284">284</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_qh::data_toggle"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__otg__qh.html#o4">dwc_otg_qh::data_toggle</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Determines the PID of the next data packet for non-control transfers. 
<p>
Ignored for control transfers.<br>
 One of the following values:<ul>
<li>DWC_OTG_HC_PID_DATA0</li><li>DWC_OTG_HC_PID_DATA1</li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00293">293</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="dwc_otg_qh::qtd_list"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">struct dwc_otg_qtd_list <a class="el" href="structdwc__otg__qh.html#o6">dwc_otg_qh::qtd_list</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
List of QTDs for this QH. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00301">301</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z38_2" doxytag="dwc_otg_qh::sched_frame"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint16_t <a class="el" href="structdwc__otg__qh.html#z38_2">dwc_otg_qh::sched_frame</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
(micro)frame to initialize a periodic transfer. 
<p>
The transfer executes in the following (micro)frame.
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00322">322</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o9" doxytag="dwc_otg_qh::dw_align_buf"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t* <a class="el" href="structdwc__otg__qh.html#o9">dwc_otg_qh::dw_align_buf</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Used instead of original buffer if it(physical address) is not dword-aligned. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00333">333</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="z40_2" doxytag="dwc_otg_qh::n_bytes"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t* <a class="el" href="structdwc__otg__qh.html#z40_2">dwc_otg_qh::n_bytes</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Xfer Bytes array. 
<p>
Each element corresponds to a descriptor and indicates original XferSize size value for the descriptor.
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00353">353</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
