// Seed: 1489357962
module module_1;
  wire id_1;
  wire module_0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3
);
  assign id_1 = id_2 == 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    output supply0 id_2,
    output wire id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wand id_10,
    output supply1 id_11,
    output supply1 id_12,
    input wor id_13
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
