// Seed: 3618185192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_5;
  always #1 id_5 <= 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wand  id_5,
    output tri1  id_6,
    output wire  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    input  tri0  id_10,
    input  wor   id_11,
    output tri   id_12,
    input  tri0  id_13
);
  wire id_15;
  logic [7:0][1] id_16;
  module_0(
      id_16, id_15, id_15, id_16
  );
endmodule
