#summary Architecture specific notes for Core 2

# Introduction #

The Intel Core 2 processors support the Architectural Performance Monitoring Version 1.

It has the following support for performance monitoring:

  * Two general purpose performance counter registers (40 bit wide)
  * Three fixed function performance counter registers (48 bit wide)
    * INSTRUCTIONS RETIRED ANY
    * CPU CLK UNHALTED CORE
    * CPU CLK UNHALTED REF
  * Simplified event configuration with a global configuration register
  * Precise Event Based Sampling (PEBS)

# Performance groups #

| **Group** | **Events** | **Remarks** |
|:----------|:-----------|:------------|
|FLOPS\_DP  | INSTR\_RETIRED\_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>SIMD_COMP_INST_RETIRED_PACKED_DOUBLE:PMC0,<br>SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE:PMC1 <table><thead><th> Double Precision MFlops/s</th></thead><tbody>
<tr><td>FLOPS_SP   </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>SIMD_COMP_INST_RETIRED_PACKED_SINGLE:PMC0,<br>SIMD_COMP_INST_RETIRED_SCALAR_SINGLE:PMC1</td><td>Single Precision MFlops/s</td></tr>
<tr><td>L2         </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>L1D_REPL:PMC0,L1D_M_EVICT:PMC1</td><td>L2 cache bandwidth in MBytes/s</td></tr>
<tr><td>MEM        </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>BUS_TRANS_MEM_THIS_CORE_THIS_A:PMC0</td><td>Main memory bandwidth in MBytes/s</td></tr>
<tr><td>DATA       </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>INST_RETIRED_LOADS:PMC0,<br>INST_RETIRED_STORES:PMC1</td><td>Load to store ratio</td></tr>
<tr><td>BRANCH     </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>BR_INST_RETIRED_ANY:PMC0,<br>BR_INST_RETIRED_MISPRED:PMC1</td><td>Branch prediction miss rate</td></tr>
<tr><td>TLB        </td><td>INSTR_RETIRED_ANY:FIXC0,<br>CPU_CLK_UNHALTED_CORE:FIXC1,<br>DTLB_MISSES_ANY:PMC0,<br>DTLB_MISSES_MISS_LD:PMC1</td><td>Translation lookaside buffer miss rate</td></tr></tbody></table>


<h1>Counters</h1>

2 Fixed Counters: FIXC0, FIXC1.<br>
<br>
2 General Purpose Counters: PMC0, PMC1.<br>
<br>
<h1>Events</h1>

This architecture has 387 events.<br>
<br>
Event tags (tag, id, umask, counters):<br>
<br>
INSTR_RETIRED_ANY, 0x0, 0x0, FIXC0 <br>
CPU_CLK_UNHALTED_CORE, 0x0, 0x0, FIXC1 <br>
LOAD_BLOCK_STA, 0x3, 0x2, PMC <br>
LOAD_BLOCK_STD, 0x3, 0x4, PMC <br>
LOAD_BLOCK_OVERLAP_STORE, 0x3, 0x8, PMC <br>
LOAD_BLOCK_UNTIL_RETIRE, 0x3, 0x10, PMC <br>
LOAD_BLOCK_L1D, 0x3, 0x20, PMC <br>
SB_DRAIN_CYCLES, 0x4, 0x1, PMC <br>
STORE_BLOCK_ORDER, 0x4, 0x2, PMC <br>
STORE_BLOCK_SNOOP, 0x4, 0x8, PMC <br>
SEGMENT_REG_LOADS, 0x6, 0x0, PMC <br>
SSE_PRE_NTA, 0x7, 0x0, PMC <br>
SSE_PRE_L1, 0x7, 0x1, PMC <br>
SSE_PRE_L2, 0x7, 0x2, PMC <br>
SSE_PRE_STORES, 0x7, 0x3, PMC <br>
DTLB_MISSES_ANY, 0x8, 0x1, PMC <br>
DTLB_MISSES_MISS_LD, 0x8, 0x2, PMC <br>
DTLB_MISSES_L0_MISS_LD, 0x8, 0x4, PMC <br>
DTLB_MISSES_MISS_ST, 0x8, 0x8, PMC <br>
MEMORY_DISAMBIGUATION_RESET, 0x9, 0x1, PMC <br>
MEMORY_DISAMBIGUATION_SUCCESS, 0x9, 0x2, PMC <br>
PAGE_WALK_COUNT, 0xC, 0x1, PMC <br>
PAGE_WALK_CYCLES, 0xC, 0x2, PMC <br>
FP_COMP_OPS_EXE, 0x10, 0x0, PMC0 <br>
FP_ASSIST, 0x11, 0x0, PMC1 <br>
MUL, 0x12, 0x0, PMC1 <br>
DIV, 0x13, 0x0, PMC1 <br>
CYCLES_DIV_BUSY, 0x14, 0x0, PMC0 <br>
IDLE_DURING_DIV, 0x18, 0x0, PMC0 <br>
DELAYED_BYPASS_FP, 0x19, 0x0, PMC1 <br>
DELAYED_BYPASS_SIMD, 0x19, 0x1, PMC1 <br>
DELAYED_BYPASS_LOAD, 0x19, 0x2, PMC1 <br>
L2_ADS_ALL_CORES, 0x21, 0xC0, PMC <br>
L2_ADS_THIS_CORE, 0x21, 0x40, PMC <br>
L2_DBUS_BUSY_RD_ALL_CORES, 0x23, 0xC0, PMC <br>
L2_DBUS_BUSY_RD_THIS_CORE, 0x23, 0x40, PMC <br>
L2_LINES_IN_ALL_CORES_ALL, 0x24, 0xF0, PMC <br>
L2_LINES_IN_THIS_CORE_ALL, 0x24, 0x70, PMC <br>
L2_LINES_IN_ALL_CORES_PREFETCH_ONLY, 0x24, 0xD0, PMC <br>
L2_LINES_IN_THIS_CORE_PREFETCH_ONLY, 0x24, 0x50, PMC <br>
L2_LINES_IN_ALL_CORES_NO_PREFETCH, 0x24, 0xC0, PMC <br>
L2_LINES_IN_THIS_CORE_NO_PREFETCH, 0x24, 0x40, PMC <br>
L2_M_LINES_IN_ALL_CORES, 0x25, 0xC0, PMC <br>
L2_M_LINES_IN_THIS_CORE, 0x25, 0x40, PMC <br>
L2_LINES_OUT_ALL_CORES_ALL, 0x26, 0xF0, PMC <br>
L2_LINES_OUT_THIS_CORE_ALL, 0x26, 0x70, PMC <br>
L2_LINES_OUT_ALL_CORES_PREFETCH_ONLY, 0x26, 0xD0, PMC <br>
L2_LINES_OUT_THIS_CORE_PREFETCH_ONLY, 0x26, 0x50, PMC <br>
L2_LINES_OUT_ALL_CORES_NO_PREFETCH, 0x26, 0xC0, PMC <br>
L2_LINES_OUT_THIS_CORE_NO_PREFETCH, 0x26, 0x40, PMC <br>
L2_M_LINES_OUT_ALL_CORES_ALL, 0x27, 0xF0, PMC <br>
L2_M_LINES_OUT_THIS_CORE_ALL, 0x27, 0x70, PMC <br>
L2_M_LINES_OUT_ALL_CORES_PREFETCH_ONLY, 0x27, 0xD0, PMC <br>
L2_M_LINES_OUT_THIS_CORE_PREFETCH_ONLY, 0x27, 0x50, PMC <br>
L2_M_LINES_OUT_ALL_CORES_NO_PREFETCH, 0x27, 0xC0, PMC <br>
L2_M_LINES_OUT_THIS_CORE_NO_PREFETCH, 0x27, 0x40, PMC <br>
L2_IFETCH_ALL_CORES_MODIFIED, 0x28, 0xC8, PMC <br>
L2_IFETCH_ALL_CORES_EXCLUSIVE, 0x28, 0xC4, PMC <br>
L2_IFETCH_ALL_CORES_SHARED, 0x28, 0xC2, PMC <br>
L2_IFETCH_ALL_CORES_INVALID, 0x28, 0xC1, PMC <br>
L2_IFETCH_ALL_CORES_MESI, 0x28, 0xCF, PMC <br>
L2_IFETCH_THIS_CORE_MODIFIED, 0x28, 0x48, PMC <br>
L2_IFETCH_THIS_CORE_EXCLUSIVE, 0x28, 0x44, PMC <br>
L2_IFETCH_THIS_CORE_SHARED, 0x28, 0x42, PMC <br>
L2_IFETCH_THIS_CORE_INVALID, 0x28, 0x41, PMC <br>
L2_IFETCH_THIS_CORE_MESI, 0x28, 0x4F, PMC <br>
L2_LD_ALL_CORES_ALL_MODIFIED, 0x29, 0xF8, PMC <br>
L2_LD_ALL_CORES_ALL_EXCLUSIVE, 0x29, 0xF4, PMC <br>
L2_LD_ALL_CORES_ALL_SHARED, 0x29, 0xF2, PMC <br>
L2_LD_ALL_CORES_ALL_INVALID, 0x29, 0xF1, PMC <br>
L2_LD_ALL_CORES_ALL_MESI, 0x29, 0xFF, PMC <br>
L2_LD_THIS_CORE_ALL_MODIFIED, 0x29, 0x78, PMC <br>
L2_LD_THIS_CORE_ALL_EXCLUSIVE, 0x29, 0x74, PMC <br>
L2_LD_THIS_CORE_ALL_SHARED, 0x29, 0x72, PMC <br>
L2_LD_THIS_CORE_ALL_INVALID, 0x29, 0x71, PMC <br>
L2_LD_THIS_CORE_ALL_MESI, 0x29, 0x7F, PMC <br>
L2_LD_ALL_CORES_PREFETCH_ONLY_MODIFIED, 0x29, 0xD8, PMC <br>
L2_LD_ALL_CORES_PREFETCH_ONLY_EXCLUSIVE, 0x29, 0xD4, PMC <br>
L2_LD_ALL_CORES_PREFETCH_ONLY_SHARED, 0x29, 0xD2, PMC <br>
L2_LD_ALL_CORES_PREFETCH_ONLY_INVALID, 0x29, 0xD1, PMC <br>
L2_LD_ALL_CORES_PREFETCH_ONLY_MESI, 0x29, 0xDF, PMC <br>
L2_LD_THIS_CORE_PREFETCH_ONLY_MODIFIED, 0x29, 0x58, PMC <br>
L2_LD_THIS_CORE_PREFETCH_ONLY_EXCLUSIVE, 0x29, 0x54, PMC <br>
L2_LD_THIS_CORE_PREFETCH_ONLY_SHARED, 0x29, 0x52, PMC <br>
L2_LD_THIS_CORE_PREFETCH_ONLY_INVALID, 0x29, 0x51, PMC <br>
L2_LD_THIS_CORE_PREFETCH_ONLY_MESI, 0x29, 0x5F, PMC <br>
L2_LD_ALL_CORES_NO_PREFETCH_MODIFIED, 0x29, 0xC8, PMC <br>
L2_LD_ALL_CORES_NO_PREFETCH_EXCLUSIVE, 0x29, 0xC4, PMC <br>
L2_LD_ALL_CORES_NO_PREFETCH_SHARED, 0x29, 0xC2, PMC <br>
L2_LD_ALL_CORES_NO_PREFETCH_INVALID, 0x29, 0xC1, PMC <br>
L2_LD_ALL_CORES_NO_PREFETCH_MESI, 0x29, 0xCF, PMC <br>
L2_LD_THIS_CORE_NO_PREFETCH_MODIFIED, 0x29, 0x48, PMC <br>
L2_LD_THIS_CORE_NO_PREFETCH_EXCLUSIVE, 0x29, 0x44, PMC <br>
L2_LD_THIS_CORE_NO_PREFETCH_SHARED, 0x29, 0x42, PMC <br>
L2_LD_THIS_CORE_NO_PREFETCH_INVALID, 0x29, 0x41, PMC <br>
L2_LD_THIS_CORE_NO_PREFETCH_MESI, 0x29, 0x4F, PMC <br>
L2_ST_ALL_CORES_MODIFIED, 0x2A, 0xC8, PMC <br>
L2_ST_ALL_CORES_EXCLUSIVE, 0x2A, 0xC4, PMC <br>
L2_ST_ALL_CORES_SHARED, 0x2A, 0xC2, PMC <br>
L2_ST_ALL_CORES_INVALID, 0x2A, 0xC1, PMC <br>
L2_ST_ALL_CORES_MESI, 0x2A, 0xCF, PMC <br>
L2_ST_THIS_CORE_MODIFIED, 0x2A, 0x48, PMC <br>
L2_ST_THIS_CORE_EXCLUSIVE, 0x2A, 0x44, PMC <br>
L2_ST_THIS_CORE_SHARED, 0x2A, 0x42, PMC <br>
L2_ST_THIS_CORE_INVALID, 0x2A, 0x41, PMC <br>
L2_ST_THIS_CORE_MESI, 0x2A, 0x4F, PMC <br>
L2_LOCK_ALL_CORES_MODIFIED, 0x2B, 0xC8, PMC <br>
L2_LOCK_ALL_CORES_EXCLUSIVE, 0x2B, 0xC4, PMC <br>
L2_LOCK_ALL_CORES_SHARED, 0x2B, 0xC2, PMC <br>
L2_LOCK_ALL_CORES_INVALID, 0x2B, 0xC1, PMC <br>
L2_LOCK_ALL_CORES_MESI, 0x2B, 0xCF, PMC <br>
L2_LOCK_THIS_CORE_MODIFIED, 0x2B, 0x48, PMC <br>
L2_LOCK_THIS_CORE_EXCLUSIVE, 0x2B, 0x44, PMC <br>
L2_LOCK_THIS_CORE_SHARED, 0x2B, 0x42, PMC <br>
L2_LOCK_THIS_CORE_INVALID, 0x2B, 0x41, PMC <br>
L2_LOCK_THIS_CORE_MESI, 0x2B, 0x4F, PMC <br>
L2_RQSTS_ALL_CORES_ALL_MODIFIED, 0x2E, 0xF8, PMC <br>
L2_RQSTS_ALL_CORES_ALL_EXCLUSIVE, 0x2E, 0xF4, PMC <br>
L2_RQSTS_ALL_CORES_ALL_SHARED, 0x2E, 0xF2, PMC <br>
L2_RQSTS_ALL_CORES_ALL_INVALID, 0x2E, 0xF1, PMC <br>
L2_RQSTS_ALL_CORES_ALL_MESI, 0x2E, 0xFF, PMC <br>
L2_RQSTS_THIS_CORE_ALL_MODIFIED, 0x2E, 0x78, PMC <br>
L2_RQSTS_THIS_CORE_ALL_EXCLUSIVE, 0x2E, 0x74, PMC <br>
L2_RQSTS_THIS_CORE_ALL_SHARED, 0x2E, 0x72, PMC <br>
L2_RQSTS_THIS_CORE_ALL_INVALID, 0x2E, 0x71, PMC <br>
L2_RQSTS_THIS_CORE_ALL_MESI, 0x2E, 0x7F, PMC <br>
L2_RQSTS_ALL_CORES_PREFETCH_ONLY_MODIFIED, 0x2E, 0xD8, PMC <br>
L2_RQSTS_ALL_CORES_PREFETCH_ONLY_EXCLUSIVE, 0x2E, 0xD4, PMC <br>
L2_RQSTS_ALL_CORES_PREFETCH_ONLY_SHARED, 0x2E, 0xD2, PMC <br>
L2_RQSTS_ALL_CORES_PREFETCH_ONLY_INVALID, 0x2E, 0xD1, PMC <br>
L2_RQSTS_ALL_CORES_PREFETCH_ONLY_MESI, 0x2E, 0xDF, PMC <br>
L2_RQSTS_THIS_CORE_PREFETCH_ONLY_MODIFIED, 0x2E, 0x58, PMC <br>
L2_RQSTS_THIS_CORE_PREFETCH_ONLY_EXCLUSIVE, 0x2E, 0x54, PMC <br>
L2_RQSTS_THIS_CORE_PREFETCH_ONLY_SHARED, 0x2E, 0x52, PMC <br>
L2_RQSTS_THIS_CORE_PREFETCH_ONLY_INVALID, 0x2E, 0x51, PMC <br>
L2_RQSTS_THIS_CORE_PREFETCH_ONLY_MESI, 0x2E, 0x5F, PMC <br>
L2_RQSTS_ALL_CORES_NO_PREFETCH_MODIFIED, 0x2E, 0xC8, PMC <br>
L2_RQSTS_ALL_CORES_NO_PREFETCH_EXCLUSIVE, 0x2E, 0xC4, PMC <br>
L2_RQSTS_ALL_CORES_NO_PREFETCH_SHARED, 0x2E, 0xC2, PMC <br>
L2_RQSTS_ALL_CORES_NO_PREFETCH_INVALID, 0x2E, 0xC1, PMC <br>
L2_RQSTS_ALL_CORES_NO_PREFETCH_MESI, 0x2E, 0xCF, PMC <br>
L2_RQSTS_THIS_CORE_NO_PREFETCH_MODIFIED, 0x2E, 0x48, PMC <br>
L2_RQSTS_THIS_CORE_NO_PREFETCH_EXCLUSIVE, 0x2E, 0x44, PMC <br>
L2_RQSTS_THIS_CORE_NO_PREFETCH_SHARED, 0x2E, 0x42, PMC <br>
L2_RQSTS_SELF_I_STATE, 0x2E, 0x41, PMC <br>
L2_RQSTS_SELF_MESI, 0x2E, 0x4F, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_ALL_MODIFIED, 0x30, 0xF8, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_ALL_EXCLUSIVE, 0x30, 0xF4, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_ALL_SHARED, 0x30, 0xF2, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_ALL_INVALID, 0x30, 0xF1, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_ALL_MESI, 0x30, 0xFF, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_ALL_MODIFIED, 0x30, 0x78, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_ALL_EXCLUSIVE, 0x30, 0x74, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_ALL_SHARED, 0x30, 0x72, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_ALL_INVALID, 0x30, 0x71, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_ALL_MESI, 0x30, 0x7F, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_PREFETCH_ONLY_MODIFIED, 0x30, 0xD8, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_PREFETCH_ONLY_EXCLUSIVE, 0x30, 0xD4, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_PREFETCH_ONLY_SHARED, 0x30, 0xD2, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_PREFETCH_ONLY_INVALID, 0x30, 0xD1, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_PREFETCH_ONLY_MESI, 0x30, 0xDF, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_PREFETCH_ONLY_MODIFIED, 0x30, 0x58, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_PREFETCH_ONLY_EXCLUSIVE, 0x30, 0x54, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_PREFETCH_ONLY_SHARED, 0x30, 0x52, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_PREFETCH_ONLY_INVALID, 0x30, 0x51, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_PREFETCH_ONLY_MESI, 0x30, 0x5F, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_NO_PREFETCH_MODIFIED, 0x30, 0xC8, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_NO_PREFETCH_EXCLUSIVE, 0x30, 0xC4, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_NO_PREFETCH_SHARED, 0x30, 0xC2, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_NO_PREFETCH_INVALID, 0x30, 0xC1, PMC <br>
L2_REJECT_BUSQ_ALL_CORES_NO_PREFETCH_MESI, 0x30, 0xCF, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_NO_PREFETCH_MODIFIED, 0x30, 0x48, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_NO_PREFETCH_EXCLUSIVE, 0x30, 0x44, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_NO_PREFETCH_SHARED, 0x30, 0x42, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_NO_PREFETCH_INVALID, 0x30, 0x41, PMC <br>
L2_REJECT_BUSQ_THIS_CORE_NO_PREFETCH_MESI, 0x30, 0x4F, PMC <br>
L2_NO_REQ_ALL_CORES, 0x32, 0xC0, PMC <br>
L2_NO_REQ_THIS_CORE, 0x32, 0x40, PMC <br>
EIST_TRANS, 0x3A, 0x0, PMC <br>
THERMAL_TRIP, 0x3B, 0xC0, PMC <br>
CPU_CLK_UNHALTED_CORE_P, 0x3C, 0x0, PMC <br>
CPU_CLK_UNHALTED_BUS, 0x3C, 0x1, PMC <br>
CPU_CLK_UNHALTED_NO_OTHER, 0x3C, 0x2, PMC <br>
L1D_CACHE_LD_MODIFIED, 0x40, 0x8, PMC <br>
L1D_CACHE_LD_EXCLUSIVE, 0x40, 0x4, PMC <br>
L1D_CACHE_LD_SHARED, 0x40, 0x2, PMC <br>
L1D_CACHE_LD_INVALID, 0x40, 0x1, PMC <br>
L1D_CACHE_LD_MESI, 0x40, 0xF, PMC <br>
L1D_CACHE_ST_MODIFIED, 0x41, 0x8, PMC <br>
L1D_CACHE_ST_EXCLUSIVE, 0x41, 0x4, PMC <br>
L1D_CACHE_ST_SHARED, 0x41, 0x2, PMC <br>
L1D_CACHE_ST_INVALID, 0x41, 0x1, PMC <br>
L1D_CACHE_ST_MESI, 0x41, 0xF, PMC <br>
L1D_CACHE_LOCK_MODIFIED, 0x42, 0x8, PMC <br>
L1D_CACHE_LOCK_EXCLUSIVE, 0x42, 0x4, PMC <br>
L1D_CACHE_LOCK_SHARED, 0x42, 0x2, PMC <br>
L1D_CACHE_LOCK_INVALID, 0x42, 0x1, PMC <br>
L1D_CACHE_LOCK_MESI, 0x42, 0xF, PMC <br>
L1D_CACHE_LOCK_DURATION, 0x42, 0x10, PMC <br>
L1D_ALL_REF, 0x43, 0x1, PMC <br>
L1D_ALL_CACHE_REF, 0x43, 0x2, PMC <br>
L1D_REPL, 0x45, 0xF, PMC <br>
L1D_M_REPL, 0x46, 0x0, PMC <br>
L1D_M_EVICT, 0x47, 0x0, PMC <br>
L1D_PEND_MISS, 0x48, 0x0, PMC <br>
L1D_SPLIT_LOADS, 0x49, 0x1, PMC <br>
L1D_SPLIT_STORES, 0x49, 0x2, PMC <br>
SSE_PRE_MISS_NTA, 0x4B, 0x0, PMC <br>
SSE_PRE_MISS_L1, 0x4B, 0x1, PMC <br>
SSE_PRE_MISS_L2, 0x4B, 0x2, PMC <br>
LOAD_HIT_PRE, 0x4C, 0x0, PMC <br>
L1D_PREFETCH_REQUESTS, 0x4E, 0x10, PMC <br>
BUS_REQUEST_OUTSTANDING_ALL_CORES_THIS_A, 0x60, 0xC0, PMC <br>
BUS_REQUEST_OUTSTANDING_ALL_CORES_ALL_A, 0x60, 0xE0, PMC <br>
BUS_REQUEST_OUTSTANDING_THIS_CORE_THIS_A, 0x60, 0x40, PMC <br>
BUS_REQUEST_OUTSTANDING_THIS_CORE_ALL_A, 0x60, 0x60, PMC <br>
BUS_BNR_DRV_THIS_A, 0x61, 0x0, PMC <br>
BUS_BNR_DRV_ALL_A, 0x61, 0x20, PMC <br>
BUS_DRDY_CLOCKS_THIS_A, 0x62, 0x0, PMC <br>
BUS_DRDY_CLOCKS_ALL_A, 0x62, 0x20, PMC <br>
BUS_LOCK_CLOCKS_ALL_CORES_THIS_A, 0x63, 0xC0, PMC <br>
BUS_LOCK_CLOCKS_ALL_CORES_ALL_A, 0x63, 0xE0, PMC <br>
BUS_LOCK_CLOCKS_THIS_CORE_THIS_A, 0x63, 0x40, PMC <br>
BUS_LOCK_CLOCKS_THIS_CORE_ALL_A, 0x63, 0x60, PMC <br>
BUS_DATA_RCV_ALL_CORES, 0x64, 0xC0, PMC <br>
BUS_DATA_RCV_THIS_CORE, 0x64, 0x40, PMC <br>
BUS_TRANS_BRD_ALL_CORES_THIS_A, 0x65, 0xC0, PMC <br>
BUS_TRANS_BRD_ALL_CORES_ALL_A, 0x65, 0xE0, PMC <br>
BUS_TRANS_BRD_THIS_CORE_THIS_A, 0x65, 0x40, PMC <br>
BUS_TRANS_BRD_THIS_CORE_ALL_A, 0x65, 0x60, PMC <br>
BUS_TRANS_RFO_ALL_CORES_THIS_A, 0x66, 0xC0, PMC <br>
BUS_TRANS_RFO_ALL_CORES_ALL_A, 0x66, 0xE0, PMC <br>
BUS_TRANS_RFO_THIS_CORE_THIS_A, 0x66, 0x40, PMC <br>
BUS_TRANS_RFO_THIS_CORE_ALL_A, 0x66, 0x60, PMC <br>
BUS_TRANS_WB_ALL_CORES_THIS_A, 0x67, 0xC0, PMC <br>
BUS_TRANS_WB_ALL_CORES_ALL_A, 0x67, 0xE0, PMC <br>
BUS_TRANS_WB_THIS_CORE_THIS_A, 0x67, 0x40, PMC <br>
BUS_TRANS_WB_THIS_CORE_ALL_A, 0x67, 0x60, PMC <br>
BUS_TRANS_IFETCH_ALL_CORES_THIS_A, 0x68, 0xC0, PMC <br>
BUS_TRANS_IFETCH_ALL_CORES_ALL_A, 0x68, 0xE0, PMC <br>
BUS_TRANS_IFETCH_THIS_CORE_THIS_A, 0x68, 0x40, PMC <br>
BUS_TRANS_IFETCH_THIS_CORE_ALL_A, 0x68, 0x60, PMC <br>
BUS_TRANS_INVAL_ALL_CORES_THIS_A, 0x69, 0xC0, PMC <br>
BUS_TRANS_INVAL_ALL_CORES_ALL_A, 0x69, 0xE0, PMC <br>
BUS_TRANS_INVAL_THIS_CORE_THIS_A, 0x69, 0x40, PMC <br>
BUS_TRANS_INVAL_THIS_CORE_ALL_A, 0x69, 0x60, PMC <br>
BUS_TRANS_PWR_ALL_CORES_THIS_A, 0x6A, 0xC0, PMC <br>
BUS_TRANS_PWR_ALL_CORES_ALL_A, 0x6A, 0xE0, PMC <br>
BUS_TRANS_PWR_THIS_CORE_THIS_A, 0x6A, 0x40, PMC <br>
BUS_TRANS_PWR_THIS_CORE_ALL_A, 0x6A, 0x60, PMC <br>
BUS_TRANS_P_ALL_CORES_THIS_A, 0x6B, 0xC0, PMC <br>
BUS_TRANS_P_ALL_CORES_ALL_A, 0x6B, 0xE0, PMC <br>
BUS_TRANS_P_THIS_CORE_THIS_A, 0x6B, 0x40, PMC <br>
BUS_TRANS_P_THIS_CORE_ALL_A, 0x6B, 0x60, PMC <br>
BUS_TRANS_IO_ALL_CORES_THIS_A, 0x6C, 0xC0, PMC <br>
BUS_TRANS_IO_ALL_CORES_ALL_A, 0x6C, 0xE0, PMC <br>
BUS_TRANS_IO_THIS_CORE_THIS_A, 0x6C, 0x40, PMC <br>
BUS_TRANS_IO_THIS_CORE_ALL_A, 0x6C, 0x60, PMC <br>
BUS_TRANS_DEF_ALL_CORES_THIS_A, 0x6D, 0xC0, PMC <br>
BUS_TRANS_DEF_ALL_CORES_ALL_A, 0x6D, 0xE0, PMC <br>
BUS_TRANS_DEF_THIS_CORE_THIS_A, 0x6D, 0x40, PMC <br>
BUS_TRANS_DEF_THIS_CORE_ALL_A, 0x6D, 0x60, PMC <br>
BUS_TRANS_BURST_ALL_CORES_THIS_A, 0x6E, 0xC0, PMC <br>
BUS_TRANS_BURST_ALL_CORES_ALL_A, 0x6E, 0xE0, PMC <br>
BUS_TRANS_BURST_THIS_CORE_THIS_A, 0x6E, 0x40, PMC <br>
BUS_TRANS_BURST_THIS_CORE_ALL_A, 0x6E, 0x60, PMC <br>
BUS_TRANS_MEM_ALL_CORES_THIS_A, 0x6F, 0xC0, PMC <br>
BUS_TRANS_MEM_ALL_CORES_ALL_A, 0x6F, 0xE0, PMC <br>
BUS_TRANS_MEM_THIS_CORE_THIS_A, 0x6F, 0x40, PMC <br>
BUS_TRANS_MEM_THIS_CORE_ALL_A, 0x6F, 0x60, PMC <br>
BUS_TRANS_ANY_ALL_CORES_THIS_A, 0x70, 0xC0, PMC <br>
BUS_TRANS_ANY_ALL_CORES_ALL_A, 0x70, 0xE0, PMC <br>
BUS_TRANS_ANY_THIS_CORE_THIS_A, 0x70, 0x40, PMC <br>
BUS_TRANS_ANY_THIS_CORE_ALL_A, 0x70, 0x60, PMC <br>
L1I_READS, 0x80, 0x0, PMC <br>
L1I_MISSES, 0x81, 0x0, PMC <br>
ITLB_SMALL_MISS, 0x82, 0x2, PMC <br>
ITLB_LARGE_MISS, 0x82, 0x10, PMC <br>
ITLB_FLUSH, 0x82, 0x40, PMC <br>
ITLB_MISSES, 0x82, 0x12, PMC <br>
INST_QUEUE_FULL, 0x83, 0x2, PMC <br>
CYCLES_L1I_MEM_STALLED, 0x86, 0x0, PMC <br>
ILD_STALL, 0x87, 0x0, PMC <br>
BR_INST_EXEC, 0x88, 0x0, PMC <br>
BR_MISSP_EXEC, 0x89, 0x0, PMC <br>
BR_BAC_MISSP_EXEC, 0x8A, 0x0, PMC <br>
BR_CND_EXEC, 0x8B, 0x0, PMC <br>
BR_CND_MISSP_EXEC, 0x8C, 0x0, PMC <br>
BR_IND_EXEC, 0x8D, 0x0, PMC <br>
BR_IND_MISSP_EXEC, 0x8E, 0x0, PMC <br>
BR_RET_EXEC, 0x8F, 0x0, PMC <br>
BR_RET_BAC_MISSP_EXEC, 0x91, 0x0, PMC <br>
BR_CALL_EXEC, 0x92, 0x0, PMC <br>
BR_CALL_MISSP_EXEC, 0x93, 0x0, PMC <br>
BR_IND_CALL_EXEC, 0x94, 0x0, PMC <br>
BR_TKN_BUBBLE_1, 0x97, 0x0, PMC <br>
BR_TKN_BUBBLE_2, 0x98, 0x0, PMC <br>
RS_UOPS_DISPATCHED_ALL, 0xA0, 0x0, PMC <br>
RS_UOPS_DISPATCHED_PORT0, 0xA1, 0x1, PMC0 <br>
RS_UOPS_DISPATCHED_PORT1, 0xA1, 0x2, PMC0 <br>
RS_UOPS_DISPATCHED_PORT2, 0xA1, 0x4, PMC0 <br>
RS_UOPS_DISPATCHED_PORT3, 0xA1, 0x8, PMC0 <br>
RS_UOPS_DISPATCHED_PORT4, 0xA1, 0x10, PMC0 <br>
RS_UOPS_DISPATCHED_PORT5, 0xA1, 0x20, PMC0 <br>
MACRO_INSTS_DECODED, 0xAA, 0x1, PMC <br>
MACRO_INSTS_CISC_DECODED, 0xAA, 0x8, PMC <br>
ESP_SYNCH, 0xAB, 0x1, PMC <br>
ESP_ADDITIONS, 0xAB, 0x2, PMC <br>
SIMD_UOPS_EXEC, 0xB0, 0x0, PMC <br>
SIMD_SAT_UOPS_EXEC, 0xB1, 0x0, PMC <br>
SIMD_UOP_TYPE_EXEC_MUL, 0xB3, 0x1, PMC <br>
SIMD_UOP_TYPE_EXEC_SHIFT, 0xB3, 0x2, PMC <br>
SIMD_UOP_TYPE_EXEC_PACK, 0xB3, 0x4, PMC <br>
SIMD_UOP_TYPE_EXEC_UNPACK, 0xB3, 0x8, PMC <br>
SIMD_UOP_TYPE_EXEC_LOGICAL, 0xB3, 0x10, PMC <br>
SIMD_UOP_TYPE_EXEC_ARITHMETIC, 0xB3, 0x20, PMC <br>
INST_RETIRED_ANY_P, 0xC0, 0x0, PMC <br>
INST_RETIRED_LOADS, 0xC0, 0x1, PMC <br>
INST_RETIRED_STORES, 0xC0, 0x2, PMC <br>
INST_RETIRED_OTHER, 0xC0, 0x4, PMC <br>
X87_OPS_RETIRED_FXCH, 0xC1, 0x1, PMC <br>
X87_OPS_RETIRED_ANY, 0xC1, 0xFE, PMC <br>
UOPS_RETIRED_LD_IND_BR, 0xC2, 0x1, PMC <br>
UOPS_RETIRED_STD_STA, 0xC2, 0x2, PMC <br>
UOPS_RETIRED_MACRO_FUSION, 0xC2, 0x4, PMC <br>
UOPS_RETIRED_FUSED, 0xC2, 0x7, PMC <br>
UOPS_RETIRED_NON_FUSED, 0xC2, 0x8, PMC <br>
UOPS_RETIRED_ANY, 0xC2, 0xF, PMC <br>
MACHINE_NUKES_SMC, 0xC3, 0x1, PMC <br>
MACHINE_NUKES_MEM_ORDER, 0xC3, 0x4, PMC <br>
BR_INST_RETIRED_ANY, 0xC4, 0x0, PMC <br>
BR_INST_RETIRED_PRED_NOT_TAKEN, 0xC4, 0x1, PMC <br>
BR_INST_RETIRED_MISPRED_NOT_TAKEN, 0xC4, 0x2, PMC <br>
BR_INST_RETIRED_PRED_TAKEN, 0xC4, 0x4, PMC <br>
BR_INST_RETIRED_MISPRED_TAKEN, 0xC4, 0x8, PMC <br>
BR_INST_RETIRED_TAKEN, 0xC4, 0xC, PMC <br>
BR_INST_RETIRED_MISPRED, 0xC5, 0x0, PMC <br>
CYCLES_INT_MASKED, 0xC6, 0x1, PMC <br>
CYCLES_INT_PENDING_MASKED, 0xC6, 0x2, PMC <br>
SIMD_INST_RETIRED_PACKED_SINGLE, 0xC7, 0x1, PMC <br>
SIMD_INST_RETIRED_SCALAR_SINGLE, 0xC7, 0x2, PMC <br>
SIMD_INST_RETIRED_PACKED_DOUBLE, 0xC7, 0x4, PMC <br>
SIMD_INST_RETIRED_SCALAR_DOUBLE, 0xC7, 0x8, PMC <br>
SIMD_INST_RETIRED_VECTOR, 0xC7, 0x10, PMC <br>
SIMD_INST_RETIRED_ANY, 0xC7, 0x1F, PMC <br>
HW_INT_RCV, 0xC8, 0x0, PMC <br>
ITLB_MISS_RETIRED, 0xC9, 0x0, PMC <br>
SIMD_COMP_INST_RETIRED_PACKED_SINGLE, 0xCA, 0x1, PMC <br>
SIMD_COMP_INST_RETIRED_SCALAR_SINGLE, 0xCA, 0x2, PMC <br>
SIMD_COMP_INST_RETIRED_PACKED_DOUBLE, 0xCA, 0x4, PMC <br>
SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE, 0xCA, 0x8, PMC <br>
MEM_LOAD_RETIRED_L1D_MISS, 0xCB, 0x1, PMC0 <br>
MEM_LOAD_RETIRED_L1D_LINE_MISS, 0xCB, 0x2, PMC0 <br>
MEM_LOAD_RETIRED_L2_MISS, 0xCB, 0x4, PMC0 <br>
MEM_LOAD_RETIRED_L2_LINE_MISS, 0xCB, 0x8, PMC0 <br>
MEM_LOAD_RETIRED_DTLB_MISS, 0xCB, 0x10, PMC0 <br>
FP_MMX_TRANS_TO_MMX, 0xCC, 0x1, PMC <br>
FP_MMX_TRANS_TO_FP, 0xCC, 0x2, PMC <br>
SIMD_ASSIST, 0xCD, 0x0, PMC <br>
SIMD_INSTR_RETIRED, 0xCE, 0x0, PMC <br>
SIMD_SAT_INSTR_RETIRED, 0xCF, 0x0, PMC <br>
RAT_STALLS_ROB_READ_PORT, 0xD2, 0x1, PMC <br>
RAT_STALLS_PARTIAL_CYCLES, 0xD2, 0x2, PMC <br>
RAT_STALLS_FLAGS, 0xD2, 0x4, PMC <br>
RAT_STALLS_FPSW, 0xD2, 0x8, PMC <br>
RAT_STALLS_ANY, 0xD2, 0xF, PMC <br>
SEG_RENAME_STALLS_ES, 0xD4, 0x1, PMC <br>
SEG_RENAME_STALLS_DS, 0xD4, 0x2, PMC <br>
SEG_RENAME_STALLS_FS, 0xD4, 0x4, PMC <br>
SEG_RENAME_STALLS_GS, 0xD4, 0x8, PMC <br>
SEG_RENAME_STALLS_ANY, 0xD4, 0xF, PMC <br>
SEG_RENAME_STALLS_ES, 0xD5, 0x1, PMC <br>
SEG_RENAME_STALLS_DS, 0xD5, 0x2, PMC <br>
SEG_RENAME_STALLS_FS, 0xD5, 0x4, PMC <br>
SEG_RENAME_STALLS_GS, 0xD5, 0x8, PMC <br>
SEG_RENAME_STALLS_ANY, 0xD5, 0xF, PMC <br>
RESOURCE_STALLS_ROB_FULL, 0xDC, 0x1, PMC <br>
RESOURCE_STALLS_RS_FULL, 0xDC, 0x2, PMC <br>
RESOURCE_STALLS_LD_ST, 0xDC, 0x4, PMC <br>
RESOURCE_STALLS_FPCW, 0xDC, 0x8, PMC <br>
RESOURCE_STALLS_BR_MISS_CLEAR, 0xDC, 0x10, PMC <br>
RESOURCE_STALLS_ANY, 0xDC, 0x1F, PMC <br>
BR_INST_DECODED, 0xE0, 0x0, PMC <br>
BOGUS_BR, 0xE4, 0x0, PMC <br>
BACLEARS, 0xE6, 0x0, PMC <br>
PREF_RQSTS_UP, 0xF0, 0x0, PMC <br>
PREF_RQSTS_DN, 0xF8, 0x0, PMC  <br>