static inline unsigned int F_1 ( unsigned V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( unsigned long V_3 , unsigned V_1 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic void F_5 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( V_5 -> V_6 , V_7 ) ;\r\n}\r\nstatic void F_6 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( 1 , V_8 ) ;\r\nF_3 ( V_5 -> V_6 , V_9 ) ;\r\nF_3 ( 1 , V_10 ) ;\r\n}\r\nstatic void F_7 ( struct V_4 * V_5 )\r\n{\r\nF_3 ( V_5 -> V_6 , V_11 ) ;\r\n}\r\nstatic int F_8 ( struct V_4 * V_5 , unsigned int V_12 )\r\n{\r\nunsigned V_13 = F_9 ( V_5 -> V_6 ) ;\r\nunsigned V_14 = F_10 ( V_5 -> V_6 ) ;\r\nunsigned V_15 = F_1 ( F_11 ( V_13 ) ) ;\r\nunsigned type = F_1 ( F_12 ( V_13 ) ) ;\r\nswitch ( V_12 ) {\r\ncase V_16 :\r\nV_15 |= V_14 ;\r\ntype |= V_14 ;\r\nbreak;\r\ncase V_17 :\r\nV_15 &= ~ V_14 ;\r\ntype |= V_14 ;\r\nbreak;\r\ncase V_18 :\r\nV_15 |= V_14 ;\r\ntype &= ~ V_14 ;\r\nbreak;\r\ncase V_19 :\r\nV_15 &= ~ V_14 ;\r\ntype &= ~ V_14 ;\r\nbreak;\r\ndefault:\r\nreturn - V_20 ;\r\n}\r\nF_3 ( V_15 , F_11 ( V_13 ) ) ;\r\nF_3 ( type , F_12 ( V_13 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_4 * V_5 , unsigned int V_21 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_22 * V_23 , unsigned int V_24 ,\r\nT_1 V_25 )\r\n{\r\nF_15 ( L_1 , V_24 , V_25 ) ;\r\nF_16 ( V_24 , & V_26 ) ;\r\nF_17 ( V_24 , V_27 | V_28 ) ;\r\nF_18 ( V_24 , V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint T_2 F_19 ( struct V_30 * V_31 , struct V_30 * V_32 )\r\n{\r\nT_3 V_33 = V_34 . V_35 ;\r\nT_4 * V_36 = V_34 . V_37 ;\r\nT_3 * V_38 = V_34 . V_39 ;\r\nunsigned V_40 = F_20 ( V_33 ) ;\r\nint V_41 , V_42 ;\r\nV_43 = V_44 ;\r\nif ( V_31 ) {\r\nV_2 = F_21 ( V_31 , 0 ) ;\r\nif ( F_22 ( V_31 , L_2 , & V_33 ) )\r\nF_23 ( L_3 ,\r\nV_33 ) ;\r\n} else {\r\nV_2 = F_24 ( V_34 . V_45 , V_46 ) ;\r\n}\r\nif ( F_25 ( ! V_2 ) )\r\nreturn - V_20 ;\r\nF_3 ( 0 , V_47 ) ;\r\nF_3 ( 0 , F_26 ( 0 ) ) ;\r\nfor ( V_41 = 0 ; V_41 < V_40 ; V_41 ++ )\r\nF_3 ( ~ 0 , F_27 ( V_41 ) ) ;\r\nF_3 ( 0 , V_48 ) ;\r\nF_3 ( 0 , V_49 ) ;\r\nfor ( V_41 = 0 ; V_41 < V_40 ; V_41 ++ )\r\nF_3 ( ~ 0 , F_28 ( V_41 ) ) ;\r\nF_3 ( 1 , V_10 ) ;\r\nV_40 = ( V_33 + 3 ) >> 2 ;\r\nif ( V_36 ) {\r\nunsigned V_50 , V_51 ;\r\nT_3 V_52 ;\r\nfor ( V_51 = V_41 = 0 ; V_41 < V_40 ; V_41 ++ ) {\r\nfor ( V_52 = V_50 = 0 ; V_50 < 4 ; V_50 ++ , V_51 ++ ) {\r\nV_52 >>= 8 ;\r\nif ( V_51 < V_33 )\r\nV_52 |= V_36 [ V_51 ] << 24 ;\r\n}\r\nF_3 ( V_52 , F_29 ( V_41 ) ) ;\r\n}\r\n} else {\r\nfor ( V_41 = 0 ; V_41 < V_40 ; V_41 ++ )\r\nF_3 ( 0x0f0f0f0f , F_29 ( V_41 ) ) ;\r\n}\r\nif ( V_38 )\r\nfor ( V_41 = 0 ; V_38 [ V_41 ] != - 1 ; V_41 ++ )\r\nF_3 ( V_38 [ V_41 ] , F_30 ( V_41 ) ) ;\r\nV_42 = F_31 ( - 1 , 0 , V_33 , 0 ) ;\r\nif ( V_42 < 0 ) {\r\nF_23 ( L_4 ) ;\r\nV_42 = 0 ;\r\n}\r\nV_53 = F_32 ( V_31 , V_33 ,\r\nV_42 , 0 , & V_54 , NULL ) ;\r\nif ( ! V_53 ) {\r\nF_33 ( L_5 ) ;\r\nreturn - V_20 ;\r\n}\r\nF_3 ( 1 , V_47 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_34 ( void )\r\n{\r\nF_19 ( NULL , NULL ) ;\r\n}
