	component nios_system is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			encoder_in_new_signal             : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- new_signal
			key_export                        : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			leds_1_export                     : out   std_logic_vector(1 downto 0);                     -- export
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			pwm_out_new_signal                : out   std_logic_vector(1 downto 0);                     -- new_signal
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                     : out   std_logic                                         -- clk
		);
	end component nios_system;

