#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 17 00:07:24 2026
# Process ID: 3993139
# Current directory: /home/mss464/minitpu/tpu
# Command line: vivado -mode batch -nojournal -source ultra96-v2/build_bd_bitstream.tcl -tclargs -proj_name tpu_system -part xczu3eg-sbva484-1-i -ip_repo_path ultra96-v2/ip_repo -out_dir ultra96-v2/output -bd_name minitpu
# Log file: /home/mss464/minitpu/tpu/vivado.log
# Journal file: 
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 22, Host memory: 235732 MB
#-----------------------------------------------------------
source ultra96-v2/build_bd_bitstream.tcl
# set proj_name    "tpu_system"
# set part         "xczu3eg-sbva484-1-i"
# set ip_repo_path ""
# set out_dir      ""
# set bd_name      "tpu_bd"
# proc parse_args {} {
#     global argc argv
#     global proj_name part ip_repo_path out_dir bd_name
# 
#     for {set i 0} {$i < $argc} {incr i} {
#         set arg [lindex $argv $i]
#         switch -exact -- $arg {
#             "-proj_name" {
#                 incr i
#                 set proj_name [lindex $argv $i]
#             }
#             "-part" {
#                 incr i
#                 set part [lindex $argv $i]
#             }
#             "-ip_repo_path" {
#                 incr i
#                 set ip_repo_path [lindex $argv $i]
#             }
#             "-out_dir" {
#                 incr i
#                 set out_dir [lindex $argv $i]
#             }
#             "-bd_name" {
#                 incr i
#                 set bd_name [lindex $argv $i]
#             }
#             "-help" {
#                 puts "Usage: vivado -mode batch -source build_bd_bitstream.tcl -tclargs <options>"
#                 puts "Options:"
#                 puts "  -proj_name <name>       Project name (default: tpu_system)"
#                 puts "  -part <part>            FPGA part number (default: xczu3eg-sbva484-1-i)"
#                 puts "  -ip_repo_path <path>    Path to IP repository containing TPU IP"
#                 puts "  -out_dir <dir>          Output directory for bitstream and reports"
#                 puts "  -bd_name <name>         Block design name (default: tpu_bd)"
#                 puts "  -help                   Show this help message"
#                 exit 0
#             }
#             default {
#                 puts "WARNING: Unknown argument: $arg"
#             }
#         }
#     }
# 
#     # Validate required arguments
#     if {$ip_repo_path eq ""} {
#         puts "ERROR: -ip_repo_path is required"
#         exit 1
#     }
#     if {$out_dir eq ""} {
#         puts "ERROR: -out_dir is required"
#         exit 1
#     }
# }
# parse_args
# set ip_repo_path [file normalize $ip_repo_path]
# set out_dir [file normalize $out_dir]
# puts "============================================================"
============================================================
# puts "TPU Block Design & Bitstream Build Script"
TPU Block Design & Bitstream Build Script
# puts "============================================================"
============================================================
# puts "Project:     $proj_name"
Project:     tpu_system
# puts "Part:        $part"
Part:        xczu3eg-sbva484-1-i
# puts "IP Repo:     $ip_repo_path"
IP Repo:     /home/mss464/minitpu/tpu/ultra96-v2/ip_repo
# puts "Output Dir:  $out_dir"
Output Dir:  /home/mss464/minitpu/tpu/ultra96-v2/output
# puts "BD Name:     $bd_name"
BD Name:     minitpu
# puts "============================================================"
============================================================
# set proj_dir [file join $out_dir $proj_name]
# set artifacts_dir [file join $out_dir "artifacts"]
# file mkdir $out_dir
# file mkdir $artifacts_dir
# puts "\n>>> Step 1: Creating project..."

>>> Step 1: Creating project...
# file delete -force $proj_dir
# create_project $proj_name $proj_dir -part $part -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.184 ; gain = 36.836 ; free physical = 72444 ; free virtual = 165690
# set_property verilog_define {TARGET_FPGA=1} [current_fileset]
# puts "\n>>> Step 2: Adding IP repository..."

>>> Step 2: Adding IP repository...
# set_property ip_repo_paths $ip_repo_path [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
# set tpu_ip [get_ipdefs -filter "NAME =~ *cornell_tpu*"]
# if {$tpu_ip eq ""} {
#     # Try alternative search
#     set tpu_ip [get_ipdefs -filter "NAME =~ *tpu*"]
# }
# if {$tpu_ip eq ""} {
#     puts "ERROR: TPU IP not found in repository: $ip_repo_path"
#     puts "Available IPs:"
#     foreach ip [get_ipdefs] {
#         puts "  $ip"
#     }
#     close_project
#     exit 1
# }
# puts "  Found TPU IP: $tpu_ip"
  Found TPU IP: cornell.edu:user:cornell_tpu:1.0
# puts "\n>>> Step 3: Creating block design..."

>>> Step 3: Creating block design...
# create_bd_design $bd_name
Wrote  : </home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.srcs/sources_1/bd/minitpu/minitpu.bd> 
# puts "\n>>> Step 4: Adding Zynq UltraScale+ MPSoC..."

>>> Step 4: Adding Zynq UltraScale+ MPSoC...
# set ps [create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ps]
# set_property -dict [list \
#     CONFIG.PSU__USE__M_AXI_GP0 {0} \
#     CONFIG.PSU__USE__M_AXI_GP1 {0} \
#     CONFIG.PSU__USE__M_AXI_GP2 {1} \
#     CONFIG.PSU__USE__S_AXI_GP0 {0} \
#     CONFIG.PSU__USE__S_AXI_GP2 {1} \
#     CONFIG.PSU__USE__S_AXI_GP3 {0} \
#     CONFIG.PSU__USE__S_AXI_GP4 {0} \
#     CONFIG.PSU__USE__S_AXI_GP5 {0} \
#     CONFIG.PSU__USE__S_AXI_GP6 {0} \
#     CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {50} \
# ] $ps
# puts "\n>>> Step 5: Adding Processor System Reset..."

>>> Step 5: Adding Processor System Reset...
# set ps_reset [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0]
# puts "\n>>> Step 6: Adding AXI DMA..."

>>> Step 6: Adding AXI DMA...
# set dma [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0]
# set_property -dict [list \
#     CONFIG.c_include_sg {0} \
#     CONFIG.c_sg_include_stscntrl_strm {0} \
#     CONFIG.c_include_mm2s {1} \
#     CONFIG.c_include_s2mm {1} \
#     CONFIG.c_mm2s_burst_size {16} \
#     CONFIG.c_s2mm_burst_size {16} \
#     CONFIG.c_m_axi_mm2s_data_width {64} \
#     CONFIG.c_m_axis_mm2s_tdata_width {64} \
#     CONFIG.c_m_axi_s2mm_data_width {32} \
#     CONFIG.c_s_axis_s2mm_tdata_width {32} \
# ] $dma
# puts "\n>>> Step 7: Adding TPU IP..."

>>> Step 7: Adding TPU IP...
# set tpu [create_bd_cell -type ip -vlnv $tpu_ip tpu_0]
# puts "\n>>> Step 8: Adding AXI Interconnect..."

>>> Step 8: Adding AXI Interconnect...
# set axi_ic [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0]
# set_property -dict [list \
#     CONFIG.NUM_MI {2} \
#     CONFIG.NUM_SI {1} \
# ] $axi_ic
# puts "\n>>> Step 9: Adding AXI SmartConnect for DMA..."

>>> Step 9: Adding AXI SmartConnect for DMA...
# set axi_sc [create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc]
# set_property -dict [list \
#     CONFIG.NUM_SI {2} \
#     CONFIG.NUM_MI {1} \
# ] $axi_sc
# puts "\n>>> Step 10: Connecting AXI control path..."

>>> Step 10: Connecting AXI control path...
# connect_bd_intf_net [get_bd_intf_pins zynq_ps/M_AXI_HPM0_LPD] \
#                     [get_bd_intf_pins axi_interconnect_0/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M00_AXI] \
#                     [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M01_AXI] \
#                     [get_bd_intf_pins tpu_0/s00_axi]
# puts "\n>>> Step 11: Connecting AXI-Stream data path..."

>>> Step 11: Connecting AXI-Stream data path...
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] \
#                     [get_bd_intf_pins tpu_0/s00_axis]
# connect_bd_intf_net [get_bd_intf_pins tpu_0/m00_axis] \
#                     [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
# puts "\n>>> Step 12: Connecting DMA memory interfaces..."

>>> Step 12: Connecting DMA memory interfaces...
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] \
#                     [get_bd_intf_pins axi_smc/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] \
#                     [get_bd_intf_pins axi_smc/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc/M00_AXI] \
#                     [get_bd_intf_pins zynq_ps/S_AXI_HP0_FPD]
# puts "\n>>> Step 13: Connecting clocks..."

>>> Step 13: Connecting clocks...
# set pl_clk [get_bd_pins zynq_ps/pl_clk0]
# connect_bd_net $pl_clk [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/s_axi_lite_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/S00_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/M00_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/M01_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_smc/aclk]
# connect_bd_net $pl_clk [get_bd_pins zynq_ps/maxihpm0_lpd_aclk]
# connect_bd_net $pl_clk [get_bd_pins zynq_ps/saxihp0_fpd_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/s00_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/s00_axis_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/m00_axis_aclk]
# puts "\n>>> Step 14: Connecting resets..."

>>> Step 14: Connecting resets...
# connect_bd_net [get_bd_pins zynq_ps/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
# set ic_resetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/S00_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/M00_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/M01_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_smc/aresetn]
# set periph_resetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins axi_dma_0/axi_resetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/s00_axi_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/s00_axis_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/m00_axis_aresetn]
# puts "\n>>> Step 15: Assigning addresses..."

>>> Step 15: Assigning addresses...
# assign_bd_address -target_address_space /zynq_ps/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ps/Data' at <0x8000_0000 [ 64K ]>.
# assign_bd_address -target_address_space /zynq_ps/Data [get_bd_addr_segs tpu_0/s00_axi/reg0] -force
Slave segment '/tpu_0/s00_axi/reg0' is being assigned into address space '/zynq_ps/Data' at <0x8001_0000 [ 4K ]>.
# assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs zynq_ps/SAXIGP2/HP0_DDR_LOW] -force
Slave segment '/zynq_ps/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
# assign_bd_address -target_address_space /axi_dma_0/Data_S2MM [get_bd_addr_segs zynq_ps/SAXIGP2/HP0_DDR_LOW] -force
Slave segment '/zynq_ps/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
# puts "\n  Address Map:"

  Address Map:
# foreach seg [get_bd_addr_segs] {
#     if {[get_property OFFSET $seg] ne ""} {
#         set offset [format "0x%08X" [get_property OFFSET $seg]]
#         set range [format "0x%08X" [get_property RANGE $seg]]
#         puts "    [get_property PATH $seg]: Offset=$offset, Range=$range"
#     }
# }
    /axi_dma_0/Data_MM2S/SEG_zynq_ps_HP0_DDR_LOW: Offset=0x00000000, Range=0x80000000
    /axi_dma_0/Data_S2MM/SEG_zynq_ps_HP0_DDR_LOW: Offset=0x00000000, Range=0x80000000
    /zynq_ps/Data/SEG_axi_dma_0_Reg: Offset=0x80000000, Range=0x00010000
    /zynq_ps/Data/SEG_tpu_0_reg0: Offset=0x80010000, Range=0x00001000
# puts "\n>>> Step 16: Validating block design..."

>>> Step 16: Validating block design...
# validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] minitpu_axi_smc_0: SmartConnect minitpu_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ps/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ps/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ps/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ps/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.305 ; gain = 68.312 ; free physical = 72174 ; free virtual = 165420
# save_bd_design
Wrote  : </home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.srcs/sources_1/bd/minitpu/minitpu.bd> 
# puts "\n>>> Step 17: Generating output products..."

>>> Step 17: Generating output products...
# generate_target all [get_files [file join $proj_dir $proj_name.srcs sources_1 bd $bd_name $bd_name.bd]]
INFO: [BD 41-1662] The design 'minitpu.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/sim/minitpu.v
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] minitpu_zynq_ps_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x1ff00000 to 0x1fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/hw_handoff/minitpu_axi_smc_0.hwh
Generated Hardware Definition File /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/synth/minitpu_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hw_handoff/minitpu.hwh
Generated Hardware Definition File /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2157.867 ; gain = 284.562 ; free physical = 71832 ; free virtual = 165130
# puts "\n>>> Step 18: Creating HDL wrapper..."

>>> Step 18: Creating HDL wrapper...
# set bd_file [get_files [file join $proj_dir $proj_name.srcs sources_1 bd $bd_name $bd_name.bd]]
# set wrapper [make_wrapper -files $bd_file -top]
# add_files -norecurse $wrapper
# set_property top ${bd_name}_wrapper [current_fileset]
# update_compile_order -fileset sources_1
# puts "\n>>> Step 19: Running synthesis..."

>>> Step 19: Running synthesis...
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_tpu_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_zynq_ps_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_tpu_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_zynq_ps_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb 17 00:08:18 2026] Launched minitpu_tpu_0_0_synth_1, minitpu_axi_dma_0_0_synth_1, minitpu_auto_pc_0_synth_1, minitpu_axi_smc_0_synth_1, minitpu_xbar_0_synth_1, minitpu_proc_sys_reset_0_0_synth_1, minitpu_zynq_ps_0_synth_1...
Run output will be captured here:
minitpu_tpu_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/runme.log
minitpu_axi_dma_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_axi_dma_0_0_synth_1/runme.log
minitpu_auto_pc_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_auto_pc_0_synth_1/runme.log
minitpu_axi_smc_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_axi_smc_0_synth_1/runme.log
minitpu_xbar_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_xbar_0_synth_1/runme.log
minitpu_proc_sys_reset_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_proc_sys_reset_0_0_synth_1/runme.log
minitpu_zynq_ps_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_zynq_ps_0_synth_1/runme.log
[Tue Feb 17 00:08:18 2026] Launched synth_1...
Run output will be captured here: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Feb 17 00:08:18 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log minitpu_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minitpu_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source minitpu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1563.793 ; gain = 0.023 ; free physical = 71157 ; free virtual = 164602
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top minitpu_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4004500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.875 ; gain = 289.777 ; free physical = 69654 ; free virtual = 163083
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minitpu_wrapper' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'minitpu' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:284]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_dma_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_dma_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'minitpu_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'minitpu_axi_dma_0_0' has 64 connections declared, but only 58 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:435]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_interconnect_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:768]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ERQGJO' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ERQGJO' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_DP1FK7' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:138]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_DP1FK7' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:138]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_DT65ZS' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:1320]
INFO: [Synth 8-6157] synthesizing module 'minitpu_auto_pc_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_auto_pc_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_DT65ZS' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:1320]
INFO: [Synth 8-6157] synthesizing module 'minitpu_xbar_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_xbar_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_interconnect_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:768]
INFO: [Synth 8-6157] synthesizing module 'minitpu_axi_smc_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_axi_smc_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'minitpu_proc_sys_reset_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_proc_sys_reset_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'minitpu_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'minitpu_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:644]
INFO: [Synth 8-6157] synthesizing module 'minitpu_tpu_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_tpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_tpu_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_tpu_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'minitpu_tpu_0_0' is unconnected for instance 'tpu_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:652]
WARNING: [Synth 8-7023] instance 'tpu_0' of module 'minitpu_tpu_0_0' has 35 connections declared, but only 34 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:652]
INFO: [Synth 8-6157] synthesizing module 'minitpu_zynq_ps_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_zynq_ps_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_zynq_ps_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/.Xil/Vivado-4003889-brg-zhang-xcel.ece.cornell.edu/realtime/minitpu_zynq_ps_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'minitpu_zynq_ps_0' is unconnected for instance 'zynq_ps' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
WARNING: [Synth 8-7023] instance 'zynq_ps' of module 'minitpu_zynq_ps_0' has 82 connections declared, but only 78 given [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:687]
INFO: [Synth 8-6155] done synthesizing module 'minitpu' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v:284]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_wrapper' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_DT65ZS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_DT65ZS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_DP1FK7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1ERQGJO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.844 ; gain = 371.746 ; free physical = 69563 ; free virtual = 162993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.750 ; gain = 380.652 ; free physical = 69559 ; free virtual = 162989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.750 ; gain = 380.652 ; free physical = 69559 ; free virtual = 162989
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.750 ; gain = 0.000 ; free physical = 69559 ; free virtual = 162989
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0/minitpu_zynq_ps_0_in_context.xdc] for cell 'minitpu_i/zynq_ps'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0/minitpu_zynq_ps_0_in_context.xdc] for cell 'minitpu_i/zynq_ps'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_in_context.xdc] for cell 'minitpu_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_in_context.xdc] for cell 'minitpu_i/proc_sys_reset_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_in_context.xdc] for cell 'minitpu_i/axi_dma_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_in_context.xdc] for cell 'minitpu_i/axi_dma_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0/minitpu_tpu_0_0_in_context.xdc] for cell 'minitpu_i/tpu_0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0/minitpu_tpu_0_0_in_context.xdc] for cell 'minitpu_i/tpu_0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0/minitpu_xbar_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0/minitpu_xbar_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0/minitpu_auto_pc_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0/minitpu_auto_pc_0_in_context.xdc] for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0/minitpu_axi_smc_0_in_context.xdc] for cell 'minitpu_i/axi_smc'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0/minitpu_axi_smc_0_in_context.xdc] for cell 'minitpu_i/axi_smc'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.688 ; gain = 0.000 ; free physical = 69554 ; free virtual = 162984
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.723 ; gain = 0.000 ; free physical = 69554 ; free virtual = 162984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/zynq_ps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/tpu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for minitpu_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69557 ; free virtual = 162987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69552 ; free virtual = 162982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module minitpu_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2942.723 ; gain = 453.625 ; free physical = 69554 ; free virtual = 162989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3406.750 ; gain = 917.652 ; free physical = 69134 ; free virtual = 162569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3406.750 ; gain = 917.652 ; free physical = 69134 ; free virtual = 162569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3416.766 ; gain = 927.668 ; free physical = 69126 ; free virtual = 162561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |minitpu_xbar_0             |         1|
|2     |minitpu_auto_pc_0          |         1|
|3     |minitpu_axi_dma_0_0        |         1|
|4     |minitpu_axi_smc_0          |         1|
|5     |minitpu_proc_sys_reset_0_0 |         1|
|6     |minitpu_tpu_0_0            |         1|
|7     |minitpu_zynq_ps_0          |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |minitpu_auto_pc          |     1|
|2     |minitpu_axi_dma_0        |     1|
|3     |minitpu_axi_smc          |     1|
|4     |minitpu_proc_sys_reset_0 |     1|
|5     |minitpu_tpu_0            |     1|
|6     |minitpu_xbar             |     1|
|7     |minitpu_zynq_ps          |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.641 ; gain = 942.543 ; free physical = 69121 ; free virtual = 162556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3431.641 ; gain = 869.570 ; free physical = 69120 ; free virtual = 162555
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3431.648 ; gain = 942.543 ; free physical = 69120 ; free virtual = 162555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3431.648 ; gain = 0.000 ; free physical = 69409 ; free virtual = 162845
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3466.328 ; gain = 0.000 ; free physical = 69356 ; free virtual = 162791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 29955b96
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 3480.301 ; gain = 1871.633 ; free physical = 69363 ; free virtual = 162798
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2513.940; main = 2513.940; forked = 389.537
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4555.945; main = 3480.270; forked = 1613.254
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/minitpu_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minitpu_wrapper_utilization_synth.rpt -pb minitpu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:14:37 2026...
[Tue Feb 17 00:14:48 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:13:53 ; elapsed = 00:06:30 . Memory (MB): peak = 2333.953 ; gain = 0.000 ; free physical = 71666 ; free virtual = 165096
# set synth_status [get_property STATUS [get_runs synth_1]]
# puts "  Synthesis status: $synth_status"
  Synthesis status: synth_design Complete!
# if {$synth_status ne "synth_design Complete!"} {
#     puts "ERROR: Synthesis failed"
#     close_project
#     exit 1
# }
# puts "\n>>> Step 20: Running implementation..."

>>> Step 20: Running implementation...
# launch_runs impl_1 -jobs 4
[Tue Feb 17 00:14:51 2026] Launched impl_1...
Run output will be captured here: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Feb 17 00:14:51 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log minitpu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source minitpu_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source minitpu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1555.863 ; gain = 34.836 ; free physical = 71154 ; free virtual = 164583
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top minitpu_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.dcp' for cell 'minitpu_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0.dcp' for cell 'minitpu_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.dcp' for cell 'minitpu_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0.dcp' for cell 'minitpu_i/tpu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.dcp' for cell 'minitpu_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0.dcp' for cell 'minitpu_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0.dcp' for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2499.637 ; gain = 0.000 ; free physical = 70201 ; free virtual = 163628
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:10]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:49]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 440 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69756 ; free virtual = 163183
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances

21 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3318.930 ; gain = 1703.348 ; free physical = 69756 ; free virtual = 163183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69748 ; free virtual = 163175

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16de4d2ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69729 ; free virtual = 163156

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884
Phase 1 Initialization | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69449 ; free virtual = 162876

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874
Phase 2 Timer Update And Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 926 pins
INFO: [Opt 31-138] Pushed 55 inverter(s) to 9159 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1417d63c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Retarget | Checksum: 1417d63c2
INFO: [Opt 31-389] Phase Retarget created 94 cells and removed 475 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 104e0c109

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Constant propagation | Checksum: 104e0c109
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 227 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: e03f7549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69426 ; free virtual = 162853
Sweep | Checksum: e03f7549
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
BUFG optimization | Checksum: e03f7549
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Shift Register Optimization | Checksum: e03f7549
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14353bc49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Post Processing Netlist | Checksum: 14353bc49
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69430 ; free virtual = 162857

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9.2 Verifying Netlist Connectivity | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9 Finalization | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              94  |             475  |                                             40  |
|  Constant propagation         |              28  |             227  |                                             40  |
|  Sweep                        |               0  |             204  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Power Optimization Task | Checksum: 9da54adb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4316.531 ; gain = 840.836 ; free physical = 68782 ; free virtual = 162209

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Netlist Obfuscation Task | Checksum: e66af92f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 4316.531 ; gain = 997.602 ; free physical = 68782 ; free virtual = 162209
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
Command: report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4348.547 ; gain = 0.000 ; free physical = 68766 ; free virtual = 162197
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3cc15dfe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68744 ; free virtual = 162183

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5157200

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4756.074 ; gain = 399.523 ; free physical = 68294 ; free virtual = 161733

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161700

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161699
Phase 1 Placer Initialization | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68239 ; free virtual = 161678

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fad73940

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68300 ; free virtual = 161739

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: fad73940

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68295 ; free virtual = 161734

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: fad73940

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 5189.074 ; gain = 832.523 ; free physical = 67836 ; free virtual = 161275

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1ae422c0e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67830 ; free virtual = 161269

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1.1 Partition Driven Placement | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1 Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67833 ; free virtual = 161272

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b9680c4a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67721 ; free virtual = 161160

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2746 LUTNM shape to break, 1184 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 307, two critical 2439, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1451 nets or LUTs. Breaked 1000 LUTs, combined 451 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 11 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67723 ; free virtual = 161162
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67727 ; free virtual = 161166

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            451  |                  1451  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            451  |                  1457  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17185e443

Time (s): cpu = 00:04:29 ; elapsed = 00:01:49 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67714 ; free virtual = 161153
Phase 2.4 Global Placement Core | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67694 ; free virtual = 161134
Phase 2 Global Placement | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67695 ; free virtual = 161134

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224d555c6

Time (s): cpu = 00:05:09 ; elapsed = 00:02:01 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67696 ; free virtual = 161135

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a3585d4

Time (s): cpu = 00:05:15 ; elapsed = 00:02:04 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67684 ; free virtual = 161123

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 161fb3746

Time (s): cpu = 00:06:22 ; elapsed = 00:02:20 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67713 ; free virtual = 161152

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 139aef67f

Time (s): cpu = 00:06:28 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67705 ; free virtual = 161144
Phase 3.3.2 Slice Area Swap | Checksum: 139aef67f

Time (s): cpu = 00:06:29 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67699 ; free virtual = 161139
Phase 3.3 Small Shape DP | Checksum: 1cae97ea6

Time (s): cpu = 00:06:43 ; elapsed = 00:02:30 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67701 ; free virtual = 161141

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13ad9bfe8

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 10a7455f3

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67691 ; free virtual = 161131

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ef180b15

Time (s): cpu = 00:07:16 ; elapsed = 00:02:40 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67711 ; free virtual = 161150
Phase 3 Detail Placement | Checksum: ef180b15

Time (s): cpu = 00:07:17 ; elapsed = 00:02:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148a872ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c16e2273

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67640 ; free virtual = 161079
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c16e2273

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67659 ; free virtual = 161099
Phase 4.1.1.1 BUFG Insertion | Checksum: 148a872ca

Time (s): cpu = 00:08:02 ; elapsed = 00:02:54 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67642 ; free virtual = 161081

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114
Phase 4.1 Post Commit Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67673 ; free virtual = 161113
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67643 ; free virtual = 161083

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161074

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67637 ; free virtual = 161076
Phase 4.3 Placer Reporting | Checksum: 30b3889e9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161072

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67633 ; free virtual = 161072
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2348180c9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073
Ending Placer Task | Checksum: 136be57a2

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67629 ; free virtual = 161069
98 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:43 ; elapsed = 00:03:18 . Memory (MB): peak = 5329.074 ; gain = 980.527 ; free physical = 67633 ; free virtual = 161072
INFO: [runtcl-4] Executing : report_io -file minitpu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67631 ; free virtual = 161070
INFO: [runtcl-4] Executing : report_utilization -file minitpu_wrapper_utilization_placed.rpt -pb minitpu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file minitpu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161073
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67615 ; free virtual = 161062
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67568 ; free virtual = 161070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161074
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161059
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161079
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5353.086 ; gain = 24.012 ; free physical = 67621 ; free virtual = 161081
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161042
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67550 ; free virtual = 161072
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67562 ; free virtual = 161085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161085
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161085
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67600 ; free virtual = 161082
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ada7262 ConstDB: 0 ShapeSum: 7c36246 RouteDB: d42082fa
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67592 ; free virtual = 161073
Post Restoration Checksum: NetGraph: 106bd56a | NumContArr: bf665cb5 | Constraints: 7957e20f | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20bd30ecb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67558 ; free virtual = 161040

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2b43c5f69

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161043

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 293144429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.470  | TNS=0.000  | WHS=-0.052 | THS=-10.359|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54932
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32624
  Number of Partially Routed Nets     = 22308
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161056

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161056

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 228010c3f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:25 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060
Phase 3 Initial Routing | Checksum: 2dfe10a6e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:26 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67606 ; free virtual = 161088

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15036
 Number of Nodes with overlaps = 2256
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-19.806| WHS=-0.037 | THS=-0.481 |

Phase 4.1 Global Iteration 0 | Checksum: 1bd113521

Time (s): cpu = 00:04:12 ; elapsed = 00:01:22 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67583 ; free virtual = 161065

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4460
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-3.525 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29244c15c

Time (s): cpu = 00:04:52 ; elapsed = 00:01:44 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67579 ; free virtual = 161061

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3752
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:03 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 4 Rip-up And Reroute | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 5 Delay and Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
Phase 6 Post Hold Fix | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.78053 %
  Global Horizontal Routing Utilization  = 10.8566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67580 ; free virtual = 161062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67582 ; free virtual = 161064

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67584 ; free virtual = 161066

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ad735599

Time (s): cpu = 00:06:05 ; elapsed = 00:02:13 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67594 ; free virtual = 161076
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1850ec441

Time (s): cpu = 00:06:07 ; elapsed = 00:02:15 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080
Ending Routing Task | Checksum: 1850ec441

Time (s): cpu = 00:06:08 ; elapsed = 00:02:16 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67595 ; free virtual = 161077

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:16 ; elapsed = 00:02:19 . Memory (MB): peak = 5361.090 ; gain = 8.004 ; free physical = 67594 ; free virtual = 161075
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
Command: report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67597 ; free virtual = 161079
INFO: [runtcl-4] Executing : report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
Command: report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161066
INFO: [runtcl-4] Executing : report_route_status -file minitpu_wrapper_route_status.rpt -pb minitpu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file minitpu_wrapper_timing_summary_routed.rpt -pb minitpu_wrapper_timing_summary_routed.pb -rpx minitpu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file minitpu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file minitpu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file minitpu_wrapper_bus_skew_routed.rpt -pb minitpu_wrapper_bus_skew_routed.pb -rpx minitpu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161090
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67518 ; free virtual = 161073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67541 ; free virtual = 161096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67520 ; free virtual = 161087
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67516 ; free virtual = 161087
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67554 ; free virtual = 161072
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:22:49 2026...
[Tue Feb 17 00:23:04 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:08:13 . Memory (MB): peak = 2333.953 ; gain = 0.000 ; free physical = 71573 ; free virtual = 165091
# set impl_status [get_property STATUS [get_runs impl_1]]
# puts "  Implementation status: $impl_status"
  Implementation status: route_design Complete!
# if {[string match "*ERROR*" $impl_status]} {
#     puts "ERROR: Implementation failed"
#     close_project
#     exit 1
# }
# puts "\n>>> Step 21: Generating bitstream..."

>>> Step 21: Generating bitstream...
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 17 00:23:04 2026] Launched impl_1...
Run output will be captured here: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Feb 17 00:23:04 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log minitpu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source minitpu_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source minitpu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1555.863 ; gain = 34.836 ; free physical = 71154 ; free virtual = 164583
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top minitpu_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.dcp' for cell 'minitpu_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0.dcp' for cell 'minitpu_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.dcp' for cell 'minitpu_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0.dcp' for cell 'minitpu_i/tpu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.dcp' for cell 'minitpu_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0.dcp' for cell 'minitpu_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0.dcp' for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2499.637 ; gain = 0.000 ; free physical = 70201 ; free virtual = 163628
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:10]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:49]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 440 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69756 ; free virtual = 163183
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances

21 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3318.930 ; gain = 1703.348 ; free physical = 69756 ; free virtual = 163183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69748 ; free virtual = 163175

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16de4d2ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69729 ; free virtual = 163156

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884
Phase 1 Initialization | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69449 ; free virtual = 162876

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874
Phase 2 Timer Update And Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 926 pins
INFO: [Opt 31-138] Pushed 55 inverter(s) to 9159 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1417d63c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Retarget | Checksum: 1417d63c2
INFO: [Opt 31-389] Phase Retarget created 94 cells and removed 475 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 104e0c109

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Constant propagation | Checksum: 104e0c109
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 227 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: e03f7549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69426 ; free virtual = 162853
Sweep | Checksum: e03f7549
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
BUFG optimization | Checksum: e03f7549
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Shift Register Optimization | Checksum: e03f7549
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14353bc49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Post Processing Netlist | Checksum: 14353bc49
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69430 ; free virtual = 162857

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9.2 Verifying Netlist Connectivity | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9 Finalization | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              94  |             475  |                                             40  |
|  Constant propagation         |              28  |             227  |                                             40  |
|  Sweep                        |               0  |             204  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Power Optimization Task | Checksum: 9da54adb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4316.531 ; gain = 840.836 ; free physical = 68782 ; free virtual = 162209

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Netlist Obfuscation Task | Checksum: e66af92f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 4316.531 ; gain = 997.602 ; free physical = 68782 ; free virtual = 162209
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
Command: report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4348.547 ; gain = 0.000 ; free physical = 68766 ; free virtual = 162197
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3cc15dfe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68744 ; free virtual = 162183

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5157200

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4756.074 ; gain = 399.523 ; free physical = 68294 ; free virtual = 161733

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161700

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161699
Phase 1 Placer Initialization | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68239 ; free virtual = 161678

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fad73940

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68300 ; free virtual = 161739

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: fad73940

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68295 ; free virtual = 161734

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: fad73940

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 5189.074 ; gain = 832.523 ; free physical = 67836 ; free virtual = 161275

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1ae422c0e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67830 ; free virtual = 161269

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1.1 Partition Driven Placement | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1 Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67833 ; free virtual = 161272

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b9680c4a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67721 ; free virtual = 161160

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2746 LUTNM shape to break, 1184 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 307, two critical 2439, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1451 nets or LUTs. Breaked 1000 LUTs, combined 451 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 11 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67723 ; free virtual = 161162
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67727 ; free virtual = 161166

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            451  |                  1451  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            451  |                  1457  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17185e443

Time (s): cpu = 00:04:29 ; elapsed = 00:01:49 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67714 ; free virtual = 161153
Phase 2.4 Global Placement Core | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67694 ; free virtual = 161134
Phase 2 Global Placement | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67695 ; free virtual = 161134

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224d555c6

Time (s): cpu = 00:05:09 ; elapsed = 00:02:01 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67696 ; free virtual = 161135

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a3585d4

Time (s): cpu = 00:05:15 ; elapsed = 00:02:04 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67684 ; free virtual = 161123

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 161fb3746

Time (s): cpu = 00:06:22 ; elapsed = 00:02:20 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67713 ; free virtual = 161152

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 139aef67f

Time (s): cpu = 00:06:28 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67705 ; free virtual = 161144
Phase 3.3.2 Slice Area Swap | Checksum: 139aef67f

Time (s): cpu = 00:06:29 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67699 ; free virtual = 161139
Phase 3.3 Small Shape DP | Checksum: 1cae97ea6

Time (s): cpu = 00:06:43 ; elapsed = 00:02:30 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67701 ; free virtual = 161141

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13ad9bfe8

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 10a7455f3

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67691 ; free virtual = 161131

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ef180b15

Time (s): cpu = 00:07:16 ; elapsed = 00:02:40 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67711 ; free virtual = 161150
Phase 3 Detail Placement | Checksum: ef180b15

Time (s): cpu = 00:07:17 ; elapsed = 00:02:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148a872ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c16e2273

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67640 ; free virtual = 161079
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c16e2273

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67659 ; free virtual = 161099
Phase 4.1.1.1 BUFG Insertion | Checksum: 148a872ca

Time (s): cpu = 00:08:02 ; elapsed = 00:02:54 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67642 ; free virtual = 161081

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114
Phase 4.1 Post Commit Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67673 ; free virtual = 161113
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67643 ; free virtual = 161083

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161074

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67637 ; free virtual = 161076
Phase 4.3 Placer Reporting | Checksum: 30b3889e9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161072

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67633 ; free virtual = 161072
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2348180c9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073
Ending Placer Task | Checksum: 136be57a2

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67629 ; free virtual = 161069
98 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:43 ; elapsed = 00:03:18 . Memory (MB): peak = 5329.074 ; gain = 980.527 ; free physical = 67633 ; free virtual = 161072
INFO: [runtcl-4] Executing : report_io -file minitpu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67631 ; free virtual = 161070
INFO: [runtcl-4] Executing : report_utilization -file minitpu_wrapper_utilization_placed.rpt -pb minitpu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file minitpu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161073
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67615 ; free virtual = 161062
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67568 ; free virtual = 161070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161074
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161059
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161079
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5353.086 ; gain = 24.012 ; free physical = 67621 ; free virtual = 161081
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161042
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67550 ; free virtual = 161072
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67562 ; free virtual = 161085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161085
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161085
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67600 ; free virtual = 161082
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ada7262 ConstDB: 0 ShapeSum: 7c36246 RouteDB: d42082fa
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67592 ; free virtual = 161073
Post Restoration Checksum: NetGraph: 106bd56a | NumContArr: bf665cb5 | Constraints: 7957e20f | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20bd30ecb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67558 ; free virtual = 161040

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2b43c5f69

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161043

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 293144429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.470  | TNS=0.000  | WHS=-0.052 | THS=-10.359|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54932
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32624
  Number of Partially Routed Nets     = 22308
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161056

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161056

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 228010c3f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:25 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060
Phase 3 Initial Routing | Checksum: 2dfe10a6e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:26 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67606 ; free virtual = 161088

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15036
 Number of Nodes with overlaps = 2256
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-19.806| WHS=-0.037 | THS=-0.481 |

Phase 4.1 Global Iteration 0 | Checksum: 1bd113521

Time (s): cpu = 00:04:12 ; elapsed = 00:01:22 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67583 ; free virtual = 161065

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4460
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-3.525 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29244c15c

Time (s): cpu = 00:04:52 ; elapsed = 00:01:44 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67579 ; free virtual = 161061

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3752
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:03 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 4 Rip-up And Reroute | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 5 Delay and Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
Phase 6 Post Hold Fix | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.78053 %
  Global Horizontal Routing Utilization  = 10.8566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67580 ; free virtual = 161062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67582 ; free virtual = 161064

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67584 ; free virtual = 161066

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ad735599

Time (s): cpu = 00:06:05 ; elapsed = 00:02:13 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67594 ; free virtual = 161076
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1850ec441

Time (s): cpu = 00:06:07 ; elapsed = 00:02:15 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080
Ending Routing Task | Checksum: 1850ec441

Time (s): cpu = 00:06:08 ; elapsed = 00:02:16 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67595 ; free virtual = 161077

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:16 ; elapsed = 00:02:19 . Memory (MB): peak = 5361.090 ; gain = 8.004 ; free physical = 67594 ; free virtual = 161075
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
Command: report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67597 ; free virtual = 161079
INFO: [runtcl-4] Executing : report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
Command: report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161066
INFO: [runtcl-4] Executing : report_route_status -file minitpu_wrapper_route_status.rpt -pb minitpu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file minitpu_wrapper_timing_summary_routed.rpt -pb minitpu_wrapper_timing_summary_routed.pb -rpx minitpu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file minitpu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file minitpu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file minitpu_wrapper_bus_skew_routed.rpt -pb minitpu_wrapper_bus_skew_routed.pb -rpx minitpu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161090
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67518 ; free virtual = 161073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67541 ; free virtual = 161096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67520 ; free virtual = 161087
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67516 ; free virtual = 161087
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67554 ; free virtual = 161072
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:22:49 2026...

*** Running vivado
    with args -log minitpu_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source minitpu_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source minitpu_wrapper.tcl -notrace
Command: open_checkpoint minitpu_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2443.734 ; gain = 0.000 ; free physical = 70156 ; free virtual = 163649
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2537.977 ; gain = 10.430 ; free physical = 70085 ; free virtual = 163579
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.445 ; gain = 0.000 ; free physical = 69709 ; free virtual = 163208
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3064.445 ; gain = 4.000 ; free physical = 69705 ; free virtual = 163205
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.383 ; gain = 43.938 ; free physical = 69652 ; free virtual = 163158
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.383 ; gain = 0.000 ; free physical = 69652 ; free virtual = 163158
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3150.195 ; gain = 41.812 ; free physical = 69620 ; free virtual = 163130
Read Physdb Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3150.195 ; gain = 89.750 ; free physical = 69620 ; free virtual = 163130
Restored from archive | CPU: 3.940000 secs | Memory: 66.506683 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3150.195 ; gain = 89.750 ; free physical = 69620 ; free virtual = 163130
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3504.828 ; gain = 0.000 ; free physical = 69260 ; free virtual = 162770
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3504.863 ; gain = 1941.574 ; free physical = 69258 ; free virtual = 162769
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <minitpu_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <minitpu_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force minitpu_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0 input minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0 output minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe23/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/mult/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[0].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[1].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[2].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[3].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[4].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[5].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[6].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/g_alu[7].u_alu/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0 multiplier stage minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/op_1/fp32_multiplier/z_e2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 178 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./minitpu_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4011.691 ; gain = 496.957 ; free physical = 68863 ; free virtual = 162380
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:24:10 2026...
[Tue Feb 17 00:24:10 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2333.953 ; gain = 0.000 ; free physical = 68902 ; free virtual = 162417
# puts "\n>>> Step 22: Exporting artifacts..."

>>> Step 22: Exporting artifacts...
# set bit_file [glob -nocomplain [file join $proj_dir $proj_name.runs impl_1 *.bit]]
# if {$bit_file ne ""} {
#     set dest_bit [file join $artifacts_dir "${bd_name}.bit"]
#     file copy -force $bit_file $dest_bit
#     puts "  Bitstream: $dest_bit"
# } else {
#     puts "WARNING: Bitstream not found"
# }
  Bitstream: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/minitpu.bit
# set hwh_file [glob -nocomplain [file join $proj_dir $proj_name.gen sources_1 bd $bd_name hw_handoff *.hwh]]
# if {$hwh_file ne ""} {
#     set dest_hwh [file join $artifacts_dir "${bd_name}.hwh"]
#     file copy -force $hwh_file $dest_hwh
#     puts "  Hardware handoff: $dest_hwh"
# }
  Hardware handoff: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/minitpu.hwh
# open_run impl_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2985.812 ; gain = 0.000 ; free physical = 70827 ; free virtual = 164353
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2985.812 ; gain = 0.000 ; free physical = 70825 ; free virtual = 164351
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3363.062 ; gain = 0.000 ; free physical = 70532 ; free virtual = 164058
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3368.062 ; gain = 5.000 ; free physical = 70527 ; free virtual = 164053
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3413.000 ; gain = 44.938 ; free physical = 70497 ; free virtual = 164023
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3413.000 ; gain = 0.000 ; free physical = 70497 ; free virtual = 164023
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3453.812 ; gain = 40.812 ; free physical = 70448 ; free virtual = 163974
Read Physdb Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.812 ; gain = 90.750 ; free physical = 70448 ; free virtual = 163974
Restored from archive | CPU: 4.000000 secs | Memory: 66.506729 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.812 ; gain = 90.750 ; free physical = 70448 ; free virtual = 163974
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3809.477 ; gain = 0.000 ; free physical = 70085 ; free virtual = 163612
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3809.512 ; gain = 1475.559 ; free physical = 70085 ; free virtual = 163612
# set util_file [file join $artifacts_dir "utilization_report.txt"]
# report_utilization -file $util_file
# puts "  Utilization report: $util_file"
  Utilization report: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/utilization_report.txt
# set timing_file [file join $artifacts_dir "timing_summary.txt"]
# report_timing_summary -file $timing_file
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 3999.082 ; gain = 189.570 ; free physical = 69894 ; free virtual = 163421
# puts "  Timing summary: $timing_file"
  Timing summary: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/timing_summary.txt
# set power_file [file join $artifacts_dir "power_report.txt"]
# report_power -file $power_file
Command: report_power -file /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/power_report.txt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 4403.734 ; gain = 404.652 ; free physical = 69723 ; free virtual = 163250
# puts "  Power report: $power_file"
  Power report: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts/power_report.txt
# close_project
# puts ""

# puts "============================================================"
============================================================
# puts "BUILD COMPLETE"
BUILD COMPLETE
# puts "============================================================"
============================================================
# puts "Artifacts directory: $artifacts_dir"
Artifacts directory: /home/mss464/minitpu/tpu/ultra96-v2/output/artifacts
# puts ""

# puts "Files:"
Files:
# foreach f [glob -nocomplain [file join $artifacts_dir *]] {
#     puts "  [file tail $f]"
# }
  minitpu.bit
  minitpu.hwh
  utilization_report.txt
  timing_summary.txt
  power_report.txt
# puts "============================================================"
============================================================
# exit 0
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:24:59 2026...
