# Sync_fifo
** Designed, implemented, and verified a synchronous 16x8 FIFO memory module using Verilog, ensuring reliable storage and retrieval of data in a chronological sequence.
** Created an efficient memory module based on the First-In-First-Out (FIFO) principle, suitable for applications needing temporal data storage.
