{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2009-08-21", "socialnetworks": [], "tools": [{"mount_point": "files", "name": "files", "label": "Files"}, {"sourceforge_group_id": 274731, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "code", "name": "svn", "label": "Code"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "fullname": "Command-line", "shortname": "ui_commandline", "id": 459}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}, {"fullpath": "Programming Language :: Java", "fullname": "Java", "shortname": "java", "id": 198}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "fullname": "BSD License", "shortname": "bsd", "id": 187}], "database": [], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Simulations", "fullname": "Simulations", "shortname": "simulations", "id": 600}, {"fullpath": "Topic :: Education", "fullname": "Education", "shortname": "education", "id": 71}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "fullname": "Information Technology", "shortname": "informationtechnology", "id": 363}, {"fullpath": "Intended Audience :: by End-User Class :: Advanced End Users", "fullname": "Advanced End Users", "shortname": "enduser_advanced", "id": 536}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}, {"fullpath": "Intended Audience :: by End-User Class :: End Users/Desktop", "fullname": "End Users/Desktop", "shortname": "endusers", "id": 2}, {"fullpath": "Intended Audience :: by End-User Class :: Quality Engineers", "fullname": "Quality Engineers", "shortname": "enduser_qa", "id": 537}, {"fullpath": "Intended Audience :: Other Audience", "fullname": "Other Audience", "shortname": "other", "id": 5}], "translation": [{"fullpath": "Translations :: English", "fullname": "English", "shortname": "english", "id": 275}], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Solaris", "fullname": "Solaris", "shortname": "sun", "id": 207}, {"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "fullname": "Linux", "shortname": "linux", "id": 201}, {"fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "fullname": "32-bit MS Windows (NT/2000/XP)", "shortname": "winnt", "id": 219}]}, "_id": "51780fcce88f3d77877cae6c", "name": "verilog compiler", "url": "http://sourceforge.net/p/verilogcompiler/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.", "moved_to_url": "", "shortname": "verilogcompiler", "developers": [{"url": "http://sourceforge.net/u/chavener/", "username": "chavener", "name": "Charles Havener"}], "external_homepage": "http://verilogcompiler.sourceforge.net"}
