 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 15:43:53 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[1] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[1] (in)                             0.000      0.000 f
  U336/Y (INVX1)                       582656.750 582656.750 r
  U222/Y (AND2X1)                      2198472.750
                                                  2781129.500 r
  U223/Y (INVX1)                       708003.500 3489133.000 f
  U337/Y (NAND2X1)                     918802.000 4407935.000 r
  U256/Y (AND2X1)                      1830819.000
                                                  6238754.000 r
  U226/Y (AND2X1)                      1836551.500
                                                  8075305.500 r
  U227/Y (INVX1)                       708003.500 8783309.000 f
  U142/Y (NAND2X1)                     924339.000 9707648.000 r
  U125/Y (XNOR2X1)                     6321475.000
                                                  16029123.000 r
  U126/Y (INVX1)                       820235.000 16849358.000 f
  U345/Y (OR2X1)                       2117988.000
                                                  18967346.000 f
  U346/Y (AND2X1)                      2244368.000
                                                  21211714.000 f
  U95/Y (XNOR2X1)                      6629128.000
                                                  27840842.000 f
  U96/Y (INVX1)                        -1193692.000
                                                  26647150.000 r
  U187/Y (AND2X1)                      1880868.000
                                                  28528018.000 r
  U188/Y (INVX1)                       708376.000 29236394.000 f
  U113/Y (AND2X1)                      2034876.000
                                                  31271270.000 f
  U114/Y (INVX1)                       -1175184.000
                                                  30096086.000 r
  U372/Y (OR2X1)                       1642286.000
                                                  31738372.000 r
  U189/Y (AND2X1)                      2196644.000
                                                  33935016.000 r
  U190/Y (INVX1)                       708376.000 34643392.000 f
  U278/Y (AND2X1)                      2039304.000
                                                  36682696.000 f
  U89/Y (AND2X1)                       2428920.000
                                                  39111616.000 f
  U90/Y (INVX1)                        -1375680.000
                                                  37735936.000 r
  U163/Y (AND2X1)                      2199124.000
                                                  39935060.000 r
  U164/Y (INVX1)                       707792.000 40642852.000 f
  U144/Y (NAND2X1)                     1285772.000
                                                  41928624.000 r
  U154/Y (AND2X1)                      1818748.000
                                                  43747372.000 r
  U155/Y (INVX1)                       708296.000 44455668.000 f
  U127/Y (XNOR2X1)                     6580972.000
                                                  51036640.000 f
  U128/Y (INVX1)                       -1205476.000
                                                  49831164.000 r
  U420/Y (OR2X1)                       1642084.000
                                                  51473248.000 r
  U185/Y (AND2X1)                      2196644.000
                                                  53669892.000 r
  U186/Y (INVX1)                       708376.000 54378268.000 f
  U242/Y (AND2X1)                      2034876.000
                                                  56413144.000 f
  U243/Y (INVX1)                       -1175012.000
                                                  55238132.000 r
  U423/Y (NAND2X1)                     1050600.000
                                                  56288732.000 f
  U424/Y (NAND2X1)                     886108.000 57174840.000 r
  U208/Y (AND2X1)                      1818748.000
                                                  58993588.000 r
  U209/Y (INVX1)                       710488.000 59704076.000 f
  U433/Y (NAND2X1)                     1285780.000
                                                  60989856.000 r
  U306/Y (AND2X1)                      2174568.000
                                                  63164424.000 r
  U307/Y (INVX1)                       715568.000 63879992.000 f
  U435/Y (NOR2X1)                      1151508.000
                                                  65031500.000 r
  out[0] (out)                            0.000   65031500.000 r
  data arrival time                               65031500.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -65031500.000
  -----------------------------------------------------------
  slack (MET)                                     134968496.000


1
