# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Task2.srcs/sources_1/new/task2.sv" \
"../../../../Task2.srcs/sim_1/new/Half_Adder_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
