From ed513295cbabae046f12578ab0e3a643217dbdaa Mon Sep 17 00:00:00 2001
From: Martin Hrdlicka <martin.hrdlicka@nxp.com>
Date: Sun, 13 Nov 2022 17:47:24 +0100
Subject: [PATCH 08/11] fdts: s32g: clk: Add PFE RMII clocks

Issue: ALB-9489
Upstream-Status: Pending 

Signed-off-by: Martin Hrdlicka <martin.hrdlicka@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32g.dtsi | 13 +++++++++++--
 1 file changed, 11 insertions(+), 2 deletions(-)

diff --git a/fdts/s32g.dtsi b/fdts/s32g.dtsi
index e1385ad12..1677231cb 100644
--- a/fdts/s32g.dtsi
+++ b/fdts/s32g.dtsi
@@ -230,23 +230,32 @@
 				<&clks S32G_SCMI_CLK_PFE0_TX_SGMII>,
 				<&clks S32G_SCMI_CLK_PFE0_RX_RGMII>,
 				<&clks S32G_SCMI_CLK_PFE0_TX_RGMII>,
+				<&clks S32G_SCMI_CLK_PFE0_RX_RMII>,
+				<&clks S32G_SCMI_CLK_PFE0_TX_RMII>,
 				/* PFE1 */
 				<&clks S32G_SCMI_CLK_PFE1_RX_SGMII>,
 				<&clks S32G_SCMI_CLK_PFE1_TX_SGMII>,
 				<&clks S32G_SCMI_CLK_PFE1_RX_RGMII>,
 				<&clks S32G_SCMI_CLK_PFE1_TX_RGMII>,
+				<&clks S32G_SCMI_CLK_PFE1_RX_RMII>,
+				<&clks S32G_SCMI_CLK_PFE1_TX_RMII>,
 				/* PFE2 */
 				<&clks S32G_SCMI_CLK_PFE2_RX_SGMII>,
 				<&clks S32G_SCMI_CLK_PFE2_TX_SGMII>,
 				<&clks S32G_SCMI_CLK_PFE2_RX_RGMII>,
-				<&clks S32G_SCMI_CLK_PFE2_TX_RGMII>;
+				<&clks S32G_SCMI_CLK_PFE2_TX_RGMII>,
+				<&clks S32G_SCMI_CLK_PFE2_RX_RMII>,
+				<&clks S32G_SCMI_CLK_PFE2_TX_RMII>;
 			clock-names = "pe", "axi", "ts",
 				"mac0_rx_sgmii", "mac0_tx_sgmii",
 				"mac0_rx_rgmii", "mac0_tx_rgmii",
+				"mac0_rx_rmii",  "mac0_tx_rmii",
 				"mac1_rx_sgmii", "mac1_tx_sgmii",
 				"mac1_rx_rgmii", "mac1_tx_rgmii",
+				"mac1_rx_rmii",  "mac1_tx_rmii",
 				"mac2_rx_sgmii", "mac2_tx_sgmii",
-				"mac2_rx_rgmii", "mac2_tx_rgmii";
+				"mac2_rx_rgmii", "mac2_tx_rgmii",
+				"mac2_rx_rmii",  "mac2_tx_rmii";
 			phys = <&serdes1 PHY_TYPE_XPCS 0 0>,
 			     <&serdes1 PHY_TYPE_XPCS 1 1>,
 			     <&serdes0 PHY_TYPE_XPCS 1 1>;
-- 
2.17.1

