#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Dec 28 14:05:19 2023
# Process ID: 9484
# Current directory: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_non_benes_ip_0_0_synth_1
# Command line: vivado -log design_1_non_benes_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_non_benes_ip_0_0.tcl
# Log file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_non_benes_ip_0_0_synth_1/design_1_non_benes_ip_0_0.vds
# Journal file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_non_benes_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_non_benes_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_non_benes_ip_0_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9769
WARNING: [Synth 8-2306] macro MAX redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:136]
WARNING: [Synth 8-2306] macro MIN redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.254 ; gain = 174.715 ; free physical = 15512 ; free virtual = 39762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_non_benes_ip_0_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_non_benes_ip_0_0/synth/design_1_non_benes_ip_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/axi_std_interface.sv:6]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_std_slave' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/axi_std_slave.sv:8]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 7 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
	Parameter Fixed_Burst bound to: 2'b00 
	Parameter Incr_Burst bound to: 2'b01 
	Parameter Wrap_Burst bound to: 2'b10 
	Parameter RAM_DEPTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BufferInterconnect_v6' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:7]
	Parameter DATA_SIZE bound to: 64 - type: integer 
	Parameter CYCLES bound to: 2 - type: integer 
	Parameter SLOT_NUM_IN_BUFF bound to: 20 - type: integer 
	Parameter MODULE_NUM_IN_BUFF bound to: 20 - type: integer 
	Parameter STAGE_MODULE_8_IN_BUFF bound to: 2 - type: integer 
	Parameter STAGE_SLOT_8_IN_BUFF bound to: 2 - type: integer 
	Parameter STAGE_MODULE_POWER_8_IN_BUFF bound to: 64 - type: integer 
	Parameter STAGE_SLOT_POWER_8_IN_BUFF bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
	Parameter DATA_SIZE bound to: 5 - type: integer 
	Parameter CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:44]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer__parameterized0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer__parameterized0' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer__parameterized1' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
	Parameter DATA_SIZE bound to: 512 - type: integer 
	Parameter CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer__parameterized1' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer__parameterized2' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
	Parameter DATA_SIZE bound to: 1 - type: integer 
	Parameter CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer__parameterized2' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/fifo.sv:7]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
WARNING: [Synth 8-689] width (6) of port connection 'out' does not match port width (5) of module 'FifoBuffer' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'BufferInterconnect_v6' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/buffer_interconnect_v6.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'axi_std_slave' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/axi_std_slave.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'axi_std_interface' (4#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/2d55/axi_std_interface.sv:6]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_buser' does not match port width (2) of module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_non_benes_ip_0_0/synth/design_1_non_benes_ip_0_0.sv:236]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_ruser' does not match port width (2) of module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_non_benes_ip_0_0/synth/design_1_non_benes_ip_0_0.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'design_1_non_benes_ip_0_0' (5#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_non_benes_ip_0_0/synth/design_1_non_benes_ip_0_0.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3976.785 ; gain = 974.246 ; free physical = 15886 ; free virtual = 40148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3991.629 ; gain = 989.090 ; free physical = 15765 ; free virtual = 40031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3991.629 ; gain = 989.090 ; free physical = 15765 ; free virtual = 40031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4357.926 ; gain = 0.000 ; free physical = 14242 ; free virtual = 38511
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5171.230 ; gain = 0.000 ; free physical = 13429 ; free virtual = 37732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5240.074 ; gain = 68.844 ; free physical = 13347 ; free virtual = 37651
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 17370 ; free virtual = 41813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 17368 ; free virtual = 41811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 17368 ; free virtual = 41811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 11878 ; free virtual = 36209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 21    
	              512 Bit    Registers := 320   
	               32 Bit    Registers := 320   
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 40    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 168   
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2320  
	   2 Input   32 Bit        Muxes := 2320  
	   2 Input   11 Bit        Muxes := 11    
	   4 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1133  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slot_select_r[11].slot_select_fifo_r[0].genblk1[3].fifo_indi/reg_current_reg[data][0][99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB35 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB37 has an empty top module
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][0]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][1]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][2]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][3]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][4]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][5]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][6]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][7]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][8]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][9]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][10]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][11]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][12]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][13]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][14]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][15]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][16]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][17]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][18]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][19]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][20]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][21]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][22]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][23]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][24]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][25]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][26]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][27]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][28]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][29]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][30]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][0]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][1]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][2]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][3]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][4]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][5]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][6]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][7]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][8]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][9]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][10]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][11]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][12]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][13]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][14]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][15]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][16]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][17]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][18]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][19]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][20]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][21]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][22]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][23]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][24]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][25]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][26]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][27]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][28]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][29]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][30]' (FDR) to 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[19].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][0]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][1]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][2]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][3]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][4]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][5]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][6]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][7]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][8]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][9]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][10]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][11]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][12]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][13]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][14]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][15]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][16]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][17]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][18]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][19]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][20]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][21]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][22]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][23]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][24]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][25]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][26]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][27]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][28]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][29]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][30]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_waddr/reg_current_reg[data][0][31]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Synth 8-3886] merging instance 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][0]' (FDR) to 'module_select_r[10].module_select_fifo_r[0].genblk1[3].fifo_raddr/reg_current_reg[data][0][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB41 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB42 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB43 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB44 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB45 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB46 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB49 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB50 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB51 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB52 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB53 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB54 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB55 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB57 has an empty top module
WARNING: [Synth 8-3330] design BufferInterconnect_v6__GB59 has an empty top module
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_buser_reg[0]' (FDRE) to 'axi_buser_reg[-1]'
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:40 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 3721 ; free virtual = 28722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:01:59 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2609 ; free virtual = 27803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:01:59 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2923 ; free virtual = 28113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:01:59 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2918 ; free virtual = 28123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |    14|
|6     |LUT5   |     3|
|7     |LUT6   |    10|
|8     |FDRE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:01 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 2888 ; free virtual = 28093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 5240.074 ; gain = 989.090 ; free physical = 10579 ; free virtual = 35740
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:02 . Memory (MB): peak = 5240.074 ; gain = 2237.535 ; free physical = 10600 ; free virtual = 35741
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5240.074 ; gain = 0.000 ; free physical = 10573 ; free virtual = 35714
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5256.082 ; gain = 0.000 ; free physical = 10501 ; free virtual = 35642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:10 . Memory (MB): peak = 5256.082 ; gain = 2905.906 ; free physical = 10663 ; free virtual = 35804
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_non_benes_ip_0_0_synth_1/design_1_non_benes_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_non_benes_ip_0_0, cache-ID = db1d5fff550fe5f3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/non_benes/non_benes_bd_maker/non_benes_bd_maker.runs/design_1_non_benes_ip_0_0_synth_1/design_1_non_benes_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_non_benes_ip_0_0_utilization_synth.rpt -pb design_1_non_benes_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 14:07:36 2023...
