<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1561" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1561{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1561{left:703px;bottom:48px;letter-spacing:-0.12px;}
#t3_1561{left:666px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1561{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1561{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t6_1561{left:96px;bottom:989px;letter-spacing:0.12px;word-spacing:-0.53px;}
#t7_1561{left:96px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.67px;}
#t8_1561{left:96px;bottom:947px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t9_1561{left:96px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1561{left:96px;bottom:890px;letter-spacing:0.19px;word-spacing:-0.01px;}
#tb_1561{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.11px;}
#tc_1561{left:96px;bottom:847px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1561{left:96px;bottom:812px;letter-spacing:0.12px;word-spacing:-0.01px;}
#te_1561{left:554px;bottom:812px;letter-spacing:0.15px;}
#tf_1561{left:591px;bottom:812px;letter-spacing:0.12px;}
#tg_1561{left:96px;bottom:791px;letter-spacing:0.12px;word-spacing:-0.63px;}
#th_1561{left:96px;bottom:769px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ti_1561{left:96px;bottom:1022px;letter-spacing:0.34px;}
#tj_1561{left:518px;bottom:1022px;letter-spacing:0.21px;}
#tk_1561{left:99px;bottom:719px;letter-spacing:0.16px;}
#tl_1561{left:336px;bottom:719px;letter-spacing:0.18px;}
#tm_1561{left:446px;bottom:719px;letter-spacing:0.14px;}
#tn_1561{left:105px;bottom:684px;letter-spacing:0.12px;}
#to_1561{left:143px;bottom:684px;letter-spacing:0.15px;}
#tp_1561{left:211px;bottom:684px;letter-spacing:0.07px;}
#tq_1561{left:342px;bottom:684px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tr_1561{left:452px;bottom:692px;letter-spacing:0.11px;word-spacing:-0.35px;}
#ts_1561{left:452px;bottom:677px;letter-spacing:0.11px;word-spacing:0.01px;}
#tt_1561{left:105px;bottom:634px;letter-spacing:0.12px;}
#tu_1561{left:143px;bottom:634px;letter-spacing:0.15px;}
#tv_1561{left:211px;bottom:634px;letter-spacing:0.11px;}
#tw_1561{left:342px;bottom:634px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tx_1561{left:452px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.35px;}
#ty_1561{left:452px;bottom:634px;letter-spacing:0.11px;word-spacing:0.01px;}
#tz_1561{left:452px;bottom:619px;letter-spacing:0.05px;word-spacing:0.08px;}
#t10_1561{left:105px;bottom:576px;letter-spacing:0.12px;}
#t11_1561{left:143px;bottom:576px;letter-spacing:0.15px;}
#t12_1561{left:211px;bottom:576px;}
#t13_1561{left:216px;bottom:576px;letter-spacing:0.18px;}
#t14_1561{left:342px;bottom:576px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t15_1561{left:383px;bottom:576px;letter-spacing:0.11px;}
#t16_1561{left:452px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t17_1561{left:452px;bottom:576px;letter-spacing:0.11px;word-spacing:0.01px;}
#t18_1561{left:452px;bottom:560px;letter-spacing:0.12px;word-spacing:0.01px;}
#t19_1561{left:105px;bottom:525px;letter-spacing:0.12px;}
#t1a_1561{left:143px;bottom:525px;letter-spacing:0.15px;}
#t1b_1561{left:220px;bottom:525px;letter-spacing:0.18px;}
#t1c_1561{left:342px;bottom:525px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1d_1561{left:452px;bottom:533px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1e_1561{left:452px;bottom:518px;letter-spacing:0.11px;}
#t1f_1561{left:105px;bottom:475px;letter-spacing:0.12px;}
#t1g_1561{left:143px;bottom:475px;letter-spacing:0.15px;}
#t1h_1561{left:220px;bottom:475px;letter-spacing:0.16px;}
#t1i_1561{left:342px;bottom:475px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1j_1561{left:452px;bottom:490px;letter-spacing:0.11px;word-spacing:-0.77px;}
#t1k_1561{left:452px;bottom:475px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1l_1561{left:452px;bottom:460px;letter-spacing:0.05px;word-spacing:0.08px;}
#t1m_1561{left:105px;bottom:417px;letter-spacing:0.12px;}
#t1n_1561{left:143px;bottom:417px;letter-spacing:0.15px;}
#t1o_1561{left:220px;bottom:417px;}
#t1p_1561{left:228px;bottom:417px;letter-spacing:0.15px;}
#t1q_1561{left:342px;bottom:417px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1r_1561{left:383px;bottom:417px;letter-spacing:0.11px;}
#t1s_1561{left:452px;bottom:432px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1t_1561{left:452px;bottom:417px;letter-spacing:0.11px;}
#t1u_1561{left:452px;bottom:402px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1v_1561{left:105px;bottom:366px;letter-spacing:0.12px;}
#t1w_1561{left:143px;bottom:366px;letter-spacing:0.15px;}
#t1x_1561{left:220px;bottom:366px;letter-spacing:0.18px;}
#t1y_1561{left:342px;bottom:366px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1z_1561{left:452px;bottom:374px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t20_1561{left:452px;bottom:359px;letter-spacing:0.11px;}
#t21_1561{left:105px;bottom:316px;letter-spacing:0.12px;}
#t22_1561{left:143px;bottom:316px;letter-spacing:0.15px;}
#t23_1561{left:220px;bottom:316px;letter-spacing:0.16px;}
#t24_1561{left:342px;bottom:316px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t25_1561{left:452px;bottom:331px;letter-spacing:0.11px;}
#t26_1561{left:452px;bottom:316px;letter-spacing:0.11px;word-spacing:0.01px;}
#t27_1561{left:452px;bottom:301px;letter-spacing:0.05px;word-spacing:0.08px;}
#t28_1561{left:105px;bottom:258px;letter-spacing:0.12px;}
#t29_1561{left:143px;bottom:258px;letter-spacing:0.15px;}
#t2a_1561{left:220px;bottom:258px;}
#t2b_1561{left:228px;bottom:258px;letter-spacing:0.15px;}
#t2c_1561{left:342px;bottom:258px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2d_1561{left:383px;bottom:258px;letter-spacing:0.11px;}
#t2e_1561{left:452px;bottom:273px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2f_1561{left:452px;bottom:258px;letter-spacing:0.11px;}
#t2g_1561{left:452px;bottom:243px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2h_1561{left:106px;bottom:208px;letter-spacing:0.12px;}
#t2i_1561{left:143px;bottom:208px;letter-spacing:0.15px;}
#t2j_1561{left:220px;bottom:208px;letter-spacing:0.18px;}
#t2k_1561{left:342px;bottom:208px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2l_1561{left:452px;bottom:215px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2m_1561{left:452px;bottom:200px;letter-spacing:0.11px;}
#t2n_1561{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1561{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1561{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1561{font-size:18px;font-family:'Courier New', Courier, monospa;color:#000;}
.s4_1561{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1561{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1561{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1561{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1561{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1561" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1561Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1561" style="-webkit-user-select: none;"><object width="935" height="1210" data="1561/1561.svg" type="image/svg+xml" id="pdf1561" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1561" class="t s1_1561">294 </span><span id="t2_1561" class="t s1_1561">General-Purpose </span>
<span id="t3_1561" class="t s1_1561">Instruction Reference </span>
<span id="t4_1561" class="t s1_1561">AMD64 Technology </span><span id="t5_1561" class="t s1_1561">24594—Rev. 3.35—June 2023 </span>
<span id="t6_1561" class="t s2_1561">Rotates the bits of a register or memory location (first operand) to the right (toward the less significant </span>
<span id="t7_1561" class="t s2_1561">bit positions) and through the carry flag by the number of bit positions in an unsigned immediate value </span>
<span id="t8_1561" class="t s2_1561">or the CL register (second operand). The bits rotated through the carry flag are rotated back in at the </span>
<span id="t9_1561" class="t s2_1561">left end (msb) of the first operand location. </span>
<span id="ta_1561" class="t s2_1561">The processor masks the upper three bits in the count operand, thus restricting the count to a number </span>
<span id="tb_1561" class="t s2_1561">between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the </span>
<span id="tc_1561" class="t s2_1561">count, providing a count in the range of 0 to 63. </span>
<span id="td_1561" class="t s2_1561">For 1-bit rotates, the instruction sets the OF flag to the logical </span><span id="te_1561" class="t s3_1561">xor </span><span id="tf_1561" class="t s2_1561">of the two most significant bits of </span>
<span id="tg_1561" class="t s2_1561">the result. When the rotate count is greater than 1, the OF flag is undefined. When the rotate count is 0, </span>
<span id="th_1561" class="t s2_1561">no flags are affected. </span>
<span id="ti_1561" class="t s4_1561">RCR </span><span id="tj_1561" class="t s4_1561">Rotate Through Carry Right </span>
<span id="tk_1561" class="t s5_1561">Mnemonic </span><span id="tl_1561" class="t s5_1561">Opcode </span><span id="tm_1561" class="t s5_1561">Description </span>
<span id="tn_1561" class="t s6_1561">RCR </span><span id="to_1561" class="t s7_1561">reg/mem8</span><span id="tp_1561" class="t s6_1561">, 1 </span><span id="tq_1561" class="t s6_1561">D0 /3 </span>
<span id="tr_1561" class="t s6_1561">Rotate the 9 bits consisting of the carry flag and an 8-bit </span>
<span id="ts_1561" class="t s6_1561">register or memory location right 1 bit. </span>
<span id="tt_1561" class="t s6_1561">RCR </span><span id="tu_1561" class="t s7_1561">reg/mem8</span><span id="tv_1561" class="t s6_1561">,CL </span><span id="tw_1561" class="t s6_1561">D2 /3 </span>
<span id="tx_1561" class="t s6_1561">Rotate the 9 bits consisting of the carry flag and an 8-bit </span>
<span id="ty_1561" class="t s6_1561">register or memory location right the number of bits </span>
<span id="tz_1561" class="t s6_1561">specified in the CL register. </span>
<span id="t10_1561" class="t s6_1561">RCR </span><span id="t11_1561" class="t s7_1561">reg/mem8</span><span id="t12_1561" class="t s6_1561">,</span><span id="t13_1561" class="t s7_1561">imm8 </span><span id="t14_1561" class="t s6_1561">C0 /3 </span><span id="t15_1561" class="t s7_1561">ib </span>
<span id="t16_1561" class="t s6_1561">Rotate the 9 bits consisting of the carry flag and an 8-bit </span>
<span id="t17_1561" class="t s6_1561">register or memory location right the number of bits </span>
<span id="t18_1561" class="t s6_1561">specified by an 8-bit immediate value. </span>
<span id="t19_1561" class="t s6_1561">RCR </span><span id="t1a_1561" class="t s7_1561">reg/mem16</span><span id="t1b_1561" class="t s6_1561">,1 </span><span id="t1c_1561" class="t s6_1561">D1 /3 </span>
<span id="t1d_1561" class="t s6_1561">Rotate the 17 bits consisting of the carry flag and a 16- </span>
<span id="t1e_1561" class="t s6_1561">bit register or memory location right 1 bit. </span>
<span id="t1f_1561" class="t s6_1561">RCR </span><span id="t1g_1561" class="t s7_1561">reg/mem16</span><span id="t1h_1561" class="t s6_1561">,CL </span><span id="t1i_1561" class="t s6_1561">D3 /3 </span>
<span id="t1j_1561" class="t s6_1561">Rotate the17 bits consisting of the carry flag and a 16-bit </span>
<span id="t1k_1561" class="t s6_1561">register or memory location right the number of bits </span>
<span id="t1l_1561" class="t s6_1561">specified in the CL register. </span>
<span id="t1m_1561" class="t s6_1561">RCR </span><span id="t1n_1561" class="t s7_1561">reg/mem16</span><span id="t1o_1561" class="t s6_1561">, </span><span id="t1p_1561" class="t s7_1561">imm8 </span><span id="t1q_1561" class="t s6_1561">C1 /3 </span><span id="t1r_1561" class="t s7_1561">ib </span>
<span id="t1s_1561" class="t s6_1561">Rotate the 17 bits consisting of the carry flag and a 16- </span>
<span id="t1t_1561" class="t s6_1561">bit register or memory location right the number of bits </span>
<span id="t1u_1561" class="t s6_1561">specified by an 8-bit immediate value. </span>
<span id="t1v_1561" class="t s6_1561">RCR </span><span id="t1w_1561" class="t s7_1561">reg/mem32</span><span id="t1x_1561" class="t s6_1561">,1 </span><span id="t1y_1561" class="t s6_1561">D1 /3 </span>
<span id="t1z_1561" class="t s6_1561">Rotate the 33 bits consisting of the carry flag and a 32- </span>
<span id="t20_1561" class="t s6_1561">bit register or memory location right 1 bit. </span>
<span id="t21_1561" class="t s6_1561">RCR </span><span id="t22_1561" class="t s7_1561">reg/mem32</span><span id="t23_1561" class="t s6_1561">,CL </span><span id="t24_1561" class="t s6_1561">D3 /3 </span>
<span id="t25_1561" class="t s6_1561">Rotate 33 bits consisting of the carry flag and a 32-bit </span>
<span id="t26_1561" class="t s6_1561">register or memory location right the number of bits </span>
<span id="t27_1561" class="t s6_1561">specified in the CL register. </span>
<span id="t28_1561" class="t s6_1561">RCR </span><span id="t29_1561" class="t s7_1561">reg/mem32</span><span id="t2a_1561" class="t s6_1561">, </span><span id="t2b_1561" class="t s7_1561">imm8 </span><span id="t2c_1561" class="t s6_1561">C1 /3 </span><span id="t2d_1561" class="t s7_1561">ib </span>
<span id="t2e_1561" class="t s6_1561">Rotate the 33 bits consisting of the carry flag and a 32- </span>
<span id="t2f_1561" class="t s6_1561">bit register or memory location right the number of bits </span>
<span id="t2g_1561" class="t s6_1561">specified by an 8-bit immediate value. </span>
<span id="t2h_1561" class="t s6_1561">RCR </span><span id="t2i_1561" class="t s7_1561">reg/mem64</span><span id="t2j_1561" class="t s6_1561">,1 </span><span id="t2k_1561" class="t s6_1561">D1 /3 </span>
<span id="t2l_1561" class="t s6_1561">Rotate the 65 bits consisting of the carry flag and a 64- </span>
<span id="t2m_1561" class="t s6_1561">bit register or memory location right 1 bit. </span>
<span id="t2n_1561" class="t s8_1561">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
