============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 03 2024  10:53:10 am
  Module:                 counter
  Operating conditions:   slow_3_00V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (370 ps) Setup Check with Pin out_reg[7]/C->D
          Group: CLK
     Startpoint: (R) out_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) out_reg[7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+     800 (I)      800 (I) 
           Arrival:=   10800          800     
                                              
             Setup:-     296                  
       Uncertainty:-    1000                  
     Required Time:=    9504                  
      Launch Clock:-     800                  
         Data Path:-    8334                  
             Slack:=     370                  

#------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge    Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  out_reg[0]/C   -       -     R     (arrival)       8      -     0     0     800    (-,-) 
  out_reg[0]/Q   -       C->Q  R     DFRQJI3VX2      4 1021.1  4387  3644    4444    (-,-) 
  g227__2398/Q   -       A->Q  F     NA2JI3VX0       2   10.4   874   548    4992    (-,-) 
  g218/Q         -       A->Q  R     INJI3VX0        2   12.0   331   337    5329    (-,-) 
  g217__9315/Q   -       A->Q  F     NA2JI3VX0       2   10.4   824   268    5597    (-,-) 
  g213/Q         -       A->Q  R     INJI3VX0        2   12.0   322   328    5925    (-,-) 
  g212__7482/Q   -       A->Q  F     NA2JI3VX0       2   10.4   824   266    6191    (-,-) 
  g208/Q         -       A->Q  R     INJI3VX0        2   12.0   322   328    6520    (-,-) 
  g207__6131/Q   -       A->Q  F     NA2JI3VX0       2   10.4   824   266    6786    (-,-) 
  g203/Q         -       A->Q  R     INJI3VX0        2   12.0   322   328    7114    (-,-) 
  g202__5122/Q   -       A->Q  F     NA2JI3VX0       2   10.4   824   266    7380    (-,-) 
  g198/Q         -       A->Q  R     INJI3VX0        2   12.0   322   328    7708    (-,-) 
  g197__1617/Q   -       A->Q  F     NA2JI3VX0       2   15.3   921   332    8040    (-,-) 
  g191__5526/Q   -       B->Q  F     EN2JI3VX0       1    6.6   948   535    8575    (-,-) 
  g189__6260/Q   -       A->Q  R     AN22JI3VX1      1    4.2   540   328    8903    (-,-) 
  g187__2398/Q   -       B->Q  F     NO2JI3VX0       1    5.2   217   231    9134    (-,-) 
  out_reg[7]/D   <<<     -     F     DFRQJI3VX2      1      -     -     0    9134    (-,-) 
#------------------------------------------------------------------------------------------

