// Seed: 1613115646
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8
    , id_23,
    output logic id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri id_15,
    inout wor id_16,
    input supply1 id_17,
    input wire id_18
    , id_24,
    input wor id_19,
    input tri1 id_20,
    input logic id_21
);
  always @(1) if (1) id_9 <= id_21;
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_15,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
