Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 18:29:07 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_crono_timing_summary_routed.rpt -pb top_crono_timing_summary_routed.pb -rpx top_crono_timing_summary_routed.rpx -warn_on_violation
| Design       : top_crono
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.587        0.000                      0                  591        0.178        0.000                      0                  591        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.079        0.000                      0                  508        0.178        0.000                      0                  508        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.587        0.000                      0                   83        0.881        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/horas_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.014ns (21.587%)  route 3.683ns (78.413%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.575     9.048    inst_crono_digital/minutos_unit/ce7_out
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  inst_crono_digital/minutos_unit/q[3]_i_1/O
                         net (fo=4, routed)           0.734     9.906    inst_crono_digital/horas_unit/E[0]
    SLICE_X38Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[0]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y119        FDCE (Setup_fdce_C_CE)      -0.169    14.985    inst_crono_digital/horas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.014ns (22.388%)  route 3.515ns (77.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.620     9.093    inst_crono_digital/decimas_unit/ce7_out
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.217 r  inst_crono_digital/decimas_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.521     9.738    inst_crono_digital/dseg_unit/q_reg[3]_2[0]
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/dseg_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.014ns (22.388%)  route 3.515ns (77.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.620     9.093    inst_crono_digital/decimas_unit/ce7_out
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.217 r  inst_crono_digital/decimas_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.521     9.738    inst_crono_digital/dseg_unit/q_reg[3]_2[0]
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/dseg_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.014ns (22.388%)  route 3.515ns (77.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.620     9.093    inst_crono_digital/decimas_unit/ce7_out
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.217 r  inst_crono_digital/decimas_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.521     9.738    inst_crono_digital/dseg_unit/q_reg[3]_2[0]
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[2]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.014ns (22.388%)  route 3.515ns (77.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.620     9.093    inst_crono_digital/decimas_unit/ce7_out
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.217 r  inst_crono_digital/decimas_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.521     9.738    inst_crono_digital/dseg_unit/q_reg[3]_2[0]
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/dseg_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/horas_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.014ns (22.396%)  route 3.514ns (77.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.575     9.048    inst_crono_digital/minutos_unit/ce7_out
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  inst_crono_digital/minutos_unit/q[3]_i_1/O
                         net (fo=4, routed)           0.564     9.736    inst_crono_digital/horas_unit/E[0]
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/horas_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.014ns (22.396%)  route 3.514ns (77.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.575     9.048    inst_crono_digital/minutos_unit/ce7_out
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  inst_crono_digital/minutos_unit/q[3]_i_1/O
                         net (fo=4, routed)           0.564     9.736    inst_crono_digital/horas_unit/E[0]
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/horas_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.014ns (22.396%)  route 3.514ns (77.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.575     9.048    inst_crono_digital/minutos_unit/ce7_out
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  inst_crono_digital/minutos_unit/q[3]_i_1/O
                         net (fo=4, routed)           0.564     9.736    inst_crono_digital/horas_unit/E[0]
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.933    inst_crono_digital/horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dhoras_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.014ns (22.746%)  route 3.444ns (77.254%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.755     8.349    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  inst_crono_digital/centesimas_unit/q[3]_i_1__1/O
                         net (fo=8, routed)           0.576     9.049    inst_crono_digital/dseg_unit/ce7_out
    SLICE_X37Y121        LUT6 (Prop_lut6_I3_O)        0.124     9.173 r  inst_crono_digital/dseg_unit/q[3]_i_1__5/O
                         net (fo=4, routed)           0.494     9.666    inst_crono_digital/dhoras_unit/E[0]
    SLICE_X33Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    inst_crono_digital/dhoras_unit/CLK
    SLICE_X33Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X33Y120        FDCE (Setup_fdce_C_CE)      -0.205    14.934    inst_crono_digital/dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.014ns (22.785%)  route 3.436ns (77.215%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 f  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 r  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.514     9.155    inst_crono_digital/minutos_unit/q_reg[3]_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  inst_crono_digital/minutos_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.379     9.659    inst_crono_digital/dminutos_unit/E[0]
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/dminutos_unit/CLK
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X37Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.932    inst_crono_digital/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_crono_digital/dminutos_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    inst_crono_digital/dminutos_unit/CLK
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inst_crono_digital/dminutos_unit/q_reg[1]/Q
                         net (fo=7, routed)           0.109     1.723    inst_crono_digital/dminutos_unit/Q[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I2_O)        0.048     1.771 r  inst_crono_digital/dminutos_unit/q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.771    inst_crono_digital/dminutos_unit/q[3]_i_2__2_n_0
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.107     1.593    inst_crono_digital/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_crono_digital/dminutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inst_crono_digital/dminutos_unit/q_reg[2]/Q
                         net (fo=7, routed)           0.109     1.723    inst_crono_digital/dminutos_unit/Q[2]
    SLICE_X37Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.768 r  inst_crono_digital/dminutos_unit/q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.768    inst_crono_digital/dminutos_unit/q[1]_i_1__2_n_0
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    inst_crono_digital/dminutos_unit/CLK
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X37Y121        FDCE (Hold_fdce_C_D)         0.091     1.577    inst_crono_digital/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_crono_digital/dminutos_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    inst_crono_digital/dminutos_unit/CLK
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inst_crono_digital/dminutos_unit/q_reg[1]/Q
                         net (fo=7, routed)           0.109     1.723    inst_crono_digital/dminutos_unit/Q[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  inst_crono_digital/dminutos_unit/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    inst_crono_digital/dminutos_unit/q[2]_i_1__0_n_0
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X36Y121        FDCE (Hold_fdce_C_D)         0.091     1.577    inst_crono_digital/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_alm/led_1s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_1s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    inst_alm/CLK
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_1s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  inst_alm/led_1s_reg[1]/Q
                         net (fo=2, routed)           0.156     1.772    inst_alm/led_1s[1]
    SLICE_X33Y121        LUT1 (Prop_lut1_I0_O)        0.042     1.814 r  inst_alm/led_1s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    inst_alm/p_0_in[1]
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_1s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_alm/CLK
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_1s_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X33Y121        FDCE (Hold_fdce_C_D)         0.105     1.579    inst_alm/led_1s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_alm/led_1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_1s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    inst_alm/CLK
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  inst_alm/led_1s_reg[3]/Q
                         net (fo=2, routed)           0.156     1.772    inst_alm/led_1s[3]
    SLICE_X33Y122        LUT1 (Prop_lut1_I0_O)        0.042     1.814 r  inst_alm/led_1s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    inst_alm/p_0_in[3]
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    inst_alm/CLK
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_1s_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y122        FDCE (Hold_fdce_C_D)         0.105     1.579    inst_alm/led_1s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_alm/led_2s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_2s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    inst_alm/CLK
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  inst_alm/led_2s_reg[2]/Q
                         net (fo=2, routed)           0.158     1.774    inst_alm/led_2cr[2]
    SLICE_X33Y122        LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  inst_alm/led_2s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    inst_alm/led_2s[2]_i_1_n_0
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    inst_alm/CLK
    SLICE_X33Y122        FDCE                                         r  inst_alm/led_2s_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y122        FDCE (Hold_fdce_C_D)         0.104     1.578    inst_alm/led_2s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_alm/led_5s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_5s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    inst_alm/CLK
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_5s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  inst_alm/led_5s_reg/Q
                         net (fo=2, routed)           0.158     1.774    inst_alm/led_5cr
    SLICE_X33Y121        LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  inst_alm/led_5s_i_1/O
                         net (fo=1, routed)           0.000     1.816    inst_alm/led_5s_i_1_n_0
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_5s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_alm/CLK
    SLICE_X33Y121        FDCE                                         r  inst_alm/led_5s_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X33Y121        FDCE (Hold_fdce_C_D)         0.104     1.578    inst_alm/led_5s_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_crono_digital/dseg_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.230ns (66.792%)  route 0.114ns (33.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.128     1.602 r  inst_crono_digital/dseg_unit/q_reg[3]/Q
                         net (fo=7, routed)           0.114     1.717    inst_crono_digital/dseg_unit/Q[3]
    SLICE_X37Y120        LUT4 (Prop_lut4_I3_O)        0.102     1.819 r  inst_crono_digital/dseg_unit/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    inst_crono_digital/dseg_unit/q[2]_i_1_n_0
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X37Y120        FDCE (Hold_fdce_C_D)         0.107     1.581    inst_crono_digital/dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_alm/led_2s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_2s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.472    inst_alm/CLK
    SLICE_X28Y125        FDCE                                         r  inst_alm/led_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDCE (Prop_fdce_C_Q)         0.141     1.613 f  inst_alm/led_2s_reg[4]/Q
                         net (fo=2, routed)           0.161     1.774    inst_alm/led_2cr[4]
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  inst_alm/led_2s[4]_i_2/O
                         net (fo=1, routed)           0.000     1.816    inst_alm/led_2s[4]_i_2_n_0
    SLICE_X28Y125        FDCE                                         r  inst_alm/led_2s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.985    inst_alm/CLK
    SLICE_X28Y125        FDCE                                         r  inst_alm/led_2s_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X28Y125        FDCE (Hold_fdce_C_D)         0.104     1.576    inst_alm/led_2s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_alm/led_4s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_alm/led_4s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    inst_alm/CLK
    SLICE_X28Y126        FDCE                                         r  inst_alm/led_4s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inst_alm/led_4s_reg/Q
                         net (fo=2, routed)           0.161     1.775    inst_alm/led_4cr
    SLICE_X28Y126        LUT1 (Prop_lut1_I0_O)        0.042     1.817 r  inst_alm/led_4s_i_1/O
                         net (fo=1, routed)           0.000     1.817    inst_alm/led_4s_i_1_n_0
    SLICE_X28Y126        FDCE                                         r  inst_alm/led_4s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    inst_alm/CLK
    SLICE_X28Y126        FDCE                                         r  inst_alm/led_4s_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.104     1.577    inst_alm/led_4s_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       inst_top_xadc/dut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  inst_top_xadc/dut/U_BUFG/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y127   inst_alm/cuenta_reg[15]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y127   inst_alm/cuenta_reg[16]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y128   inst_alm/cuenta_reg[17]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y128   inst_alm/cuenta_reg[18]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y128   inst_alm/cuenta_reg[19]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y125   inst_alm/cuenta_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X36Y128   inst_alm/cuenta_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   inst_crono_digital/divisorfrec_unit/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   inst_crono_digital/divisorfrec_unit/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   inst_crono_digital/divisorfrec_unit/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y124   inst_crono_digital/divisorfrec_unit/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y124   inst_crono_digital/divisorfrec_unit/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y124   inst_crono_digital/divisorfrec_unit/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y124   inst_crono_digital/divisorfrec_unit/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   inst_crono_digital/divisorfrec_unit/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y127   inst_alm/cuenta_reg[15]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y127   inst_alm/cuenta_reg[16]/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X28Y118   inst_alm/rgb1_green_o_reg/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X28Y118   inst_alm/rgb1_green_o_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y120   inst_crono_digital/dhoras_unit/q_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y118   inst_top_xadc/count_reg[16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y118   inst_top_xadc/count_reg[17]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y118   inst_alm/rgb1_red_o_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y118   inst_alm/rgb1_red_o_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y127   inst_alm/cuenta_reg[15]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y127   inst_alm/cuenta_reg[15]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y127   inst_alm/cuenta_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.014ns (20.540%)  route 3.923ns (79.460%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.727    10.145    inst_crono_digital/dminutos_unit/AR[0]
    SLICE_X36Y121        FDCE                                         f  inst_crono_digital/dminutos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    inst_crono_digital/dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.014ns (20.540%)  route 3.923ns (79.460%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.727    10.145    inst_crono_digital/dminutos_unit/AR[0]
    SLICE_X36Y121        FDCE                                         f  inst_crono_digital/dminutos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    inst_crono_digital/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.014ns (20.540%)  route 3.923ns (79.460%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.727    10.145    inst_crono_digital/dminutos_unit/AR[0]
    SLICE_X36Y121        FDCE                                         f  inst_crono_digital/dminutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/dminutos_unit/CLK
    SLICE_X36Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X36Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    inst_crono_digital/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dminutos_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.014ns (20.558%)  route 3.918ns (79.442%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.723    10.141    inst_crono_digital/dminutos_unit/AR[0]
    SLICE_X37Y121        FDCE                                         f  inst_crono_digital/dminutos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    inst_crono_digital/dminutos_unit/CLK
    SLICE_X37Y121        FDCE                                         r  inst_crono_digital/dminutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X37Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.732    inst_crono_digital/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dhoras_unit/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.588%)  route 3.911ns (79.412%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.716    10.134    inst_crono_digital/dhoras_unit/AR[0]
    SLICE_X35Y120        FDCE                                         f  inst_crono_digital/dhoras_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dhoras_unit/CLK
    SLICE_X35Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X35Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/dhoras_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dhoras_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.588%)  route 3.911ns (79.412%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.716    10.134    inst_crono_digital/dhoras_unit/AR[0]
    SLICE_X35Y120        FDCE                                         f  inst_crono_digital/dhoras_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dhoras_unit/CLK
    SLICE_X35Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X35Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/dhoras_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dhoras_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.588%)  route 3.911ns (79.412%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.716    10.134    inst_crono_digital/dhoras_unit/AR[0]
    SLICE_X35Y120        FDCE                                         f  inst_crono_digital/dhoras_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/dhoras_unit/CLK
    SLICE_X35Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X35Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/dhoras_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/minutos_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.014ns (20.644%)  route 3.898ns (79.356%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.703    10.120    inst_crono_digital/minutos_unit/AR[0]
    SLICE_X36Y119        FDCE                                         f  inst_crono_digital/minutos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/minutos_unit/CLK
    SLICE_X36Y119        FDCE                                         r  inst_crono_digital/minutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/minutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/minutos_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.014ns (20.644%)  route 3.898ns (79.356%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.703    10.120    inst_crono_digital/minutos_unit/AR[0]
    SLICE_X36Y119        FDCE                                         f  inst_crono_digital/minutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/minutos_unit/CLK
    SLICE_X36Y119        FDCE                                         r  inst_crono_digital/minutos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/minutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 inst_crono_digital/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/horas_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.014ns (20.663%)  route 3.893ns (79.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    inst_crono_digital/divisorfrec_unit/CLK
    SLICE_X38Y122        FDRE                                         r  inst_crono_digital/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inst_crono_digital/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.949     6.675    inst_crono_digital/divisorfrec_unit/q_reg[6]
    SLICE_X39Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  inst_crono_digital/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.470    inst_crono_digital/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X39Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.594 f  inst_crono_digital/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          0.924     8.517    inst_crono_digital/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.641 f  inst_crono_digital/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.652     9.294    inst_crono_digital/decimas_unit/q_reg[3]_0
    SLICE_X35Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.418 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.698    10.116    inst_crono_digital/horas_unit/AR[0]
    SLICE_X37Y119        FDCE                                         f  inst_crono_digital/horas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    inst_crono_digital/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dhoras_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.272ns (33.023%)  route 0.552ns (66.977%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.251     2.299    inst_crono_digital/dhoras_unit/AR[0]
    SLICE_X33Y120        FDCE                                         f  inst_crono_digital/dhoras_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    inst_crono_digital/dhoras_unit/CLK
    SLICE_X33Y120        FDCE                                         r  inst_crono_digital/dhoras_unit/q_reg[2]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X33Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    inst_crono_digital/dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/dseg_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  inst_crono_digital/dseg_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    inst_crono_digital/dseg_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/dseg_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  inst_crono_digital/dseg_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    inst_crono_digital/dseg_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/dseg_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  inst_crono_digital/dseg_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    inst_crono_digital/dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/dseg_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/dseg_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  inst_crono_digital/dseg_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/dseg_unit/CLK
    SLICE_X37Y120        FDCE                                         r  inst_crono_digital/dseg_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    inst_crono_digital/dseg_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/segundos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/segundos_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  inst_crono_digital/segundos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    inst_crono_digital/segundos_unit/CLK
    SLICE_X37Y122        FDCE                                         r  inst_crono_digital/segundos_unit/q_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_crono_digital/segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/segundos_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/segundos_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  inst_crono_digital/segundos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    inst_crono_digital/segundos_unit/CLK
    SLICE_X37Y122        FDCE                                         r  inst_crono_digital/segundos_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_crono_digital/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/segundos_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/segundos_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  inst_crono_digital/segundos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    inst_crono_digital/segundos_unit/CLK
    SLICE_X37Y122        FDCE                                         r  inst_crono_digital/segundos_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_crono_digital/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/segundos_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.272ns (33.912%)  route 0.530ns (66.088%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.229     2.278    inst_crono_digital/segundos_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  inst_crono_digital/segundos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    inst_crono_digital/segundos_unit/CLK
    SLICE_X37Y122        FDCE                                         r  inst_crono_digital/segundos_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_crono_digital/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 inst_crono_digital/horas_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_crono_digital/disp_cont/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.272ns (33.729%)  route 0.534ns (66.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    inst_crono_digital/horas_unit/CLK
    SLICE_X37Y119        FDCE                                         r  inst_crono_digital/horas_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.128     1.603 r  inst_crono_digital/horas_unit/q_reg[2]/Q
                         net (fo=5, routed)           0.154     1.757    inst_crono_digital/horas_unit/Q[2]
    SLICE_X37Y119        LUT6 (Prop_lut6_I3_O)        0.099     1.856 r  inst_crono_digital/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.147     2.003    inst_crono_digital/decimas_unit/q_reg[3]_1
    SLICE_X35Y120        LUT6 (Prop_lut6_I5_O)        0.045     2.048 f  inst_crono_digital/decimas_unit/q[3]_i_3/O
                         net (fo=36, routed)          0.234     2.282    inst_crono_digital/disp_cont/AR[0]
    SLICE_X36Y120        FDCE                                         f  inst_crono_digital/disp_cont/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    inst_crono_digital/disp_cont/CLK
    SLICE_X36Y120        FDCE                                         r  inst_crono_digital/disp_cont/q_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X36Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    inst_crono_digital/disp_cont/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.885    





