#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 13 20:34:14 2020
# Process ID: 4240
# Current directory: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2432 W:\EGR_224\EGR_224\EGR_224_Slot_Machine_Project\SlotMachine\SlotMachine.xpr
# Log file: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/vivado.log
# Journal file: W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.xpr
update_compile_order -fileset sources_1
open_bd_design {W:/EGR_224/EGR_224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/multiplexer.bd}
startgroup
set_property -dict [list CONFIG.Output_Width {4}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0} CONFIG.DIN_WIDTH {4} CONFIG.DIN_FROM {0} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.Output_Width {2} CONFIG.Increment_Value {3}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {2} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1}] [get_bd_cells xlslice_0]
endgroup
reset_run multiplexer_c_counter_binary_1_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Output_Width {3}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.Output_Width {2}] [get_bd_cells c_counter_binary_3]
endgroup
delete_bd_objs [get_bd_nets xlslice_X0_Dout]
delete_bd_objs [get_bd_nets xlslice_X1_Dout]
delete_bd_objs [get_bd_nets xlslice_X2_Dout]
delete_bd_objs [get_bd_nets xlslice_X3_Dout]
connect_bd_net [get_bd_pins xlslice_X0/Dout] [get_bd_pins Seg_Decoder/X3]
connect_bd_net [get_bd_pins xlslice_X1/Dout] [get_bd_pins Seg_Decoder/X2]
connect_bd_net [get_bd_pins xlslice_X2/Dout] [get_bd_pins Seg_Decoder/X1]
connect_bd_net [get_bd_pins xlslice_X3/Dout] [get_bd_pins Seg_Decoder/X0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Output_Width {3} CONFIG.Increment_Value {1} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {3}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {3} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1}] [get_bd_cells xlslice_0]
endgroup
delete_bd_objs [get_bd_nets xlslice_X0_Dout]
delete_bd_objs [get_bd_nets xlslice_X1_Dout]
delete_bd_objs [get_bd_nets xlslice_X3_Dout]
delete_bd_objs [get_bd_nets xlslice_X2_Dout]
connect_bd_net [get_bd_pins xlslice_X0/Dout] [get_bd_pins Seg_Decoder/X0]
connect_bd_net [get_bd_pins xlslice_X1/Dout] [get_bd_pins Seg_Decoder/X1]
connect_bd_net [get_bd_pins xlslice_X2/Dout] [get_bd_pins Seg_Decoder/X2]
connect_bd_net [get_bd_pins xlslice_X3/Dout] [get_bd_pins Seg_Decoder/X3]
startgroup
endgroup
startgroup
endgroup
reset_run multiplexer_c_counter_binary_1_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Output_Width {3} CONFIG.CE {false} CONFIG.SCLR {false}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.Output_Width {3}] [get_bd_cells c_counter_binary_3]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
endgroup
validate_bd_design -force
save_bd_design
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Increment_Value {1} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9}] [get_bd_cells c_counter_binary_0]
endgroup
startgroup
set_property -dict [list CONFIG.Increment_Value {1} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9}] [get_bd_cells c_counter_binary_1]
endgroup
startgroup
set_property -dict [list CONFIG.Increment_Value {1} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9}] [get_bd_cells c_counter_binary_2]
endgroup
reset_run multiplexer_c_counter_binary_1_0_synth_1
reset_run multiplexer_c_counter_binary_0_1_synth_1
reset_run multiplexer_c_counter_binary_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
