==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.374 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.929 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read(unsigned int&)' into 'hls::stream<unsigned int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_add(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::write(unsigned int const&)' into 'vector_add(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_add(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_subtract(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:66:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::write(unsigned int const&)' into 'vector_subtract(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:69:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_subtract(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:67:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_scale(float, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:81:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::write(unsigned int const&)' into 'vector_scale(float, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:83:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_add2(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:48:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::write(unsigned int const&)' into 'vector_add2(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:51:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read()' into 'vector_add2(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:49:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned int generic_cast_IEEE754<unsigned int, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned int>::is_signed), bool>::type)' into 'unsigned int generic_cast_IEEE754<unsigned int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned int generic_cast_IEEE754<unsigned int, float>(float, bool)' into '__hls_fptoui_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:65:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_float_i32' into 'vector_scale(float, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(float, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.25 seconds; current allocated memory: 193.830 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.831 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.385 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 229.907 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 273.319 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 303.049 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.374 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.52 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.06 seconds; current allocated memory: 192.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:71:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:69:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:83:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:85:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:50:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.54 seconds; current allocated memory: 193.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 206.420 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 224.103 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.136 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 291.405 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.400 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.56 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.09 seconds; current allocated memory: 192.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:71:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:69:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:83:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:85:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:50:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.13 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.48 seconds; current allocated memory: 193.921 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 206.450 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 224.136 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.182 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 291.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.95 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.98 seconds; current allocated memory: 192.997 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:100:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:65:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.79 seconds; current allocated memory: 193.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 206.425 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 224.107 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 264.158 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 291.456 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.09 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.69 seconds; current allocated memory: 192.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:100:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:65:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.51 seconds; current allocated memory: 193.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 206.425 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 224.108 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 264.162 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 291.463 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.96 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.59 seconds; current allocated memory: 192.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:100:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:65:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.39 seconds; current allocated memory: 193.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 206.394 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 224.089 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 264.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 291.444 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.92 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.58 seconds; current allocated memory: 192.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:42:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:87:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:90:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:88:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:102:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:72:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:69:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'array_add(int*, int*, int*)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.36 seconds; current allocated memory: 193.899 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 206.428 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 224.112 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 264.152 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 291.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.14 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.68 seconds; current allocated memory: 192.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:40:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:41:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:89:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:87:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:101:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:103:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:67:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:71:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (vec_vec_op_streaming.cpp:68:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'array_add(int*, int*, int*)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int*)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.45 seconds; current allocated memory: 194.628 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 194.628 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.239 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 224.891 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (vec_vec_op_streaming.cpp:21) in function 'vec_vec_op_streaming' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 265.053 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'arr1' (vec_vec_op_streaming.cpp:22:12)
INFO: [HLS 200-472] Inferring partial write operation for 'arr2' (vec_vec_op_streaming.cpp:23:12)
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.41 seconds; current allocated memory: 192.995 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:71:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:69:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:83:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:85:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:50:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.65 seconds; current allocated memory: 193.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.400 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 224.105 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.168 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 291.470 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.02 seconds; current allocated memory: 192.947 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:35:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:33:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:73:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:71:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:85:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:87:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:52:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.29 seconds; current allocated memory: 193.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 224.130 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.220 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 291.568 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.24 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.948 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:72:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:70:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:51:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.33 seconds; current allocated memory: 193.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.915 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.423 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 224.130 MB.
INFO: [XFORM 203-510] Pipelining loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:29) in function 'vec_vec_op_streaming' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 264.215 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 291.568 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.947 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:72:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:70:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:51:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.25 seconds; current allocated memory: 193.913 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 224.128 MB.
INFO: [XFORM 203-510] Pipelining loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:29) in function 'vec_vec_op_streaming' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.216 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 291.565 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.947 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:32:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:72:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:70:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:86:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:51:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'vector_subtract(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_scale(int, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_add2(hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' into 'vec_vec_op_streaming(unsigned char, hls::stream<int, 32>&, hls::stream<int, 32>&, hls::stream<int, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.27 seconds; current allocated memory: 193.896 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.897 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 224.216 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 264.352 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 301.313 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
WARNING: [HLS 200-894] User specified latency constraint discarded for region vector_add since region contains a loop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:36:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:67:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:75:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:83:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:90:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:47:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:55:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:48:15)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.56 seconds; current allocated memory: 198.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.279 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 230.337 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 272.491 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:67:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:68:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:72:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:83:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:87:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:47:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:48:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:52:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:28:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:29:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:33:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 342.714 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 347.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 349.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 358.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 364.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:37:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:48:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.49 seconds; current allocated memory: 198.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 230.347 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 272.512 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:68:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:69:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:73:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:84:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:48:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:49:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:53:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:28:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:29:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:34:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 342.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 347.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 348.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 349.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 351.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 353.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 358.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 364.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.07 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:29:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:37:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:68:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:48:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.55 seconds; current allocated memory: 198.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.282 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 230.340 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 272.508 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:68:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:69:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:73:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:84:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:88:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:48:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:49:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:53:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:29:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:34:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 342.735 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
WARNING: [HLS 200-894] User specified latency constraint discarded for region vector_add since region contains a loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 347.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 349.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 358.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 364.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.28 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.03 seconds; current allocated memory: 192.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:38:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:77:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:85:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:92:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:57:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:15)
WARNING: [HLS 214-242] Aggregate pragma on a field of a non-disaggregated struct is not supported, please either disaggregate or aggregate the whole struct.
WARNING: [HLS 214-242] Aggregate pragma on a field of a non-disaggregated struct is not supported, please either disaggregate or aggregate the whole struct.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.55 seconds; current allocated memory: 198.483 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.485 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data1.data' (vec_vec_op_streaming.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data2.data' (vec_vec_op_streaming.cpp:26).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 230.342 MB.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data1.data' (vec_vec_op_streaming.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data2.data' (vec_vec_op_streaming.cpp:26).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 272.505 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:69:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:70:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:74:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:85:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:89:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:49:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:50:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:54:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:30:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:31:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:35:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 342.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 347.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 349.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 358.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.02 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:93:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
WARNING: [HLS 214-242] Aggregate pragma on a field of a non-disaggregated struct is not supported, please either disaggregate or aggregate the whole struct.
WARNING: [HLS 214-242] Aggregate pragma on a field of a non-disaggregated struct is not supported, please either disaggregate or aggregate the whole struct.
WARNING: [HLS 214-242] Aggregate pragma on a field of a non-disaggregated struct is not supported, please either disaggregate or aggregate the whole struct.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.54 seconds; current allocated memory: 198.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 212.287 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data1.data' (vec_vec_op_streaming.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data2.data' (vec_vec_op_streaming.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data_out.data' (vec_vec_op_streaming.cpp:28).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 230.350 MB.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data1.data' (vec_vec_op_streaming.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data2.data' (vec_vec_op_streaming.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'data_out.data' (vec_vec_op_streaming.cpp:28).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 272.504 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:70:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:75:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:86:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:50:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:55:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:31:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:36:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 342.732 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 347.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 348.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 349.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 353.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.18 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:93:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.27 seconds; current allocated memory: 197.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 211.548 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 229.256 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 271.386 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:70:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:75:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:86:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:50:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:55:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 340.467 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 341.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 343.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 344.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 345.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 346.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vec_vec_op_streaming.cpp:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file vec_vec_op_streaming.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.24 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.02 seconds; current allocated memory: 192.942 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:93:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: vec_vec_op_streaming.cpp:32:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: vec_vec_op_streaming.cpp:33:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vec_vec_op_streaming.cpp:35:1
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file vec_vec_op_streaming.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.02 seconds; current allocated memory: 192.944 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:79:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:72:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:87:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a32i32' into '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks.1' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (vec_vec_op_streaming.cpp:32:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024.1' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks.1' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (vec_vec_op_streaming.cpp:33:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.25 seconds; current allocated memory: 197.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.462 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 211.589 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 229.297 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_ADD_LOOP_proc' (vec_vec_op_streaming.cpp:37) to a process function for dataflow in function 'vector_add'.
INFO: [XFORM 203-712] Applying dataflow to function 'vector_add' (vec_vec_op_streaming.cpp:23), detected/extracted 3 process function(s): 
	 'vector_add_Block_.split188_proc14'
	 'vector_add_Loop_ADD_LOOP_proc'
	 'vector_add_Block_.split15_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 271.814 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:72:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:76:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:87:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:91:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:52:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:56:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 370.528 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-103] Legalizing function name 'vector_add_Block_.split188_proc14' to 'vector_add_Block_split188_proc14'.
WARNING: [SYN 201-103] Legalizing function name 'vector_add_Block_.split15_proc' to 'vector_add_Block_split15_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 372.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 372.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 373.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 374.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Block_split188_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 375.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Loop_ADD_LOOP_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 375.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 376.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 377.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 378.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 378.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 380.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 381.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 386.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Block_split188_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Block_split188_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 390.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Loop_ADD_LOOP_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'vector_add_Loop_ADD_LOOP_proc' is 16867 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Loop_ADD_LOOP_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 393.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_Block_split15_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 395.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 402.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 406.927 MB.
INFO: [RTMG 210-278] Implementing memory 'vec_vec_op_streaming_vector_scale_data_data_ram (RAM)' using auto RAMs.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.02 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:93:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.24 seconds; current allocated memory: 197.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 211.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 229.255 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:23).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:34) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 271.467 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:70:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:75:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:86:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:50:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:55:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 341.038 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 343.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 347.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 349.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 192.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:79:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:72:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:87:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:15)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.51 seconds; current allocated memory: 198.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.483 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 212.280 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 230.336 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:23).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:35) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'data1.data' (vec_vec_op_streaming.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'data2.data' (vec_vec_op_streaming.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_out.data' (vec_vec_op_streaming.cpp:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 272.573 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:72:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:76:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:87:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:91:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:52:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:56:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 341.888 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 343.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 344.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 347.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 351.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 356.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 361.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.395 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.14 seconds. Elapsed time: 1 seconds; current allocated memory: 192.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:79:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:72:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:87:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.24 seconds; current allocated memory: 197.420 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.421 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 211.548 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 229.257 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:23).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:35) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 271.471 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:71:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:72:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:76:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data.data' (vec_vec_op_streaming.cpp:87:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:91:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1.data' (vec_vec_op_streaming.cpp:51:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data2.data' (vec_vec_op_streaming.cpp:52:8)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.data' (vec_vec_op_streaming.cpp:56:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 341.036 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SCALE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SCALE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 342.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUBTRACT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUBTRACT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 343.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD2_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ADD2_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 347.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 349.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.394 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.43 seconds; current allocated memory: 192.960 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:79:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:106:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:54:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:63:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:55:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.88 seconds; current allocated memory: 194.120 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.122 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 208.314 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 225.780 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:69).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:91:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:23).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:82) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:101) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:58) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:35) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.37 seconds. CPU system time: 0 seconds. Elapsed time: 2.37 seconds; current allocated memory: 268.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 335.372 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 336.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 337.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.397 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'op': vec_vec_op_streaming.cpp:3:90
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.28 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.05 seconds; current allocated memory: 192.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:59:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:68:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:60:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:92:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:103:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:111:10)
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:74:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:74:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:74:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.397 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'op': vec_vec_op_streaming.cpp:3:90
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.28 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.06 seconds; current allocated memory: 192.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::stream()' into 'hls::stream<data_block, 32>::stream()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:59:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:68:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:60:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:83:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:92:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:84:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:103:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:111:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 32>::stream()' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:18:30)
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:28:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:50:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:74:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.397 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.05 seconds; current allocated memory: 192.963 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:40:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:87:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:79:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:106:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:54:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:63:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:55:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:91:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:45:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.55 seconds; current allocated memory: 194.124 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 208.314 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 225.783 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:69).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:91:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:23).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:82) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:101) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:58) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:35) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 268.466 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 335.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 337.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.567 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:5:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:6:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:7:48
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.05 seconds; current allocated memory: 193.173 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:62:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.55 seconds; current allocated memory: 194.437 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.618 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 226.084 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.36 seconds. CPU system time: 0 seconds. Elapsed time: 2.35 seconds; current allocated memory: 268.757 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 335.708 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 337.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 337.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 338.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 339.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 339.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 339.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 340.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 341.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 349.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 351.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 354.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 362.675 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vec_vec_op_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for vec_vec_op_streaming.
INFO: [HLS 200-789] **** Estimated Fmax: 233.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.27 seconds. CPU system time: 0.48 seconds. Elapsed time: 11.34 seconds; current allocated memory: 363.144 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.568 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:5:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:6:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:7:48
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.53 seconds; current allocated memory: 193.182 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:62:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.74 seconds; current allocated memory: 194.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.52 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 226.086 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.39 seconds; current allocated memory: 268.756 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 335.712 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 336.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 337.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 337.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 339.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 339.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 339.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 340.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 341.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 342.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 346.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 349.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 351.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 354.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 362.673 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vec_vec_op_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for vec_vec_op_streaming.
INFO: [HLS 200-789] **** Estimated Fmax: 233.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.23 seconds. CPU system time: 0.74 seconds. Elapsed time: 12.19 seconds; current allocated memory: 363.143 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: vec_vec_op_streaming.cpp:5:39
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:6:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:7:48
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.08 seconds; current allocated memory: 193.174 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:62:15)
WARNING: [HLS 214-191] The stream pragma (including stream off) on function argument, in 'call' is unsupported (vec_vec_op_streaming.cpp:3:201)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.81 seconds; current allocated memory: 194.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.458 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 208.634 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 226.104 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 268.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 335.721 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 337.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 337.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 339.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 339.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 340.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 340.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 341.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 342.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 349.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 351.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 354.148 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 362.655 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vec_vec_op_streaming.
INFO: [VLOG 209-307] Generating Verilog RTL for vec_vec_op_streaming.
INFO: [HLS 200-789] **** Estimated Fmax: 233.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.83 seconds. CPU system time: 0.47 seconds. Elapsed time: 11.88 seconds; current allocated memory: 363.124 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.07 seconds; current allocated memory: 193.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:62:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1024' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 32>&, hls::stream<data_block, 32>&, hls::stream<data_block, 32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.61 seconds; current allocated memory: 194.372 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.550 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 226.017 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 268.690 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 335.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.24 seconds; current allocated memory: 193.392 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:62:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.21 seconds; current allocated memory: 194.513 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.515 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 230.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 18.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 18.74 seconds; current allocated memory: 258.304 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 28.99 seconds. CPU system time: 0 seconds. Elapsed time: 29 seconds; current allocated memory: 316.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.03 seconds; current allocated memory: 391.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 392.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.41 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.66 seconds; current allocated memory: 195.030 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.032 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 230.581 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:35).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 274.252 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 288.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.01 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.89 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read(data_block&)' into 'hls::stream<data_block, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:85:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:86:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:105:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::write(data_block const&)' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<data_block, 0>::read()' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:62:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1728-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out' with field bit alignment mode in 1728-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1728.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.ap_ints' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.data_blocks.i1728' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_add(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_subtract(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_scale(int, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3072.s_struct.data_blocks' into 'vector_add2(hls::stream<data_block, 0>&, hls::stream<data_block, 0>&, hls::stream<data_block, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.94 seconds; current allocated memory: 194.513 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.514 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 230.581 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 18.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 18.92 seconds; current allocated memory: 258.306 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:76).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:98:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 29.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 29.17 seconds; current allocated memory: 316.648 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.23 seconds; current allocated memory: 391.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 392.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.93 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.7 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:86:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:105:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:113:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:62:16)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:98:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.42 seconds. CPU system time: 0.41 seconds. Elapsed time: 13.84 seconds; current allocated memory: 198.864 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.866 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.11 seconds; current allocated memory: 226.955 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.45 seconds; current allocated memory: 251.739 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:85:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:105:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:61:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:38:35).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:89) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:108) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:65) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:85:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:105:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:61:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:38:1)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.83 seconds; current allocated memory: 305.201 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.74 seconds; current allocated memory: 382.490 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 383.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 384.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 385.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.567 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.36 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.1 seconds; current allocated memory: 193.399 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:103:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:114:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:79:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:16)
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1' with field bit alignment mode in 1294-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2' with field bit alignment mode in 1294-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1294.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1294.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint.0s.i2' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint.3s.i1' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint.9s.i6' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint.6s.i5' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uints.i128' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.41 seconds. CPU system time: 0.37 seconds. Elapsed time: 13.78 seconds; current allocated memory: 199.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 199.083 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.06 seconds; current allocated memory: 227.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.43 seconds; current allocated memory: 252.233 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:94:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:114:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:38:35).
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:98) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:117) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:74) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:42) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:94:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:114:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:70:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:38:1)...130 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.03 seconds; current allocated memory: 305.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.87 seconds; current allocated memory: 382.979 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 385.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 386.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 387.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 387.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 388.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 388.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 389.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 391.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 394.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 397.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 400.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.19 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.92 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:103:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:104:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:149:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.39 seconds. CPU system time: 0.45 seconds. Elapsed time: 13.84 seconds; current allocated memory: 198.933 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.12 seconds; current allocated memory: 227.084 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.4 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 251.991 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:96:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:127:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:63:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:31:35).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:96) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:127) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:63) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:31) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:132:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:70:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:38:1)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.89 seconds; current allocated memory: 305.486 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.73 seconds; current allocated memory: 382.810 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 385.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 385.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 386.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 386.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:5:45
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': vec_vec_op_streaming.cpp:6:45
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.98 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.8 seconds; current allocated memory: 193.412 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:103:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:104:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:149:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.8 seconds; current allocated memory: 193.393 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:103:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:104:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:149:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.33 seconds. CPU system time: 0.38 seconds. Elapsed time: 13.71 seconds; current allocated memory: 198.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 198.935 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.09 seconds; current allocated memory: 227.088 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 251.993 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:96:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:127:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:63:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:31:35).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:96) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:127) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:63) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:31) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:132:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:70:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:38:1)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.95 seconds; current allocated memory: 305.478 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.76 seconds; current allocated memory: 382.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 383.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 385.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 386.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.8 seconds; current allocated memory: 193.392 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:38:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:56:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:103:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:104:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:149:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:70:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 1024-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:125:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i1024' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.54 seconds. CPU system time: 0.4 seconds. Elapsed time: 13.96 seconds; current allocated memory: 198.933 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 198.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.04 seconds; current allocated memory: 227.084 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.4 seconds; current allocated memory: 251.998 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:96:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:127:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:63:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:31:35).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:96) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:127) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:63) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:31) in function 'vector_add' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:132:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:70:1)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:38:1)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.9 seconds; current allocated memory: 305.479 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.77 seconds; current allocated memory: 382.810 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 385.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 386.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 386.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.71 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.94 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.317 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 246.407 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.73 seconds; current allocated memory: 297.718 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.92 seconds; current allocated memory: 370.671 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 372.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 375.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 377.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 381.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.52 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.54 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 246.396 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.73 seconds; current allocated memory: 297.720 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.95 seconds; current allocated memory: 370.669 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 372.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 373.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 381.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.59 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.33 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.59 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.317 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 246.399 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 297.724 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.97 seconds; current allocated memory: 370.678 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 372.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 381.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 382.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.5 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.58 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 246.394 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 297.709 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.97 seconds; current allocated memory: 370.662 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 370.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 372.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 381.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 382.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.69 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.51 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.511 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 246.408 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.69 seconds; current allocated memory: 297.722 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.93 seconds; current allocated memory: 370.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 372.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 373.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 377.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 381.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.49 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.52 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 246.404 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add' (vec_vec_op_streaming.cpp:39:34).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'BLOCK_CACHE_LOOP' because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'BLOCK_CACHE_LOOP' in function 'vector_add' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'data_out' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:40:12)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.71 seconds; current allocated memory: 297.714 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.92 seconds; current allocated memory: 370.674 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'vector_add' (function 'vector_add'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'vec1_V_data_V' and axis read on port 'vec1_V_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, function 'vector_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 372.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 373.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 381.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.53 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.52 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.317 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 215.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 246.404 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 296.424 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 368.728 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 368.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 369.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 370.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.53 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.53 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 246.401 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:44) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 296.428 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 368.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 368.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 370.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.98 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.67 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.58 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 246.405 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:34)...27 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 296.433 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'BLOCK_CACHE_LOOP' in function 'vector_add' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'data_out' (vec_vec_op_streaming.cpp:55:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 369.038 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 370.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 370.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.59 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:58:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:156:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:132:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:68:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.56 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 246.403 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:103:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:134:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:70:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:103) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:134) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:70) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 296.421 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 368.729 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 368.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 369.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 370.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_add2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_add2'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.58 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:111:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:129:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:112:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:157:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:78:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:96:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:79:15)
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data1.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data2.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'data_out.0' with field bit alignment mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:133:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:133:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:133:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:133:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.stream_datas' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.s_struct.stream_datas.i128' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.26 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.52 seconds; current allocated memory: 196.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 215.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 246.409 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_subtract' (vec_vec_op_streaming.cpp:104:40).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_scale' (vec_vec_op_streaming.cpp:135:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'vector_add2' (vec_vec_op_streaming.cpp:71:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SUBTRACT_LOOP' (vec_vec_op_streaming.cpp:104) in function 'vector_subtract' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SCALE_LOOP' (vec_vec_op_streaming.cpp:135) in function 'vector_scale' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD2_LOOP' (vec_vec_op_streaming.cpp:71) in function 'vector_add2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 296.429 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 368.733 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_scale'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_scale'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 368.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'vector_subtract'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, function 'vector_subtract'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 369.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 369.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 369.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 370.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.88 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:119:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:137:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:170:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:82:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.79 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.07 seconds; current allocated memory: 197.303 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 216.636 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 247.554 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:151) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) in function 'vector_subtract' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) in function 'vector_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) in function 'vector_add2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:117:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:151:42)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:79:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 298.275 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 370.939 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 371.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 372.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 372.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 373.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 375.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 375.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 377.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 379.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 380.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.58 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:119:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:137:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:170:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:82:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.95 seconds; current allocated memory: 197.303 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 216.638 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 247.554 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:151) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) in function 'vector_subtract' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) in function 'vector_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) in function 'vector_add2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:117:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:151:42)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:79:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 298.275 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 370.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 372.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 372.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 373.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 375.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 375.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 377.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 380.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.567 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.26 seconds; current allocated memory: 193.400 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:119:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:137:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:170:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:82:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.57 seconds; current allocated memory: 197.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.381 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 216.714 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 247.635 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:151) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) in function 'vector_subtract' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) in function 'vector_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) in function 'vector_add2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:117:44)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:151:44)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:79:44)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:44)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 298.355 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 371.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 375.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 377.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.568 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.9 seconds; current allocated memory: 193.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:41:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:59:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:119:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:137:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:153:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:170:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:99:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:82:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:30:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:143:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:69:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.25 seconds; current allocated memory: 197.382 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.384 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 216.718 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 247.635 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:151) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) in function 'vector_subtract' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:156) in function 'vector_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:85) in function 'vector_add2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:45) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:117:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:151:42)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:79:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:39:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 298.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 371.021 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 377.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.545 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.22 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:44:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:139:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:155:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:172:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:101:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:84:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:145:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:145:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:145:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:145:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:145:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:71:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.54 seconds; current allocated memory: 197.303 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.304 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 216.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 247.561 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:125) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:153) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:158) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:158) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:87) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:87) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:125) in function 'vector_subtract' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:158) in function 'vector_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:87) in function 'vector_add2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) in function 'vector_add' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:119:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:153:42)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:81:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:41:42)...33 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 298.288 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 370.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 375.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 377.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.05 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.89 seconds; current allocated memory: 193.392 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:61:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:44:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:157:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:174:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:84:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:102:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:85:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'void vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:32:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'void vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:147:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:147:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:147:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:147:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'void vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:147:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'void vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:72:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.27 seconds; current allocated memory: 197.353 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 216.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 247.606 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:155) in function 'vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:160) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:160) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:88) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:88) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:160) in function 'vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:47) in function 'vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:88) in function 'vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' (vec_vec_op_streaming.cpp:120:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' (vec_vec_op_streaming.cpp:155:42)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' (vec_vec_op_streaming.cpp:41:42)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2<hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul>, hls::axis<stream_data, 2ul, 5ul, 6ul> >' (vec_vec_op_streaming.cpp:82:42)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 298.360 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 370.982 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-103] Legalizing function name 'vector_scale<axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul> >' to 'vector_scale_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'vector_subtract<axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul> >' to 'vector_subtract_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'vector_add<axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul> >' to 'vector_add_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'vector_add2<axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul>, axis<stream_data, 2ul, 5ul, 6ul> >' to 'vector_add2_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 375.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 377.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_axis_stream_data_2ul_5ul_6ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'vec_vec_op_streaming' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'op' and 'return' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vec_vec_op_streaming'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.514 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 193.376 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:44:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:62:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:187:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:205:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:188:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:251:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:268:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:119:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:137:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:33:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:241:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:241:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:241:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:241:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:241:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:107:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.14 seconds; current allocated memory: 199.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.745 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 219.425 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 250.291 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:191) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:191) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:249) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:254) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:254) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:48) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:48) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:191) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:254) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:123) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:48) in function 'vector_add' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:185:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:249:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:117:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:42:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.26 seconds; current allocated memory: 302.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.52 seconds; current allocated memory: 375.888 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 376.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 377.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 377.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 378.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 379.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 379.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 379.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 382.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 385.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 387.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 390.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.91 seconds; current allocated memory: 193.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:48:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:190:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:208:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:191:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:254:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:271:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:316:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:317:19)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.99 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.26 seconds; current allocated memory: 201.122 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 201.123 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 221.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 253.495 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:252) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) in function 'vector_add' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_321_2' (vec_vec_op_streaming.cpp:324) in function 'dot_product' completely with a factor of 0.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:188:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:252:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:120:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:45:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.96 seconds; current allocated memory: 306.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.1 seconds; current allocated memory: 394.307 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-107] Renaming port name 'vec_vec_op_streaming/out' to 'vec_vec_op_streaming/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 395.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 398.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 400.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 401.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 403.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 406.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 408.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 410.648 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.82 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.52 seconds; current allocated memory: 193.456 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:48:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:190:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:208:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:191:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:254:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:271:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:316:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:317:19)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.92 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.21 seconds; current allocated memory: 201.122 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 201.123 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 221.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 253.499 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:252) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) in function 'vector_add' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DOT_PRODUCT' (vec_vec_op_streaming.cpp:324) in function 'dot_product' completely with a factor of 0.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:188:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:252:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:120:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:45:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.9 seconds; current allocated memory: 306.849 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.08 seconds; current allocated memory: 394.308 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-107] Renaming port name 'vec_vec_op_streaming/out' to 'vec_vec_op_streaming/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 395.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 395.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 396.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 398.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 400.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 401.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 403.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 406.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 408.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 410.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.32 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.98 seconds; current allocated memory: 193.393 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:48:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:190:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:208:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:191:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:254:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:271:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:316:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'dot_product(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:317:19)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.32 seconds; current allocated memory: 201.122 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 201.124 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 221.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 253.499 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:252) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) in function 'vector_add' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DOT_PRODUCT' (vec_vec_op_streaming.cpp:324) in function 'dot_product' completely with a factor of 0.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:188:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:252:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:120:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:45:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.89 seconds; current allocated memory: 306.856 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.07 seconds; current allocated memory: 394.306 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-107] Renaming port name 'vec_vec_op_streaming/out' to 'vec_vec_op_streaming/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 394.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 395.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GET_DATA'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'GET_DATA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 398.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 400.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 401.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 403.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 406.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 408.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 410.650 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.15 seconds; current allocated memory: 193.393 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:48:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:190:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:208:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:191:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:254:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:271:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-186] Unrolling loop 'DOT_PRODUCT' (vec_vec_op_streaming.cpp:323:14) in function 'dot_product' completely with a factor of 512 (vec_vec_op_streaming.cpp:323:14)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'dot_product(int*)' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.69 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.01 seconds; current allocated memory: 199.764 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.765 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 219.459 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 250.323 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:252) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) in function 'vector_add' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:188:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:252:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:120:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:45:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.7 seconds; current allocated memory: 302.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 375.959 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-107] Renaming port name 'vec_vec_op_streaming/out' to 'vec_vec_op_streaming/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 376.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 377.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 377.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 378.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 379.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 380.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 382.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 384.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 387.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 390.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.04 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.89 seconds; current allocated memory: 193.393 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:65:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:48:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:190:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:208:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:191:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:254:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:271:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:122:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:140:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:123:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-186] Unrolling loop 'DOT_PRODUCT' (vec_vec_op_streaming.cpp:323:14) in function 'dot_product' completely with a factor of 512 (vec_vec_op_streaming.cpp:323:14)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:36:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:244:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:110:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'dot_product(int*)' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, int*)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.39 seconds; current allocated memory: 199.764 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 219.460 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 250.325 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:252) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:194) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:257) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:126) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:51) in function 'vector_add' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:188:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:252:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:120:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:45:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.81 seconds; current allocated memory: 302.650 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.04 seconds; current allocated memory: 375.956 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
WARNING: [SYN 201-107] Renaming port name 'vec_vec_op_streaming/out' to 'vec_vec_op_streaming/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 376.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 377.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 377.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 378.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 380.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 382.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 384.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 387.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 390.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/vec_vec_op_streaming.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/vec_vec_op_streaming.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name vec_vec_op_streaming vec_vec_op_streaming 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.14 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.87 seconds; current allocated memory: 193.393 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<stream_data, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:63:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:188:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:206:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:189:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:252:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:269:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:120:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::write(hls::axis<stream_data, 2ul, 5ul, 6ul> const&)' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:138:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>::read()' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:121:18)
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data1' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data2' with field byte alignment mode in 192-bits
INFO: [HLS 214-241] Aggregating bram variable 'data_out' with field byte alignment mode in 192-bits
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:34:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_subtract(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:242:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:242:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:242:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:242:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_scale(int, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:242:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192' into 'vector_add2(hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:108:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'vec_vec_op_streaming(unsigned char, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<stream_data, 2ul, 5ul, 6ul>, 0>&)' (vec_vec_op_streaming.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.74 seconds; current allocated memory: 199.744 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 219.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 250.294 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_subtract' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:192) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:192) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' (vec_vec_op_streaming.cpp:250) in function 'vector_scale' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:255) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:255) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:124) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BLOCK_CACHE_LOOP' in function 'vector_add' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:49) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:49) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:192) in function 'vector_subtract' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:255) in function 'vector_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:124) in function 'vector_add2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ADD_LOOP' (vec_vec_op_streaming.cpp:49) in function 'vector_add' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_subtract' (vec_vec_op_streaming.cpp:186:43)...65 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_scale' (vec_vec_op_streaming.cpp:250:43)...60 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add2' (vec_vec_op_streaming.cpp:118:42)...67 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'vector_add' (vec_vec_op_streaming.cpp:43:43)...65 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.66 seconds; current allocated memory: 302.608 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 3 seconds; current allocated memory: 375.886 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vec_vec_op_streaming' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 376.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 377.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 377.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 378.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 378.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 379.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BLOCK_CACHE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BLOCK_CACHE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 380.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 381.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 382.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_subtract'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 385.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 387.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 390.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vec_vec_op_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'vec_vec_op_streaming/vec_out_V_data_V' to 'axis' (register, both mode).
