# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.sv	     
-v $(USER_PROJECT_VERILOG)/rtl/RISC_V.sv
-v $(USER_PROJECT_VERILOG)/rtl/control.sv
-v $(USER_PROJECT_VERILOG)/rtl/pc.sv
-v $(USER_PROJECT_VERILOG)/rtl/IMemory.sv
-v $(USER_PROJECT_VERILOG)/rtl/DMemory.sv
-v $(USER_PROJECT_VERILOG)/rtl/ALU.sv

