-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/uz_dac_spi_interface/uz_dac_spi_interface_dut.vhd
-- Created: 2022-05-17 10:01:01
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_dac_spi_interface_dut
-- Source Path: uz_dac_spi_interface/uz_dac_spi_interface_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_dac_spi_interface_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        trigger_write                     :   IN    std_logic;  -- ufix1
        dac_data_1                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_2                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_3                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_4                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_5                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_6                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_7                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        dac_data_8                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        ce_out                            :   OUT   std_logic;  -- ufix1
        spi_clk_out                       :   OUT   std_logic;  -- ufix1
        cs_out                            :   OUT   std_logic;  -- ufix1
        data_out_1                        :   OUT   std_logic;  -- ufix1
        data_out_2                        :   OUT   std_logic;  -- ufix1
        data_out_3                        :   OUT   std_logic;  -- ufix1
        data_out_4                        :   OUT   std_logic;  -- ufix1
        data_out_5                        :   OUT   std_logic;  -- ufix1
        data_out_6                        :   OUT   std_logic;  -- ufix1
        data_out_7                        :   OUT   std_logic;  -- ufix1
        data_out_8                        :   OUT   std_logic  -- ufix1
        );
END uz_dac_spi_interface_dut;


ARCHITECTURE rtl OF uz_dac_spi_interface_dut IS

  -- Component Declarations
  COMPONENT uz_dac_spi_interface_src_uz_dac_spi_interface
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          trigger_write                   :   IN    std_logic;  -- ufix1
          dac_data_1                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_2                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_3                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_4                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_5                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_6                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_7                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          dac_data_8                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          ce_out                          :   OUT   std_logic;  -- ufix1
          spi_clk_out                     :   OUT   std_logic;  -- ufix1
          cs_out                          :   OUT   std_logic;  -- ufix1
          data_out_1                      :   OUT   std_logic;  -- ufix1
          data_out_2                      :   OUT   std_logic;  -- ufix1
          data_out_3                      :   OUT   std_logic;  -- ufix1
          data_out_4                      :   OUT   std_logic;  -- ufix1
          data_out_5                      :   OUT   std_logic;  -- ufix1
          data_out_6                      :   OUT   std_logic;  -- ufix1
          data_out_7                      :   OUT   std_logic;  -- ufix1
          data_out_8                      :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_dac_spi_interface_src_uz_dac_spi_interface
    USE ENTITY work.uz_dac_spi_interface_src_uz_dac_spi_interface(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL trigger_write_sig                : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL spi_clk_out_sig                  : std_logic;  -- ufix1
  SIGNAL cs_out_sig                       : std_logic;  -- ufix1
  SIGNAL data_out_1_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_2_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_3_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_4_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_5_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_6_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_7_sig                   : std_logic;  -- ufix1
  SIGNAL data_out_8_sig                   : std_logic;  -- ufix1

BEGIN
  u_uz_dac_spi_interface_src_uz_dac_spi_interface : uz_dac_spi_interface_src_uz_dac_spi_interface
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              trigger_write => trigger_write_sig,  -- ufix1
              dac_data_1 => dac_data_1,  -- sfix16
              dac_data_2 => dac_data_2,  -- sfix16
              dac_data_3 => dac_data_3,  -- sfix16
              dac_data_4 => dac_data_4,  -- sfix16
              dac_data_5 => dac_data_5,  -- sfix16
              dac_data_6 => dac_data_6,  -- sfix16
              dac_data_7 => dac_data_7,  -- sfix16
              dac_data_8 => dac_data_8,  -- sfix16
              ce_out => ce_out_sig,  -- ufix1
              spi_clk_out => spi_clk_out_sig,  -- ufix1
              cs_out => cs_out_sig,  -- ufix1
              data_out_1 => data_out_1_sig,  -- ufix1
              data_out_2 => data_out_2_sig,  -- ufix1
              data_out_3 => data_out_3_sig,  -- ufix1
              data_out_4 => data_out_4_sig,  -- ufix1
              data_out_5 => data_out_5_sig,  -- ufix1
              data_out_6 => data_out_6_sig,  -- ufix1
              data_out_7 => data_out_7_sig,  -- ufix1
              data_out_8 => data_out_8_sig  -- ufix1
              );

  trigger_write_sig <= trigger_write;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  spi_clk_out <= spi_clk_out_sig;

  cs_out <= cs_out_sig;

  data_out_1 <= data_out_1_sig;

  data_out_2 <= data_out_2_sig;

  data_out_3 <= data_out_3_sig;

  data_out_4 <= data_out_4_sig;

  data_out_5 <= data_out_5_sig;

  data_out_6 <= data_out_6_sig;

  data_out_7 <= data_out_7_sig;

  data_out_8 <= data_out_8_sig;

END rtl;

