{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540452487120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540452487190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 09:28:06 2018 " "Processing started: Thu Oct 25 09:28:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540452487190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1540452487190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files nios_system.qsys lights " "Command: quartus_sh --ip_upgrade -variation_files nios_system.qsys lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1540452487190 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files nios_system.qsys lights " "Quartus(args): -variation_files nios_system.qsys lights" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1540452487190 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system.qsys nios_system.BAK.qsys " "Backing up file \"nios_system.qsys\" to \"nios_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540452498590 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system/synthesis/nios_system.vhd nios_system.BAK.vhd " "Backing up file \"nios_system/synthesis/nios_system.vhd\" to \"nios_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540452498620 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios_system.qsys " "Started upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540452498620 ""}
{ "Info" "" "" "2018.10.25.09:28:26 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.25.09:28:26 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1540452506304 ""}
{ "Info" "" "" "2018.10.25.09:28:26 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.25.09:28:26 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1540452506315 ""}
{ "Info" "nios_system_generation.rpt" "" "2018.10.25.09:28:34 Info: Saving generation log to D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Saving generation log to D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system" 0 0 "Shell" 0 -1 1540452514643 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1540452514643 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.25.09:28:34 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540452514648 ""}
{ "Info" "nios_system.qsys" "" "2018.10.25.09:28:34 Info: Loading pruebaQsys" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Loading pruebaQsys" 0 0 "Shell" 0 -1 1540452514676 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Reading input file" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Reading input file" 0 0 "Shell" 0 -1 1540452514809 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452514813 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module LEDs" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1540452514814 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540452514814 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540452514815 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540452514815 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1540452514816 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540452514817 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1540452514818 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540452514821 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1540452514821 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Adding switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452514822 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing module switches" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1540452514822 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Building connections" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Building connections" 0 0 "Shell" 0 -1 1540452514823 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540452514827 ""}
{ "Info" "" "" "2018.10.25.09:28:34 Info: Validating" {  } {  } 0 0 "2018.10.25.09:28:34 Info: Validating" 0 0 "Shell" 0 -1 1540452514828 ""}
{ "Info" "" "" "2018.10.25.09:28:35 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.09:28:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1540452515082 ""}
{ "Info" "" "" "2018.10.25.09:28:35 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.25.09:28:35 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540452515464 ""}
{ "Info" "" "" "2018.10.25.09:28:35 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.25.09:28:35 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540452515465 ""}
{ "Info" "" "" "2018.10.25.09:28:35 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VHDL" {  } {  } 0 0 "2018.10.25.09:28:35 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1540452515757 ""}
{ "Info" "" "" "2018.10.25.09:28:39 Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'" {  } {  } 0 0 "2018.10.25.09:28:39 Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'" 0 0 "Shell" 0 -1 1540452519290 ""}
{ "Info" "  ]" "" "2018.10.25.09:28:39 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen" {  } {  } 0 0 "2018.10.25.09:28:39 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0002_LEDs_gen" 0 0 "Shell" 0 -1 1540452519291 ""}
{ "Info" "" "" "2018.10.25.09:28:40 Info: LEDs: Done RTL generation for module 'nios_system_LEDs'" {  } {  } 0 0 "2018.10.25.09:28:40 Info: LEDs: Done RTL generation for module 'nios_system_LEDs'" 0 0 "Shell" 0 -1 1540452520531 ""}
{ "Info" "" "" "2018.10.25.09:28:40 Info: LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2018.10.25.09:28:40 Info: LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1540452520540 ""}
{ "Info" "" "" "2018.10.25.09:28:40 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2018.10.25.09:28:40 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1540452520636 ""}
{ "Info" "  ]" "" "2018.10.25.09:28:40 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen" {  } {  } 0 0 "2018.10.25.09:28:40 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0003_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1540452520636 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2018.10.25.09:28:41 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1540452521180 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.10.25.09:28:41 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1540452521191 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.10.25.09:28:41 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1540452521426 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2018.10.25.09:28:41 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1540452521507 ""}
{ "Info" "  ]" "" "2018.10.25.09:28:41 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2018.10.25.09:28:41 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1540452521508 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2018.10.25.09:28:41 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1540452521910 ""}
{ "Info" "" "" "2018.10.25.09:28:41 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.10.25.09:28:41 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1540452521922 ""}
{ "Info" "" "" "2018.10.25.09:28:42 Info: switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2018.10.25.09:28:42 Info: switches: Starting RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1540452522039 ""}
{ "Info" "  ]" "" "2018.10.25.09:28:42 Info: switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen" {  } {  } 0 0 "2018.10.25.09:28:42 Info: switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0005_switches_gen" 0 0 "Shell" 0 -1 1540452522039 ""}
{ "Info" "" "" "2018.10.25.09:28:42 Info: switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2018.10.25.09:28:42 Info: switches: Done RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1540452522301 ""}
{ "Info" "" "" "2018.10.25.09:28:42 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2018.10.25.09:28:42 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1540452522309 ""}
{ "Info" "" "" "2018.10.25.09:28:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452523701 ""}
{ "Info" "" "" "2018.10.25.09:28:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452523863 ""}
{ "Info" "" "" "2018.10.25.09:28:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452524035 ""}
{ "Info" "" "" "2018.10.25.09:28:44 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:44 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452524193 ""}
{ "Info" "" "" "2018.10.25.09:28:44 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:44 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452524346 ""}
{ "Info" "" "" "2018.10.25.09:28:45 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.25.09:28:45 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540452525388 ""}
{ "Info" "" "" "2018.10.25.09:28:45 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.25.09:28:45 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540452525438 ""}
{ "Info" "" "" "2018.10.25.09:28:45 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.25.09:28:45 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540452525575 ""}
{ "Info" "" "" "2018.10.25.09:28:46 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.10.25.09:28:46 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1540452526164 ""}
{ "Info" "  ]" "" "2018.10.25.09:28:46 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen" {  } {  } 0 0 "2018.10.25.09:28:46 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen" 0 0 "Shell" 0 -1 1540452526164 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:47 (*) Starting Nios II generation" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:47 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1540452530334 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:47 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:47 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1540452530334 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1540452530335 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1540452530335 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1540452530335 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Plaintext license not found." {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1540452530335 ""}
{ "Info" "e." "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1540452530335 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1540452530336 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:48 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1540452530336 ""}
{ "Info" "nios_system_nios2_gen2_0_cpu_nios2_waves.do'" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Creating 'C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen/" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Creating 'C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0008_cpu_gen/" 0 0 "Shell" 0 -1 1540452530336 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1540452530336 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:49 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1540452530337 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:50 (*) Done Nios II generation" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: # 2018.10.25 09:28:50 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1540452530337 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1540452530337 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1540452530375 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1540452530458 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1540452530482 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1540452530505 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1540452530538 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1540452530576 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540452530604 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540452530626 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540452530647 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1540452530669 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540452530741 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1540452530752 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540452530781 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1540452530813 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" {  } {  } 0 0 "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1540452530820 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540452530827 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540452530861 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" {  } {  } 0 0 "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1540452530868 ""}
{ "Info" "" "" "2018.10.25.09:28:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.10.25.09:28:50 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1540452530889 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" {  } {  } 0 0 "2018.10.25.09:28:50 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation/submodules" 0 0 "Shell" 0 -1 1540452530896 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.25.09:28:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540452531114 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.25.09:28:51 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540452531137 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: nios_system: Done \"nios_system\" with 28 modules, 50 files" {  } {  } 0 0 "2018.10.25.09:28:51 Info: nios_system: Done \"nios_system\" with 28 modules, 50 files" 0 0 "Shell" 0 -1 1540452531142 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.09:28:51 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540452531172 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.25.09:28:51 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1540452531172 ""}
{ "Info" "" "" "2018.10.25.09:28:51 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.09:28:51 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1540452531172 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.09:28:51 Info: sim-script-gen --spd=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\nios_system.spd --output-directory=D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:51 Info: sim-script-gen --spd=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\nios_system.spd --output-directory=D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452531172 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.09:28:51 Info: Doing: ip-make-simscript --spd=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\nios_system.spd --output-directory=D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:51 Info: Doing: ip-make-simscript --spd=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\nios_system.spd --output-directory=D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452531175 ""}
{ "Info" " directory:" "" "2018.10.25.09:28:52 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452532446 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.25.09:28:52 Info:     mentor" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     mentor" 0 0 "Shell" 0 -1 1540452532457 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2018.10.25.09:28:52 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1540452532459 ""}
{ "Info" " directory:" "" "2018.10.25.09:28:52 Info: Generating the following file(s) for VCSMX simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Generating the following file(s) for VCSMX simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452532483 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.25.09:28:52 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540452532489 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.25.09:28:52 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540452532497 ""}
{ "Info" " directory:" "" "2018.10.25.09:28:52 Info: Generating the following file(s) for NCSIM simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Generating the following file(s) for NCSIM simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452532506 ""}
{ "Info" "cds.lib" "" "2018.10.25.09:28:52 Info:     cadence" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     cadence" 0 0 "Shell" 0 -1 1540452532512 ""}
{ "Info" "hdl.var" "" "2018.10.25.09:28:52 Info:     cadence" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     cadence" 0 0 "Shell" 0 -1 1540452532596 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.25.09:28:52 Info:     cadence" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     cadence" 0 0 "Shell" 0 -1 1540452532605 ""}
{ "Info" " directory" "" "2018.10.25.09:28:52 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1540452532605 ""}
{ "Info" " directory:" "" "2018.10.25.09:28:52 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452532608 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.25.09:28:52 Info:     aldec" {  } {  } 0 0 "2018.10.25.09:28:52 Info:     aldec" 0 0 "Shell" 0 -1 1540452532619 ""}
{ "Info" "." "" "2018.10.25.09:28:52 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" {  } {  } 0 0 "2018.10.25.09:28:52 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/simulation" 0 0 "Shell" 0 -1 1540452532619 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.25.09:28:52 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1540452532619 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.09:28:52 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1540452532619 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540452532620 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --block-symbol-file --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.25.09:28:52 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --block-symbol-file --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540452532620 ""}
{ "Info" "nios_system.qsys" "" "2018.10.25.09:28:52 Info: Loading pruebaQsys" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Loading pruebaQsys" 0 0 "Shell" 0 -1 1540452532622 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Reading input file" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Reading input file" 0 0 "Shell" 0 -1 1540452532725 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452532727 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module LEDs" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1540452532728 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540452532728 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540452532728 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540452532728 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1540452532728 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540452532729 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1540452532729 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540452532730 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1540452532730 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Adding switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452532731 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing module switches" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1540452532731 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Building connections" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Building connections" 0 0 "Shell" 0 -1 1540452532731 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540452532732 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Validating" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Validating" 0 0 "Shell" 0 -1 1540452532733 ""}
{ "Info" "" "" "2018.10.25.09:28:52 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.09:28:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1540452532898 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.25.09:28:53 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540452533204 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.25.09:28:53 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540452533204 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.09:28:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540452533890 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540452533890 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info:" {  } {  } 0 0 "2018.10.25.09:28:53 Info:" 0 0 "Shell" 0 -1 1540452533890 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540452533890 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --synthesis=VHDL --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2018.10.25.09:28:53 Info: qsys-generate D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system.qsys --synthesis=VHDL --output-directory=D:\\Users\\jagumiel\\Desktop\\DE1-Nano\\misPruebas\\pruebaQsys\\nios_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1540452533890 ""}
{ "Info" "nios_system.qsys" "" "2018.10.25.09:28:53 Info: Loading pruebaQsys" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Loading pruebaQsys" 0 0 "Shell" 0 -1 1540452533893 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Reading input file" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Reading input file" 0 0 "Shell" 0 -1 1540452533997 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452533998 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Parameterizing module LEDs" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1540452533998 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540452533998 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540452533998 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1540452533999 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1540452533999 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1540452533999 ""}
{ "Info" "" "" "2018.10.25.09:28:53 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.10.25.09:28:53 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1540452533999 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1540452534000 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1540452534000 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Adding switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1540452534001 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Parameterizing module switches" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1540452534001 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Building connections" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Building connections" 0 0 "Shell" 0 -1 1540452534001 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540452534002 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Validating" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Validating" 0 0 "Shell" 0 -1 1540452534003 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.09:28:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1540452534159 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.10.25.09:28:54 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1540452534468 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.10.25.09:28:54 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1540452534468 ""}
{ "Info" "" "" "2018.10.25.09:28:54 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.10.25.09:28:54 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1540452534661 ""}
{ "Info" "" "" "2018.10.25.09:28:56 Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'" {  } {  } 0 0 "2018.10.25.09:28:56 Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'" 0 0 "Shell" 0 -1 1540452536531 ""}
{ "Info" "nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.25.09:28:56 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0027_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0027_LEDs_gen/" {  } {  } 0 0 "2018.10.25.09:28:56 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0027_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0027_LEDs_gen/" 0 0 "Shell" 0 -1 1540452536531 ""}
{ "Info" "" "" "2018.10.25.09:28:56 Info: LEDs: Done RTL generation for module 'nios_system_LEDs'" {  } {  } 0 0 "2018.10.25.09:28:56 Info: LEDs: Done RTL generation for module 'nios_system_LEDs'" 0 0 "Shell" 0 -1 1540452536789 ""}
{ "Info" "" "" "2018.10.25.09:28:56 Info: LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2018.10.25.09:28:56 Info: LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1540452536795 ""}
{ "Info" "" "" "2018.10.25.09:28:56 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2018.10.25.09:28:56 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1540452536918 ""}
{ "Info" "nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.25.09:28:56 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0028_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0028_jtag_uart_0_gen/" {  } {  } 0 0 "2018.10.25.09:28:56 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0028_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0028_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1540452536919 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2018.10.25.09:28:57 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1540452537223 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.10.25.09:28:57 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1540452537233 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.10.25.09:28:57 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1540452537452 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2018.10.25.09:28:57 Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1540452537582 ""}
{ "Info" "nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.25.09:28:57 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0029_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0029_onchip_memory2_0_gen/" {  } {  } 0 0 "2018.10.25.09:28:57 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0029_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0029_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1540452537583 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 0 "2018.10.25.09:28:57 Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1540452537847 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.10.25.09:28:57 Info: onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1540452537858 ""}
{ "Info" "" "" "2018.10.25.09:28:57 Info: switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2018.10.25.09:28:57 Info: switches: Starting RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1540452537935 ""}
{ "Info" "nios_system_switches_component_configuration.pl  --do_build_sim=0  ]" "" "2018.10.25.09:28:57 Info: switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0030_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0030_switches_gen/" {  } {  } 0 0 "2018.10.25.09:28:57 Info: switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0030_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0030_switches_gen/" 0 0 "Shell" 0 -1 1540452537935 ""}
{ "Info" "" "" "2018.10.25.09:28:58 Info: switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2018.10.25.09:28:58 Info: switches: Done RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1540452538161 ""}
{ "Info" "" "" "2018.10.25.09:28:58 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2018.10.25.09:28:58 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1540452538167 ""}
{ "Info" "" "" "2018.10.25.09:28:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452539305 ""}
{ "Info" "" "" "2018.10.25.09:28:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452539449 ""}
{ "Info" "" "" "2018.10.25.09:28:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452539583 ""}
{ "Info" "" "" "2018.10.25.09:28:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452539715 ""}
{ "Info" "" "" "2018.10.25.09:28:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.10.25.09:28:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1540452539844 ""}
{ "Info" "" "" "2018.10.25.09:29:00 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.10.25.09:29:00 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1540452540681 ""}
{ "Info" "" "" "2018.10.25.09:29:00 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.10.25.09:29:00 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1540452540696 ""}
{ "Info" "" "" "2018.10.25.09:29:00 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.10.25.09:29:00 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1540452540707 ""}
{ "Info" "" "" "2018.10.25.09:29:00 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.10.25.09:29:00 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1540452540735 ""}
{ "Info" "nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.10.25.09:29:00 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0033_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0033_cpu_gen/" {  } {  } 0 0 "2018.10.25.09:29:00 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0033_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7829_2647805014727385912.dir/0033_cpu_gen/" 0 0 "Shell" 0 -1 1540452540736 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:01 (*) Starting Nios II generation" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:01 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1540452543755 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:01 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:01 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1540452543755 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64" 0 0 "Shell" 0 -1 1540452543755 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Plaintext license not found." {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "e." "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:02 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1540452543756 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1540452543757 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1540452543757 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*) Done Nios II generation" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: # 2018.10.25 09:29:03 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1540452543757 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1540452543757 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1540452543781 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1540452543822 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1540452543832 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1540452543840 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1540452543849 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1540452543863 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1540452543884 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1540452543904 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1540452543924 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1540452543947 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1540452543957 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1540452543967 ""}
{ "Info" "" "" "2018.10.25.09:29:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.10.25.09:29:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1540452543983 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1540452544012 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" {  } {  } 0 0 "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540452544019 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1540452544024 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1540452544040 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" {  } {  } 0 0 "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540452544046 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1540452544062 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" {  } {  } 0 0 "2018.10.25.09:29:04 Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaQsys/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1540452544068 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1540452544274 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.10.25.09:29:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1540452544285 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: nios_system: Done \"nios_system\" with 28 modules, 43 files" {  } {  } 0 0 "2018.10.25.09:29:04 Info: nios_system: Done \"nios_system\" with 28 modules, 43 files" 0 0 "Shell" 0 -1 1540452544289 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.09:29:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540452544573 ""}
{ "Info" "" "" "2018.10.25.09:29:04 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.09:29:04 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540452544573 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys nios_system.qsys " "Completed upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540452544781 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1540452546447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540452546447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 09:29:06 2018 " "Processing ended: Thu Oct 25 09:29:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540452546447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540452546447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540452546447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1540452546447 ""}
