# started on Tue Jan 14 15:27:13 2025

1802.26	msec	task-clock:u	1802262623	100.00	1.000	CPUs utilized
0		context-switches:u	1802262623	100.00	0.000	/sec
0		cpu-migrations:u	1802262623	100.00	0.000	/sec
33		page-faults:u	1802262623	100.00	18.310	/sec
4319469852		cycles:u	899012109	49.00	2.397	GHz
6488864246		instructions:u	902986665	50.00	1.50	insn per cycle
2149300291		branches:u	906271772	50.00	1.193	G/sec
4476		branch-misses:u	906273608	50.00	0.00	of all branches
76477		L1-dcache-loads:u	906272521	50.00	42.434	K/sec
3740		L1-dcache-load-misses:u	906276421	50.00	4.89	of all L1-dcache accesses
7801		LLC-loads:u	906263107	50.00	4.328	K/sec
647		LLC-load-misses:u	771273623	42.00	8.29	of all LL-cache accesses
4290303002		L1-icache-loads:u	767989553	42.00	2.381	G/sec
4		L1-icache-load-misses:u	767990627	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767989089	42.00	0.000	/sec
0		dTLB-load-misses:u	767989474	42.00		
4280038299		iTLB-loads:u	767999443	42.00	2.375	G/sec
0		iTLB-load-misses:u	767999835	42.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
