[
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"freelist.freelist.idx_r",
    "fileName":"../data/freelist.mem",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"idx_r"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pidx_2",
    "sources":[
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_1",
      "~freelist|freelist>io_req_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pidx_0",
    "sources":[
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_1",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pvld_0",
    "sources":[
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_3",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pidx_1",
    "sources":[
      "~freelist|freelist>io_req_1",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pidx_3",
    "sources":[
      "~freelist|freelist>io_req_3",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pvld_3",
    "sources":[
      "~freelist|freelist>io_req_3",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pvld_1",
    "sources":[
      "~freelist|freelist>io_req_1",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~freelist|freelist>io_pvld_2",
    "sources":[
      "~freelist|freelist>io_req_2",
      "~freelist|freelist>io_req_0",
      "~freelist|freelist>io_req_1",
      "~freelist|freelist>io_req_3"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"freelist.freelist",
    "name":"freelist.freelist.idx_r.v",
    "text":"module BindsTo_0_freelist(\n  input        clock,\n  input        reset,\n  input        io_req_0,\n  input        io_req_1,\n  input        io_req_2,\n  input        io_req_3,\n  output [5:0] io_pidx_0,\n  output [5:0] io_pidx_1,\n  output [5:0] io_pidx_2,\n  output [5:0] io_pidx_3,\n  output       io_pvld_0,\n  output       io_pvld_1,\n  output       io_pvld_2,\n  output       io_pvld_3,\n  output       io_busy,\n  input        io_rls_0,\n  input        io_rls_1,\n  input        io_rls_2,\n  input        io_rls_3,\n  input  [5:0] io_rls_pidx_0,\n  input  [5:0] io_rls_pidx_1,\n  input  [5:0] io_rls_pidx_2,\n  input  [5:0] io_rls_pidx_3\n);\n\ninitial begin\n  $readmemh(\"../data/freelist.mem\", freelist.idx_r);\nend\n                      endmodule\n\nbind freelist BindsTo_0_freelist BindsTo_0_freelist_Inst(.*);"
  }
]