<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>
defines: 
time_elapsed: 1.412s
ram usage: 37856 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkipfksbn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v:8</a>: No timescale set for &#34;verr&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v:48</a>: No timescale set for &#34;vtest&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v:8</a>: Compile module &#34;work@verr&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v:48</a>: Compile module &#34;work@vtest&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v:48</a>: Top level module &#34;work@vtest&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpkipfksbn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_verr
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkipfksbn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkipfksbn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@vtest)
 |vpiName:work@vtest
 |uhdmallPackages:
 \_package: builtin, parent:work@vtest
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@verr, file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:8, parent:work@vtest
   |vpiDefName:work@verr
   |vpiFullName:work@verr
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:20
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (vout), line:20
         |vpiName:vout
         |vpiFullName:work@verr.vout
       |vpiRhs:
       \_constant: , line:20
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
   |vpiProcess:
   \_always: , line:22
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:22
       |vpiCondition:
       \_operation: , line:22
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:22
           |vpiName:clk
           |vpiFullName:work@verr.clk
       |vpiStmt:
       \_begin: , line:23
         |vpiFullName:work@verr
         |vpiStmt:
         \_if_else: , line:24
           |vpiCondition:
           \_ref_obj: (trigger_en), line:24
             |vpiName:trigger_en
             |vpiFullName:work@verr.trigger_en
           |vpiStmt:
           \_begin: , line:25
             |vpiFullName:work@verr
             |vpiStmt:
             \_assignment: , line:26
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (start_edge), line:26
                 |vpiName:start_edge
                 |vpiFullName:work@verr.start_edge
               |vpiRhs:
               \_operation: , line:26
                 |vpiOpType:24
                 |vpiOperand:
                 \_operation: , line:26
                   |vpiOpType:24
                   |vpiOperand:
                   \_operation: , line:26
                     |vpiOpType:24
                     |vpiOperand:
                     \_operation: , line:26
                       |vpiOpType:24
                       |vpiOperand:
                       \_operation: , line:26
                         |vpiOpType:24
                         |vpiOperand:
                         \_operation: , line:26
                           |vpiOpType:24
                           |vpiOperand:
                           \_operation: , line:26
                             |vpiOpType:24
                             |vpiOperand:
                             \_operation: , line:26
                               |vpiOpType:24
                               |vpiOperand:
                               \_operation: , line:26
                                 |vpiOpType:24
                                 |vpiOperand:
                                 \_operation: , line:26
                                   |vpiOpType:24
                                   |vpiOperand:
                                   \_operation: , line:26
                                     |vpiOpType:25
                                     |vpiOperand:
                                     \_bit_select: (v_value), line:26
                                       |vpiName:v_value
                                       |vpiFullName:work@verr.v_value
                                       |vpiIndex:
                                       \_constant: , line:26
                                         |vpiConstType:7
                                         |vpiDecompile:0
                                         |vpiSize:32
                                         |INT:0
                                     |vpiOperand:
                                     \_constant: , line:26
                                       |vpiConstType:2
                                       |vpiDecompile:1.95
                                       |REAL:1.950000
                                   |vpiOperand:
                                   \_operation: , line:27
                                     |vpiOpType:25
                                     |vpiOperand:
                                     \_bit_select: (v_value), line:27
                                       |vpiName:v_value
                                       |vpiFullName:work@verr.v_value
                                       |vpiIndex:
                                       \_constant: , line:27
                                         |vpiConstType:7
                                         |vpiDecompile:1
                                         |vpiSize:32
                                         |INT:1
                                     |vpiOperand:
                                     \_constant: , line:27
                                       |vpiConstType:2
                                       |vpiDecompile:3.9
                                       |REAL:3.900000
                                 |vpiOperand:
                                 \_operation: , line:28
                                   |vpiOpType:25
                                   |vpiOperand:
                                   \_bit_select: (v_value), line:28
                                     |vpiName:v_value
                                     |vpiFullName:work@verr.v_value
                                     |vpiIndex:
                                     \_constant: , line:28
                                       |vpiConstType:7
                                       |vpiDecompile:2
                                       |vpiSize:32
                                       |INT:2
                                   |vpiOperand:
                                   \_constant: , line:28
                                     |vpiConstType:2
                                     |vpiDecompile:7.8
                                     |REAL:7.800000
                               |vpiOperand:
                               \_operation: , line:29
                                 |vpiOpType:25
                                 |vpiOperand:
                                 \_bit_select: (v_value), line:29
                                   |vpiName:v_value
                                   |vpiFullName:work@verr.v_value
                                   |vpiIndex:
                                   \_constant: , line:29
                                     |vpiConstType:7
                                     |vpiDecompile:3
                                     |vpiSize:32
                                     |INT:3
                                 |vpiOperand:
                                 \_constant: , line:29
                                   |vpiConstType:2
                                   |vpiDecompile:15.6
                                   |REAL:15.600000
                             |vpiOperand:
                             \_operation: , line:30
                               |vpiOpType:25
                               |vpiOperand:
                               \_bit_select: (v_value), line:30
                                 |vpiName:v_value
                                 |vpiFullName:work@verr.v_value
                                 |vpiIndex:
                                 \_constant: , line:30
                                   |vpiConstType:7
                                   |vpiDecompile:4
                                   |vpiSize:32
                                   |INT:4
                               |vpiOperand:
                               \_constant: , line:30
                                 |vpiConstType:2
                                 |vpiDecompile:31.2
                                 |REAL:31.200000
                           |vpiOperand:
                           \_operation: , line:31
                             |vpiOpType:25
                             |vpiOperand:
                             \_bit_select: (v_value), line:31
                               |vpiName:v_value
                               |vpiFullName:work@verr.v_value
                               |vpiIndex:
                               \_constant: , line:31
                                 |vpiConstType:7
                                 |vpiDecompile:5
                                 |vpiSize:32
                                 |INT:5
                             |vpiOperand:
                             \_constant: , line:31
                               |vpiConstType:2
                               |vpiDecompile:62.5
                               |REAL:62.500000
                         |vpiOperand:
                         \_operation: , line:32
                           |vpiOpType:25
                           |vpiOperand:
                           \_bit_select: (v_value), line:32
                             |vpiName:v_value
                             |vpiFullName:work@verr.v_value
                             |vpiIndex:
                             \_constant: , line:32
                               |vpiConstType:7
                               |vpiDecompile:6
                               |vpiSize:32
                               |INT:6
                           |vpiOperand:
                           \_constant: , line:32
                             |vpiConstType:7
                             |vpiDecompile:125
                             |vpiSize:32
                             |INT:125
                       |vpiOperand:
                       \_operation: , line:33
                         |vpiOpType:25
                         |vpiOperand:
                         \_bit_select: (v_value), line:33
                           |vpiName:v_value
                           |vpiFullName:work@verr.v_value
                           |vpiIndex:
                           \_constant: , line:33
                             |vpiConstType:7
                             |vpiDecompile:7
                             |vpiSize:32
                             |INT:7
                         |vpiOperand:
                         \_constant: , line:33
                           |vpiConstType:7
                           |vpiDecompile:250
                           |vpiSize:32
                           |INT:250
                     |vpiOperand:
                     \_operation: , line:34
                       |vpiOpType:25
                       |vpiOperand:
                       \_bit_select: (v_value), line:34
                         |vpiName:v_value
                         |vpiFullName:work@verr.v_value
                         |vpiIndex:
                         \_constant: , line:34
                           |vpiConstType:7
                           |vpiDecompile:8
                           |vpiSize:32
                           |INT:8
                       |vpiOperand:
                       \_constant: , line:34
                         |vpiConstType:7
                         |vpiDecompile:0
                         |vpiSize:32
                         |INT:0
                   |vpiOperand:
                   \_operation: , line:35
                     |vpiOpType:25
                     |vpiOperand:
                     \_bit_select: (v_value), line:35
                       |vpiName:v_value
                       |vpiFullName:work@verr.v_value
                       |vpiIndex:
                       \_constant: , line:35
                         |vpiConstType:7
                         |vpiDecompile:9
                         |vpiSize:32
                         |INT:9
                     |vpiOperand:
                     \_constant: , line:35
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
                 |vpiOperand:
                 \_constant: , line:36
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
             |vpiStmt:
             \_assignment: , line:37
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (end_edge), line:37
                 |vpiName:end_edge
                 |vpiFullName:work@verr.end_edge
               |vpiRhs:
               \_operation: , line:37
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (start_edge), line:37
                   |vpiName:start_edge
                   |vpiFullName:work@verr.start_edge
                 |vpiOperand:
                 \_constant: , line:37
                   |vpiConstType:7
                   |vpiDecompile:100
                   |vpiSize:32
                   |INT:100
           |vpiElseStmt:
           \_begin: , line:40
             |vpiFullName:work@verr
             |vpiStmt:
             \_assignment: , line:41
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (start_edge), line:41
                 |vpiName:start_edge
                 |vpiFullName:work@verr.start_edge
               |vpiRhs:
               \_ref_obj: (start_edge), line:41
                 |vpiName:start_edge
                 |vpiFullName:work@verr.start_edge
             |vpiStmt:
             \_assignment: , line:42
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (end_edge), line:42
                 |vpiName:end_edge
                 |vpiFullName:work@verr.end_edge
               |vpiRhs:
               \_ref_obj: (end_edge), line:42
                 |vpiName:end_edge
                 |vpiFullName:work@verr.end_edge
   |vpiPort:
   \_port: (clk), line:8
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:8
         |vpiName:clk
         |vpiFullName:work@verr.clk
   |vpiPort:
   \_port: (vout), line:8
     |vpiName:vout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vout), line:13
         |vpiName:vout
         |vpiFullName:work@verr.vout
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (vout), line:13
   |vpiNet:
   \_logic_net: (start_edge), line:14
     |vpiName:start_edge
     |vpiFullName:work@verr.start_edge
   |vpiNet:
   \_logic_net: (end_edge), line:15
     |vpiName:end_edge
     |vpiFullName:work@verr.end_edge
   |vpiNet:
   \_logic_net: (trigger_en), line:17
     |vpiName:trigger_en
     |vpiFullName:work@verr.trigger_en
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (v_value), line:18
     |vpiName:v_value
     |vpiFullName:work@verr.v_value
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:8
 |uhdmallModules:
 \_module: work@vtest, file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48, parent:work@vtest
   |vpiDefName:work@vtest
   |vpiFullName:work@vtest
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:77
       |vpiFullName:work@vtest
       |vpiStmt:
       \_delay_control: , line:78
         |#10000
         |vpiStmt:
         \_sys_func_call: ($display), line:78
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:78
             |vpiConstType:6
             |vpiDecompile:&#34;This test doesn&#39;t check itself.&#34;
             |vpiSize:33
             |STRING:&#34;This test doesn&#39;t check itself.&#34;
       |vpiStmt:
       \_sys_func_call: ($display), line:79
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:79
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (vout0), line:50
     |vpiName:vout0
     |vpiFullName:work@vtest.vout0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout1), line:50
     |vpiName:vout1
     |vpiFullName:work@vtest.vout1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout2), line:50
     |vpiName:vout2
     |vpiFullName:work@vtest.vout2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout3), line:50
     |vpiName:vout3
     |vpiFullName:work@vtest.vout3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout4), line:50
     |vpiName:vout4
     |vpiFullName:work@vtest.vout4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout5), line:50
     |vpiName:vout5
     |vpiFullName:work@vtest.vout5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout6), line:50
     |vpiName:vout6
     |vpiFullName:work@vtest.vout6
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout7), line:50
     |vpiName:vout7
     |vpiFullName:work@vtest.vout7
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout8), line:50
     |vpiName:vout8
     |vpiFullName:work@vtest.vout8
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout9), line:50
     |vpiName:vout9
     |vpiFullName:work@vtest.vout9
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout10), line:51
     |vpiName:vout10
     |vpiFullName:work@vtest.vout10
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout11), line:51
     |vpiName:vout11
     |vpiFullName:work@vtest.vout11
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout12), line:51
     |vpiName:vout12
     |vpiFullName:work@vtest.vout12
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout13), line:51
     |vpiName:vout13
     |vpiFullName:work@vtest.vout13
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout14), line:51
     |vpiName:vout14
     |vpiFullName:work@vtest.vout14
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout15), line:51
     |vpiName:vout15
     |vpiFullName:work@vtest.vout15
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout16), line:51
     |vpiName:vout16
     |vpiFullName:work@vtest.vout16
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout17), line:51
     |vpiName:vout17
     |vpiFullName:work@vtest.vout17
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout18), line:52
     |vpiName:vout18
     |vpiFullName:work@vtest.vout18
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vout19), line:52
     |vpiName:vout19
     |vpiFullName:work@vtest.vout19
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:54
     |vpiName:clk
     |vpiFullName:work@vtest.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (bit0), line:54
     |vpiName:bit0
     |vpiFullName:work@vtest.bit0
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiDefName:work@vtest
   |vpiName:work@vtest
   |vpiModule:
   \_module: work@verr (v0), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:56, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v0
     |vpiFullName:work@vtest.v0
     |vpiPort:
     \_port: (clk), line:8, parent:v0
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
           |vpiName:clk
           |vpiFullName:work@vtest.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v0
           |vpiName:clk
           |vpiFullName:work@vtest.v0.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v0
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout0)
         |vpiName:vout0
         |vpiActual:
         \_logic_net: (vout0), line:50, parent:work@vtest
           |vpiName:vout0
           |vpiFullName:work@vtest.vout0
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v0
           |vpiName:vout
           |vpiFullName:work@vtest.v0.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v0
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v0
       |vpiName:start_edge
       |vpiFullName:work@vtest.v0.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v0
       |vpiName:end_edge
       |vpiFullName:work@vtest.v0.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v0
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v0.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v0
       |vpiName:v_value
       |vpiFullName:work@vtest.v0.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v0
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v1), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:57, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v1
     |vpiFullName:work@vtest.v1
     |vpiPort:
     \_port: (clk), line:8, parent:v1
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v1
           |vpiName:clk
           |vpiFullName:work@vtest.v1.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v1
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout1)
         |vpiName:vout1
         |vpiActual:
         \_logic_net: (vout1), line:50, parent:work@vtest
           |vpiName:vout1
           |vpiFullName:work@vtest.vout1
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v1
           |vpiName:vout
           |vpiFullName:work@vtest.v1.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v1
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v1
       |vpiName:start_edge
       |vpiFullName:work@vtest.v1.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v1
       |vpiName:end_edge
       |vpiFullName:work@vtest.v1.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v1
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v1.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v1
       |vpiName:v_value
       |vpiFullName:work@vtest.v1.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v1
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v2), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:58, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v2
     |vpiFullName:work@vtest.v2
     |vpiPort:
     \_port: (clk), line:8, parent:v2
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v2
           |vpiName:clk
           |vpiFullName:work@vtest.v2.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v2
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout2)
         |vpiName:vout2
         |vpiActual:
         \_logic_net: (vout2), line:50, parent:work@vtest
           |vpiName:vout2
           |vpiFullName:work@vtest.vout2
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v2
           |vpiName:vout
           |vpiFullName:work@vtest.v2.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v2
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v2
       |vpiName:start_edge
       |vpiFullName:work@vtest.v2.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v2
       |vpiName:end_edge
       |vpiFullName:work@vtest.v2.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v2
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v2.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v2
       |vpiName:v_value
       |vpiFullName:work@vtest.v2.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v2
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v3), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:59, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v3
     |vpiFullName:work@vtest.v3
     |vpiPort:
     \_port: (clk), line:8, parent:v3
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v3
           |vpiName:clk
           |vpiFullName:work@vtest.v3.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v3
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout3)
         |vpiName:vout3
         |vpiActual:
         \_logic_net: (vout3), line:50, parent:work@vtest
           |vpiName:vout3
           |vpiFullName:work@vtest.vout3
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v3
           |vpiName:vout
           |vpiFullName:work@vtest.v3.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v3
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v3
       |vpiName:start_edge
       |vpiFullName:work@vtest.v3.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v3
       |vpiName:end_edge
       |vpiFullName:work@vtest.v3.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v3
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v3.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v3
       |vpiName:v_value
       |vpiFullName:work@vtest.v3.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v3
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v4), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:60, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v4
     |vpiFullName:work@vtest.v4
     |vpiPort:
     \_port: (clk), line:8, parent:v4
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v4
           |vpiName:clk
           |vpiFullName:work@vtest.v4.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v4
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout4)
         |vpiName:vout4
         |vpiActual:
         \_logic_net: (vout4), line:50, parent:work@vtest
           |vpiName:vout4
           |vpiFullName:work@vtest.vout4
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v4
           |vpiName:vout
           |vpiFullName:work@vtest.v4.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v4
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v4
       |vpiName:start_edge
       |vpiFullName:work@vtest.v4.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v4
       |vpiName:end_edge
       |vpiFullName:work@vtest.v4.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v4
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v4.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v4
       |vpiName:v_value
       |vpiFullName:work@vtest.v4.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v4
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v5), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:61, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v5
     |vpiFullName:work@vtest.v5
     |vpiPort:
     \_port: (clk), line:8, parent:v5
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v5
           |vpiName:clk
           |vpiFullName:work@vtest.v5.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v5
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout5)
         |vpiName:vout5
         |vpiActual:
         \_logic_net: (vout5), line:50, parent:work@vtest
           |vpiName:vout5
           |vpiFullName:work@vtest.vout5
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v5
           |vpiName:vout
           |vpiFullName:work@vtest.v5.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v5
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v5
       |vpiName:start_edge
       |vpiFullName:work@vtest.v5.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v5
       |vpiName:end_edge
       |vpiFullName:work@vtest.v5.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v5
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v5.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v5
       |vpiName:v_value
       |vpiFullName:work@vtest.v5.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v5
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v6), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:62, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v6
     |vpiFullName:work@vtest.v6
     |vpiPort:
     \_port: (clk), line:8, parent:v6
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v6
           |vpiName:clk
           |vpiFullName:work@vtest.v6.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v6
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout6)
         |vpiName:vout6
         |vpiActual:
         \_logic_net: (vout6), line:50, parent:work@vtest
           |vpiName:vout6
           |vpiFullName:work@vtest.vout6
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v6
           |vpiName:vout
           |vpiFullName:work@vtest.v6.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v6
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v6
       |vpiName:start_edge
       |vpiFullName:work@vtest.v6.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v6
       |vpiName:end_edge
       |vpiFullName:work@vtest.v6.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v6
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v6.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v6
       |vpiName:v_value
       |vpiFullName:work@vtest.v6.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v6
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v7), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:63, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v7
     |vpiFullName:work@vtest.v7
     |vpiPort:
     \_port: (clk), line:8, parent:v7
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v7
           |vpiName:clk
           |vpiFullName:work@vtest.v7.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v7
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout7)
         |vpiName:vout7
         |vpiActual:
         \_logic_net: (vout7), line:50, parent:work@vtest
           |vpiName:vout7
           |vpiFullName:work@vtest.vout7
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v7
           |vpiName:vout
           |vpiFullName:work@vtest.v7.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v7
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v7
       |vpiName:start_edge
       |vpiFullName:work@vtest.v7.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v7
       |vpiName:end_edge
       |vpiFullName:work@vtest.v7.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v7
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v7.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v7
       |vpiName:v_value
       |vpiFullName:work@vtest.v7.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v7
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v8), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:64, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v8
     |vpiFullName:work@vtest.v8
     |vpiPort:
     \_port: (clk), line:8, parent:v8
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v8
           |vpiName:clk
           |vpiFullName:work@vtest.v8.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v8
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout8)
         |vpiName:vout8
         |vpiActual:
         \_logic_net: (vout8), line:50, parent:work@vtest
           |vpiName:vout8
           |vpiFullName:work@vtest.vout8
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v8
           |vpiName:vout
           |vpiFullName:work@vtest.v8.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v8
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v8
       |vpiName:start_edge
       |vpiFullName:work@vtest.v8.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v8
       |vpiName:end_edge
       |vpiFullName:work@vtest.v8.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v8
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v8.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v8
       |vpiName:v_value
       |vpiFullName:work@vtest.v8.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v8
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v9), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:65, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v9
     |vpiFullName:work@vtest.v9
     |vpiPort:
     \_port: (clk), line:8, parent:v9
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v9
           |vpiName:clk
           |vpiFullName:work@vtest.v9.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v9
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout9)
         |vpiName:vout9
         |vpiActual:
         \_logic_net: (vout9), line:50, parent:work@vtest
           |vpiName:vout9
           |vpiFullName:work@vtest.vout9
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v9
           |vpiName:vout
           |vpiFullName:work@vtest.v9.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v9
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v9
       |vpiName:start_edge
       |vpiFullName:work@vtest.v9.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v9
       |vpiName:end_edge
       |vpiFullName:work@vtest.v9.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v9
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v9.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v9
       |vpiName:v_value
       |vpiFullName:work@vtest.v9.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v9
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v10), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:66, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v10
     |vpiFullName:work@vtest.v10
     |vpiPort:
     \_port: (clk), line:8, parent:v10
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v10
           |vpiName:clk
           |vpiFullName:work@vtest.v10.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v10
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout10)
         |vpiName:vout10
         |vpiActual:
         \_logic_net: (vout10), line:51, parent:work@vtest
           |vpiName:vout10
           |vpiFullName:work@vtest.vout10
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v10
           |vpiName:vout
           |vpiFullName:work@vtest.v10.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v10
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v10
       |vpiName:start_edge
       |vpiFullName:work@vtest.v10.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v10
       |vpiName:end_edge
       |vpiFullName:work@vtest.v10.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v10
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v10.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v10
       |vpiName:v_value
       |vpiFullName:work@vtest.v10.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v10
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v11), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:67, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v11
     |vpiFullName:work@vtest.v11
     |vpiPort:
     \_port: (clk), line:8, parent:v11
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v11
           |vpiName:clk
           |vpiFullName:work@vtest.v11.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v11
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout11)
         |vpiName:vout11
         |vpiActual:
         \_logic_net: (vout11), line:51, parent:work@vtest
           |vpiName:vout11
           |vpiFullName:work@vtest.vout11
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v11
           |vpiName:vout
           |vpiFullName:work@vtest.v11.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v11
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v11
       |vpiName:start_edge
       |vpiFullName:work@vtest.v11.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v11
       |vpiName:end_edge
       |vpiFullName:work@vtest.v11.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v11
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v11.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v11
       |vpiName:v_value
       |vpiFullName:work@vtest.v11.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v11
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v12), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:68, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v12
     |vpiFullName:work@vtest.v12
     |vpiPort:
     \_port: (clk), line:8, parent:v12
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v12
           |vpiName:clk
           |vpiFullName:work@vtest.v12.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v12
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout12)
         |vpiName:vout12
         |vpiActual:
         \_logic_net: (vout12), line:51, parent:work@vtest
           |vpiName:vout12
           |vpiFullName:work@vtest.vout12
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v12
           |vpiName:vout
           |vpiFullName:work@vtest.v12.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v12
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v12
       |vpiName:start_edge
       |vpiFullName:work@vtest.v12.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v12
       |vpiName:end_edge
       |vpiFullName:work@vtest.v12.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v12
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v12.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v12
       |vpiName:v_value
       |vpiFullName:work@vtest.v12.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v12
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v13), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:69, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v13
     |vpiFullName:work@vtest.v13
     |vpiPort:
     \_port: (clk), line:8, parent:v13
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v13
           |vpiName:clk
           |vpiFullName:work@vtest.v13.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v13
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout13)
         |vpiName:vout13
         |vpiActual:
         \_logic_net: (vout13), line:51, parent:work@vtest
           |vpiName:vout13
           |vpiFullName:work@vtest.vout13
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v13
           |vpiName:vout
           |vpiFullName:work@vtest.v13.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v13
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v13
       |vpiName:start_edge
       |vpiFullName:work@vtest.v13.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v13
       |vpiName:end_edge
       |vpiFullName:work@vtest.v13.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v13
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v13.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v13
       |vpiName:v_value
       |vpiFullName:work@vtest.v13.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v13
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v14), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:70, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v14
     |vpiFullName:work@vtest.v14
     |vpiPort:
     \_port: (clk), line:8, parent:v14
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v14
           |vpiName:clk
           |vpiFullName:work@vtest.v14.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v14
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout14)
         |vpiName:vout14
         |vpiActual:
         \_logic_net: (vout14), line:51, parent:work@vtest
           |vpiName:vout14
           |vpiFullName:work@vtest.vout14
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v14
           |vpiName:vout
           |vpiFullName:work@vtest.v14.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v14
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v14
       |vpiName:start_edge
       |vpiFullName:work@vtest.v14.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v14
       |vpiName:end_edge
       |vpiFullName:work@vtest.v14.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v14
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v14.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v14
       |vpiName:v_value
       |vpiFullName:work@vtest.v14.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v14
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v15), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:71, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v15
     |vpiFullName:work@vtest.v15
     |vpiPort:
     \_port: (clk), line:8, parent:v15
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v15
           |vpiName:clk
           |vpiFullName:work@vtest.v15.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v15
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout15)
         |vpiName:vout15
         |vpiActual:
         \_logic_net: (vout15), line:51, parent:work@vtest
           |vpiName:vout15
           |vpiFullName:work@vtest.vout15
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v15
           |vpiName:vout
           |vpiFullName:work@vtest.v15.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v15
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v15
       |vpiName:start_edge
       |vpiFullName:work@vtest.v15.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v15
       |vpiName:end_edge
       |vpiFullName:work@vtest.v15.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v15
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v15.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v15
       |vpiName:v_value
       |vpiFullName:work@vtest.v15.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v15
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v16), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:72, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v16
     |vpiFullName:work@vtest.v16
     |vpiPort:
     \_port: (clk), line:8, parent:v16
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v16
           |vpiName:clk
           |vpiFullName:work@vtest.v16.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v16
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout16)
         |vpiName:vout16
         |vpiActual:
         \_logic_net: (vout16), line:51, parent:work@vtest
           |vpiName:vout16
           |vpiFullName:work@vtest.vout16
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v16
           |vpiName:vout
           |vpiFullName:work@vtest.v16.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v16
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v16
       |vpiName:start_edge
       |vpiFullName:work@vtest.v16.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v16
       |vpiName:end_edge
       |vpiFullName:work@vtest.v16.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v16
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v16.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v16
       |vpiName:v_value
       |vpiFullName:work@vtest.v16.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v16
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v17), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:73, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v17
     |vpiFullName:work@vtest.v17
     |vpiPort:
     \_port: (clk), line:8, parent:v17
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v17
           |vpiName:clk
           |vpiFullName:work@vtest.v17.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v17
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout17)
         |vpiName:vout17
         |vpiActual:
         \_logic_net: (vout17), line:51, parent:work@vtest
           |vpiName:vout17
           |vpiFullName:work@vtest.vout17
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v17
           |vpiName:vout
           |vpiFullName:work@vtest.v17.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v17
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v17
       |vpiName:start_edge
       |vpiFullName:work@vtest.v17.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v17
       |vpiName:end_edge
       |vpiFullName:work@vtest.v17.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v17
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v17.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v17
       |vpiName:v_value
       |vpiFullName:work@vtest.v17.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v17
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v18), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:74, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v18
     |vpiFullName:work@vtest.v18
     |vpiPort:
     \_port: (clk), line:8, parent:v18
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v18
           |vpiName:clk
           |vpiFullName:work@vtest.v18.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v18
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout18)
         |vpiName:vout18
         |vpiActual:
         \_logic_net: (vout18), line:52, parent:work@vtest
           |vpiName:vout18
           |vpiFullName:work@vtest.vout18
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v18
           |vpiName:vout
           |vpiFullName:work@vtest.v18.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v18
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v18
       |vpiName:start_edge
       |vpiFullName:work@vtest.v18.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v18
       |vpiName:end_edge
       |vpiFullName:work@vtest.v18.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v18
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v18.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v18
       |vpiName:v_value
       |vpiFullName:work@vtest.v18.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v18
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiModule:
   \_module: work@verr (v19), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:75, parent:work@vtest
     |vpiDefName:work@verr
     |vpiName:v19
     |vpiFullName:work@vtest.v19
     |vpiPort:
     \_port: (clk), line:8, parent:v19
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:54, parent:work@vtest
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:8, parent:v19
           |vpiName:clk
           |vpiFullName:work@vtest.v19.clk
     |vpiPort:
     \_port: (vout), line:8, parent:v19
       |vpiName:vout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (vout19)
         |vpiName:vout19
         |vpiActual:
         \_logic_net: (vout19), line:52, parent:work@vtest
           |vpiName:vout19
           |vpiFullName:work@vtest.vout19
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vout), line:13, parent:v19
           |vpiName:vout
           |vpiFullName:work@vtest.v19.vout
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (vout), line:13, parent:v19
     |vpiNet:
     \_logic_net: (start_edge), line:14, parent:v19
       |vpiName:start_edge
       |vpiFullName:work@vtest.v19.start_edge
     |vpiNet:
     \_logic_net: (end_edge), line:15, parent:v19
       |vpiName:end_edge
       |vpiFullName:work@vtest.v19.end_edge
     |vpiNet:
     \_logic_net: (trigger_en), line:17, parent:v19
       |vpiName:trigger_en
       |vpiFullName:work@vtest.v19.trigger_en
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (v_value), line:18, parent:v19
       |vpiName:v_value
       |vpiFullName:work@vtest.v19.v_value
       |vpiNetType:1
       |vpiRange:
       \_range: , line:18
         |vpiLeftRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:9
           |vpiSize:32
           |INT:9
         |vpiRightRange:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:8, parent:v19
     |vpiInstance:
     \_module: work@vtest (work@vtest), file:<a href="../../../../third_party/tests/ivtest/ivltests/credence20041209.v.html" target="file-frame">third_party/tests/ivtest/ivltests/credence20041209.v</a>, line:48
   |vpiNet:
   \_logic_net: (vout0), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout1), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout2), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout3), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout4), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout5), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout6), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout7), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout8), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout9), line:50, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout10), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout11), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout12), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout13), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout14), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout15), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout16), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout17), line:51, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout18), line:52, parent:work@vtest
   |vpiNet:
   \_logic_net: (vout19), line:52, parent:work@vtest
   |vpiNet:
   \_logic_net: (clk), line:54, parent:work@vtest
   |vpiNet:
   \_logic_net: (bit0), line:54, parent:work@vtest
     |vpiName:bit0
     |vpiFullName:work@vtest.bit0
     |vpiNetType:48
Object: \work_vtest of type 3000
Object: \work_vtest of type 32
Object: \v0 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v1 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v2 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v3 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v4 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v5 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v6 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v7 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v8 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v9 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v10 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v11 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v12 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v13 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v14 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v15 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v16 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v17 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v18 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \v19 of type 32
Object: \clk of type 44
Object: \vout of type 44
Object: \vout of type 36
Object: \start_edge of type 36
Object: \end_edge of type 36
Object: \trigger_en of type 36
Object: \v_value of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \vout0 of type 36
Object: \vout1 of type 36
Object: \vout2 of type 36
Object: \vout3 of type 36
Object: \vout4 of type 36
Object: \vout5 of type 36
Object: \vout6 of type 36
Object: \vout7 of type 36
Object: \vout8 of type 36
Object: \vout9 of type 36
Object: \vout10 of type 36
Object: \vout11 of type 36
Object: \vout12 of type 36
Object: \vout13 of type 36
Object: \vout14 of type 36
Object: \vout15 of type 36
Object: \vout16 of type 36
Object: \vout17 of type 36
Object: \vout18 of type 36
Object: \vout19 of type 36
Object: \clk of type 36
Object: \bit0 of type 36
Object: \work_verr of type 32
Object: \clk of type 44
Object: \vout of type 44
Object:  of type 24
Object:  of type 3
Object: \vout of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 23
Object: \trigger_en of type 608
Object:  of type 4
Object:  of type 3
Object: \start_edge of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \v_value of type 106
Object:  of type 7
Object:  of type 7
ERROR: Encountered unhandled operation: 25

</pre>
</body>