`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    19:39:11 07/01/2016 
// Design Name: 
// Module Name:    EX 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
`include "defines.v"

module EX(
	input wire 			rst,
	input wire [2:0] 	alusel_i,
	input wire [7:0] 	aluop_i,
	input wire [31:0] 	reg1_i,
	input wire [31:0] 	reg2_i,
	input wire [4:0] 	wd_i,
	input wire 			wreg_i,
	
	input wire [31:0] 	hi_i,
	inout wire [31:0] 	lo_i,
	input wire 			mem_whilo_i,
	input wire [31:0] 	mem_hi_i,
	input wire [31:0] 	mem_lo_i,
	input wire 			wb_whilo_i,
	input wire [31:0] 	wb_hi_i,
	input wire [31:0] 	wb_lo_i,
	
	input wire 			is_in_delayslot_i,
	input wire [31:0] 	link_address_i,
	
	input wire [31:0] 	inst_i,
	//è®¿å­˜é˜¶æ®µæ˜¯å¦è®¿é—®CP0ï¼Œç”¨æ¥æ£€æµ‹æ•°æ®ç›¸å…
	input wire		  	mem_cp0_reg_we,
	input wire [4:0]	mem_cp0_reg_write_addr,
	input wire [31:0]	mem_cp0_data,	
	//å›å†™é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™CP0ï¼Œç”¨æ¥æ£€æµ‹æ•°æ®ç›¸å…
  	input wire			wb_cp0_reg_we,
	input wire[4:0]     wb_cp0_reg_write_addr,
	input wire[31:0] 	wb_cp0_reg_data,

	//ä¸CP0ç›¸è¿ï¼Œè¯»å–å…¶ä¸­CP0å¯„å­˜å™¨çš„å€
	input wire[31:0]    cp0_reg_data_i,
	output reg[4:0]     cp0_reg_read_addr_o,

	//å‘ä¸‹ä¸€æµæ°´çº§ä¼ é€’ï¼Œç”¨äºå†™CP0ä¸­çš„å¯„å­˜å™
	output reg          cp0_reg_we_o,
	output reg[4:0]     cp0_reg_write_addr_o,
	output reg[31:0] 	cp0_reg_data_o,

	output reg [4:0] 	wd_o,
	output reg 			wreg_o,
	output reg [31:0] 	wdata_o,
	
	output reg 			whilo_o,
	output reg [31:0] 	hi_o,
	output reg [31:0] 	lo_o,
	
	output wire [7:0] 	aluop_o,
	output wire [31:0] 	mem_addr_o,
	output wire [31:0] 	reg2_o,

	output reg stallreg,		//EXÄ£¿é´«³öµÄÔİÍ£ĞÅºÅ
	
	input wire [31:0] exc_i,
	input wire [31:0] current_inst_address_i,
	
	output wire [31:0] exc_o,
	output wire is_in_delayslot_o,
	output wire [31:0] current_inst_address_o
    );
	 
	assign exc_o = exc_i;
	assign is_in_delayslot_o = is_in_delayslot_i;
	assign current_inst_address_o = current_inst_address_i;
	
	assign aluop_o = aluop_i;
	assign mem_addr_o = {{16{inst_i[15]}}, inst_i[15:0]} + reg1_i;
	assign reg2_o = reg2_i;

	reg [31:0] logicout;
	reg [31:0] moveout;
	reg [31:0] shiftout;
	reg [31:0] HI;
	reg [31:0] LO;
	
	//Ã‹Ã£ÃŠÃ½Ã–Â¸ÃÃ®Ã’Ã½Â½Ã¸ÂµÃ„ÃÃ‚Â±Ã¤ÃÂ¿
	wire ov_sum; 			// Â±Â£Â´Ã¦Ã’Ã§Â³Ã¶Ã‡Ã©Â¿Ã¶
	wire reg1_eq_reg2; 		//reg1 ÃŠÃ‡Â·Ã±ÂµÃˆÃ“Ãš reg2
	wire reg1_lt_reg2;		//reg1 ÃŠÃ‡Â·Ã±ÃÂ¡Ã“Ãš reg2
	reg [31:0] arithmeticres;	//Â±Â£Â´Ã¦Ã‹Ã£ÃŠÃµÃ”Ã‹Ã‹Ã£ÂµÃ„Â½Ã¡Â¹Ã»
	wire [31:0] reg2_i_mux;		//reg2 ÂµÃ„Â²Â¹Ã‚Ã«
	wire [31:0] reg1_i_nout;		//reg1 ÃˆÂ¡Â·Â´
	wire [31:0] result_sum;		//Â±Â£Â´Ã¦Â¼Ã“Â·Â¨Â½Ã¡Â¹Ã»
	wire [31:0] opdata1_mult;	//Â³Ã‹Â·Â¨Â²Ã™Ã—Ã·Ã–ÃÂµÃ„Â±Â»Â³Ã‹ÃŠÃ½
	wire [31:0] opdata2_mult;	//Â³Ã‹Â·Â¨Â²Ã™Ã—Ã·Ã–ÃÂµÃ„Â³Ã‹ÃŠÃ½
	wire [63:0] hilo_temp;		//ÃÃ™ÃŠÂ±Â±Â£Â´Ã¦Â³Ã‹Â·Â¨Â½Ã¡Â¹Ã»
	reg [63:0] mulres;			//Â±Â£Â´Ã¦Â³Ã‹Â·Â¨Â½Ã¡Â¹Ã»

	//************************ÂµÃšÃ’Â»Â¶ÃÂ£Âº Â¼Ã†Ã‹Ã£Ã’Ã”ÃÃ‚5Â¸Ã¶Â±Ã¤ÃÂ¿ÂµÃ„Ã–Âµ***********//
	//1. Â¼Ã†Ã‹Ã£ reg2_i ÂµÃ„Â²Â¹Ã‚Ã«
	assign reg2_i_mux = ((aluop_i== `SUBU)||
						 (aluop_i== `SLT) ||
						 (aluop_i == `SLTU))? (~reg2_i)+1 : reg2_i;
	//2. ÃÃªÂ³Ã‰ÂºÃÂ²Â¹Ã‚Ã«Â¼Ã“Â·Â¨--Â¼Ã“Â·Â¨Â£Â¬Â¼ÃµÂ·Â¨Â£Â¬Â±ÃˆÂ½Ã
	assign result_sum = reg1_i + reg2_i_mux;
	//3. Â¼Ã†Ã‹Ã£ÃŠÃ‡Â·Ã±Ã’Ã§Â³Ã¶Â£Â¬subÃ–Â¸ÃÃ®Ã–Â´ÃÃÃŠÂ±ÃÃ¨Ã’ÂªÃ…ÃÂ¶Ã
	assign ov_sum = ((!reg1_i[31] && !reg2_i_mux[31]) && result_sum[31]) || ((reg1_i[31] && reg2_i_mux[31]) && (!result_sum[31]));
	//4. Â¼Ã†Ã‹Ã£reg1ÃŠÃ‡Â·Ã±ÃÂ¡Ã“Ãšreg2Â£Â¬Â·Ã–ÃÂ½Ã–Ã–Ã‡Ã©Â¿Ã¶
	assign reg1_lt_reg2 = (aluop_i == `SLT) ? 
						  ((reg1_i[31] && !reg2_i[31]) || 
						  (!reg1_i[31] && !reg2_i[31] && result_sum[31]) ||
						  ( reg1_i[31] &&  reg2_i[31] && result_sum[31])) 
						  : (reg1_i < reg2_i);
	//5. Â¼Ã†Ã‹Ã£reg1_i_not
	assign reg1_i_nout = ~reg1_i ;

	//************************ÂµÃšÂ¶Ã¾Â¶ÃÂ£ÂºÂ¸Ã¹Â¾ÃÂ²Â»ÃÂ¬ÂµÃ„Ã‹Ã£ÃŠÃµÃ”Ã‹Ã‹Ã£Ã€Ã ÃÃÂ£Â¬Â¸Ã¸arithmeticresÂ±Ã¤ÃÂ¿Â¸Â³Ã–Âµ***********//
	always @(*) begin
		if (rst == 1'b1) begin
			// reset
			arithmeticres = 32'b0;
		end
		else begin
			case(aluop_i)
				`SLT, `SLTU, `SLTI, `SLTIU:begin
					arithmeticres = reg1_lt_reg2;
				end
				`ADDU, `ADDIU, `SUBU :begin
					arithmeticres = result_sum;
				end
				default: begin
					arithmeticres = 32'b0;
				end
			endcase
		end
	end

	//*********************ÂµÃšÃˆÃ½Â¶ÃÂ£Âº Â½Ã¸ÃÃÂ³Ã‹Â·Â¨Ã”Ã‹Ã‹Ã£ **********************//
	//1. ÃˆÂ¡ÂµÃƒÂ³Ã‹Â·Â¨Ã”Ã‹Ã‹Ã£Â±Â»Â³Ã‹ÃŠÃ½
	assign opdata1_mult = ((aluop_i == `MULT) && (reg1_i[31]==1'b1)) ? (~reg1_i +1) : reg1_i;
	assign opdata2_mult = ((aluop_i == `MULT) && (reg2_i[31]==1'b1)) ? (~reg2_i +1) : reg2_i;

	//2. ÂµÃƒÂµÂ½ÃÃ™ÃŠÂ±Â³Ã‹Â·Â¨Â½Ã¡Â¹Ã»
	assign hilo_temp = opdata1_mult * opdata2_mult;

	//3. Â¶Ã”Â½Ã¡Â¹Ã»Â½Ã¸ÃÃÃÃÂ¶Â©
	always @(*) begin
		if (rst == 1'b1 ) begin
			// reset
			mulres = 64'b0;
		end
		else begin
			if(reg1_i[31]^reg2_i[31] == 1'b1) begin
				mulres = ~hilo_temp + 1 ;
			end else begin
				mulres = hilo_temp;
			end
		end
	end
	
	always @(*) begin
		if (rst == 1'b1)
			{HI,LO} = 64'b0;
		else if (mem_whilo_i == 1'b1)
			{HI,LO} = {mem_hi_i, mem_lo_i};
		else if (wb_whilo_i == 1'b1)
			{HI,LO} = {wb_hi_i, wb_lo_i};
		else
			{HI,LO} = {hi_i, lo_i};
	end

	always @(*) begin				//Logic
		if (rst == 1'b1) begin
			logicout = 32'b0;
		end
		else begin
			case(aluop_i)
				`AND: logicout = reg1_i & reg2_i;
				`ANDI: logicout = reg1_i & reg2_i;
				`LUI: logicout = reg2_i;
				`NOR: logicout = ~(reg1_i | reg2_i);
				`OR: logicout = reg1_i | reg2_i;
				`ORI: logicout = reg1_i | reg2_i;
				`XOR: logicout = reg1_i ^ reg2_i;
				`XORI: logicout = reg1_i ^ reg2_i;
				default: begin
					logicout = 32'b0;
				end
			endcase
		end
	end
	
	always @(*) begin				//Move: MFHI, MFLO
		if (rst == 1'b1) begin
			moveout = 32'b0;
		end
		else begin
			case(aluop_i)
				`MFHI: moveout = HI;
				`MFLO: moveout = LO;
				`MFC0: begin
					cp0_reg_read_addr_o = inst_i[15:11];
					moveout = cp0_reg_data_i;
					if(mem_cp0_reg_we == 1'b1 && mem_cp0_reg_write_addr == inst_i[15:11])//å­˜åœ¨æ•°æ®ç›¸å…³
					begin
						moveout = mem_cp0_data;
					end else if (wb_cp0_reg_we == 1'b1 && wb_cp0_reg_write_addr == inst_i[15:11])
					begin
						moveout = wb_cp0_reg_data;
					end
				end
				default: moveout = 32'b0;
			endcase
		end
	end
	
	always @(*) begin				//Move: MTHI. MTLO
		if (rst == 1'b1) begin
			whilo_o = 1'b0;
			hi_o = 32'b0;
			lo_o = 32'b0;
		end
		else if (aluop_i == `MTHI) begin
			whilo_o = 1'b1;
			hi_o = reg1_i;
			lo_o = LO;
		end
		else if (aluop_i == `MTLO) begin
			whilo_o = 1'b1;
			hi_o = HI;
			lo_o = reg1_i;
		end
		else if(aluop_i == `MULT) begin
			whilo_o = 1'b1;
			hi_o = mulres[63:32];
			lo_o = mulres[31:0];
		end
		else begin
			whilo_o = 1'b0;
			hi_o = 32'b0;
			lo_o = 32'b0;
		end
	end
	
	always @(*) begin			//Shift
		if (rst == 1'b1) begin
			shiftout = 32'b0;
		end
		else begin
			case(aluop_i)
				`SLL: shiftout = reg2_i << reg1_i[4:0];
				`SRL: shiftout = reg2_i >> reg1_i[4:0];
				`SRA: shiftout = ({32{reg2_i[31]}}<<(6'd32-{1'b0,reg1_i[4:0]})) | reg2_i >> reg1_i[4:0];
				default: begin
					shiftout = 32'b0;
				end
			endcase
		end
	end

	always @(*) begin
		if (rst == 1'b1) begin
			// reset
			cp0_reg_write_addr_o = 5'b00000;
			cp0_reg_we_o = 1'b0;
			cp0_reg_data_o = 32'b0;
		end
		else if (aluop_i == `MTC0) begin
			cp0_reg_write_addr_o = inst_i[15:11];
			cp0_reg_we_o = 1'b1;
			cp0_reg_data_o = reg1_i;
		end else begin
			cp0_reg_write_addr_o = 5'b00000;
			cp0_reg_we_o = 1'b0;
			cp0_reg_data_o = 32'b0;			
		end
	end
	
	always @(*) begin			
		wd_o = wd_i;
		wreg_o = wreg_i;
		if (rst == 1'b1) begin
			wdata_o = 32'b0;
		end
		else begin
			case(alusel_i)
				`Logic:
					wdata_o = logicout;
				`Move:
					wdata_o = moveout;
				`Branch_Jump:
					wdata_o = link_address_i;
				`Shift:
					wdata_o = shiftout;
				`Arithmetic:
					wdata_o = arithmeticres; //Â³Ã½Â³Ã‹Â·Â¨Ã’Ã”ÃÃ¢ÂµÃ„Â¼Ã²ÂµÂ¥Ã–Â¸ÃÃ®
				//TODO: Ã†Ã¤Ã‹Ã»Ã€Ã ÃÃÃ–Â¸ÃÃ®ÂµÃ„ÃÂ´Â£Â¨Ã„Â¿ÂµÃ„Â£Â©Â¼Ã„Â´Ã¦Ã†Ã·Â¸Â³Ã–Âµ

				default:
					wdata_o = 32'b0;
			endcase
		end
	end
	
endmodule
