<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Legacy/conv2d.cpp:38:29" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.11," ID="scevgepseq" BundleName="gmem" VarName="coeffs" LoopLoc="HLS_Legacy/conv2d.cpp:38:29" LoopName="VITIS_LOOP_38_5" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Legacy/conv2d.cpp:39:31" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.28," ID="scevgep1148seq" BundleName="gmem" VarName="input" LoopLoc="HLS_Legacy/conv2d.cpp:39:31" LoopName="VITIS_LOOP_39_6" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Legacy/conv2d.cpp:34:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc64.store.6," ID="scevgep1150seq" BundleName="gmem" VarName="output" LoopLoc="HLS_Legacy/conv2d.cpp:34:25" LoopName="VITIS_LOOP_34_3" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="HLS_Legacy/conv2d.cpp:38:29" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep1148seq" BundleName="gmem" VarName="input" LoopLoc="HLS_Legacy/conv2d.cpp:38:29" LoopName="VITIS_LOOP_38_5" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="HLS_Legacy/conv2d.cpp:37:27" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgepseq" BundleName="gmem" VarName="coeffs" LoopLoc="HLS_Legacy/conv2d.cpp:37:27" LoopName="VITIS_LOOP_37_4" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="HLS_Legacy/conv2d.cpp:33:23" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep1150seq" BundleName="gmem" VarName="output" LoopLoc="HLS_Legacy/conv2d.cpp:33:23" LoopName="VITIS_LOOP_33_2" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Legacy/conv2d.cpp:34:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep1150seq" BundleName="gmem" VarName="output" LoopLoc="HLS_Legacy/conv2d.cpp:34:25" LoopName="VITIS_LOOP_34_3" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Legacy/conv2d.cpp:39:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem" VarName="coeffs" LoopLoc="HLS_Legacy/conv2d.cpp:39:31" LoopName="VITIS_LOOP_39_6" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Legacy/conv2d.cpp:39:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep1148seq" BundleName="gmem" VarName="input" LoopLoc="HLS_Legacy/conv2d.cpp:39:31" LoopName="VITIS_LOOP_39_6" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="HLS_Legacy/conv2d.cpp:38:29" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" ID="seq1" BundleName="gmem" ParentFunc="Conv2D_HW(int*, int*, int*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLS_Legacy/conv2d.cpp:34:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_34_3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="HLS_Legacy/conv2d.cpp:34:25" LoopName="VITIS_LOOP_34_3" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

