// Seed: 580041023
module module_0;
  wire id_1;
  wire id_3;
  assign module_1.id_2 = 0;
  wire id_4, id_5, id_6;
  id_7(
      id_4
  );
  assign id_4 = id_4;
  wire id_8, id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8
);
  assign id_7 = 1;
  module_0 modCall_1 ();
  tri1 id_10;
  id_11(
      {id_8 == id_10, 1'h0}, -1 & id_8 || -1
  );
endmodule
