
Test_AA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e4c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000097c  20070000  00082e4c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000001a0  2007097c  000837c8  0001097c  2**2
                  ALLOC
  3 .stack        00002004  20070b1c  00083968  0001097c  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001097c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109a5  2**0
                  CONTENTS, READONLY
  6 .debug_info   00011593  00000000  00000000  00010a00  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e2f  00000000  00000000  00021f93  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004b9a  00000000  00000000  00024dc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b40  00000000  00000000  0002995c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c98  00000000  00000000  0002a49c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000198f9  00000000  00000000  0002b134  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011ab0  00000000  00000000  00044a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00063f50  00000000  00000000  000564dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ab4  00000000  00000000  000ba430  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b20 	.word	0x20072b20
   80004:	00080fe1 	.word	0x00080fe1
   80008:	00080fdd 	.word	0x00080fdd
   8000c:	00080fdd 	.word	0x00080fdd
   80010:	00080fdd 	.word	0x00080fdd
   80014:	00080fdd 	.word	0x00080fdd
   80018:	00080fdd 	.word	0x00080fdd
	...
   8002c:	00080fdd 	.word	0x00080fdd
   80030:	00080fdd 	.word	0x00080fdd
   80034:	00000000 	.word	0x00000000
   80038:	00080fdd 	.word	0x00080fdd
   8003c:	00080fdd 	.word	0x00080fdd
   80040:	00080fdd 	.word	0x00080fdd
   80044:	00080fdd 	.word	0x00080fdd
   80048:	00080fdd 	.word	0x00080fdd
   8004c:	00080fdd 	.word	0x00080fdd
   80050:	00080fdd 	.word	0x00080fdd
   80054:	00080fdd 	.word	0x00080fdd
   80058:	00080fdd 	.word	0x00080fdd
   8005c:	00080fdd 	.word	0x00080fdd
   80060:	00080fdd 	.word	0x00080fdd
   80064:	00080fdd 	.word	0x00080fdd
   80068:	00000000 	.word	0x00000000
   8006c:	00080e4d 	.word	0x00080e4d
   80070:	00080e61 	.word	0x00080e61
   80074:	00080e75 	.word	0x00080e75
   80078:	00080e89 	.word	0x00080e89
	...
   80084:	00080365 	.word	0x00080365
   80088:	000811e1 	.word	0x000811e1
   8008c:	00080fdd 	.word	0x00080fdd
   80090:	00080fdd 	.word	0x00080fdd
   80094:	00080fdd 	.word	0x00080fdd
   80098:	00080fdd 	.word	0x00080fdd
   8009c:	00080fdd 	.word	0x00080fdd
   800a0:	00080fdd 	.word	0x00080fdd
   800a4:	00000000 	.word	0x00000000
   800a8:	00080fdd 	.word	0x00080fdd
   800ac:	00080fdd 	.word	0x00080fdd
   800b0:	00080fdd 	.word	0x00080fdd
   800b4:	00080fdd 	.word	0x00080fdd
   800b8:	00080fdd 	.word	0x00080fdd
   800bc:	00080fdd 	.word	0x00080fdd
   800c0:	00080fdd 	.word	0x00080fdd
   800c4:	00080fdd 	.word	0x00080fdd
   800c8:	00080fdd 	.word	0x00080fdd
   800cc:	00080fdd 	.word	0x00080fdd
   800d0:	00080fdd 	.word	0x00080fdd
   800d4:	00080fdd 	.word	0x00080fdd
   800d8:	00080fdd 	.word	0x00080fdd
   800dc:	00080fdd 	.word	0x00080fdd
   800e0:	00080fdd 	.word	0x00080fdd
   800e4:	00080fdd 	.word	0x00080fdd
   800e8:	00080fdd 	.word	0x00080fdd
   800ec:	00080fdd 	.word	0x00080fdd
   800f0:	00080fdd 	.word	0x00080fdd

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2007097c 	.word	0x2007097c
   80110:	00000000 	.word	0x00000000
   80114:	00082e4c 	.word	0x00082e4c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00082e4c 	.word	0x00082e4c
   8013c:	20070980 	.word	0x20070980
   80140:	00082e4c 	.word	0x00082e4c
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	b083      	sub	sp, #12
   8014e:	4605      	mov	r5, r0
	while (len) {
   80150:	4690      	mov	r8, r2
   80152:	2a00      	cmp	r2, #0
   80154:	d047      	beq.n	801e6 <usart_serial_read_packet+0x9e>
   80156:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80158:	4f25      	ldr	r7, [pc, #148]	; (801f0 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8015a:	4c26      	ldr	r4, [pc, #152]	; (801f4 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8015c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80208 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80160:	f8df b094 	ldr.w	fp, [pc, #148]	; 801f8 <usart_serial_read_packet+0xb0>
   80164:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80168:	2300      	movs	r3, #0
   8016a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8016c:	4b22      	ldr	r3, [pc, #136]	; (801f8 <usart_serial_read_packet+0xb0>)
   8016e:	429d      	cmp	r5, r3
   80170:	d106      	bne.n	80180 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80172:	4658      	mov	r0, fp
   80174:	4649      	mov	r1, r9
   80176:	4b21      	ldr	r3, [pc, #132]	; (801fc <usart_serial_read_packet+0xb4>)
   80178:	4798      	blx	r3
   8017a:	2800      	cmp	r0, #0
   8017c:	d1f9      	bne.n	80172 <usart_serial_read_packet+0x2a>
   8017e:	e019      	b.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80180:	4b1f      	ldr	r3, [pc, #124]	; (80200 <usart_serial_read_packet+0xb8>)
   80182:	429d      	cmp	r5, r3
   80184:	d109      	bne.n	8019a <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80186:	4699      	mov	r9, r3
   80188:	4648      	mov	r0, r9
   8018a:	a901      	add	r1, sp, #4
   8018c:	47a0      	blx	r4
   8018e:	2800      	cmp	r0, #0
   80190:	d1fa      	bne.n	80188 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80192:	9b01      	ldr	r3, [sp, #4]
   80194:	f806 3c01 	strb.w	r3, [r6, #-1]
   80198:	e017      	b.n	801ca <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8019a:	4b1a      	ldr	r3, [pc, #104]	; (80204 <usart_serial_read_packet+0xbc>)
   8019c:	429d      	cmp	r5, r3
   8019e:	d109      	bne.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   801a0:	4699      	mov	r9, r3
   801a2:	4648      	mov	r0, r9
   801a4:	a901      	add	r1, sp, #4
   801a6:	47a0      	blx	r4
   801a8:	2800      	cmp	r0, #0
   801aa:	d1fa      	bne.n	801a2 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   801ac:	9b01      	ldr	r3, [sp, #4]
   801ae:	f806 3c01 	strb.w	r3, [r6, #-1]
   801b2:	e014      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801b4:	4555      	cmp	r5, sl
   801b6:	d108      	bne.n	801ca <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   801b8:	4650      	mov	r0, sl
   801ba:	a901      	add	r1, sp, #4
   801bc:	47a0      	blx	r4
   801be:	2800      	cmp	r0, #0
   801c0:	d1fa      	bne.n	801b8 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   801c2:	9b01      	ldr	r3, [sp, #4]
   801c4:	f806 3c01 	strb.w	r3, [r6, #-1]
   801c8:	e009      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801ca:	42bd      	cmp	r5, r7
   801cc:	d107      	bne.n	801de <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   801ce:	4638      	mov	r0, r7
   801d0:	a901      	add	r1, sp, #4
   801d2:	47a0      	blx	r4
   801d4:	2800      	cmp	r0, #0
   801d6:	d1fa      	bne.n	801ce <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   801d8:	9b01      	ldr	r3, [sp, #4]
   801da:	f806 3c01 	strb.w	r3, [r6, #-1]
   801de:	3601      	adds	r6, #1
   801e0:	f1b8 0801 	subs.w	r8, r8, #1
   801e4:	d1be      	bne.n	80164 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801e6:	2000      	movs	r0, #0
   801e8:	b003      	add	sp, #12
   801ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801ee:	bf00      	nop
   801f0:	400a4000 	.word	0x400a4000
   801f4:	0008034d 	.word	0x0008034d
   801f8:	400e0800 	.word	0x400e0800
   801fc:	00080249 	.word	0x00080249
   80200:	40098000 	.word	0x40098000
   80204:	4009c000 	.word	0x4009c000
   80208:	400a0000 	.word	0x400a0000

0008020c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8020c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8020e:	0189      	lsls	r1, r1, #6
   80210:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80212:	2402      	movs	r4, #2
   80214:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80216:	f04f 31ff 	mov.w	r1, #4294967295
   8021a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8021c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8021e:	605a      	str	r2, [r3, #4]
}
   80220:	f85d 4b04 	ldr.w	r4, [sp], #4
   80224:	4770      	bx	lr
   80226:	bf00      	nop

00080228 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80228:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80230:	0189      	lsls	r1, r1, #6
   80232:	2305      	movs	r3, #5
   80234:	5043      	str	r3, [r0, r1]
   80236:	4770      	bx	lr

00080238 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80238:	0189      	lsls	r1, r1, #6
   8023a:	2302      	movs	r3, #2
   8023c:	5043      	str	r3, [r0, r1]
   8023e:	4770      	bx	lr

00080240 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80240:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80244:	6908      	ldr	r0, [r1, #16]
}
   80246:	4770      	bx	lr

00080248 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80248:	6943      	ldr	r3, [r0, #20]
   8024a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8024e:	bf1d      	ittte	ne
   80250:	6983      	ldrne	r3, [r0, #24]
   80252:	700b      	strbne	r3, [r1, #0]
	return 0;
   80254:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80256:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80258:	4770      	bx	lr
   8025a:	bf00      	nop

0008025c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   8025c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   8025e:	010b      	lsls	r3, r1, #4
   80260:	4293      	cmp	r3, r2
   80262:	d90d      	bls.n	80280 <usart_set_async_baudrate+0x24>
   80264:	e01a      	b.n	8029c <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   80266:	6841      	ldr	r1, [r0, #4]
   80268:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   8026c:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8026e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   80272:	6203      	str	r3, [r0, #32]

	return 0;
   80274:	2000      	movs	r0, #0
   80276:	e020      	b.n	802ba <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   80278:	2001      	movs	r0, #1
   8027a:	e01e      	b.n	802ba <usart_set_async_baudrate+0x5e>
   8027c:	2001      	movs	r0, #1
   8027e:	e01c      	b.n	802ba <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80280:	00d2      	lsls	r2, r2, #3
   80282:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   80286:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   8028a:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   8028c:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   80290:	1e54      	subs	r4, r2, #1
   80292:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80296:	428c      	cmp	r4, r1
   80298:	d9e9      	bls.n	8026e <usart_set_async_baudrate+0x12>
   8029a:	e7ed      	b.n	80278 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   8029c:	00c9      	lsls	r1, r1, #3
   8029e:	00d3      	lsls	r3, r2, #3
   802a0:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   802a4:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   802a8:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   802aa:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   802ae:	1e54      	subs	r4, r2, #1
   802b0:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   802b4:	428c      	cmp	r4, r1
   802b6:	d9d6      	bls.n	80266 <usart_set_async_baudrate+0xa>
   802b8:	e7e0      	b.n	8027c <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   802ba:	f85d 4b04 	ldr.w	r4, [sp], #4
   802be:	4770      	bx	lr

000802c0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   802c0:	4b08      	ldr	r3, [pc, #32]	; (802e4 <usart_reset+0x24>)
   802c2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   802c6:	2300      	movs	r3, #0
   802c8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   802ca:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   802cc:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   802ce:	2388      	movs	r3, #136	; 0x88
   802d0:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   802d2:	2324      	movs	r3, #36	; 0x24
   802d4:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   802d6:	f44f 7380 	mov.w	r3, #256	; 0x100
   802da:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   802dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   802e0:	6003      	str	r3, [r0, #0]
   802e2:	4770      	bx	lr
   802e4:	55534100 	.word	0x55534100

000802e8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   802e8:	b570      	push	{r4, r5, r6, lr}
   802ea:	4605      	mov	r5, r0
   802ec:	460c      	mov	r4, r1
   802ee:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   802f0:	4b0f      	ldr	r3, [pc, #60]	; (80330 <usart_init_rs232+0x48>)
   802f2:	4798      	blx	r3

	ul_reg_val = 0;
   802f4:	2100      	movs	r1, #0
   802f6:	4b0f      	ldr	r3, [pc, #60]	; (80334 <usart_init_rs232+0x4c>)
   802f8:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   802fa:	b19c      	cbz	r4, 80324 <usart_init_rs232+0x3c>
   802fc:	4628      	mov	r0, r5
   802fe:	6821      	ldr	r1, [r4, #0]
   80300:	4632      	mov	r2, r6
   80302:	4b0d      	ldr	r3, [pc, #52]	; (80338 <usart_init_rs232+0x50>)
   80304:	4798      	blx	r3
   80306:	4603      	mov	r3, r0
   80308:	b970      	cbnz	r0, 80328 <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   8030a:	68a1      	ldr	r1, [r4, #8]
   8030c:	6862      	ldr	r2, [r4, #4]
   8030e:	430a      	orrs	r2, r1
   80310:	6921      	ldr	r1, [r4, #16]
   80312:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   80314:	68e0      	ldr	r0, [r4, #12]
   80316:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   80318:	4906      	ldr	r1, [pc, #24]	; (80334 <usart_init_rs232+0x4c>)
   8031a:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   8031c:	6869      	ldr	r1, [r5, #4]
   8031e:	430a      	orrs	r2, r1
   80320:	606a      	str	r2, [r5, #4]

	return 0;
   80322:	e002      	b.n	8032a <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   80324:	2301      	movs	r3, #1
   80326:	e000      	b.n	8032a <usart_init_rs232+0x42>
   80328:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   8032a:	4618      	mov	r0, r3
   8032c:	bd70      	pop	{r4, r5, r6, pc}
   8032e:	bf00      	nop
   80330:	000802c1 	.word	0x000802c1
   80334:	20070998 	.word	0x20070998
   80338:	0008025d 	.word	0x0008025d

0008033c <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   8033c:	2340      	movs	r3, #64	; 0x40
   8033e:	6003      	str	r3, [r0, #0]
   80340:	4770      	bx	lr
   80342:	bf00      	nop

00080344 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   80344:	2310      	movs	r3, #16
   80346:	6003      	str	r3, [r0, #0]
   80348:	4770      	bx	lr
   8034a:	bf00      	nop

0008034c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8034c:	6943      	ldr	r3, [r0, #20]
   8034e:	f013 0f01 	tst.w	r3, #1
   80352:	d005      	beq.n	80360 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80354:	6983      	ldr	r3, [r0, #24]
   80356:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8035a:	600b      	str	r3, [r1, #0]

	return 0;
   8035c:	2000      	movs	r0, #0
   8035e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80360:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80362:	4770      	bx	lr

00080364 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80364:	b500      	push	{lr}
   80366:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80368:	4811      	ldr	r0, [pc, #68]	; (803b0 <USART0_Handler+0x4c>)
   8036a:	f10d 0107 	add.w	r1, sp, #7
   8036e:	2201      	movs	r2, #1
   80370:	4b10      	ldr	r3, [pc, #64]	; (803b4 <USART0_Handler+0x50>)
   80372:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80374:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80376:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8037a:	2200      	movs	r2, #0
   8037c:	4b0e      	ldr	r3, [pc, #56]	; (803b8 <USART0_Handler+0x54>)
   8037e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80380:	4b0e      	ldr	r3, [pc, #56]	; (803bc <USART0_Handler+0x58>)
   80382:	781b      	ldrb	r3, [r3, #0]
   80384:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80388:	4a0d      	ldr	r2, [pc, #52]	; (803c0 <USART0_Handler+0x5c>)
   8038a:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   8038c:	2b9b      	cmp	r3, #155	; 0x9b
   8038e:	d103      	bne.n	80398 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80390:	2200      	movs	r2, #0
   80392:	4b0a      	ldr	r3, [pc, #40]	; (803bc <USART0_Handler+0x58>)
   80394:	701a      	strb	r2, [r3, #0]
   80396:	e002      	b.n	8039e <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80398:	3301      	adds	r3, #1
   8039a:	4a08      	ldr	r2, [pc, #32]	; (803bc <USART0_Handler+0x58>)
   8039c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8039e:	2201      	movs	r2, #1
   803a0:	4b05      	ldr	r3, [pc, #20]	; (803b8 <USART0_Handler+0x54>)
   803a2:	701a      	strb	r2, [r3, #0]
   803a4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   803a8:	b662      	cpsie	i
}
   803aa:	b003      	add	sp, #12
   803ac:	f85d fb04 	ldr.w	pc, [sp], #4
   803b0:	40098000 	.word	0x40098000
   803b4:	00080149 	.word	0x00080149
   803b8:	20070134 	.word	0x20070134
   803bc:	20070a38 	.word	0x20070a38
   803c0:	2007099c 	.word	0x2007099c

000803c4 <getX_diff>:
int getX_diff(int dest, int pos){					//pos = current x position, dest = destination
	
	int diffx = dest - pos;
	
	return diffx;
}
   803c4:	1a40      	subs	r0, r0, r1
   803c6:	4770      	bx	lr

000803c8 <getY_diff>:
int getY_diff(int dest, int pos){					//pos = current y position, dest = destination
	
	int diffy = dest - pos;
	
	return diffy;
}
   803c8:	1a40      	subs	r0, r0, r1
   803ca:	4770      	bx	lr
   803cc:	0000      	movs	r0, r0
	...

000803d0 <calculateAngle>:


int calculateAngle(int mot, int nar){				//mot = motstående (y), nar = närliggande (x)
   803d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803d4:	4607      	mov	r7, r0
   803d6:	460e      	mov	r6, r1
	
	
	int angle = acos(nar/(sqrt((mot*mot)+(nar*nar)))) * (180/M_PI);
   803d8:	fb01 f401 	mul.w	r4, r1, r1
   803dc:	fb00 4400 	mla	r4, r0, r0, r4
   803e0:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80454 <calculateAngle+0x84>
   803e4:	4620      	mov	r0, r4
   803e6:	47c0      	blx	r8
   803e8:	4b15      	ldr	r3, [pc, #84]	; (80440 <calculateAngle+0x70>)
   803ea:	4798      	blx	r3
   803ec:	4604      	mov	r4, r0
   803ee:	460d      	mov	r5, r1
   803f0:	4630      	mov	r0, r6
   803f2:	47c0      	blx	r8
   803f4:	4622      	mov	r2, r4
   803f6:	462b      	mov	r3, r5
   803f8:	4c12      	ldr	r4, [pc, #72]	; (80444 <calculateAngle+0x74>)
   803fa:	47a0      	blx	r4
   803fc:	4b12      	ldr	r3, [pc, #72]	; (80448 <calculateAngle+0x78>)
   803fe:	4798      	blx	r3
   80400:	a30d      	add	r3, pc, #52	; (adr r3, 80438 <calculateAngle+0x68>)
   80402:	e9d3 2300 	ldrd	r2, r3, [r3]
   80406:	4c11      	ldr	r4, [pc, #68]	; (8044c <calculateAngle+0x7c>)
   80408:	47a0      	blx	r4
   8040a:	4b11      	ldr	r3, [pc, #68]	; (80450 <calculateAngle+0x80>)
   8040c:	4798      	blx	r3
	
	if(nar < 0 && mot > 0){
   8040e:	2e00      	cmp	r6, #0
   80410:	da09      	bge.n	80426 <calculateAngle+0x56>
   80412:	2f00      	cmp	r7, #0
   80414:	dd02      	ble.n	8041c <calculateAngle+0x4c>
		angle = angle + 90;
   80416:	305a      	adds	r0, #90	; 0x5a
   80418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	else if(nar < 0 && mot < 0){
   8041c:	2f00      	cmp	r7, #0
   8041e:	da08      	bge.n	80432 <calculateAngle+0x62>
		angle = angle + 180;
   80420:	30b4      	adds	r0, #180	; 0xb4
   80422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	else if(nar > 0 && mot < 0){
   80426:	2e00      	cmp	r6, #0
   80428:	dd03      	ble.n	80432 <calculateAngle+0x62>
   8042a:	2f00      	cmp	r7, #0
		angle = angle + 270;
   8042c:	bfb8      	it	lt
   8042e:	f500 7087 	addlt.w	r0, r0, #270	; 0x10e
	}
	
	return angle;
}
   80432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80436:	bf00      	nop
   80438:	1a63c1f8 	.word	0x1a63c1f8
   8043c:	404ca5dc 	.word	0x404ca5dc
   80440:	000814d5 	.word	0x000814d5
   80444:	000821e5 	.word	0x000821e5
   80448:	0008142d 	.word	0x0008142d
   8044c:	00081f91 	.word	0x00081f91
   80450:	000824c5 	.word	0x000824c5
   80454:	00081ec5 	.word	0x00081ec5

00080458 <calculateDistance>:
	
	return set_point;
}


int calculateDistance(int mot, int nar){
   80458:	b538      	push	{r3, r4, r5, lr}
	
	int dist = sqrt((mot*mot)+(nar*nar));
   8045a:	fb01 f101 	mul.w	r1, r1, r1
   8045e:	fb00 1500 	mla	r5, r0, r0, r1
   80462:	4c04      	ldr	r4, [pc, #16]	; (80474 <calculateDistance+0x1c>)
   80464:	4628      	mov	r0, r5
   80466:	47a0      	blx	r4
   80468:	4b03      	ldr	r3, [pc, #12]	; (80478 <calculateDistance+0x20>)
   8046a:	4798      	blx	r3
   8046c:	4b03      	ldr	r3, [pc, #12]	; (8047c <calculateDistance+0x24>)
   8046e:	4798      	blx	r3
	
	return dist;
}
   80470:	bd38      	pop	{r3, r4, r5, pc}
   80472:	bf00      	nop
   80474:	00081ec5 	.word	0x00081ec5
   80478:	000814d5 	.word	0x000814d5
   8047c:	000824c5 	.word	0x000824c5

00080480 <initDrive>:





void initDrive(void){
   80480:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80482:	4b20      	ldr	r3, [pc, #128]	; (80504 <initDrive+0x84>)
   80484:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80488:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8048a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8048e:	491e      	ldr	r1, [pc, #120]	; (80508 <initDrive+0x88>)
   80490:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   80494:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80496:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8049a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8049e:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804a0:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804a4:	4b19      	ldr	r3, [pc, #100]	; (8050c <initDrive+0x8c>)
   804a6:	2402      	movs	r4, #2
   804a8:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804aa:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804ae:	2008      	movs	r0, #8
   804b0:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804b2:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804b6:	f44f 7200 	mov.w	r2, #512	; 0x200
   804ba:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   804c4:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804ca:	4a11      	ldr	r2, [pc, #68]	; (80510 <initDrive+0x90>)
   804cc:	2504      	movs	r5, #4
   804ce:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804d0:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804d4:	2601      	movs	r6, #1
   804d6:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804d8:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804dc:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804de:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804e2:	2540      	movs	r5, #64	; 0x40
   804e4:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804e6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804ea:	2380      	movs	r3, #128	; 0x80
   804ec:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804ee:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804f2:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804f4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   804f8:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   804fa:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
	ioport_set_pin_dir(L1,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
}
   804fe:	bc70      	pop	{r4, r5, r6}
   80500:	4770      	bx	lr
   80502:	bf00      	nop
   80504:	400e1000 	.word	0x400e1000
   80508:	400e0e00 	.word	0x400e0e00
   8050c:	400e1400 	.word	0x400e1400
   80510:	400e1200 	.word	0x400e1200

00080514 <driveTo>:
// 	
// 	
// 		
// }

void driveTo(int obj){
   80514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80518:	b083      	sub	sp, #12
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8051a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8051e:	4b35      	ldr	r3, [pc, #212]	; (805f4 <driveTo+0xe0>)
   80520:	635a      	str	r2, [r3, #52]	; 0x34
   80522:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80526:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   8052a:	635a      	str	r2, [r3, #52]	; 0x34
	int l_count = 0;
	
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
	while(newcount < obj){
   8052c:	f1b0 0b00 	subs.w	fp, r0, #0
   80530:	dd58      	ble.n	805e4 <driveTo+0xd0>
// 		
// }

void driveTo(int obj){
	
	int newcount = 0;
   80532:	2700      	movs	r7, #0
   80534:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 805f4 <driveTo+0xe0>
   80538:	461d      	mov	r5, r3
   8053a:	9201      	str	r2, [sp, #4]
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8053c:	4c2e      	ldr	r4, [pc, #184]	; (805f8 <driveTo+0xe4>)
   8053e:	4e2f      	ldr	r6, [pc, #188]	; (805fc <driveTo+0xe8>)
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80540:	f04f 6880 	mov.w	r8, #67108864	; 0x4000000
   80544:	f8ca 8034 	str.w	r8, [sl, #52]	; 0x34
   80548:	9b01      	ldr	r3, [sp, #4]
   8054a:	636b      	str	r3, [r5, #52]	; 0x34
	while(newcount < obj){
				
		ioport_set_pin_level(R_RESET,LOW);
		ioport_set_pin_level(L_RESET,LOW);
		
		delayMicroseconds(500000);
   8054c:	482c      	ldr	r0, [pc, #176]	; (80600 <driveTo+0xec>)
   8054e:	4b2d      	ldr	r3, [pc, #180]	; (80604 <driveTo+0xf0>)
   80550:	4798      	blx	r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80552:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
   80556:	f8d4 e03c 	ldr.w	lr, [r4, #60]	; 0x3c
   8055a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   8055c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   8055e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80560:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
   80562:	f3cc 3cc0 	ubfx	ip, ip, #15, #1
   80566:	f3ce 0e40 	ubfx	lr, lr, #1, #1
		
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   8056a:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
   8056e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   80572:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   80576:	f3c1 2140 	ubfx	r1, r1, #9, #1
   8057a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   8057e:	f3c3 2380 	ubfx	r3, r3, #10, #1
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   80582:	eb01 1303 	add.w	r3, r1, r3, lsl #4
   80586:	f3c2 0980 	ubfx	r9, r2, #2, #1
		ioport_set_pin_level(R_RESET,LOW);
		ioport_set_pin_level(L_RESET,LOW);
		
		delayMicroseconds(500000);
		
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   8058a:	eb03 1949 	add.w	r9, r3, r9, lsl #5
   8058e:	f8d4 c03c 	ldr.w	ip, [r4, #60]	; 0x3c
   80592:	f8d4 e03c 	ldr.w	lr, [r4, #60]	; 0x3c
   80596:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80598:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8059a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
   8059c:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
   8059e:	f00c 0c01 	and.w	ip, ip, #1
   805a2:	f3ce 0e80 	ubfx	lr, lr, #2, #1
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
		
		
		
		l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   805a6:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
   805aa:	f3c0 1080 	ubfx	r0, r0, #6, #1
   805ae:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   805b2:	f3c2 12c0 	ubfx	r2, r2, #7, #1
   805b6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
   805ba:	f3c3 0340 	ubfx	r3, r3, #1, #1
		+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   805be:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   805c2:	f3c1 01c0 	ubfx	r1, r1, #3, #1
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
		
		
		
		l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   805c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
		+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
		
		
		int disp = r_count - l_count;
		
		P_regulator(0,disp);
   805ca:	2000      	movs	r0, #0
   805cc:	ebc1 0109 	rsb	r1, r1, r9
   805d0:	4b0d      	ldr	r3, [pc, #52]	; (80608 <driveTo+0xf4>)
   805d2:	4798      	blx	r3
		
		//delayMicroseconds(400000);

		newcount = newcount + r_count;
   805d4:	444f      	add	r7, r9
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   805d6:	f8ca 8030 	str.w	r8, [sl, #48]	; 0x30
   805da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   805de:	632b      	str	r3, [r5, #48]	; 0x30
	int l_count = 0;
	
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
	while(newcount < obj){
   805e0:	45bb      	cmp	fp, r7
   805e2:	dcad      	bgt.n	80540 <driveTo+0x2c>
// 	char str[20];
// 	sprintf(str,"\nTotal: %d",newcount);
// 	printf (str);
	
	newcount = 0;
	moveForward(1500,1500);
   805e4:	f240 50dc 	movw	r0, #1500	; 0x5dc
   805e8:	4601      	mov	r1, r0
   805ea:	4b08      	ldr	r3, [pc, #32]	; (8060c <driveTo+0xf8>)
   805ec:	4798      	blx	r3
}
   805ee:	b003      	add	sp, #12
   805f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   805f4:	400e1000 	.word	0x400e1000
   805f8:	400e1400 	.word	0x400e1400
   805fc:	400e1200 	.word	0x400e1200
   80600:	0007a120 	.word	0x0007a120
   80604:	000806c9 	.word	0x000806c9
   80608:	00080615 	.word	0x00080615
   8060c:	0008074d 	.word	0x0008074d

00080610 <initRegulator>:
int speed=1650;
int r_speed=0;
int l_speed=0;


void initRegulator(void){
   80610:	4770      	bx	lr
   80612:	bf00      	nop

00080614 <P_regulator>:
}



void P_regulator(int b,int u)
{
   80614:	b508      	push	{r3, lr}
	
// 	ioport_set_pin_level(R_RESET,HIGH);
// 	ioport_set_pin_level(L_RESET,HIGH);

	r_speed=speed;
   80616:	4b16      	ldr	r3, [pc, #88]	; (80670 <P_regulator+0x5c>)
   80618:	681b      	ldr	r3, [r3, #0]
   8061a:	4a16      	ldr	r2, [pc, #88]	; (80674 <P_regulator+0x60>)
   8061c:	6013      	str	r3, [r2, #0]
	l_speed=speed;
   8061e:	4a16      	ldr	r2, [pc, #88]	; (80678 <P_regulator+0x64>)
   80620:	6013      	str	r3, [r2, #0]
	int e = b - u; //Felvärde = Börvärde - ärvärde
   80622:	1a41      	subs	r1, r0, r1
	if(e > 0) {
   80624:	2900      	cmp	r1, #0
   80626:	dd0c      	ble.n	80642 <P_regulator+0x2e>

		r_speed=speed-(e*Kp);
   80628:	4a14      	ldr	r2, [pc, #80]	; (8067c <P_regulator+0x68>)
   8062a:	6810      	ldr	r0, [r2, #0]
   8062c:	fb00 f001 	mul.w	r0, r0, r1
   80630:	1a19      	subs	r1, r3, r0
   80632:	4a10      	ldr	r2, [pc, #64]	; (80674 <P_regulator+0x60>)
   80634:	6011      	str	r1, [r2, #0]
		l_speed=speed+(e*Kp);
   80636:	4418      	add	r0, r3
   80638:	4b0f      	ldr	r3, [pc, #60]	; (80678 <P_regulator+0x64>)
   8063a:	6018      	str	r0, [r3, #0]
		moveForward(l_speed,r_speed);
   8063c:	4b10      	ldr	r3, [pc, #64]	; (80680 <P_regulator+0x6c>)
   8063e:	4798      	blx	r3
   80640:	e012      	b.n	80668 <P_regulator+0x54>
		
	}
	else if (e<0){
   80642:	2900      	cmp	r1, #0
   80644:	da0c      	bge.n	80660 <P_regulator+0x4c>
		
		r_speed=speed+(e*Kp);
   80646:	4a0d      	ldr	r2, [pc, #52]	; (8067c <P_regulator+0x68>)
   80648:	6810      	ldr	r0, [r2, #0]
   8064a:	fb00 f001 	mul.w	r0, r0, r1
   8064e:	1819      	adds	r1, r3, r0
   80650:	4a08      	ldr	r2, [pc, #32]	; (80674 <P_regulator+0x60>)
   80652:	6011      	str	r1, [r2, #0]
		l_speed=speed-(e*Kp);
   80654:	1a18      	subs	r0, r3, r0
   80656:	4b08      	ldr	r3, [pc, #32]	; (80678 <P_regulator+0x64>)
   80658:	6018      	str	r0, [r3, #0]
		moveForward(l_speed,r_speed);
   8065a:	4b09      	ldr	r3, [pc, #36]	; (80680 <P_regulator+0x6c>)
   8065c:	4798      	blx	r3
   8065e:	e003      	b.n	80668 <P_regulator+0x54>
	}
	else{
		moveForward(l_speed,r_speed);
   80660:	4618      	mov	r0, r3
   80662:	4619      	mov	r1, r3
   80664:	4b06      	ldr	r3, [pc, #24]	; (80680 <P_regulator+0x6c>)
   80666:	4798      	blx	r3
	}
	delayMicroseconds(500000);
   80668:	4806      	ldr	r0, [pc, #24]	; (80684 <P_regulator+0x70>)
   8066a:	4b07      	ldr	r3, [pc, #28]	; (80688 <P_regulator+0x74>)
   8066c:	4798      	blx	r3
   8066e:	bd08      	pop	{r3, pc}
   80670:	20070130 	.word	0x20070130
   80674:	20070a3c 	.word	0x20070a3c
   80678:	20070a40 	.word	0x20070a40
   8067c:	2007012c 	.word	0x2007012c
   80680:	0008074d 	.word	0x0008074d
   80684:	0007a120 	.word	0x0007a120
   80688:	000806c9 	.word	0x000806c9

0008068c <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   8068c:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   8068e:	201b      	movs	r0, #27
   80690:	4b08      	ldr	r3, [pc, #32]	; (806b4 <delayInit+0x28>)
   80692:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   80694:	4c08      	ldr	r4, [pc, #32]	; (806b8 <delayInit+0x2c>)
   80696:	4620      	mov	r0, r4
   80698:	2100      	movs	r1, #0
   8069a:	460a      	mov	r2, r1
   8069c:	4b07      	ldr	r3, [pc, #28]	; (806bc <delayInit+0x30>)
   8069e:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   806a0:	4620      	mov	r0, r4
   806a2:	2100      	movs	r1, #0
   806a4:	4b06      	ldr	r3, [pc, #24]	; (806c0 <delayInit+0x34>)
   806a6:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   806a8:	4620      	mov	r0, r4
   806aa:	2100      	movs	r1, #0
   806ac:	4b05      	ldr	r3, [pc, #20]	; (806c4 <delayInit+0x38>)
   806ae:	4798      	blx	r3
   806b0:	bd10      	pop	{r4, pc}
   806b2:	bf00      	nop
   806b4:	00080f85 	.word	0x00080f85
   806b8:	40080000 	.word	0x40080000
   806bc:	0008020d 	.word	0x0008020d
   806c0:	00080229 	.word	0x00080229
   806c4:	00080239 	.word	0x00080239

000806c8 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   806c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   806ca:	4604      	mov	r4, r0
	tc_start(TC0,0);
   806cc:	4809      	ldr	r0, [pc, #36]	; (806f4 <delayMicroseconds+0x2c>)
   806ce:	2100      	movs	r1, #0
   806d0:	4b09      	ldr	r3, [pc, #36]	; (806f8 <delayMicroseconds+0x30>)
   806d2:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   806d4:	272a      	movs	r7, #42	; 0x2a
   806d6:	fb07 f704 	mul.w	r7, r7, r4
   806da:	4e06      	ldr	r6, [pc, #24]	; (806f4 <delayMicroseconds+0x2c>)
   806dc:	2500      	movs	r5, #0
   806de:	4c07      	ldr	r4, [pc, #28]	; (806fc <delayMicroseconds+0x34>)
   806e0:	4630      	mov	r0, r6
   806e2:	4629      	mov	r1, r5
   806e4:	47a0      	blx	r4
   806e6:	42b8      	cmp	r0, r7
   806e8:	d3fa      	bcc.n	806e0 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   806ea:	4802      	ldr	r0, [pc, #8]	; (806f4 <delayMicroseconds+0x2c>)
   806ec:	2100      	movs	r1, #0
   806ee:	4b04      	ldr	r3, [pc, #16]	; (80700 <delayMicroseconds+0x38>)
   806f0:	4798      	blx	r3
   806f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   806f4:	40080000 	.word	0x40080000
   806f8:	00080231 	.word	0x00080231
   806fc:	00080241 	.word	0x00080241
   80700:	00080239 	.word	0x00080239

00080704 <initMotor>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80704:	4b04      	ldr	r3, [pc, #16]	; (80718 <initMotor+0x14>)
   80706:	2210      	movs	r2, #16
   80708:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8070a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8070e:	2220      	movs	r2, #32
   80710:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80712:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   80716:	4770      	bx	lr
   80718:	400e1200 	.word	0x400e1200

0008071c <pulseLeft>:
}




void pulseLeft(int p1){
   8071c:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8071e:	4c03      	ldr	r4, [pc, #12]	; (8072c <pulseLeft+0x10>)
   80720:	2510      	movs	r5, #16
   80722:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   80724:	4b02      	ldr	r3, [pc, #8]	; (80730 <pulseLeft+0x14>)
   80726:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80728:	6365      	str	r5, [r4, #52]	; 0x34
   8072a:	bd38      	pop	{r3, r4, r5, pc}
   8072c:	400e1200 	.word	0x400e1200
   80730:	000806c9 	.word	0x000806c9

00080734 <pulseRight>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight(int p2){
   80734:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80736:	4c03      	ldr	r4, [pc, #12]	; (80744 <pulseRight+0x10>)
   80738:	2520      	movs	r5, #32
   8073a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   8073c:	4b02      	ldr	r3, [pc, #8]	; (80748 <pulseRight+0x14>)
   8073e:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80740:	6365      	str	r5, [r4, #52]	; 0x34
   80742:	bd38      	pop	{r3, r4, r5, pc}
   80744:	400e1200 	.word	0x400e1200
   80748:	000806c9 	.word	0x000806c9

0008074c <moveForward>:
	ioport_set_pin_level(RIGHT,LOW);
}

void moveForward(int l,int r){
   8074c:	b510      	push	{r4, lr}
   8074e:	460c      	mov	r4, r1
	pulseLeft(l);
   80750:	4b04      	ldr	r3, [pc, #16]	; (80764 <moveForward+0x18>)
   80752:	4798      	blx	r3
	pulseRight(r);
   80754:	4620      	mov	r0, r4
   80756:	4b04      	ldr	r3, [pc, #16]	; (80768 <moveForward+0x1c>)
   80758:	4798      	blx	r3
	delayMicroseconds(5250);
   8075a:	f241 4082 	movw	r0, #5250	; 0x1482
   8075e:	4b03      	ldr	r3, [pc, #12]	; (8076c <moveForward+0x20>)
   80760:	4798      	blx	r3
   80762:	bd10      	pop	{r4, pc}
   80764:	0008071d 	.word	0x0008071d
   80768:	00080735 	.word	0x00080735
   8076c:	000806c9 	.word	0x000806c9

00080770 <initRotateMotor>:
uint16_t firstx = 0;
uint16_t firsty = 0;
uint16_t secondx = 0;
uint16_t secondy = 0;

void initRotateMotor(void){
   80770:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80772:	4b20      	ldr	r3, [pc, #128]	; (807f4 <initRotateMotor+0x84>)
   80774:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80778:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8077a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8077e:	491e      	ldr	r1, [pc, #120]	; (807f8 <initRotateMotor+0x88>)
   80780:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   80784:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80786:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8078a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8078e:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80790:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80794:	4b19      	ldr	r3, [pc, #100]	; (807fc <initRotateMotor+0x8c>)
   80796:	2402      	movs	r4, #2
   80798:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8079a:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8079e:	2008      	movs	r0, #8
   807a0:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807a2:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807a6:	f44f 7200 	mov.w	r2, #512	; 0x200
   807aa:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   807b4:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807b6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807ba:	4a11      	ldr	r2, [pc, #68]	; (80800 <initRotateMotor+0x90>)
   807bc:	2504      	movs	r5, #4
   807be:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807c0:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807c4:	2601      	movs	r6, #1
   807c6:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807c8:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807cc:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807ce:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807d2:	2540      	movs	r5, #64	; 0x40
   807d4:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807d6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807da:	2380      	movs	r3, #128	; 0x80
   807dc:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807de:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807e2:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807e4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807e8:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807ea:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
    ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
    ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);

	  
    
}
   807ee:	bc70      	pop	{r4, r5, r6}
   807f0:	4770      	bx	lr
   807f2:	bf00      	nop
   807f4:	400e1000 	.word	0x400e1000
   807f8:	400e0e00 	.word	0x400e0e00
   807fc:	400e1400 	.word	0x400e1400
   80800:	400e1200 	.word	0x400e1200

00080804 <rotate>:

void rotate(int d){					//Minimum d is 4
   80804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80808:	b083      	sub	sp, #12
   8080a:	9001      	str	r0, [sp, #4]
    //double ticks = d * 0.25;
	
	int direct_angle = d - ((direction + 180) % 360);
   8080c:	4b94      	ldr	r3, [pc, #592]	; (80a60 <rotate+0x25c>)
   8080e:	6819      	ldr	r1, [r3, #0]
   80810:	31b4      	adds	r1, #180	; 0xb4
   80812:	4a94      	ldr	r2, [pc, #592]	; (80a64 <rotate+0x260>)
   80814:	fb81 2302 	smull	r2, r3, r1, r2
   80818:	18ca      	adds	r2, r1, r3
   8081a:	17cb      	asrs	r3, r1, #31
   8081c:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80820:	f44f 7bb4 	mov.w	fp, #360	; 0x168
   80824:	fb0b 1113 	mls	r1, fp, r3, r1
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80828:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   8082c:	4b8e      	ldr	r3, [pc, #568]	; (80a68 <rotate+0x264>)
   8082e:	635a      	str	r2, [r3, #52]	; 0x34
   80830:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80834:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80838:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
   8083a:	9f01      	ldr	r7, [sp, #4]
   8083c:	1a79      	subs	r1, r7, r1
   8083e:	d57a      	bpl.n	80936 <rotate+0x132>
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
   80840:	ea81 7be1 	eor.w	fp, r1, r1, asr #31
   80844:	ebab 7be1 	sub.w	fp, fp, r1, asr #31
   80848:	4b85      	ldr	r3, [pc, #532]	; (80a60 <rotate+0x25c>)
   8084a:	f8d3 8000 	ldr.w	r8, [r3]
   8084e:	4e87      	ldr	r6, [pc, #540]	; (80a6c <rotate+0x268>)
   80850:	4b87      	ldr	r3, [pc, #540]	; (80a70 <rotate+0x26c>)
   80852:	6818      	ldr	r0, [r3, #0]
   80854:	47b0      	blx	r6
   80856:	4604      	mov	r4, r0
   80858:	460d      	mov	r5, r1
   8085a:	eb0b 0008 	add.w	r0, fp, r8
   8085e:	47b0      	blx	r6
   80860:	2200      	movs	r2, #0
   80862:	4b84      	ldr	r3, [pc, #528]	; (80a74 <rotate+0x270>)
   80864:	4e84      	ldr	r6, [pc, #528]	; (80a78 <rotate+0x274>)
   80866:	47b0      	blx	r6
   80868:	4602      	mov	r2, r0
   8086a:	460b      	mov	r3, r1
   8086c:	4620      	mov	r0, r4
   8086e:	4629      	mov	r1, r5
   80870:	4c82      	ldr	r4, [pc, #520]	; (80a7c <rotate+0x278>)
   80872:	47a0      	blx	r4
   80874:	2800      	cmp	r0, #0
   80876:	d044      	beq.n	80902 <rotate+0xfe>
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80878:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 80a68 <rotate+0x264>
   8087c:	4e80      	ldr	r6, [pc, #512]	; (80a80 <rotate+0x27c>)
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   8087e:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 80a70 <rotate+0x26c>
   80882:	f8da 503c 	ldr.w	r5, [sl, #60]	; 0x3c
   80886:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
   80888:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   8088a:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
   8088c:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
   8088e:	4f7d      	ldr	r7, [pc, #500]	; (80a84 <rotate+0x280>)
   80890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80892:	f3c5 35c0 	ubfx	r5, r5, #15, #1
   80896:	f3c4 0440 	ubfx	r4, r4, #1, #1
   8089a:	eb05 0444 	add.w	r4, r5, r4, lsl #1
   8089e:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   808a2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   808a6:	f3c1 2140 	ubfx	r1, r1, #9, #1
   808aa:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   808ae:	f3c2 2280 	ubfx	r2, r2, #10, #1
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   808b2:	eb01 1202 	add.w	r2, r1, r2, lsl #4
   808b6:	f3c3 0380 	ubfx	r3, r3, #2, #1
   808ba:	eb02 1343 	add.w	r3, r2, r3, lsl #5
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   808be:	f8c9 3000 	str.w	r3, [r9]
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
			//ioport_set_pin_level(R_RESET,HIGH);
			
			moveForward(1400,1600);
   808c2:	f44f 60af 	mov.w	r0, #1400	; 0x578
   808c6:	f44f 61c8 	mov.w	r1, #1600	; 0x640
   808ca:	4a6f      	ldr	r2, [pc, #444]	; (80a88 <rotate+0x284>)
   808cc:	4790      	blx	r2
	
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
   808ce:	4b64      	ldr	r3, [pc, #400]	; (80a60 <rotate+0x25c>)
   808d0:	681f      	ldr	r7, [r3, #0]
   808d2:	f8df 8198 	ldr.w	r8, [pc, #408]	; 80a6c <rotate+0x268>
   808d6:	f8d9 0000 	ldr.w	r0, [r9]
   808da:	47c0      	blx	r8
   808dc:	4604      	mov	r4, r0
   808de:	460d      	mov	r5, r1
   808e0:	eb07 000b 	add.w	r0, r7, fp
   808e4:	47c0      	blx	r8
   808e6:	2200      	movs	r2, #0
   808e8:	4b62      	ldr	r3, [pc, #392]	; (80a74 <rotate+0x270>)
   808ea:	f8df c18c 	ldr.w	ip, [pc, #396]	; 80a78 <rotate+0x274>
   808ee:	47e0      	blx	ip
   808f0:	4602      	mov	r2, r0
   808f2:	460b      	mov	r3, r1
   808f4:	4620      	mov	r0, r4
   808f6:	4629      	mov	r1, r5
   808f8:	4c60      	ldr	r4, [pc, #384]	; (80a7c <rotate+0x278>)
   808fa:	47a0      	blx	r4
   808fc:	2800      	cmp	r0, #0
   808fe:	d1c0      	bne.n	80882 <rotate+0x7e>
   80900:	46b8      	mov	r8, r7
			//ioport_set_pin_level(R_RESET,HIGH);
			
			moveForward(1400,1600);
			
		}
		direction = (d + 360 - direction) % 360;
   80902:	9f01      	ldr	r7, [sp, #4]
   80904:	f507 73b4 	add.w	r3, r7, #360	; 0x168
   80908:	ebc8 0803 	rsb	r8, r8, r3
   8090c:	4a55      	ldr	r2, [pc, #340]	; (80a64 <rotate+0x260>)
   8090e:	fb88 2302 	smull	r2, r3, r8, r2
   80912:	eb08 0203 	add.w	r2, r8, r3
   80916:	ea4f 73e8 	mov.w	r3, r8, asr #31
   8091a:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8091e:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80922:	fb02 8213 	mls	r2, r2, r3, r8
   80926:	4b4e      	ldr	r3, [pc, #312]	; (80a60 <rotate+0x25c>)
   80928:	601a      	str	r2, [r3, #0]
		moveForward(1500,1500);	
   8092a:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8092e:	4601      	mov	r1, r0
   80930:	4b55      	ldr	r3, [pc, #340]	; (80a88 <rotate+0x284>)
   80932:	4798      	blx	r3
   80934:	e082      	b.n	80a3c <rotate+0x238>
	}
	
	else if(direct_angle > 0){
   80936:	2900      	cmp	r1, #0
   80938:	dd7b      	ble.n	80a32 <rotate+0x22e>
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
   8093a:	ea81 7be1 	eor.w	fp, r1, r1, asr #31
   8093e:	ebab 7be1 	sub.w	fp, fp, r1, asr #31
   80942:	4b47      	ldr	r3, [pc, #284]	; (80a60 <rotate+0x25c>)
   80944:	f8d3 8000 	ldr.w	r8, [r3]
   80948:	4e48      	ldr	r6, [pc, #288]	; (80a6c <rotate+0x268>)
   8094a:	4b50      	ldr	r3, [pc, #320]	; (80a8c <rotate+0x288>)
   8094c:	6818      	ldr	r0, [r3, #0]
   8094e:	47b0      	blx	r6
   80950:	4604      	mov	r4, r0
   80952:	460d      	mov	r5, r1
   80954:	eb0b 0008 	add.w	r0, fp, r8
   80958:	47b0      	blx	r6
   8095a:	2200      	movs	r2, #0
   8095c:	4b45      	ldr	r3, [pc, #276]	; (80a74 <rotate+0x270>)
   8095e:	4e46      	ldr	r6, [pc, #280]	; (80a78 <rotate+0x274>)
   80960:	47b0      	blx	r6
   80962:	4602      	mov	r2, r0
   80964:	460b      	mov	r3, r1
   80966:	4620      	mov	r0, r4
   80968:	4629      	mov	r1, r5
   8096a:	4c44      	ldr	r4, [pc, #272]	; (80a7c <rotate+0x278>)
   8096c:	47a0      	blx	r4
   8096e:	2800      	cmp	r0, #0
   80970:	d045      	beq.n	809fe <rotate+0x1fa>
   80972:	4e43      	ldr	r6, [pc, #268]	; (80a80 <rotate+0x27c>)
   80974:	f8df a10c 	ldr.w	sl, [pc, #268]	; 80a84 <rotate+0x280>
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80978:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80a8c <rotate+0x288>
   8097c:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
   8097e:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
   80980:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   80982:	4a39      	ldr	r2, [pc, #228]	; (80a68 <rotate+0x264>)
   80984:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
   80986:	f8da 203c 	ldr.w	r2, [sl, #60]	; 0x3c
   8098a:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
   8098e:	f005 0501 	and.w	r5, r5, #1
   80992:	f3c4 0480 	ubfx	r4, r4, #2, #1
   80996:	eb05 0444 	add.w	r4, r5, r4, lsl #1
   8099a:	f3c0 1080 	ubfx	r0, r0, #6, #1
   8099e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   809a2:	f3c1 11c0 	ubfx	r1, r1, #7, #1
   809a6:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   809aa:	f3c2 0240 	ubfx	r2, r2, #1, #1
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   809ae:	eb01 1202 	add.w	r2, r1, r2, lsl #4
   809b2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   809b6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
		moveForward(1500,1500);	
	}
	
	else if(direct_angle > 0){
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   809ba:	f8c9 3000 	str.w	r3, [r9]
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
			//ioport_set_pin_level(L_RESET,HIGH);
			
			moveForward(1600,1400);
   809be:	f44f 60c8 	mov.w	r0, #1600	; 0x640
   809c2:	f44f 61af 	mov.w	r1, #1400	; 0x578
   809c6:	4b30      	ldr	r3, [pc, #192]	; (80a88 <rotate+0x284>)
   809c8:	4798      	blx	r3
		direction = (d + 360 - direction) % 360;
		moveForward(1500,1500);	
	}
	
	else if(direct_angle > 0){
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
   809ca:	4b25      	ldr	r3, [pc, #148]	; (80a60 <rotate+0x25c>)
   809cc:	681f      	ldr	r7, [r3, #0]
   809ce:	f8df 809c 	ldr.w	r8, [pc, #156]	; 80a6c <rotate+0x268>
   809d2:	f8d9 0000 	ldr.w	r0, [r9]
   809d6:	47c0      	blx	r8
   809d8:	4604      	mov	r4, r0
   809da:	460d      	mov	r5, r1
   809dc:	eb07 000b 	add.w	r0, r7, fp
   809e0:	47c0      	blx	r8
   809e2:	2200      	movs	r2, #0
   809e4:	4b23      	ldr	r3, [pc, #140]	; (80a74 <rotate+0x270>)
   809e6:	f8df c090 	ldr.w	ip, [pc, #144]	; 80a78 <rotate+0x274>
   809ea:	47e0      	blx	ip
   809ec:	4602      	mov	r2, r0
   809ee:	460b      	mov	r3, r1
   809f0:	4620      	mov	r0, r4
   809f2:	4629      	mov	r1, r5
   809f4:	4c21      	ldr	r4, [pc, #132]	; (80a7c <rotate+0x278>)
   809f6:	47a0      	blx	r4
   809f8:	2800      	cmp	r0, #0
   809fa:	d1bf      	bne.n	8097c <rotate+0x178>
   809fc:	46b8      	mov	r8, r7
			//ioport_set_pin_level(L_RESET,HIGH);
			
			moveForward(1600,1400);

		}
		direction = (d + 360 - direction) % 360;
   809fe:	9f01      	ldr	r7, [sp, #4]
   80a00:	f507 73b4 	add.w	r3, r7, #360	; 0x168
   80a04:	ebc8 0803 	rsb	r8, r8, r3
   80a08:	4a16      	ldr	r2, [pc, #88]	; (80a64 <rotate+0x260>)
   80a0a:	fb88 2302 	smull	r2, r3, r8, r2
   80a0e:	eb08 0203 	add.w	r2, r8, r3
   80a12:	ea4f 73e8 	mov.w	r3, r8, asr #31
   80a16:	ebc3 2222 	rsb	r2, r3, r2, asr #8
   80a1a:	f44f 73b4 	mov.w	r3, #360	; 0x168
   80a1e:	fb03 8212 	mls	r2, r3, r2, r8
   80a22:	4b0f      	ldr	r3, [pc, #60]	; (80a60 <rotate+0x25c>)
   80a24:	601a      	str	r2, [r3, #0]
		moveForward(1500,1500);	
   80a26:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80a2a:	4601      	mov	r1, r0
   80a2c:	4b16      	ldr	r3, [pc, #88]	; (80a88 <rotate+0x284>)
   80a2e:	4798      	blx	r3
   80a30:	e004      	b.n	80a3c <rotate+0x238>
	}
	
	else{
		moveForward(1500,1500);
   80a32:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80a36:	4601      	mov	r1, r0
   80a38:	4b13      	ldr	r3, [pc, #76]	; (80a88 <rotate+0x284>)
   80a3a:	4798      	blx	r3
	}
	
	l_count = 0;
   80a3c:	2300      	movs	r3, #0
   80a3e:	4a13      	ldr	r2, [pc, #76]	; (80a8c <rotate+0x288>)
   80a40:	6013      	str	r3, [r2, #0]
	r_count = 0;
   80a42:	4a0b      	ldr	r2, [pc, #44]	; (80a70 <rotate+0x26c>)
   80a44:	6013      	str	r3, [r2, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80a4a:	4b07      	ldr	r3, [pc, #28]	; (80a68 <rotate+0x264>)
   80a4c:	631a      	str	r2, [r3, #48]	; 0x30
   80a4e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80a52:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80a56:	631a      	str	r2, [r3, #48]	; 0x30
// 	sprintf(str,"\nVinkel: %d",d);
// 	printf (str);
// 	sprintf(str,"\nTicks: %f",ticks);
// 	printf (str);
	
}
   80a58:	b003      	add	sp, #12
   80a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a5e:	bf00      	nop
   80a60:	20070a4c 	.word	0x20070a4c
   80a64:	b60b60b7 	.word	0xb60b60b7
   80a68:	400e0e00 	.word	0x400e0e00
   80a6c:	00081ec5 	.word	0x00081ec5
   80a70:	20070a54 	.word	0x20070a54
   80a74:	3fd00000 	.word	0x3fd00000
   80a78:	00081f91 	.word	0x00081f91
   80a7c:	00082475 	.word	0x00082475
   80a80:	400e1400 	.word	0x400e1400
   80a84:	400e1200 	.word	0x400e1200
   80a88:	0008074d 	.word	0x0008074d
   80a8c:	20070a48 	.word	0x20070a48

00080a90 <startupMeasure1>:
int getDirection(void){
	return direction;
}

void startupMeasure1(uint16_t x1,uint16_t x2){
	firstx = x1;
   80a90:	4b02      	ldr	r3, [pc, #8]	; (80a9c <startupMeasure1+0xc>)
   80a92:	8018      	strh	r0, [r3, #0]
	firsty = x2;
   80a94:	4b02      	ldr	r3, [pc, #8]	; (80aa0 <startupMeasure1+0x10>)
   80a96:	8019      	strh	r1, [r3, #0]
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop
   80a9c:	20070a58 	.word	0x20070a58
   80aa0:	20070a44 	.word	0x20070a44

00080aa4 <startupMeasure2>:
}

void startupMeasure2(uint16_t x1,uint16_t x2){
   80aa4:	b538      	push	{r3, r4, r5, lr}
	secondx = x1;
   80aa6:	4b0a      	ldr	r3, [pc, #40]	; (80ad0 <startupMeasure2+0x2c>)
   80aa8:	8018      	strh	r0, [r3, #0]
	secondy = x2;
   80aaa:	4c0a      	ldr	r4, [pc, #40]	; (80ad4 <startupMeasure2+0x30>)
   80aac:	8021      	strh	r1, [r4, #0]
	
	int xdiff = getX_diff(secondx,firstx);
   80aae:	4b0a      	ldr	r3, [pc, #40]	; (80ad8 <startupMeasure2+0x34>)
   80ab0:	8819      	ldrh	r1, [r3, #0]
   80ab2:	4b0a      	ldr	r3, [pc, #40]	; (80adc <startupMeasure2+0x38>)
   80ab4:	4798      	blx	r3
   80ab6:	4605      	mov	r5, r0
	int ydiff = getY_diff(secondy,firsty);
   80ab8:	8820      	ldrh	r0, [r4, #0]
   80aba:	4b09      	ldr	r3, [pc, #36]	; (80ae0 <startupMeasure2+0x3c>)
   80abc:	8819      	ldrh	r1, [r3, #0]
   80abe:	4b09      	ldr	r3, [pc, #36]	; (80ae4 <startupMeasure2+0x40>)
   80ac0:	4798      	blx	r3
	
	direction = calculateAngle(ydiff,xdiff);
   80ac2:	4629      	mov	r1, r5
   80ac4:	4b08      	ldr	r3, [pc, #32]	; (80ae8 <startupMeasure2+0x44>)
   80ac6:	4798      	blx	r3
   80ac8:	4b08      	ldr	r3, [pc, #32]	; (80aec <startupMeasure2+0x48>)
   80aca:	6018      	str	r0, [r3, #0]
   80acc:	bd38      	pop	{r3, r4, r5, pc}
   80ace:	bf00      	nop
   80ad0:	20070a50 	.word	0x20070a50
   80ad4:	20070a52 	.word	0x20070a52
   80ad8:	20070a58 	.word	0x20070a58
   80adc:	000803c5 	.word	0x000803c5
   80ae0:	20070a44 	.word	0x20070a44
   80ae4:	000803c9 	.word	0x000803c9
   80ae8:	000803d1 	.word	0x000803d1
   80aec:	20070a4c 	.word	0x20070a4c

00080af0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80af0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80af2:	480e      	ldr	r0, [pc, #56]	; (80b2c <sysclk_init+0x3c>)
   80af4:	4b0e      	ldr	r3, [pc, #56]	; (80b30 <sysclk_init+0x40>)
   80af6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80af8:	2000      	movs	r0, #0
   80afa:	213e      	movs	r1, #62	; 0x3e
   80afc:	4b0d      	ldr	r3, [pc, #52]	; (80b34 <sysclk_init+0x44>)
   80afe:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80b00:	4c0d      	ldr	r4, [pc, #52]	; (80b38 <sysclk_init+0x48>)
   80b02:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80b04:	2800      	cmp	r0, #0
   80b06:	d0fc      	beq.n	80b02 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80b08:	4b0c      	ldr	r3, [pc, #48]	; (80b3c <sysclk_init+0x4c>)
   80b0a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80b0c:	4a0c      	ldr	r2, [pc, #48]	; (80b40 <sysclk_init+0x50>)
   80b0e:	4b0d      	ldr	r3, [pc, #52]	; (80b44 <sysclk_init+0x54>)
   80b10:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80b12:	4c0d      	ldr	r4, [pc, #52]	; (80b48 <sysclk_init+0x58>)
   80b14:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80b16:	2800      	cmp	r0, #0
   80b18:	d0fc      	beq.n	80b14 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80b1a:	2010      	movs	r0, #16
   80b1c:	4b0b      	ldr	r3, [pc, #44]	; (80b4c <sysclk_init+0x5c>)
   80b1e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80b20:	4b0b      	ldr	r3, [pc, #44]	; (80b50 <sysclk_init+0x60>)
   80b22:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80b24:	4801      	ldr	r0, [pc, #4]	; (80b2c <sysclk_init+0x3c>)
   80b26:	4b02      	ldr	r3, [pc, #8]	; (80b30 <sysclk_init+0x40>)
   80b28:	4798      	blx	r3
   80b2a:	bd10      	pop	{r4, pc}
   80b2c:	0501bd00 	.word	0x0501bd00
   80b30:	200700a5 	.word	0x200700a5
   80b34:	00080f01 	.word	0x00080f01
   80b38:	00080f55 	.word	0x00080f55
   80b3c:	00080f65 	.word	0x00080f65
   80b40:	200d3f01 	.word	0x200d3f01
   80b44:	400e0600 	.word	0x400e0600
   80b48:	00080f75 	.word	0x00080f75
   80b4c:	00080e9d 	.word	0x00080e9d
   80b50:	00081091 	.word	0x00081091

00080b54 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80b54:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80b56:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80b5a:	4b18      	ldr	r3, [pc, #96]	; (80bbc <board_init+0x68>)
   80b5c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80b5e:	200b      	movs	r0, #11
   80b60:	4c17      	ldr	r4, [pc, #92]	; (80bc0 <board_init+0x6c>)
   80b62:	47a0      	blx	r4
   80b64:	200c      	movs	r0, #12
   80b66:	47a0      	blx	r4
   80b68:	200d      	movs	r0, #13
   80b6a:	47a0      	blx	r4
   80b6c:	200e      	movs	r0, #14
   80b6e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80b70:	203b      	movs	r0, #59	; 0x3b
   80b72:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b76:	4c13      	ldr	r4, [pc, #76]	; (80bc4 <board_init+0x70>)
   80b78:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80b7a:	2055      	movs	r0, #85	; 0x55
   80b7c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b80:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80b82:	2056      	movs	r0, #86	; 0x56
   80b84:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b88:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80b8a:	2068      	movs	r0, #104	; 0x68
   80b8c:	490e      	ldr	r1, [pc, #56]	; (80bc8 <board_init+0x74>)
   80b8e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80b90:	205c      	movs	r0, #92	; 0x5c
   80b92:	490e      	ldr	r1, [pc, #56]	; (80bcc <board_init+0x78>)
   80b94:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   80b96:	480e      	ldr	r0, [pc, #56]	; (80bd0 <board_init+0x7c>)
   80b98:	f44f 5340 	mov.w	r3, #12288	; 0x3000
   80b9c:	6603      	str	r3, [r0, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80b9e:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80ba0:	6243      	str	r3, [r0, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80ba2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   80ba6:	6f02      	ldr	r2, [r0, #112]	; 0x70
   80ba8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
   80bac:	6702      	str	r2, [r0, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80bae:	6043      	str	r3, [r0, #4]

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_port_mode(IOPORT_PIOA, PIO_PA12A_RXD1 | PIO_PA13A_TXD1, IOPORT_MODE_MUX_A);
	ioport_disable_port(IOPORT_PIOA, PIO_PA12A_RXD1 | PIO_PA13A_TXD1);
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80bb0:	f44f 7140 	mov.w	r1, #768	; 0x300
   80bb4:	4a07      	ldr	r2, [pc, #28]	; (80bd4 <board_init+0x80>)
   80bb6:	4b08      	ldr	r3, [pc, #32]	; (80bd8 <board_init+0x84>)
   80bb8:	4798      	blx	r3
   80bba:	bd10      	pop	{r4, pc}
   80bbc:	400e1a50 	.word	0x400e1a50
   80bc0:	00080f85 	.word	0x00080f85
   80bc4:	00080c81 	.word	0x00080c81
   80bc8:	28000079 	.word	0x28000079
   80bcc:	28000001 	.word	0x28000001
   80bd0:	400e0e00 	.word	0x400e0e00
   80bd4:	08000001 	.word	0x08000001
   80bd8:	00080d55 	.word	0x00080d55

00080bdc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80bdc:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80bde:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80be2:	d016      	beq.n	80c12 <pio_set_peripheral+0x36>
   80be4:	d804      	bhi.n	80bf0 <pio_set_peripheral+0x14>
   80be6:	b1c1      	cbz	r1, 80c1a <pio_set_peripheral+0x3e>
   80be8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80bec:	d00a      	beq.n	80c04 <pio_set_peripheral+0x28>
   80bee:	e013      	b.n	80c18 <pio_set_peripheral+0x3c>
   80bf0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80bf4:	d011      	beq.n	80c1a <pio_set_peripheral+0x3e>
   80bf6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80bfa:	d00e      	beq.n	80c1a <pio_set_peripheral+0x3e>
   80bfc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80c00:	d10a      	bne.n	80c18 <pio_set_peripheral+0x3c>
   80c02:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80c04:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80c06:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80c08:	400b      	ands	r3, r1
   80c0a:	ea23 0302 	bic.w	r3, r3, r2
   80c0e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80c10:	e002      	b.n	80c18 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80c12:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80c14:	4313      	orrs	r3, r2
   80c16:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80c18:	6042      	str	r2, [r0, #4]
   80c1a:	4770      	bx	lr

00080c1c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80c1c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c1e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80c22:	bf14      	ite	ne
   80c24:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c26:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80c28:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80c2c:	bf14      	ite	ne
   80c2e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80c30:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80c32:	f012 0f02 	tst.w	r2, #2
   80c36:	d002      	beq.n	80c3e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80c38:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80c3c:	e004      	b.n	80c48 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80c3e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80c42:	bf18      	it	ne
   80c44:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80c48:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80c4a:	6001      	str	r1, [r0, #0]
   80c4c:	4770      	bx	lr
   80c4e:	bf00      	nop

00080c50 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80c50:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80c52:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c54:	9c01      	ldr	r4, [sp, #4]
   80c56:	b10c      	cbz	r4, 80c5c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80c58:	6641      	str	r1, [r0, #100]	; 0x64
   80c5a:	e000      	b.n	80c5e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c5c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80c5e:	b10b      	cbz	r3, 80c64 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80c60:	6501      	str	r1, [r0, #80]	; 0x50
   80c62:	e000      	b.n	80c66 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80c64:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80c66:	b10a      	cbz	r2, 80c6c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80c68:	6301      	str	r1, [r0, #48]	; 0x30
   80c6a:	e000      	b.n	80c6e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80c6c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80c6e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80c70:	6001      	str	r1, [r0, #0]
}
   80c72:	f85d 4b04 	ldr.w	r4, [sp], #4
   80c76:	4770      	bx	lr

00080c78 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80c78:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80c7a:	4770      	bx	lr

00080c7c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80c7c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80c7e:	4770      	bx	lr

00080c80 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80c80:	b570      	push	{r4, r5, r6, lr}
   80c82:	b082      	sub	sp, #8
   80c84:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80c86:	0944      	lsrs	r4, r0, #5
   80c88:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80c8c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80c90:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80c92:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80c96:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80c9a:	d030      	beq.n	80cfe <pio_configure_pin+0x7e>
   80c9c:	d806      	bhi.n	80cac <pio_configure_pin+0x2c>
   80c9e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80ca2:	d00a      	beq.n	80cba <pio_configure_pin+0x3a>
   80ca4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80ca8:	d018      	beq.n	80cdc <pio_configure_pin+0x5c>
   80caa:	e049      	b.n	80d40 <pio_configure_pin+0xc0>
   80cac:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80cb0:	d030      	beq.n	80d14 <pio_configure_pin+0x94>
   80cb2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80cb6:	d02d      	beq.n	80d14 <pio_configure_pin+0x94>
   80cb8:	e042      	b.n	80d40 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80cba:	f000 001f 	and.w	r0, r0, #31
   80cbe:	2401      	movs	r4, #1
   80cc0:	4084      	lsls	r4, r0
   80cc2:	4630      	mov	r0, r6
   80cc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80cc8:	4622      	mov	r2, r4
   80cca:	4b1f      	ldr	r3, [pc, #124]	; (80d48 <pio_configure_pin+0xc8>)
   80ccc:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cce:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cd2:	bf14      	ite	ne
   80cd4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cd6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cd8:	2001      	movs	r0, #1
   80cda:	e032      	b.n	80d42 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80cdc:	f000 001f 	and.w	r0, r0, #31
   80ce0:	2401      	movs	r4, #1
   80ce2:	4084      	lsls	r4, r0
   80ce4:	4630      	mov	r0, r6
   80ce6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cea:	4622      	mov	r2, r4
   80cec:	4b16      	ldr	r3, [pc, #88]	; (80d48 <pio_configure_pin+0xc8>)
   80cee:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cf0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cf4:	bf14      	ite	ne
   80cf6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cf8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cfa:	2001      	movs	r0, #1
   80cfc:	e021      	b.n	80d42 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80cfe:	f000 011f 	and.w	r1, r0, #31
   80d02:	2401      	movs	r4, #1
   80d04:	4630      	mov	r0, r6
   80d06:	fa04 f101 	lsl.w	r1, r4, r1
   80d0a:	462a      	mov	r2, r5
   80d0c:	4b0f      	ldr	r3, [pc, #60]	; (80d4c <pio_configure_pin+0xcc>)
   80d0e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80d10:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80d12:	e016      	b.n	80d42 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80d14:	f000 011f 	and.w	r1, r0, #31
   80d18:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80d1a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80d1e:	ea05 0304 	and.w	r3, r5, r4
   80d22:	9300      	str	r3, [sp, #0]
   80d24:	4630      	mov	r0, r6
   80d26:	fa04 f101 	lsl.w	r1, r4, r1
   80d2a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80d2e:	bf14      	ite	ne
   80d30:	2200      	movne	r2, #0
   80d32:	2201      	moveq	r2, #1
   80d34:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80d38:	4d05      	ldr	r5, [pc, #20]	; (80d50 <pio_configure_pin+0xd0>)
   80d3a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80d3c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80d3e:	e000      	b.n	80d42 <pio_configure_pin+0xc2>

	default:
		return 0;
   80d40:	2000      	movs	r0, #0
	}

	return 1;
}
   80d42:	b002      	add	sp, #8
   80d44:	bd70      	pop	{r4, r5, r6, pc}
   80d46:	bf00      	nop
   80d48:	00080bdd 	.word	0x00080bdd
   80d4c:	00080c1d 	.word	0x00080c1d
   80d50:	00080c51 	.word	0x00080c51

00080d54 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80d54:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d56:	b083      	sub	sp, #12
   80d58:	4607      	mov	r7, r0
   80d5a:	460e      	mov	r6, r1
   80d5c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80d5e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80d62:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80d66:	d026      	beq.n	80db6 <pio_configure_pin_group+0x62>
   80d68:	d806      	bhi.n	80d78 <pio_configure_pin_group+0x24>
   80d6a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80d6e:	d00a      	beq.n	80d86 <pio_configure_pin_group+0x32>
   80d70:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80d74:	d013      	beq.n	80d9e <pio_configure_pin_group+0x4a>
   80d76:	e034      	b.n	80de2 <pio_configure_pin_group+0x8e>
   80d78:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80d7c:	d01f      	beq.n	80dbe <pio_configure_pin_group+0x6a>
   80d7e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80d82:	d01c      	beq.n	80dbe <pio_configure_pin_group+0x6a>
   80d84:	e02d      	b.n	80de2 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80d86:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d8a:	4632      	mov	r2, r6
   80d8c:	4b16      	ldr	r3, [pc, #88]	; (80de8 <pio_configure_pin_group+0x94>)
   80d8e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d90:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80d94:	bf14      	ite	ne
   80d96:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d98:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d9a:	2001      	movs	r0, #1
   80d9c:	e022      	b.n	80de4 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80d9e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80da2:	4632      	mov	r2, r6
   80da4:	4b10      	ldr	r3, [pc, #64]	; (80de8 <pio_configure_pin_group+0x94>)
   80da6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80da8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80dac:	bf14      	ite	ne
   80dae:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80db0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80db2:	2001      	movs	r0, #1
   80db4:	e016      	b.n	80de4 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80db6:	4b0d      	ldr	r3, [pc, #52]	; (80dec <pio_configure_pin_group+0x98>)
   80db8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80dba:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80dbc:	e012      	b.n	80de4 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80dbe:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80dc2:	f005 0301 	and.w	r3, r5, #1
   80dc6:	9300      	str	r3, [sp, #0]
   80dc8:	4638      	mov	r0, r7
   80dca:	4631      	mov	r1, r6
   80dcc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80dd0:	bf14      	ite	ne
   80dd2:	2200      	movne	r2, #0
   80dd4:	2201      	moveq	r2, #1
   80dd6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80dda:	4c05      	ldr	r4, [pc, #20]	; (80df0 <pio_configure_pin_group+0x9c>)
   80ddc:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80dde:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80de0:	e000      	b.n	80de4 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80de2:	2000      	movs	r0, #0
	}

	return 1;
}
   80de4:	b003      	add	sp, #12
   80de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80de8:	00080bdd 	.word	0x00080bdd
   80dec:	00080c1d 	.word	0x00080c1d
   80df0:	00080c51 	.word	0x00080c51

00080df4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80df8:	4604      	mov	r4, r0
   80dfa:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80dfc:	4b10      	ldr	r3, [pc, #64]	; (80e40 <pio_handler_process+0x4c>)
   80dfe:	4798      	blx	r3
   80e00:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80e02:	4620      	mov	r0, r4
   80e04:	4b0f      	ldr	r3, [pc, #60]	; (80e44 <pio_handler_process+0x50>)
   80e06:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80e08:	4005      	ands	r5, r0
   80e0a:	d017      	beq.n	80e3c <pio_handler_process+0x48>
   80e0c:	4f0e      	ldr	r7, [pc, #56]	; (80e48 <pio_handler_process+0x54>)
   80e0e:	f107 040c 	add.w	r4, r7, #12
   80e12:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80e14:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80e18:	42b3      	cmp	r3, r6
   80e1a:	d10a      	bne.n	80e32 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80e1c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80e20:	4229      	tst	r1, r5
   80e22:	d006      	beq.n	80e32 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80e24:	6823      	ldr	r3, [r4, #0]
   80e26:	4630      	mov	r0, r6
   80e28:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80e2a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80e2e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80e32:	42bc      	cmp	r4, r7
   80e34:	d002      	beq.n	80e3c <pio_handler_process+0x48>
   80e36:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80e38:	2d00      	cmp	r5, #0
   80e3a:	d1eb      	bne.n	80e14 <pio_handler_process+0x20>
   80e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e40:	00080c79 	.word	0x00080c79
   80e44:	00080c7d 	.word	0x00080c7d
   80e48:	20070a5c 	.word	0x20070a5c

00080e4c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80e4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80e4e:	4802      	ldr	r0, [pc, #8]	; (80e58 <PIOA_Handler+0xc>)
   80e50:	210b      	movs	r1, #11
   80e52:	4b02      	ldr	r3, [pc, #8]	; (80e5c <PIOA_Handler+0x10>)
   80e54:	4798      	blx	r3
   80e56:	bd08      	pop	{r3, pc}
   80e58:	400e0e00 	.word	0x400e0e00
   80e5c:	00080df5 	.word	0x00080df5

00080e60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80e60:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80e62:	4802      	ldr	r0, [pc, #8]	; (80e6c <PIOB_Handler+0xc>)
   80e64:	210c      	movs	r1, #12
   80e66:	4b02      	ldr	r3, [pc, #8]	; (80e70 <PIOB_Handler+0x10>)
   80e68:	4798      	blx	r3
   80e6a:	bd08      	pop	{r3, pc}
   80e6c:	400e1000 	.word	0x400e1000
   80e70:	00080df5 	.word	0x00080df5

00080e74 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80e74:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80e76:	4802      	ldr	r0, [pc, #8]	; (80e80 <PIOC_Handler+0xc>)
   80e78:	210d      	movs	r1, #13
   80e7a:	4b02      	ldr	r3, [pc, #8]	; (80e84 <PIOC_Handler+0x10>)
   80e7c:	4798      	blx	r3
   80e7e:	bd08      	pop	{r3, pc}
   80e80:	400e1200 	.word	0x400e1200
   80e84:	00080df5 	.word	0x00080df5

00080e88 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80e88:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80e8a:	4802      	ldr	r0, [pc, #8]	; (80e94 <PIOD_Handler+0xc>)
   80e8c:	210e      	movs	r1, #14
   80e8e:	4b02      	ldr	r3, [pc, #8]	; (80e98 <PIOD_Handler+0x10>)
   80e90:	4798      	blx	r3
   80e92:	bd08      	pop	{r3, pc}
   80e94:	400e1400 	.word	0x400e1400
   80e98:	00080df5 	.word	0x00080df5

00080e9c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80e9c:	4b17      	ldr	r3, [pc, #92]	; (80efc <pmc_switch_mck_to_pllack+0x60>)
   80e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80ea0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80ea4:	4310      	orrs	r0, r2
   80ea6:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ea8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80eaa:	f013 0f08 	tst.w	r3, #8
   80eae:	d109      	bne.n	80ec4 <pmc_switch_mck_to_pllack+0x28>
   80eb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80eb4:	4911      	ldr	r1, [pc, #68]	; (80efc <pmc_switch_mck_to_pllack+0x60>)
   80eb6:	e001      	b.n	80ebc <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80eb8:	3b01      	subs	r3, #1
   80eba:	d019      	beq.n	80ef0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ebc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80ebe:	f012 0f08 	tst.w	r2, #8
   80ec2:	d0f9      	beq.n	80eb8 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80ec4:	4b0d      	ldr	r3, [pc, #52]	; (80efc <pmc_switch_mck_to_pllack+0x60>)
   80ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80ec8:	f022 0203 	bic.w	r2, r2, #3
   80ecc:	f042 0202 	orr.w	r2, r2, #2
   80ed0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ed2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80ed4:	f010 0008 	ands.w	r0, r0, #8
   80ed8:	d10c      	bne.n	80ef4 <pmc_switch_mck_to_pllack+0x58>
   80eda:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80ede:	4907      	ldr	r1, [pc, #28]	; (80efc <pmc_switch_mck_to_pllack+0x60>)
   80ee0:	e001      	b.n	80ee6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80ee2:	3b01      	subs	r3, #1
   80ee4:	d008      	beq.n	80ef8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80ee6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80ee8:	f012 0f08 	tst.w	r2, #8
   80eec:	d0f9      	beq.n	80ee2 <pmc_switch_mck_to_pllack+0x46>
   80eee:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ef0:	2001      	movs	r0, #1
   80ef2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80ef4:	2000      	movs	r0, #0
   80ef6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ef8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80efa:	4770      	bx	lr
   80efc:	400e0600 	.word	0x400e0600

00080f00 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80f00:	b138      	cbz	r0, 80f12 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80f02:	4911      	ldr	r1, [pc, #68]	; (80f48 <pmc_switch_mainck_to_xtal+0x48>)
   80f04:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80f06:	4a11      	ldr	r2, [pc, #68]	; (80f4c <pmc_switch_mainck_to_xtal+0x4c>)
   80f08:	401a      	ands	r2, r3
   80f0a:	4b11      	ldr	r3, [pc, #68]	; (80f50 <pmc_switch_mainck_to_xtal+0x50>)
   80f0c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80f0e:	620b      	str	r3, [r1, #32]
   80f10:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80f12:	4a0d      	ldr	r2, [pc, #52]	; (80f48 <pmc_switch_mainck_to_xtal+0x48>)
   80f14:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80f16:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80f1a:	f023 0303 	bic.w	r3, r3, #3
   80f1e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80f22:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80f26:	0209      	lsls	r1, r1, #8
   80f28:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80f2a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80f2c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80f2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80f30:	f013 0f01 	tst.w	r3, #1
   80f34:	d0fb      	beq.n	80f2e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80f36:	4a04      	ldr	r2, [pc, #16]	; (80f48 <pmc_switch_mainck_to_xtal+0x48>)
   80f38:	6a13      	ldr	r3, [r2, #32]
   80f3a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80f42:	6213      	str	r3, [r2, #32]
   80f44:	4770      	bx	lr
   80f46:	bf00      	nop
   80f48:	400e0600 	.word	0x400e0600
   80f4c:	fec8fffc 	.word	0xfec8fffc
   80f50:	01370002 	.word	0x01370002

00080f54 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80f54:	4b02      	ldr	r3, [pc, #8]	; (80f60 <pmc_osc_is_ready_mainck+0xc>)
   80f56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f58:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80f5c:	4770      	bx	lr
   80f5e:	bf00      	nop
   80f60:	400e0600 	.word	0x400e0600

00080f64 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80f64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80f68:	4b01      	ldr	r3, [pc, #4]	; (80f70 <pmc_disable_pllack+0xc>)
   80f6a:	629a      	str	r2, [r3, #40]	; 0x28
   80f6c:	4770      	bx	lr
   80f6e:	bf00      	nop
   80f70:	400e0600 	.word	0x400e0600

00080f74 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80f74:	4b02      	ldr	r3, [pc, #8]	; (80f80 <pmc_is_locked_pllack+0xc>)
   80f76:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f78:	f000 0002 	and.w	r0, r0, #2
   80f7c:	4770      	bx	lr
   80f7e:	bf00      	nop
   80f80:	400e0600 	.word	0x400e0600

00080f84 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80f84:	282c      	cmp	r0, #44	; 0x2c
   80f86:	d820      	bhi.n	80fca <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80f88:	281f      	cmp	r0, #31
   80f8a:	d80d      	bhi.n	80fa8 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80f8c:	4b12      	ldr	r3, [pc, #72]	; (80fd8 <pmc_enable_periph_clk+0x54>)
   80f8e:	699a      	ldr	r2, [r3, #24]
   80f90:	2301      	movs	r3, #1
   80f92:	4083      	lsls	r3, r0
   80f94:	401a      	ands	r2, r3
   80f96:	4293      	cmp	r3, r2
   80f98:	d019      	beq.n	80fce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80f9a:	2301      	movs	r3, #1
   80f9c:	fa03 f000 	lsl.w	r0, r3, r0
   80fa0:	4b0d      	ldr	r3, [pc, #52]	; (80fd8 <pmc_enable_periph_clk+0x54>)
   80fa2:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80fa4:	2000      	movs	r0, #0
   80fa6:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80fa8:	4b0b      	ldr	r3, [pc, #44]	; (80fd8 <pmc_enable_periph_clk+0x54>)
   80faa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80fae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80fb0:	2301      	movs	r3, #1
   80fb2:	4083      	lsls	r3, r0
   80fb4:	401a      	ands	r2, r3
   80fb6:	4293      	cmp	r3, r2
   80fb8:	d00b      	beq.n	80fd2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80fba:	2301      	movs	r3, #1
   80fbc:	fa03 f000 	lsl.w	r0, r3, r0
   80fc0:	4b05      	ldr	r3, [pc, #20]	; (80fd8 <pmc_enable_periph_clk+0x54>)
   80fc2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80fc6:	2000      	movs	r0, #0
   80fc8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80fca:	2001      	movs	r0, #1
   80fcc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80fce:	2000      	movs	r0, #0
   80fd0:	4770      	bx	lr
   80fd2:	2000      	movs	r0, #0
}
   80fd4:	4770      	bx	lr
   80fd6:	bf00      	nop
   80fd8:	400e0600 	.word	0x400e0600

00080fdc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80fdc:	e7fe      	b.n	80fdc <Dummy_Handler>
   80fde:	bf00      	nop

00080fe0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80fe0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80fe2:	4b1e      	ldr	r3, [pc, #120]	; (8105c <Reset_Handler+0x7c>)
   80fe4:	4a1e      	ldr	r2, [pc, #120]	; (81060 <Reset_Handler+0x80>)
   80fe6:	429a      	cmp	r2, r3
   80fe8:	d003      	beq.n	80ff2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80fea:	4b1e      	ldr	r3, [pc, #120]	; (81064 <Reset_Handler+0x84>)
   80fec:	4a1b      	ldr	r2, [pc, #108]	; (8105c <Reset_Handler+0x7c>)
   80fee:	429a      	cmp	r2, r3
   80ff0:	d304      	bcc.n	80ffc <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80ff2:	4b1d      	ldr	r3, [pc, #116]	; (81068 <Reset_Handler+0x88>)
   80ff4:	4a1d      	ldr	r2, [pc, #116]	; (8106c <Reset_Handler+0x8c>)
   80ff6:	429a      	cmp	r2, r3
   80ff8:	d30f      	bcc.n	8101a <Reset_Handler+0x3a>
   80ffa:	e01a      	b.n	81032 <Reset_Handler+0x52>
   80ffc:	4b1c      	ldr	r3, [pc, #112]	; (81070 <Reset_Handler+0x90>)
   80ffe:	4c1d      	ldr	r4, [pc, #116]	; (81074 <Reset_Handler+0x94>)
   81000:	1ae4      	subs	r4, r4, r3
   81002:	f024 0403 	bic.w	r4, r4, #3
   81006:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81008:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8100a:	4814      	ldr	r0, [pc, #80]	; (8105c <Reset_Handler+0x7c>)
   8100c:	4914      	ldr	r1, [pc, #80]	; (81060 <Reset_Handler+0x80>)
   8100e:	585a      	ldr	r2, [r3, r1]
   81010:	501a      	str	r2, [r3, r0]
   81012:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81014:	42a3      	cmp	r3, r4
   81016:	d1fa      	bne.n	8100e <Reset_Handler+0x2e>
   81018:	e7eb      	b.n	80ff2 <Reset_Handler+0x12>
   8101a:	4b17      	ldr	r3, [pc, #92]	; (81078 <Reset_Handler+0x98>)
   8101c:	4917      	ldr	r1, [pc, #92]	; (8107c <Reset_Handler+0x9c>)
   8101e:	1ac9      	subs	r1, r1, r3
   81020:	f021 0103 	bic.w	r1, r1, #3
   81024:	1d1a      	adds	r2, r3, #4
   81026:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81028:	2200      	movs	r2, #0
   8102a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8102e:	428b      	cmp	r3, r1
   81030:	d1fb      	bne.n	8102a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81032:	4a13      	ldr	r2, [pc, #76]	; (81080 <Reset_Handler+0xa0>)
   81034:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81038:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8103c:	4911      	ldr	r1, [pc, #68]	; (81084 <Reset_Handler+0xa4>)
   8103e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81040:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81044:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81048:	d203      	bcs.n	81052 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8104a:	688a      	ldr	r2, [r1, #8]
   8104c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81050:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81052:	4b0d      	ldr	r3, [pc, #52]	; (81088 <Reset_Handler+0xa8>)
   81054:	4798      	blx	r3

	/* Branch to main function */
	main();
   81056:	4b0d      	ldr	r3, [pc, #52]	; (8108c <Reset_Handler+0xac>)
   81058:	4798      	blx	r3
   8105a:	e7fe      	b.n	8105a <Reset_Handler+0x7a>
   8105c:	20070000 	.word	0x20070000
   81060:	00082e4c 	.word	0x00082e4c
   81064:	2007097c 	.word	0x2007097c
   81068:	20070b1c 	.word	0x20070b1c
   8106c:	2007097c 	.word	0x2007097c
   81070:	20070004 	.word	0x20070004
   81074:	2007097f 	.word	0x2007097f
   81078:	20070978 	.word	0x20070978
   8107c:	20070b17 	.word	0x20070b17
   81080:	00080000 	.word	0x00080000
   81084:	e000ed00 	.word	0xe000ed00
   81088:	00082521 	.word	0x00082521
   8108c:	00081255 	.word	0x00081255

00081090 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81090:	4b3e      	ldr	r3, [pc, #248]	; (8118c <SystemCoreClockUpdate+0xfc>)
   81092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81094:	f003 0303 	and.w	r3, r3, #3
   81098:	2b03      	cmp	r3, #3
   8109a:	d85f      	bhi.n	8115c <SystemCoreClockUpdate+0xcc>
   8109c:	e8df f003 	tbb	[pc, r3]
   810a0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   810a4:	4b3a      	ldr	r3, [pc, #232]	; (81190 <SystemCoreClockUpdate+0x100>)
   810a6:	695b      	ldr	r3, [r3, #20]
   810a8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   810ac:	bf14      	ite	ne
   810ae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   810b2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   810b6:	4b37      	ldr	r3, [pc, #220]	; (81194 <SystemCoreClockUpdate+0x104>)
   810b8:	601a      	str	r2, [r3, #0]
   810ba:	e04f      	b.n	8115c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   810bc:	4b33      	ldr	r3, [pc, #204]	; (8118c <SystemCoreClockUpdate+0xfc>)
   810be:	6a1b      	ldr	r3, [r3, #32]
   810c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   810c4:	d003      	beq.n	810ce <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   810c6:	4a34      	ldr	r2, [pc, #208]	; (81198 <SystemCoreClockUpdate+0x108>)
   810c8:	4b32      	ldr	r3, [pc, #200]	; (81194 <SystemCoreClockUpdate+0x104>)
   810ca:	601a      	str	r2, [r3, #0]
   810cc:	e046      	b.n	8115c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   810ce:	4a33      	ldr	r2, [pc, #204]	; (8119c <SystemCoreClockUpdate+0x10c>)
   810d0:	4b30      	ldr	r3, [pc, #192]	; (81194 <SystemCoreClockUpdate+0x104>)
   810d2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   810d4:	4b2d      	ldr	r3, [pc, #180]	; (8118c <SystemCoreClockUpdate+0xfc>)
   810d6:	6a1b      	ldr	r3, [r3, #32]
   810d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   810dc:	2b10      	cmp	r3, #16
   810de:	d002      	beq.n	810e6 <SystemCoreClockUpdate+0x56>
   810e0:	2b20      	cmp	r3, #32
   810e2:	d004      	beq.n	810ee <SystemCoreClockUpdate+0x5e>
   810e4:	e03a      	b.n	8115c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   810e6:	4a2e      	ldr	r2, [pc, #184]	; (811a0 <SystemCoreClockUpdate+0x110>)
   810e8:	4b2a      	ldr	r3, [pc, #168]	; (81194 <SystemCoreClockUpdate+0x104>)
   810ea:	601a      	str	r2, [r3, #0]
				break;
   810ec:	e036      	b.n	8115c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   810ee:	4a2a      	ldr	r2, [pc, #168]	; (81198 <SystemCoreClockUpdate+0x108>)
   810f0:	4b28      	ldr	r3, [pc, #160]	; (81194 <SystemCoreClockUpdate+0x104>)
   810f2:	601a      	str	r2, [r3, #0]
				break;
   810f4:	e032      	b.n	8115c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   810f6:	4b25      	ldr	r3, [pc, #148]	; (8118c <SystemCoreClockUpdate+0xfc>)
   810f8:	6a1b      	ldr	r3, [r3, #32]
   810fa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   810fe:	d003      	beq.n	81108 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81100:	4a25      	ldr	r2, [pc, #148]	; (81198 <SystemCoreClockUpdate+0x108>)
   81102:	4b24      	ldr	r3, [pc, #144]	; (81194 <SystemCoreClockUpdate+0x104>)
   81104:	601a      	str	r2, [r3, #0]
   81106:	e012      	b.n	8112e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81108:	4a24      	ldr	r2, [pc, #144]	; (8119c <SystemCoreClockUpdate+0x10c>)
   8110a:	4b22      	ldr	r3, [pc, #136]	; (81194 <SystemCoreClockUpdate+0x104>)
   8110c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8110e:	4b1f      	ldr	r3, [pc, #124]	; (8118c <SystemCoreClockUpdate+0xfc>)
   81110:	6a1b      	ldr	r3, [r3, #32]
   81112:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81116:	2b10      	cmp	r3, #16
   81118:	d002      	beq.n	81120 <SystemCoreClockUpdate+0x90>
   8111a:	2b20      	cmp	r3, #32
   8111c:	d004      	beq.n	81128 <SystemCoreClockUpdate+0x98>
   8111e:	e006      	b.n	8112e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81120:	4a1f      	ldr	r2, [pc, #124]	; (811a0 <SystemCoreClockUpdate+0x110>)
   81122:	4b1c      	ldr	r3, [pc, #112]	; (81194 <SystemCoreClockUpdate+0x104>)
   81124:	601a      	str	r2, [r3, #0]
				break;
   81126:	e002      	b.n	8112e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81128:	4a1b      	ldr	r2, [pc, #108]	; (81198 <SystemCoreClockUpdate+0x108>)
   8112a:	4b1a      	ldr	r3, [pc, #104]	; (81194 <SystemCoreClockUpdate+0x104>)
   8112c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8112e:	4b17      	ldr	r3, [pc, #92]	; (8118c <SystemCoreClockUpdate+0xfc>)
   81130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81132:	f003 0303 	and.w	r3, r3, #3
   81136:	2b02      	cmp	r3, #2
   81138:	d10d      	bne.n	81156 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8113a:	4b14      	ldr	r3, [pc, #80]	; (8118c <SystemCoreClockUpdate+0xfc>)
   8113c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8113e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81140:	4b14      	ldr	r3, [pc, #80]	; (81194 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81142:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81146:	681a      	ldr	r2, [r3, #0]
   81148:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8114c:	b2c9      	uxtb	r1, r1
   8114e:	fbb2 f2f1 	udiv	r2, r2, r1
   81152:	601a      	str	r2, [r3, #0]
   81154:	e002      	b.n	8115c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81156:	4a13      	ldr	r2, [pc, #76]	; (811a4 <SystemCoreClockUpdate+0x114>)
   81158:	4b0e      	ldr	r3, [pc, #56]	; (81194 <SystemCoreClockUpdate+0x104>)
   8115a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8115c:	4b0b      	ldr	r3, [pc, #44]	; (8118c <SystemCoreClockUpdate+0xfc>)
   8115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81160:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81164:	2b70      	cmp	r3, #112	; 0x70
   81166:	d107      	bne.n	81178 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81168:	4b0a      	ldr	r3, [pc, #40]	; (81194 <SystemCoreClockUpdate+0x104>)
   8116a:	681a      	ldr	r2, [r3, #0]
   8116c:	490e      	ldr	r1, [pc, #56]	; (811a8 <SystemCoreClockUpdate+0x118>)
   8116e:	fba1 0202 	umull	r0, r2, r1, r2
   81172:	0852      	lsrs	r2, r2, #1
   81174:	601a      	str	r2, [r3, #0]
   81176:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81178:	4b04      	ldr	r3, [pc, #16]	; (8118c <SystemCoreClockUpdate+0xfc>)
   8117a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   8117c:	4b05      	ldr	r3, [pc, #20]	; (81194 <SystemCoreClockUpdate+0x104>)
   8117e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   81182:	681a      	ldr	r2, [r3, #0]
   81184:	40ca      	lsrs	r2, r1
   81186:	601a      	str	r2, [r3, #0]
   81188:	4770      	bx	lr
   8118a:	bf00      	nop
   8118c:	400e0600 	.word	0x400e0600
   81190:	400e1a10 	.word	0x400e1a10
   81194:	20070138 	.word	0x20070138
   81198:	00b71b00 	.word	0x00b71b00
   8119c:	003d0900 	.word	0x003d0900
   811a0:	007a1200 	.word	0x007a1200
   811a4:	0e4e1c00 	.word	0x0e4e1c00
   811a8:	aaaaaaab 	.word	0xaaaaaaab

000811ac <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   811ac:	4b09      	ldr	r3, [pc, #36]	; (811d4 <_sbrk+0x28>)
   811ae:	681b      	ldr	r3, [r3, #0]
   811b0:	b913      	cbnz	r3, 811b8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   811b2:	4a09      	ldr	r2, [pc, #36]	; (811d8 <_sbrk+0x2c>)
   811b4:	4b07      	ldr	r3, [pc, #28]	; (811d4 <_sbrk+0x28>)
   811b6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   811b8:	4b06      	ldr	r3, [pc, #24]	; (811d4 <_sbrk+0x28>)
   811ba:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   811bc:	181a      	adds	r2, r3, r0
   811be:	4907      	ldr	r1, [pc, #28]	; (811dc <_sbrk+0x30>)
   811c0:	4291      	cmp	r1, r2
   811c2:	db04      	blt.n	811ce <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   811c4:	4610      	mov	r0, r2
   811c6:	4a03      	ldr	r2, [pc, #12]	; (811d4 <_sbrk+0x28>)
   811c8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   811ca:	4618      	mov	r0, r3
   811cc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   811ce:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   811d2:	4770      	bx	lr
   811d4:	20070acc 	.word	0x20070acc
   811d8:	20072b20 	.word	0x20072b20
   811dc:	20087ffc 	.word	0x20087ffc

000811e0 <USART1_Handler>:
	sysclk_enable_peripheral_clock(BOARD_USART1_BASE);
	usart_serial_init(CONF_UART, &uart_serial_options);
}

void USART1_Handler() {
	CONF_UART->US_CR |= (1 << US_CR_RSTRX);
   811e0:	4b09      	ldr	r3, [pc, #36]	; (81208 <USART1_Handler+0x28>)
   811e2:	681a      	ldr	r2, [r3, #0]
   811e4:	f042 0210 	orr.w	r2, r2, #16
   811e8:	601a      	str	r2, [r3, #0]
	rx[c_counter++] = CONF_UART->US_RHR & US_RHR_RXCHR_Msk;
   811ea:	4808      	ldr	r0, [pc, #32]	; (8120c <USART1_Handler+0x2c>)
   811ec:	7801      	ldrb	r1, [r0, #0]
   811ee:	1c4a      	adds	r2, r1, #1
   811f0:	b2d2      	uxtb	r2, r2
   811f2:	7002      	strb	r2, [r0, #0]
   811f4:	6998      	ldr	r0, [r3, #24]
   811f6:	4b06      	ldr	r3, [pc, #24]	; (81210 <USART1_Handler+0x30>)
   811f8:	5458      	strb	r0, [r3, r1]
	if (c_counter > 15)
   811fa:	2a0f      	cmp	r2, #15
   811fc:	d902      	bls.n	81204 <USART1_Handler+0x24>
	{
		c_counter = 0;
   811fe:	2200      	movs	r2, #0
   81200:	4b02      	ldr	r3, [pc, #8]	; (8120c <USART1_Handler+0x2c>)
   81202:	701a      	strb	r2, [r3, #0]
   81204:	4770      	bx	lr
   81206:	bf00      	nop
   81208:	4009c000 	.word	0x4009c000
   8120c:	20070ad0 	.word	0x20070ad0
   81210:	20070b08 	.word	0x20070b08

00081214 <stringToInt>:
	}
	
}

void stringToInt(uint16_t *p_variable, char *p_string) {
			*p_variable = (*p_string++ - '0') * 1000;
   81214:	780b      	ldrb	r3, [r1, #0]
   81216:	3b30      	subs	r3, #48	; 0x30
   81218:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   8121c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   81220:	00db      	lsls	r3, r3, #3
   81222:	b29b      	uxth	r3, r3
   81224:	8003      	strh	r3, [r0, #0]
			*p_variable = *p_variable + (*p_string++ - '0') * 100;
   81226:	784a      	ldrb	r2, [r1, #1]
   81228:	3a30      	subs	r2, #48	; 0x30
   8122a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8122e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81232:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   81236:	b292      	uxth	r2, r2
   81238:	8002      	strh	r2, [r0, #0]
			*p_variable = *p_variable + (*p_string++ - '0') * 10;
   8123a:	788b      	ldrb	r3, [r1, #2]
   8123c:	3b30      	subs	r3, #48	; 0x30
   8123e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81242:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   81246:	b29b      	uxth	r3, r3
   81248:	8003      	strh	r3, [r0, #0]
			*p_variable = *p_variable + (*p_string - '0');
   8124a:	78ca      	ldrb	r2, [r1, #3]
   8124c:	3a30      	subs	r2, #48	; 0x30
   8124e:	4413      	add	r3, r2
   81250:	8003      	strh	r3, [r0, #0]
   81252:	4770      	bx	lr

00081254 <main>:
}


int main (void)
{
   81254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81258:	b08c      	sub	sp, #48	; 0x30
	
	sysclk_init();
   8125a:	4b5a      	ldr	r3, [pc, #360]	; (813c4 <main+0x170>)
   8125c:	4798      	blx	r3
	board_init();
   8125e:	4b5a      	ldr	r3, [pc, #360]	; (813c8 <main+0x174>)
   81260:	4798      	blx	r3
   81262:	200b      	movs	r0, #11
   81264:	4d59      	ldr	r5, [pc, #356]	; (813cc <main+0x178>)
   81266:	47a8      	blx	r5
   81268:	200c      	movs	r0, #12
   8126a:	47a8      	blx	r5
   8126c:	200d      	movs	r0, #13
   8126e:	47a8      	blx	r5
   81270:	200e      	movs	r0, #14
   81272:	47a8      	blx	r5
	ioport_init();
	delayInit();
   81274:	4b56      	ldr	r3, [pc, #344]	; (813d0 <main+0x17c>)
   81276:	4798      	blx	r3
	initRegulator();
   81278:	4b56      	ldr	r3, [pc, #344]	; (813d4 <main+0x180>)
   8127a:	4798      	blx	r3
	initMotor();
   8127c:	4b56      	ldr	r3, [pc, #344]	; (813d8 <main+0x184>)
   8127e:	4798      	blx	r3
	initRotateMotor();
   81280:	4b56      	ldr	r3, [pc, #344]	; (813dc <main+0x188>)
   81282:	4798      	blx	r3
   81284:	4e56      	ldr	r6, [pc, #344]	; (813e0 <main+0x18c>)
   81286:	4630      	mov	r0, r6
   81288:	47a8      	blx	r5
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   8128a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   8128e:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   81290:	23c0      	movs	r3, #192	; 0xc0
   81292:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   81294:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81298:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   8129a:	2400      	movs	r4, #0
   8129c:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   8129e:	9404      	str	r4, [sp, #16]
   812a0:	2012      	movs	r0, #18
   812a2:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   812a4:	4630      	mov	r0, r6
   812a6:	4669      	mov	r1, sp
   812a8:	4a4e      	ldr	r2, [pc, #312]	; (813e4 <main+0x190>)
   812aa:	4b4f      	ldr	r3, [pc, #316]	; (813e8 <main+0x194>)
   812ac:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   812ae:	4630      	mov	r0, r6
   812b0:	4b4e      	ldr	r3, [pc, #312]	; (813ec <main+0x198>)
   812b2:	4798      	blx	r3
		usart_enable_rx(p_usart);
   812b4:	4630      	mov	r0, r6
   812b6:	4b4e      	ldr	r3, [pc, #312]	; (813f0 <main+0x19c>)
   812b8:	4798      	blx	r3
	configure_console();
	initDrive();
   812ba:	4b4e      	ldr	r3, [pc, #312]	; (813f4 <main+0x1a0>)
   812bc:	4798      	blx	r3
	
	char str1[4];
	char str2[4];
	char str3[4];
	char str4[4];
	uint16_t x1 = 0;
   812be:	f8ad 401e 	strh.w	r4, [sp, #30]
	uint16_t x2 = 0;
   812c2:	f8ad 401c 	strh.w	r4, [sp, #28]
	uint16_t x3 = 0; //irrelevant
   812c6:	f8ad 401a 	strh.w	r4, [sp, #26]
	uint16_t x4 = 0; //irrelevant
   812ca:	f8ad 4018 	strh.w	r4, [sp, #24]
// 		x1=x1+1;
// 		x2=x2-1;
// 		j++;
// 	}
	
	startupMeasure1(x1,x2);
   812ce:	4620      	mov	r0, r4
   812d0:	4621      	mov	r1, r4
   812d2:	4b49      	ldr	r3, [pc, #292]	; (813f8 <main+0x1a4>)
   812d4:	4798      	blx	r3
	
	moveForward(1650,1650);
   812d6:	f240 6072 	movw	r0, #1650	; 0x672
   812da:	4601      	mov	r1, r0
   812dc:	4c47      	ldr	r4, [pc, #284]	; (813fc <main+0x1a8>)
   812de:	47a0      	blx	r4
	delayMicroseconds(1000000);
   812e0:	4847      	ldr	r0, [pc, #284]	; (81400 <main+0x1ac>)
   812e2:	4b48      	ldr	r3, [pc, #288]	; (81404 <main+0x1b0>)
   812e4:	4798      	blx	r3
	moveForward(1500,1500);
   812e6:	f240 50dc 	movw	r0, #1500	; 0x5dc
   812ea:	4601      	mov	r1, r0
   812ec:	47a0      	blx	r4
	
	startupMeasure2(x1,x2);
   812ee:	f8bd 001e 	ldrh.w	r0, [sp, #30]
   812f2:	f8bd 101c 	ldrh.w	r1, [sp, #28]
   812f6:	4b44      	ldr	r3, [pc, #272]	; (81408 <main+0x1b4>)
   812f8:	4798      	blx	r3
	
	
	
	while(1){
		
		str1[0] = rx[0];
   812fa:	4c44      	ldr	r4, [pc, #272]	; (8140c <main+0x1b8>)
		str4[0] = rx[12];
		str4[1] = rx[13];
		str4[2] = rx[14];
		str4[3] = rx[15];
		
		stringToInt(&x1, str1);
   812fc:	4d44      	ldr	r5, [pc, #272]	; (81410 <main+0x1bc>)
		int n=0;

		switch (n)
		{
		case 0:
			rotate(calculateAngle(getY_diff(OBJ1_Y,x2),getX_diff(OBJ1_X,x1)));
   812fe:	4f45      	ldr	r7, [pc, #276]	; (81414 <main+0x1c0>)
	
	
	
	while(1){
		
		str1[0] = rx[0];
   81300:	7823      	ldrb	r3, [r4, #0]
   81302:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		str1[1] = rx[1];
   81306:	7863      	ldrb	r3, [r4, #1]
   81308:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
		str1[2] = rx[2];
   8130c:	78a3      	ldrb	r3, [r4, #2]
   8130e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
		str1[3] = rx[3];
   81312:	78e3      	ldrb	r3, [r4, #3]
   81314:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
		
		str2[0] = rx[4];
   81318:	7923      	ldrb	r3, [r4, #4]
   8131a:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		str2[1] = rx[5];
   8131e:	7963      	ldrb	r3, [r4, #5]
   81320:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
		str2[2] = rx[6];
   81324:	79a3      	ldrb	r3, [r4, #6]
   81326:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
		str2[3] = rx[7];
   8132a:	79e3      	ldrb	r3, [r4, #7]
   8132c:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
		
		str3[0] = rx[8];
   81330:	7a23      	ldrb	r3, [r4, #8]
   81332:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
		str3[1] = rx[9];
   81336:	7a63      	ldrb	r3, [r4, #9]
   81338:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
		str3[2] = rx[10];
   8133c:	7aa3      	ldrb	r3, [r4, #10]
   8133e:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
		str3[3] = rx[11];
   81342:	7ae3      	ldrb	r3, [r4, #11]
   81344:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
		
		str4[0] = rx[12];
   81348:	7b23      	ldrb	r3, [r4, #12]
   8134a:	f88d 3020 	strb.w	r3, [sp, #32]
		str4[1] = rx[13];
   8134e:	7b63      	ldrb	r3, [r4, #13]
   81350:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		str4[2] = rx[14];
   81354:	7ba3      	ldrb	r3, [r4, #14]
   81356:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		str4[3] = rx[15];
   8135a:	7be3      	ldrb	r3, [r4, #15]
   8135c:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		
		stringToInt(&x1, str1);
   81360:	f10d 001e 	add.w	r0, sp, #30
   81364:	a90b      	add	r1, sp, #44	; 0x2c
   81366:	47a8      	blx	r5
		stringToInt(&x2, str2);
   81368:	a807      	add	r0, sp, #28
   8136a:	a90a      	add	r1, sp, #40	; 0x28
   8136c:	47a8      	blx	r5
		stringToInt(&x3, str3);
   8136e:	f10d 001a 	add.w	r0, sp, #26
   81372:	a909      	add	r1, sp, #36	; 0x24
   81374:	47a8      	blx	r5
		stringToInt(&x4, str4);
   81376:	a806      	add	r0, sp, #24
   81378:	a908      	add	r1, sp, #32
   8137a:	47a8      	blx	r5
		int n=0;

		switch (n)
		{
		case 0:
			rotate(calculateAngle(getY_diff(OBJ1_Y,x2),getX_diff(OBJ1_X,x1)));
   8137c:	f44f 7096 	mov.w	r0, #300	; 0x12c
   81380:	f8bd 101c 	ldrh.w	r1, [sp, #28]
   81384:	47b8      	blx	r7
   81386:	4680      	mov	r8, r0
   81388:	f44f 7096 	mov.w	r0, #300	; 0x12c
   8138c:	f8bd 101e 	ldrh.w	r1, [sp, #30]
   81390:	4e21      	ldr	r6, [pc, #132]	; (81418 <main+0x1c4>)
   81392:	47b0      	blx	r6
   81394:	4601      	mov	r1, r0
   81396:	4640      	mov	r0, r8
   81398:	4b20      	ldr	r3, [pc, #128]	; (8141c <main+0x1c8>)
   8139a:	4798      	blx	r3
   8139c:	4b20      	ldr	r3, [pc, #128]	; (81420 <main+0x1cc>)
   8139e:	4798      	blx	r3
			
			driveTo(calculateDistance(getY_diff(OBJ1_Y,x2),getX_diff(OBJ1_X,x1)));
   813a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
   813a4:	f8bd 101c 	ldrh.w	r1, [sp, #28]
   813a8:	47b8      	blx	r7
   813aa:	4680      	mov	r8, r0
   813ac:	f44f 7096 	mov.w	r0, #300	; 0x12c
   813b0:	f8bd 101e 	ldrh.w	r1, [sp, #30]
   813b4:	47b0      	blx	r6
   813b6:	4601      	mov	r1, r0
   813b8:	4640      	mov	r0, r8
   813ba:	4b1a      	ldr	r3, [pc, #104]	; (81424 <main+0x1d0>)
   813bc:	4798      	blx	r3
   813be:	4b1a      	ldr	r3, [pc, #104]	; (81428 <main+0x1d4>)
   813c0:	4798      	blx	r3
   813c2:	e79d      	b.n	81300 <main+0xac>
   813c4:	00080af1 	.word	0x00080af1
   813c8:	00080b55 	.word	0x00080b55
   813cc:	00080f85 	.word	0x00080f85
   813d0:	0008068d 	.word	0x0008068d
   813d4:	00080611 	.word	0x00080611
   813d8:	00080705 	.word	0x00080705
   813dc:	00080771 	.word	0x00080771
   813e0:	4009c000 	.word	0x4009c000
   813e4:	0501bd00 	.word	0x0501bd00
   813e8:	000802e9 	.word	0x000802e9
   813ec:	0008033d 	.word	0x0008033d
   813f0:	00080345 	.word	0x00080345
   813f4:	00080481 	.word	0x00080481
   813f8:	00080a91 	.word	0x00080a91
   813fc:	0008074d 	.word	0x0008074d
   81400:	000f4240 	.word	0x000f4240
   81404:	000806c9 	.word	0x000806c9
   81408:	00080aa5 	.word	0x00080aa5
   8140c:	20070b08 	.word	0x20070b08
   81410:	00081215 	.word	0x00081215
   81414:	000803c9 	.word	0x000803c9
   81418:	000803c5 	.word	0x000803c5
   8141c:	000803d1 	.word	0x000803d1
   81420:	00080805 	.word	0x00080805
   81424:	00080459 	.word	0x00080459
   81428:	00080515 	.word	0x00080515

0008142c <acos>:
   8142c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81430:	b08a      	sub	sp, #40	; 0x28
   81432:	4604      	mov	r4, r0
   81434:	460d      	mov	r5, r1
   81436:	f000 f8a3 	bl	81580 <__ieee754_acos>
   8143a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 814d0 <acos+0xa4>
   8143e:	4606      	mov	r6, r0
   81440:	f998 3000 	ldrsb.w	r3, [r8]
   81444:	460f      	mov	r7, r1
   81446:	3301      	adds	r3, #1
   81448:	d004      	beq.n	81454 <acos+0x28>
   8144a:	4620      	mov	r0, r4
   8144c:	4629      	mov	r1, r5
   8144e:	f000 fbb7 	bl	81bc0 <__fpclassifyd>
   81452:	b920      	cbnz	r0, 8145e <acos+0x32>
   81454:	4630      	mov	r0, r6
   81456:	4639      	mov	r1, r7
   81458:	b00a      	add	sp, #40	; 0x28
   8145a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8145e:	4620      	mov	r0, r4
   81460:	4629      	mov	r1, r5
   81462:	f000 fba9 	bl	81bb8 <fabs>
   81466:	2200      	movs	r2, #0
   81468:	4b16      	ldr	r3, [pc, #88]	; (814c4 <acos+0x98>)
   8146a:	f001 f821 	bl	824b0 <__aeabi_dcmpgt>
   8146e:	2800      	cmp	r0, #0
   81470:	d0f0      	beq.n	81454 <acos+0x28>
   81472:	4915      	ldr	r1, [pc, #84]	; (814c8 <acos+0x9c>)
   81474:	2300      	movs	r3, #0
   81476:	2201      	movs	r2, #1
   81478:	4814      	ldr	r0, [pc, #80]	; (814cc <acos+0xa0>)
   8147a:	9308      	str	r3, [sp, #32]
   8147c:	e9cd 4504 	strd	r4, r5, [sp, #16]
   81480:	e9cd 4502 	strd	r4, r5, [sp, #8]
   81484:	9101      	str	r1, [sp, #4]
   81486:	9200      	str	r2, [sp, #0]
   81488:	f000 fbc4 	bl	81c14 <nan>
   8148c:	f998 3000 	ldrsb.w	r3, [r8]
   81490:	e9cd 0106 	strd	r0, r1, [sp, #24]
   81494:	2b02      	cmp	r3, #2
   81496:	d00a      	beq.n	814ae <acos+0x82>
   81498:	4668      	mov	r0, sp
   8149a:	f000 fbb9 	bl	81c10 <matherr>
   8149e:	b130      	cbz	r0, 814ae <acos+0x82>
   814a0:	9b08      	ldr	r3, [sp, #32]
   814a2:	b94b      	cbnz	r3, 814b8 <acos+0x8c>
   814a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   814a8:	b00a      	add	sp, #40	; 0x28
   814aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   814ae:	f001 f831 	bl	82514 <__errno>
   814b2:	2321      	movs	r3, #33	; 0x21
   814b4:	6003      	str	r3, [r0, #0]
   814b6:	e7f3      	b.n	814a0 <acos+0x74>
   814b8:	f001 f82c 	bl	82514 <__errno>
   814bc:	9b08      	ldr	r3, [sp, #32]
   814be:	6003      	str	r3, [r0, #0]
   814c0:	e7f0      	b.n	814a4 <acos+0x78>
   814c2:	bf00      	nop
   814c4:	3ff00000 	.word	0x3ff00000
   814c8:	00082e10 	.word	0x00082e10
   814cc:	00082e14 	.word	0x00082e14
   814d0:	2007013c 	.word	0x2007013c

000814d4 <sqrt>:
   814d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   814d8:	b08a      	sub	sp, #40	; 0x28
   814da:	4604      	mov	r4, r0
   814dc:	460d      	mov	r5, r1
   814de:	f000 faab 	bl	81a38 <__ieee754_sqrt>
   814e2:	f8df a098 	ldr.w	sl, [pc, #152]	; 8157c <sqrt+0xa8>
   814e6:	4606      	mov	r6, r0
   814e8:	f99a 3000 	ldrsb.w	r3, [sl]
   814ec:	460f      	mov	r7, r1
   814ee:	3301      	adds	r3, #1
   814f0:	d00f      	beq.n	81512 <sqrt+0x3e>
   814f2:	4620      	mov	r0, r4
   814f4:	4629      	mov	r1, r5
   814f6:	f000 fb63 	bl	81bc0 <__fpclassifyd>
   814fa:	b150      	cbz	r0, 81512 <sqrt+0x3e>
   814fc:	f04f 0800 	mov.w	r8, #0
   81500:	f04f 0900 	mov.w	r9, #0
   81504:	4642      	mov	r2, r8
   81506:	464b      	mov	r3, r9
   81508:	4620      	mov	r0, r4
   8150a:	4629      	mov	r1, r5
   8150c:	f000 ffb2 	bl	82474 <__aeabi_dcmplt>
   81510:	b920      	cbnz	r0, 8151c <sqrt+0x48>
   81512:	4630      	mov	r0, r6
   81514:	4639      	mov	r1, r7
   81516:	b00a      	add	sp, #40	; 0x28
   81518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8151c:	4916      	ldr	r1, [pc, #88]	; (81578 <sqrt+0xa4>)
   8151e:	f89a 6000 	ldrb.w	r6, [sl]
   81522:	2201      	movs	r2, #1
   81524:	2300      	movs	r3, #0
   81526:	e9cd 4504 	strd	r4, r5, [sp, #16]
   8152a:	e9cd 4502 	strd	r4, r5, [sp, #8]
   8152e:	9101      	str	r1, [sp, #4]
   81530:	9200      	str	r2, [sp, #0]
   81532:	9308      	str	r3, [sp, #32]
   81534:	b966      	cbnz	r6, 81550 <sqrt+0x7c>
   81536:	e9cd 8906 	strd	r8, r9, [sp, #24]
   8153a:	4668      	mov	r0, sp
   8153c:	f000 fb68 	bl	81c10 <matherr>
   81540:	b180      	cbz	r0, 81564 <sqrt+0x90>
   81542:	9b08      	ldr	r3, [sp, #32]
   81544:	b99b      	cbnz	r3, 8156e <sqrt+0x9a>
   81546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8154a:	b00a      	add	sp, #40	; 0x28
   8154c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81550:	4640      	mov	r0, r8
   81552:	4649      	mov	r1, r9
   81554:	4642      	mov	r2, r8
   81556:	464b      	mov	r3, r9
   81558:	f000 fe44 	bl	821e4 <__aeabi_ddiv>
   8155c:	2e02      	cmp	r6, #2
   8155e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   81562:	d1ea      	bne.n	8153a <sqrt+0x66>
   81564:	f000 ffd6 	bl	82514 <__errno>
   81568:	2321      	movs	r3, #33	; 0x21
   8156a:	6003      	str	r3, [r0, #0]
   8156c:	e7e9      	b.n	81542 <sqrt+0x6e>
   8156e:	f000 ffd1 	bl	82514 <__errno>
   81572:	9b08      	ldr	r3, [sp, #32]
   81574:	6003      	str	r3, [r0, #0]
   81576:	e7e6      	b.n	81546 <sqrt+0x72>
   81578:	00082e18 	.word	0x00082e18
   8157c:	2007013c 	.word	0x2007013c

00081580 <__ieee754_acos>:
   81580:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81584:	4f80      	ldr	r7, [pc, #512]	; (81788 <__ieee754_acos+0x208>)
   81586:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   8158a:	42be      	cmp	r6, r7
   8158c:	4604      	mov	r4, r0
   8158e:	460d      	mov	r5, r1
   81590:	dd0e      	ble.n	815b0 <__ieee754_acos+0x30>
   81592:	f106 4c40 	add.w	ip, r6, #3221225472	; 0xc0000000
   81596:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   8159a:	ea5c 0c00 	orrs.w	ip, ip, r0
   8159e:	f040 80bb 	bne.w	81718 <__ieee754_acos+0x198>
   815a2:	2900      	cmp	r1, #0
   815a4:	f340 817c 	ble.w	818a0 <__ieee754_acos+0x320>
   815a8:	2000      	movs	r0, #0
   815aa:	2100      	movs	r1, #0
   815ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815b0:	4f76      	ldr	r7, [pc, #472]	; (8178c <__ieee754_acos+0x20c>)
   815b2:	42be      	cmp	r6, r7
   815b4:	f340 80a8 	ble.w	81708 <__ieee754_acos+0x188>
   815b8:	2900      	cmp	r1, #0
   815ba:	f2c0 8176 	blt.w	818aa <__ieee754_acos+0x32a>
   815be:	4602      	mov	r2, r0
   815c0:	460b      	mov	r3, r1
   815c2:	2000      	movs	r0, #0
   815c4:	4972      	ldr	r1, [pc, #456]	; (81790 <__ieee754_acos+0x210>)
   815c6:	f000 fb2f 	bl	81c28 <__aeabi_dsub>
   815ca:	2200      	movs	r2, #0
   815cc:	4b71      	ldr	r3, [pc, #452]	; (81794 <__ieee754_acos+0x214>)
   815ce:	f000 fcdf 	bl	81f90 <__aeabi_dmul>
   815d2:	4604      	mov	r4, r0
   815d4:	460d      	mov	r5, r1
   815d6:	f000 fa2f 	bl	81a38 <__ieee754_sqrt>
   815da:	a355      	add	r3, pc, #340	; (adr r3, 81730 <__ieee754_acos+0x1b0>)
   815dc:	e9d3 2300 	ldrd	r2, r3, [r3]
   815e0:	4689      	mov	r9, r1
   815e2:	4680      	mov	r8, r0
   815e4:	4629      	mov	r1, r5
   815e6:	4620      	mov	r0, r4
   815e8:	f000 fcd2 	bl	81f90 <__aeabi_dmul>
   815ec:	a352      	add	r3, pc, #328	; (adr r3, 81738 <__ieee754_acos+0x1b8>)
   815ee:	e9d3 2300 	ldrd	r2, r3, [r3]
   815f2:	f000 fb1b 	bl	81c2c <__adddf3>
   815f6:	4622      	mov	r2, r4
   815f8:	462b      	mov	r3, r5
   815fa:	f000 fcc9 	bl	81f90 <__aeabi_dmul>
   815fe:	a350      	add	r3, pc, #320	; (adr r3, 81740 <__ieee754_acos+0x1c0>)
   81600:	e9d3 2300 	ldrd	r2, r3, [r3]
   81604:	f000 fb10 	bl	81c28 <__aeabi_dsub>
   81608:	4622      	mov	r2, r4
   8160a:	462b      	mov	r3, r5
   8160c:	f000 fcc0 	bl	81f90 <__aeabi_dmul>
   81610:	a34d      	add	r3, pc, #308	; (adr r3, 81748 <__ieee754_acos+0x1c8>)
   81612:	e9d3 2300 	ldrd	r2, r3, [r3]
   81616:	f000 fb09 	bl	81c2c <__adddf3>
   8161a:	4622      	mov	r2, r4
   8161c:	462b      	mov	r3, r5
   8161e:	f000 fcb7 	bl	81f90 <__aeabi_dmul>
   81622:	a34b      	add	r3, pc, #300	; (adr r3, 81750 <__ieee754_acos+0x1d0>)
   81624:	e9d3 2300 	ldrd	r2, r3, [r3]
   81628:	f000 fafe 	bl	81c28 <__aeabi_dsub>
   8162c:	4622      	mov	r2, r4
   8162e:	462b      	mov	r3, r5
   81630:	f000 fcae 	bl	81f90 <__aeabi_dmul>
   81634:	a348      	add	r3, pc, #288	; (adr r3, 81758 <__ieee754_acos+0x1d8>)
   81636:	e9d3 2300 	ldrd	r2, r3, [r3]
   8163a:	f000 faf7 	bl	81c2c <__adddf3>
   8163e:	4622      	mov	r2, r4
   81640:	462b      	mov	r3, r5
   81642:	f000 fca5 	bl	81f90 <__aeabi_dmul>
   81646:	a346      	add	r3, pc, #280	; (adr r3, 81760 <__ieee754_acos+0x1e0>)
   81648:	e9d3 2300 	ldrd	r2, r3, [r3]
   8164c:	4682      	mov	sl, r0
   8164e:	468b      	mov	fp, r1
   81650:	4620      	mov	r0, r4
   81652:	4629      	mov	r1, r5
   81654:	f000 fc9c 	bl	81f90 <__aeabi_dmul>
   81658:	a343      	add	r3, pc, #268	; (adr r3, 81768 <__ieee754_acos+0x1e8>)
   8165a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8165e:	f000 fae3 	bl	81c28 <__aeabi_dsub>
   81662:	4622      	mov	r2, r4
   81664:	462b      	mov	r3, r5
   81666:	f000 fc93 	bl	81f90 <__aeabi_dmul>
   8166a:	a341      	add	r3, pc, #260	; (adr r3, 81770 <__ieee754_acos+0x1f0>)
   8166c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81670:	f000 fadc 	bl	81c2c <__adddf3>
   81674:	4622      	mov	r2, r4
   81676:	462b      	mov	r3, r5
   81678:	f000 fc8a 	bl	81f90 <__aeabi_dmul>
   8167c:	a33e      	add	r3, pc, #248	; (adr r3, 81778 <__ieee754_acos+0x1f8>)
   8167e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81682:	f000 fad1 	bl	81c28 <__aeabi_dsub>
   81686:	4622      	mov	r2, r4
   81688:	462b      	mov	r3, r5
   8168a:	f000 fc81 	bl	81f90 <__aeabi_dmul>
   8168e:	2200      	movs	r2, #0
   81690:	4b3f      	ldr	r3, [pc, #252]	; (81790 <__ieee754_acos+0x210>)
   81692:	f000 facb 	bl	81c2c <__adddf3>
   81696:	4602      	mov	r2, r0
   81698:	460b      	mov	r3, r1
   8169a:	4650      	mov	r0, sl
   8169c:	4659      	mov	r1, fp
   8169e:	f000 fda1 	bl	821e4 <__aeabi_ddiv>
   816a2:	4642      	mov	r2, r8
   816a4:	464b      	mov	r3, r9
   816a6:	f000 fc73 	bl	81f90 <__aeabi_dmul>
   816aa:	2600      	movs	r6, #0
   816ac:	4682      	mov	sl, r0
   816ae:	468b      	mov	fp, r1
   816b0:	4632      	mov	r2, r6
   816b2:	464b      	mov	r3, r9
   816b4:	4630      	mov	r0, r6
   816b6:	4649      	mov	r1, r9
   816b8:	f000 fc6a 	bl	81f90 <__aeabi_dmul>
   816bc:	4602      	mov	r2, r0
   816be:	460b      	mov	r3, r1
   816c0:	4620      	mov	r0, r4
   816c2:	4629      	mov	r1, r5
   816c4:	f000 fab0 	bl	81c28 <__aeabi_dsub>
   816c8:	4632      	mov	r2, r6
   816ca:	4604      	mov	r4, r0
   816cc:	460d      	mov	r5, r1
   816ce:	464b      	mov	r3, r9
   816d0:	4640      	mov	r0, r8
   816d2:	4649      	mov	r1, r9
   816d4:	f000 faaa 	bl	81c2c <__adddf3>
   816d8:	4602      	mov	r2, r0
   816da:	460b      	mov	r3, r1
   816dc:	4620      	mov	r0, r4
   816de:	4629      	mov	r1, r5
   816e0:	f000 fd80 	bl	821e4 <__aeabi_ddiv>
   816e4:	4602      	mov	r2, r0
   816e6:	460b      	mov	r3, r1
   816e8:	4650      	mov	r0, sl
   816ea:	4659      	mov	r1, fp
   816ec:	f000 fa9e 	bl	81c2c <__adddf3>
   816f0:	4602      	mov	r2, r0
   816f2:	460b      	mov	r3, r1
   816f4:	4630      	mov	r0, r6
   816f6:	4649      	mov	r1, r9
   816f8:	f000 fa98 	bl	81c2c <__adddf3>
   816fc:	4602      	mov	r2, r0
   816fe:	460b      	mov	r3, r1
   81700:	f000 fa94 	bl	81c2c <__adddf3>
   81704:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81708:	4b23      	ldr	r3, [pc, #140]	; (81798 <__ieee754_acos+0x218>)
   8170a:	429e      	cmp	r6, r3
   8170c:	dc46      	bgt.n	8179c <__ieee754_acos+0x21c>
   8170e:	a11c      	add	r1, pc, #112	; (adr r1, 81780 <__ieee754_acos+0x200>)
   81710:	e9d1 0100 	ldrd	r0, r1, [r1]
   81714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81718:	4602      	mov	r2, r0
   8171a:	460b      	mov	r3, r1
   8171c:	f000 fa84 	bl	81c28 <__aeabi_dsub>
   81720:	4602      	mov	r2, r0
   81722:	460b      	mov	r3, r1
   81724:	f000 fd5e 	bl	821e4 <__aeabi_ddiv>
   81728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8172c:	f3af 8000 	nop.w
   81730:	0dfdf709 	.word	0x0dfdf709
   81734:	3f023de1 	.word	0x3f023de1
   81738:	7501b288 	.word	0x7501b288
   8173c:	3f49efe0 	.word	0x3f49efe0
   81740:	b5688f3b 	.word	0xb5688f3b
   81744:	3fa48228 	.word	0x3fa48228
   81748:	0e884455 	.word	0x0e884455
   8174c:	3fc9c155 	.word	0x3fc9c155
   81750:	03eb6f7d 	.word	0x03eb6f7d
   81754:	3fd4d612 	.word	0x3fd4d612
   81758:	55555555 	.word	0x55555555
   8175c:	3fc55555 	.word	0x3fc55555
   81760:	b12e9282 	.word	0xb12e9282
   81764:	3fb3b8c5 	.word	0x3fb3b8c5
   81768:	1b8d0159 	.word	0x1b8d0159
   8176c:	3fe6066c 	.word	0x3fe6066c
   81770:	9c598ac8 	.word	0x9c598ac8
   81774:	40002ae5 	.word	0x40002ae5
   81778:	1c8a2d4b 	.word	0x1c8a2d4b
   8177c:	40033a27 	.word	0x40033a27
   81780:	54442d18 	.word	0x54442d18
   81784:	3ff921fb 	.word	0x3ff921fb
   81788:	3fefffff 	.word	0x3fefffff
   8178c:	3fdfffff 	.word	0x3fdfffff
   81790:	3ff00000 	.word	0x3ff00000
   81794:	3fe00000 	.word	0x3fe00000
   81798:	3c600000 	.word	0x3c600000
   8179c:	4602      	mov	r2, r0
   8179e:	460b      	mov	r3, r1
   817a0:	f000 fbf6 	bl	81f90 <__aeabi_dmul>
   817a4:	a388      	add	r3, pc, #544	; (adr r3, 819c8 <__ieee754_acos+0x448>)
   817a6:	e9d3 2300 	ldrd	r2, r3, [r3]
   817aa:	4606      	mov	r6, r0
   817ac:	460f      	mov	r7, r1
   817ae:	f000 fbef 	bl	81f90 <__aeabi_dmul>
   817b2:	a387      	add	r3, pc, #540	; (adr r3, 819d0 <__ieee754_acos+0x450>)
   817b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   817b8:	f000 fa38 	bl	81c2c <__adddf3>
   817bc:	4632      	mov	r2, r6
   817be:	463b      	mov	r3, r7
   817c0:	f000 fbe6 	bl	81f90 <__aeabi_dmul>
   817c4:	a384      	add	r3, pc, #528	; (adr r3, 819d8 <__ieee754_acos+0x458>)
   817c6:	e9d3 2300 	ldrd	r2, r3, [r3]
   817ca:	f000 fa2d 	bl	81c28 <__aeabi_dsub>
   817ce:	4632      	mov	r2, r6
   817d0:	463b      	mov	r3, r7
   817d2:	f000 fbdd 	bl	81f90 <__aeabi_dmul>
   817d6:	a382      	add	r3, pc, #520	; (adr r3, 819e0 <__ieee754_acos+0x460>)
   817d8:	e9d3 2300 	ldrd	r2, r3, [r3]
   817dc:	f000 fa26 	bl	81c2c <__adddf3>
   817e0:	4632      	mov	r2, r6
   817e2:	463b      	mov	r3, r7
   817e4:	f000 fbd4 	bl	81f90 <__aeabi_dmul>
   817e8:	a37f      	add	r3, pc, #508	; (adr r3, 819e8 <__ieee754_acos+0x468>)
   817ea:	e9d3 2300 	ldrd	r2, r3, [r3]
   817ee:	f000 fa1b 	bl	81c28 <__aeabi_dsub>
   817f2:	4632      	mov	r2, r6
   817f4:	463b      	mov	r3, r7
   817f6:	f000 fbcb 	bl	81f90 <__aeabi_dmul>
   817fa:	a37d      	add	r3, pc, #500	; (adr r3, 819f0 <__ieee754_acos+0x470>)
   817fc:	e9d3 2300 	ldrd	r2, r3, [r3]
   81800:	f000 fa14 	bl	81c2c <__adddf3>
   81804:	4632      	mov	r2, r6
   81806:	463b      	mov	r3, r7
   81808:	f000 fbc2 	bl	81f90 <__aeabi_dmul>
   8180c:	a37a      	add	r3, pc, #488	; (adr r3, 819f8 <__ieee754_acos+0x478>)
   8180e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81812:	4680      	mov	r8, r0
   81814:	4689      	mov	r9, r1
   81816:	4630      	mov	r0, r6
   81818:	4639      	mov	r1, r7
   8181a:	f000 fbb9 	bl	81f90 <__aeabi_dmul>
   8181e:	a378      	add	r3, pc, #480	; (adr r3, 81a00 <__ieee754_acos+0x480>)
   81820:	e9d3 2300 	ldrd	r2, r3, [r3]
   81824:	f000 fa00 	bl	81c28 <__aeabi_dsub>
   81828:	4632      	mov	r2, r6
   8182a:	463b      	mov	r3, r7
   8182c:	f000 fbb0 	bl	81f90 <__aeabi_dmul>
   81830:	a375      	add	r3, pc, #468	; (adr r3, 81a08 <__ieee754_acos+0x488>)
   81832:	e9d3 2300 	ldrd	r2, r3, [r3]
   81836:	f000 f9f9 	bl	81c2c <__adddf3>
   8183a:	4632      	mov	r2, r6
   8183c:	463b      	mov	r3, r7
   8183e:	f000 fba7 	bl	81f90 <__aeabi_dmul>
   81842:	a373      	add	r3, pc, #460	; (adr r3, 81a10 <__ieee754_acos+0x490>)
   81844:	e9d3 2300 	ldrd	r2, r3, [r3]
   81848:	f000 f9ee 	bl	81c28 <__aeabi_dsub>
   8184c:	4632      	mov	r2, r6
   8184e:	463b      	mov	r3, r7
   81850:	f000 fb9e 	bl	81f90 <__aeabi_dmul>
   81854:	2200      	movs	r2, #0
   81856:	4b76      	ldr	r3, [pc, #472]	; (81a30 <__ieee754_acos+0x4b0>)
   81858:	f000 f9e8 	bl	81c2c <__adddf3>
   8185c:	4602      	mov	r2, r0
   8185e:	460b      	mov	r3, r1
   81860:	4640      	mov	r0, r8
   81862:	4649      	mov	r1, r9
   81864:	f000 fcbe 	bl	821e4 <__aeabi_ddiv>
   81868:	4602      	mov	r2, r0
   8186a:	460b      	mov	r3, r1
   8186c:	4620      	mov	r0, r4
   8186e:	4629      	mov	r1, r5
   81870:	f000 fb8e 	bl	81f90 <__aeabi_dmul>
   81874:	4602      	mov	r2, r0
   81876:	460b      	mov	r3, r1
   81878:	a167      	add	r1, pc, #412	; (adr r1, 81a18 <__ieee754_acos+0x498>)
   8187a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8187e:	f000 f9d3 	bl	81c28 <__aeabi_dsub>
   81882:	4602      	mov	r2, r0
   81884:	460b      	mov	r3, r1
   81886:	4620      	mov	r0, r4
   81888:	4629      	mov	r1, r5
   8188a:	f000 f9cd 	bl	81c28 <__aeabi_dsub>
   8188e:	4602      	mov	r2, r0
   81890:	460b      	mov	r3, r1
   81892:	a163      	add	r1, pc, #396	; (adr r1, 81a20 <__ieee754_acos+0x4a0>)
   81894:	e9d1 0100 	ldrd	r0, r1, [r1]
   81898:	f000 f9c6 	bl	81c28 <__aeabi_dsub>
   8189c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818a0:	a161      	add	r1, pc, #388	; (adr r1, 81a28 <__ieee754_acos+0x4a8>)
   818a2:	e9d1 0100 	ldrd	r0, r1, [r1]
   818a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818aa:	2200      	movs	r2, #0
   818ac:	4b60      	ldr	r3, [pc, #384]	; (81a30 <__ieee754_acos+0x4b0>)
   818ae:	f000 f9bd 	bl	81c2c <__adddf3>
   818b2:	2200      	movs	r2, #0
   818b4:	4b5f      	ldr	r3, [pc, #380]	; (81a34 <__ieee754_acos+0x4b4>)
   818b6:	f000 fb6b 	bl	81f90 <__aeabi_dmul>
   818ba:	a343      	add	r3, pc, #268	; (adr r3, 819c8 <__ieee754_acos+0x448>)
   818bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   818c0:	4604      	mov	r4, r0
   818c2:	460d      	mov	r5, r1
   818c4:	f000 fb64 	bl	81f90 <__aeabi_dmul>
   818c8:	a341      	add	r3, pc, #260	; (adr r3, 819d0 <__ieee754_acos+0x450>)
   818ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   818ce:	f000 f9ad 	bl	81c2c <__adddf3>
   818d2:	4622      	mov	r2, r4
   818d4:	462b      	mov	r3, r5
   818d6:	f000 fb5b 	bl	81f90 <__aeabi_dmul>
   818da:	a33f      	add	r3, pc, #252	; (adr r3, 819d8 <__ieee754_acos+0x458>)
   818dc:	e9d3 2300 	ldrd	r2, r3, [r3]
   818e0:	f000 f9a2 	bl	81c28 <__aeabi_dsub>
   818e4:	4622      	mov	r2, r4
   818e6:	462b      	mov	r3, r5
   818e8:	f000 fb52 	bl	81f90 <__aeabi_dmul>
   818ec:	a33c      	add	r3, pc, #240	; (adr r3, 819e0 <__ieee754_acos+0x460>)
   818ee:	e9d3 2300 	ldrd	r2, r3, [r3]
   818f2:	f000 f99b 	bl	81c2c <__adddf3>
   818f6:	4622      	mov	r2, r4
   818f8:	462b      	mov	r3, r5
   818fa:	f000 fb49 	bl	81f90 <__aeabi_dmul>
   818fe:	a33a      	add	r3, pc, #232	; (adr r3, 819e8 <__ieee754_acos+0x468>)
   81900:	e9d3 2300 	ldrd	r2, r3, [r3]
   81904:	f000 f990 	bl	81c28 <__aeabi_dsub>
   81908:	4622      	mov	r2, r4
   8190a:	462b      	mov	r3, r5
   8190c:	f000 fb40 	bl	81f90 <__aeabi_dmul>
   81910:	a337      	add	r3, pc, #220	; (adr r3, 819f0 <__ieee754_acos+0x470>)
   81912:	e9d3 2300 	ldrd	r2, r3, [r3]
   81916:	f000 f989 	bl	81c2c <__adddf3>
   8191a:	4622      	mov	r2, r4
   8191c:	462b      	mov	r3, r5
   8191e:	f000 fb37 	bl	81f90 <__aeabi_dmul>
   81922:	4680      	mov	r8, r0
   81924:	4689      	mov	r9, r1
   81926:	4620      	mov	r0, r4
   81928:	4629      	mov	r1, r5
   8192a:	f000 f885 	bl	81a38 <__ieee754_sqrt>
   8192e:	a332      	add	r3, pc, #200	; (adr r3, 819f8 <__ieee754_acos+0x478>)
   81930:	e9d3 2300 	ldrd	r2, r3, [r3]
   81934:	4606      	mov	r6, r0
   81936:	460f      	mov	r7, r1
   81938:	4620      	mov	r0, r4
   8193a:	4629      	mov	r1, r5
   8193c:	f000 fb28 	bl	81f90 <__aeabi_dmul>
   81940:	a32f      	add	r3, pc, #188	; (adr r3, 81a00 <__ieee754_acos+0x480>)
   81942:	e9d3 2300 	ldrd	r2, r3, [r3]
   81946:	f000 f96f 	bl	81c28 <__aeabi_dsub>
   8194a:	4622      	mov	r2, r4
   8194c:	462b      	mov	r3, r5
   8194e:	f000 fb1f 	bl	81f90 <__aeabi_dmul>
   81952:	a32d      	add	r3, pc, #180	; (adr r3, 81a08 <__ieee754_acos+0x488>)
   81954:	e9d3 2300 	ldrd	r2, r3, [r3]
   81958:	f000 f968 	bl	81c2c <__adddf3>
   8195c:	4622      	mov	r2, r4
   8195e:	462b      	mov	r3, r5
   81960:	f000 fb16 	bl	81f90 <__aeabi_dmul>
   81964:	a32a      	add	r3, pc, #168	; (adr r3, 81a10 <__ieee754_acos+0x490>)
   81966:	e9d3 2300 	ldrd	r2, r3, [r3]
   8196a:	f000 f95d 	bl	81c28 <__aeabi_dsub>
   8196e:	4622      	mov	r2, r4
   81970:	462b      	mov	r3, r5
   81972:	f000 fb0d 	bl	81f90 <__aeabi_dmul>
   81976:	2200      	movs	r2, #0
   81978:	4b2d      	ldr	r3, [pc, #180]	; (81a30 <__ieee754_acos+0x4b0>)
   8197a:	f000 f957 	bl	81c2c <__adddf3>
   8197e:	4602      	mov	r2, r0
   81980:	460b      	mov	r3, r1
   81982:	4640      	mov	r0, r8
   81984:	4649      	mov	r1, r9
   81986:	f000 fc2d 	bl	821e4 <__aeabi_ddiv>
   8198a:	4632      	mov	r2, r6
   8198c:	463b      	mov	r3, r7
   8198e:	f000 faff 	bl	81f90 <__aeabi_dmul>
   81992:	a321      	add	r3, pc, #132	; (adr r3, 81a18 <__ieee754_acos+0x498>)
   81994:	e9d3 2300 	ldrd	r2, r3, [r3]
   81998:	f000 f946 	bl	81c28 <__aeabi_dsub>
   8199c:	4602      	mov	r2, r0
   8199e:	460b      	mov	r3, r1
   819a0:	4630      	mov	r0, r6
   819a2:	4639      	mov	r1, r7
   819a4:	f000 f942 	bl	81c2c <__adddf3>
   819a8:	4602      	mov	r2, r0
   819aa:	460b      	mov	r3, r1
   819ac:	f000 f93e 	bl	81c2c <__adddf3>
   819b0:	4602      	mov	r2, r0
   819b2:	460b      	mov	r3, r1
   819b4:	a11c      	add	r1, pc, #112	; (adr r1, 81a28 <__ieee754_acos+0x4a8>)
   819b6:	e9d1 0100 	ldrd	r0, r1, [r1]
   819ba:	f000 f935 	bl	81c28 <__aeabi_dsub>
   819be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   819c2:	bf00      	nop
   819c4:	f3af 8000 	nop.w
   819c8:	0dfdf709 	.word	0x0dfdf709
   819cc:	3f023de1 	.word	0x3f023de1
   819d0:	7501b288 	.word	0x7501b288
   819d4:	3f49efe0 	.word	0x3f49efe0
   819d8:	b5688f3b 	.word	0xb5688f3b
   819dc:	3fa48228 	.word	0x3fa48228
   819e0:	0e884455 	.word	0x0e884455
   819e4:	3fc9c155 	.word	0x3fc9c155
   819e8:	03eb6f7d 	.word	0x03eb6f7d
   819ec:	3fd4d612 	.word	0x3fd4d612
   819f0:	55555555 	.word	0x55555555
   819f4:	3fc55555 	.word	0x3fc55555
   819f8:	b12e9282 	.word	0xb12e9282
   819fc:	3fb3b8c5 	.word	0x3fb3b8c5
   81a00:	1b8d0159 	.word	0x1b8d0159
   81a04:	3fe6066c 	.word	0x3fe6066c
   81a08:	9c598ac8 	.word	0x9c598ac8
   81a0c:	40002ae5 	.word	0x40002ae5
   81a10:	1c8a2d4b 	.word	0x1c8a2d4b
   81a14:	40033a27 	.word	0x40033a27
   81a18:	33145c07 	.word	0x33145c07
   81a1c:	3c91a626 	.word	0x3c91a626
   81a20:	54442d18 	.word	0x54442d18
   81a24:	3ff921fb 	.word	0x3ff921fb
   81a28:	54442d18 	.word	0x54442d18
   81a2c:	400921fb 	.word	0x400921fb
   81a30:	3ff00000 	.word	0x3ff00000
   81a34:	3fe00000 	.word	0x3fe00000

00081a38 <__ieee754_sqrt>:
   81a38:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   81a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81a40:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   81a44:	f8df 816c 	ldr.w	r8, [pc, #364]	; 81bb4 <__ieee754_sqrt+0x17c>
   81a48:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   81a4c:	45c4      	cmp	ip, r8
   81a4e:	4606      	mov	r6, r0
   81a50:	460f      	mov	r7, r1
   81a52:	460b      	mov	r3, r1
   81a54:	4602      	mov	r2, r0
   81a56:	f000 808f 	beq.w	81b78 <__ieee754_sqrt+0x140>
   81a5a:	2900      	cmp	r1, #0
   81a5c:	dd6f      	ble.n	81b3e <__ieee754_sqrt+0x106>
   81a5e:	150f      	asrs	r7, r1, #20
   81a60:	d078      	beq.n	81b54 <__ieee754_sqrt+0x11c>
   81a62:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   81a66:	f3c3 0313 	ubfx	r3, r3, #0, #20
   81a6a:	07f9      	lsls	r1, r7, #31
   81a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81a70:	d460      	bmi.n	81b34 <__ieee754_sqrt+0xfc>
   81a72:	0fd1      	lsrs	r1, r2, #31
   81a74:	f04f 0c00 	mov.w	ip, #0
   81a78:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81a7c:	107f      	asrs	r7, r7, #1
   81a7e:	0052      	lsls	r2, r2, #1
   81a80:	4665      	mov	r5, ip
   81a82:	2016      	movs	r0, #22
   81a84:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81a88:	186c      	adds	r4, r5, r1
   81a8a:	429c      	cmp	r4, r3
   81a8c:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   81a90:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81a94:	dc02      	bgt.n	81a9c <__ieee754_sqrt+0x64>
   81a96:	1b1b      	subs	r3, r3, r4
   81a98:	1865      	adds	r5, r4, r1
   81a9a:	448c      	add	ip, r1
   81a9c:	3801      	subs	r0, #1
   81a9e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   81aa2:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81aa6:	d1ef      	bne.n	81a88 <__ieee754_sqrt+0x50>
   81aa8:	4680      	mov	r8, r0
   81aaa:	2620      	movs	r6, #32
   81aac:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81ab0:	e009      	b.n	81ac6 <__ieee754_sqrt+0x8e>
   81ab2:	d023      	beq.n	81afc <__ieee754_sqrt+0xc4>
   81ab4:	0fd4      	lsrs	r4, r2, #31
   81ab6:	3e01      	subs	r6, #1
   81ab8:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81abc:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   81ac0:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81ac4:	d01e      	beq.n	81b04 <__ieee754_sqrt+0xcc>
   81ac6:	42ab      	cmp	r3, r5
   81ac8:	eb01 0408 	add.w	r4, r1, r8
   81acc:	ddf1      	ble.n	81ab2 <__ieee754_sqrt+0x7a>
   81ace:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   81ad2:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   81ad6:	eb04 0801 	add.w	r8, r4, r1
   81ada:	d009      	beq.n	81af0 <__ieee754_sqrt+0xb8>
   81adc:	46a9      	mov	r9, r5
   81ade:	1b5b      	subs	r3, r3, r5
   81ae0:	4294      	cmp	r4, r2
   81ae2:	bf88      	it	hi
   81ae4:	f103 33ff 	addhi.w	r3, r3, #4294967295
   81ae8:	1b12      	subs	r2, r2, r4
   81aea:	4408      	add	r0, r1
   81aec:	464d      	mov	r5, r9
   81aee:	e7e1      	b.n	81ab4 <__ieee754_sqrt+0x7c>
   81af0:	f1b8 0f00 	cmp.w	r8, #0
   81af4:	dbf2      	blt.n	81adc <__ieee754_sqrt+0xa4>
   81af6:	f105 0901 	add.w	r9, r5, #1
   81afa:	e7f0      	b.n	81ade <__ieee754_sqrt+0xa6>
   81afc:	4294      	cmp	r4, r2
   81afe:	d9e6      	bls.n	81ace <__ieee754_sqrt+0x96>
   81b00:	461d      	mov	r5, r3
   81b02:	e7d7      	b.n	81ab4 <__ieee754_sqrt+0x7c>
   81b04:	431a      	orrs	r2, r3
   81b06:	d004      	beq.n	81b12 <__ieee754_sqrt+0xda>
   81b08:	1c43      	adds	r3, r0, #1
   81b0a:	d041      	beq.n	81b90 <__ieee754_sqrt+0x158>
   81b0c:	f000 0301 	and.w	r3, r0, #1
   81b10:	4418      	add	r0, r3
   81b12:	0846      	lsrs	r6, r0, #1
   81b14:	ea4f 036c 	mov.w	r3, ip, asr #1
   81b18:	f01c 0f01 	tst.w	ip, #1
   81b1c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   81b20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81b24:	bf18      	it	ne
   81b26:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   81b2a:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   81b2e:	4630      	mov	r0, r6
   81b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b34:	0fd1      	lsrs	r1, r2, #31
   81b36:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81b3a:	0052      	lsls	r2, r2, #1
   81b3c:	e799      	b.n	81a72 <__ieee754_sqrt+0x3a>
   81b3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   81b42:	4303      	orrs	r3, r0
   81b44:	d022      	beq.n	81b8c <__ieee754_sqrt+0x154>
   81b46:	bb51      	cbnz	r1, 81b9e <__ieee754_sqrt+0x166>
   81b48:	460f      	mov	r7, r1
   81b4a:	0ad3      	lsrs	r3, r2, #11
   81b4c:	3f15      	subs	r7, #21
   81b4e:	0552      	lsls	r2, r2, #21
   81b50:	2b00      	cmp	r3, #0
   81b52:	d0fa      	beq.n	81b4a <__ieee754_sqrt+0x112>
   81b54:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   81b58:	d11d      	bne.n	81b96 <__ieee754_sqrt+0x15e>
   81b5a:	005b      	lsls	r3, r3, #1
   81b5c:	02d8      	lsls	r0, r3, #11
   81b5e:	f101 0101 	add.w	r1, r1, #1
   81b62:	d5fa      	bpl.n	81b5a <__ieee754_sqrt+0x122>
   81b64:	f1c1 0001 	rsb	r0, r1, #1
   81b68:	f1c1 0420 	rsb	r4, r1, #32
   81b6c:	fa22 f404 	lsr.w	r4, r2, r4
   81b70:	4407      	add	r7, r0
   81b72:	408a      	lsls	r2, r1
   81b74:	4323      	orrs	r3, r4
   81b76:	e774      	b.n	81a62 <__ieee754_sqrt+0x2a>
   81b78:	4602      	mov	r2, r0
   81b7a:	460b      	mov	r3, r1
   81b7c:	f000 fa08 	bl	81f90 <__aeabi_dmul>
   81b80:	4632      	mov	r2, r6
   81b82:	463b      	mov	r3, r7
   81b84:	f000 f852 	bl	81c2c <__adddf3>
   81b88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b90:	f10c 0c01 	add.w	ip, ip, #1
   81b94:	e7be      	b.n	81b14 <__ieee754_sqrt+0xdc>
   81b96:	2420      	movs	r4, #32
   81b98:	2001      	movs	r0, #1
   81b9a:	2100      	movs	r1, #0
   81b9c:	e7e6      	b.n	81b6c <__ieee754_sqrt+0x134>
   81b9e:	4602      	mov	r2, r0
   81ba0:	460b      	mov	r3, r1
   81ba2:	f000 f841 	bl	81c28 <__aeabi_dsub>
   81ba6:	4602      	mov	r2, r0
   81ba8:	460b      	mov	r3, r1
   81baa:	f000 fb1b 	bl	821e4 <__aeabi_ddiv>
   81bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81bb2:	bf00      	nop
   81bb4:	7ff00000 	.word	0x7ff00000

00081bb8 <fabs>:
   81bb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81bbc:	4770      	bx	lr
   81bbe:	bf00      	nop

00081bc0 <__fpclassifyd>:
   81bc0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81bc4:	b410      	push	{r4}
   81bc6:	d008      	beq.n	81bda <__fpclassifyd+0x1a>
   81bc8:	4a0f      	ldr	r2, [pc, #60]	; (81c08 <__fpclassifyd+0x48>)
   81bca:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   81bce:	4294      	cmp	r4, r2
   81bd0:	d80a      	bhi.n	81be8 <__fpclassifyd+0x28>
   81bd2:	2004      	movs	r0, #4
   81bd4:	f85d 4b04 	ldr.w	r4, [sp], #4
   81bd8:	4770      	bx	lr
   81bda:	2800      	cmp	r0, #0
   81bdc:	bf0c      	ite	eq
   81bde:	2002      	moveq	r0, #2
   81be0:	2003      	movne	r0, #3
   81be2:	f85d 4b04 	ldr.w	r4, [sp], #4
   81be6:	4770      	bx	lr
   81be8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81bec:	d201      	bcs.n	81bf2 <__fpclassifyd+0x32>
   81bee:	2003      	movs	r0, #3
   81bf0:	e7f7      	b.n	81be2 <__fpclassifyd+0x22>
   81bf2:	4a06      	ldr	r2, [pc, #24]	; (81c0c <__fpclassifyd+0x4c>)
   81bf4:	4293      	cmp	r3, r2
   81bf6:	d001      	beq.n	81bfc <__fpclassifyd+0x3c>
   81bf8:	2000      	movs	r0, #0
   81bfa:	e7f2      	b.n	81be2 <__fpclassifyd+0x22>
   81bfc:	f1d0 0001 	rsbs	r0, r0, #1
   81c00:	bf38      	it	cc
   81c02:	2000      	movcc	r0, #0
   81c04:	e7ed      	b.n	81be2 <__fpclassifyd+0x22>
   81c06:	bf00      	nop
   81c08:	7fdfffff 	.word	0x7fdfffff
   81c0c:	7ff00000 	.word	0x7ff00000

00081c10 <matherr>:
   81c10:	2000      	movs	r0, #0
   81c12:	4770      	bx	lr

00081c14 <nan>:
   81c14:	2000      	movs	r0, #0
   81c16:	4901      	ldr	r1, [pc, #4]	; (81c1c <nan+0x8>)
   81c18:	4770      	bx	lr
   81c1a:	bf00      	nop
   81c1c:	7ff80000 	.word	0x7ff80000

00081c20 <__aeabi_drsub>:
   81c20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81c24:	e002      	b.n	81c2c <__adddf3>
   81c26:	bf00      	nop

00081c28 <__aeabi_dsub>:
   81c28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081c2c <__adddf3>:
   81c2c:	b530      	push	{r4, r5, lr}
   81c2e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81c32:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81c36:	ea94 0f05 	teq	r4, r5
   81c3a:	bf08      	it	eq
   81c3c:	ea90 0f02 	teqeq	r0, r2
   81c40:	bf1f      	itttt	ne
   81c42:	ea54 0c00 	orrsne.w	ip, r4, r0
   81c46:	ea55 0c02 	orrsne.w	ip, r5, r2
   81c4a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81c4e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81c52:	f000 80e2 	beq.w	81e1a <__adddf3+0x1ee>
   81c56:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81c5a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81c5e:	bfb8      	it	lt
   81c60:	426d      	neglt	r5, r5
   81c62:	dd0c      	ble.n	81c7e <__adddf3+0x52>
   81c64:	442c      	add	r4, r5
   81c66:	ea80 0202 	eor.w	r2, r0, r2
   81c6a:	ea81 0303 	eor.w	r3, r1, r3
   81c6e:	ea82 0000 	eor.w	r0, r2, r0
   81c72:	ea83 0101 	eor.w	r1, r3, r1
   81c76:	ea80 0202 	eor.w	r2, r0, r2
   81c7a:	ea81 0303 	eor.w	r3, r1, r3
   81c7e:	2d36      	cmp	r5, #54	; 0x36
   81c80:	bf88      	it	hi
   81c82:	bd30      	pophi	{r4, r5, pc}
   81c84:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81c88:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81c8c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81c90:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81c94:	d002      	beq.n	81c9c <__adddf3+0x70>
   81c96:	4240      	negs	r0, r0
   81c98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81c9c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81ca0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81ca4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81ca8:	d002      	beq.n	81cb0 <__adddf3+0x84>
   81caa:	4252      	negs	r2, r2
   81cac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81cb0:	ea94 0f05 	teq	r4, r5
   81cb4:	f000 80a7 	beq.w	81e06 <__adddf3+0x1da>
   81cb8:	f1a4 0401 	sub.w	r4, r4, #1
   81cbc:	f1d5 0e20 	rsbs	lr, r5, #32
   81cc0:	db0d      	blt.n	81cde <__adddf3+0xb2>
   81cc2:	fa02 fc0e 	lsl.w	ip, r2, lr
   81cc6:	fa22 f205 	lsr.w	r2, r2, r5
   81cca:	1880      	adds	r0, r0, r2
   81ccc:	f141 0100 	adc.w	r1, r1, #0
   81cd0:	fa03 f20e 	lsl.w	r2, r3, lr
   81cd4:	1880      	adds	r0, r0, r2
   81cd6:	fa43 f305 	asr.w	r3, r3, r5
   81cda:	4159      	adcs	r1, r3
   81cdc:	e00e      	b.n	81cfc <__adddf3+0xd0>
   81cde:	f1a5 0520 	sub.w	r5, r5, #32
   81ce2:	f10e 0e20 	add.w	lr, lr, #32
   81ce6:	2a01      	cmp	r2, #1
   81ce8:	fa03 fc0e 	lsl.w	ip, r3, lr
   81cec:	bf28      	it	cs
   81cee:	f04c 0c02 	orrcs.w	ip, ip, #2
   81cf2:	fa43 f305 	asr.w	r3, r3, r5
   81cf6:	18c0      	adds	r0, r0, r3
   81cf8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81cfc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81d00:	d507      	bpl.n	81d12 <__adddf3+0xe6>
   81d02:	f04f 0e00 	mov.w	lr, #0
   81d06:	f1dc 0c00 	rsbs	ip, ip, #0
   81d0a:	eb7e 0000 	sbcs.w	r0, lr, r0
   81d0e:	eb6e 0101 	sbc.w	r1, lr, r1
   81d12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81d16:	d31b      	bcc.n	81d50 <__adddf3+0x124>
   81d18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81d1c:	d30c      	bcc.n	81d38 <__adddf3+0x10c>
   81d1e:	0849      	lsrs	r1, r1, #1
   81d20:	ea5f 0030 	movs.w	r0, r0, rrx
   81d24:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81d28:	f104 0401 	add.w	r4, r4, #1
   81d2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81d30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81d34:	f080 809a 	bcs.w	81e6c <__adddf3+0x240>
   81d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81d3c:	bf08      	it	eq
   81d3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81d42:	f150 0000 	adcs.w	r0, r0, #0
   81d46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81d4a:	ea41 0105 	orr.w	r1, r1, r5
   81d4e:	bd30      	pop	{r4, r5, pc}
   81d50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81d54:	4140      	adcs	r0, r0
   81d56:	eb41 0101 	adc.w	r1, r1, r1
   81d5a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81d5e:	f1a4 0401 	sub.w	r4, r4, #1
   81d62:	d1e9      	bne.n	81d38 <__adddf3+0x10c>
   81d64:	f091 0f00 	teq	r1, #0
   81d68:	bf04      	itt	eq
   81d6a:	4601      	moveq	r1, r0
   81d6c:	2000      	moveq	r0, #0
   81d6e:	fab1 f381 	clz	r3, r1
   81d72:	bf08      	it	eq
   81d74:	3320      	addeq	r3, #32
   81d76:	f1a3 030b 	sub.w	r3, r3, #11
   81d7a:	f1b3 0220 	subs.w	r2, r3, #32
   81d7e:	da0c      	bge.n	81d9a <__adddf3+0x16e>
   81d80:	320c      	adds	r2, #12
   81d82:	dd08      	ble.n	81d96 <__adddf3+0x16a>
   81d84:	f102 0c14 	add.w	ip, r2, #20
   81d88:	f1c2 020c 	rsb	r2, r2, #12
   81d8c:	fa01 f00c 	lsl.w	r0, r1, ip
   81d90:	fa21 f102 	lsr.w	r1, r1, r2
   81d94:	e00c      	b.n	81db0 <__adddf3+0x184>
   81d96:	f102 0214 	add.w	r2, r2, #20
   81d9a:	bfd8      	it	le
   81d9c:	f1c2 0c20 	rsble	ip, r2, #32
   81da0:	fa01 f102 	lsl.w	r1, r1, r2
   81da4:	fa20 fc0c 	lsr.w	ip, r0, ip
   81da8:	bfdc      	itt	le
   81daa:	ea41 010c 	orrle.w	r1, r1, ip
   81dae:	4090      	lslle	r0, r2
   81db0:	1ae4      	subs	r4, r4, r3
   81db2:	bfa2      	ittt	ge
   81db4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81db8:	4329      	orrge	r1, r5
   81dba:	bd30      	popge	{r4, r5, pc}
   81dbc:	ea6f 0404 	mvn.w	r4, r4
   81dc0:	3c1f      	subs	r4, #31
   81dc2:	da1c      	bge.n	81dfe <__adddf3+0x1d2>
   81dc4:	340c      	adds	r4, #12
   81dc6:	dc0e      	bgt.n	81de6 <__adddf3+0x1ba>
   81dc8:	f104 0414 	add.w	r4, r4, #20
   81dcc:	f1c4 0220 	rsb	r2, r4, #32
   81dd0:	fa20 f004 	lsr.w	r0, r0, r4
   81dd4:	fa01 f302 	lsl.w	r3, r1, r2
   81dd8:	ea40 0003 	orr.w	r0, r0, r3
   81ddc:	fa21 f304 	lsr.w	r3, r1, r4
   81de0:	ea45 0103 	orr.w	r1, r5, r3
   81de4:	bd30      	pop	{r4, r5, pc}
   81de6:	f1c4 040c 	rsb	r4, r4, #12
   81dea:	f1c4 0220 	rsb	r2, r4, #32
   81dee:	fa20 f002 	lsr.w	r0, r0, r2
   81df2:	fa01 f304 	lsl.w	r3, r1, r4
   81df6:	ea40 0003 	orr.w	r0, r0, r3
   81dfa:	4629      	mov	r1, r5
   81dfc:	bd30      	pop	{r4, r5, pc}
   81dfe:	fa21 f004 	lsr.w	r0, r1, r4
   81e02:	4629      	mov	r1, r5
   81e04:	bd30      	pop	{r4, r5, pc}
   81e06:	f094 0f00 	teq	r4, #0
   81e0a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81e0e:	bf06      	itte	eq
   81e10:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81e14:	3401      	addeq	r4, #1
   81e16:	3d01      	subne	r5, #1
   81e18:	e74e      	b.n	81cb8 <__adddf3+0x8c>
   81e1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81e1e:	bf18      	it	ne
   81e20:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81e24:	d029      	beq.n	81e7a <__adddf3+0x24e>
   81e26:	ea94 0f05 	teq	r4, r5
   81e2a:	bf08      	it	eq
   81e2c:	ea90 0f02 	teqeq	r0, r2
   81e30:	d005      	beq.n	81e3e <__adddf3+0x212>
   81e32:	ea54 0c00 	orrs.w	ip, r4, r0
   81e36:	bf04      	itt	eq
   81e38:	4619      	moveq	r1, r3
   81e3a:	4610      	moveq	r0, r2
   81e3c:	bd30      	pop	{r4, r5, pc}
   81e3e:	ea91 0f03 	teq	r1, r3
   81e42:	bf1e      	ittt	ne
   81e44:	2100      	movne	r1, #0
   81e46:	2000      	movne	r0, #0
   81e48:	bd30      	popne	{r4, r5, pc}
   81e4a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81e4e:	d105      	bne.n	81e5c <__adddf3+0x230>
   81e50:	0040      	lsls	r0, r0, #1
   81e52:	4149      	adcs	r1, r1
   81e54:	bf28      	it	cs
   81e56:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81e5a:	bd30      	pop	{r4, r5, pc}
   81e5c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81e60:	bf3c      	itt	cc
   81e62:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81e66:	bd30      	popcc	{r4, r5, pc}
   81e68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81e6c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81e70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81e74:	f04f 0000 	mov.w	r0, #0
   81e78:	bd30      	pop	{r4, r5, pc}
   81e7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81e7e:	bf1a      	itte	ne
   81e80:	4619      	movne	r1, r3
   81e82:	4610      	movne	r0, r2
   81e84:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81e88:	bf1c      	itt	ne
   81e8a:	460b      	movne	r3, r1
   81e8c:	4602      	movne	r2, r0
   81e8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81e92:	bf06      	itte	eq
   81e94:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81e98:	ea91 0f03 	teqeq	r1, r3
   81e9c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81ea0:	bd30      	pop	{r4, r5, pc}
   81ea2:	bf00      	nop

00081ea4 <__aeabi_ui2d>:
   81ea4:	f090 0f00 	teq	r0, #0
   81ea8:	bf04      	itt	eq
   81eaa:	2100      	moveq	r1, #0
   81eac:	4770      	bxeq	lr
   81eae:	b530      	push	{r4, r5, lr}
   81eb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81eb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81eb8:	f04f 0500 	mov.w	r5, #0
   81ebc:	f04f 0100 	mov.w	r1, #0
   81ec0:	e750      	b.n	81d64 <__adddf3+0x138>
   81ec2:	bf00      	nop

00081ec4 <__aeabi_i2d>:
   81ec4:	f090 0f00 	teq	r0, #0
   81ec8:	bf04      	itt	eq
   81eca:	2100      	moveq	r1, #0
   81ecc:	4770      	bxeq	lr
   81ece:	b530      	push	{r4, r5, lr}
   81ed0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81ed4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81ed8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81edc:	bf48      	it	mi
   81ede:	4240      	negmi	r0, r0
   81ee0:	f04f 0100 	mov.w	r1, #0
   81ee4:	e73e      	b.n	81d64 <__adddf3+0x138>
   81ee6:	bf00      	nop

00081ee8 <__aeabi_f2d>:
   81ee8:	0042      	lsls	r2, r0, #1
   81eea:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81eee:	ea4f 0131 	mov.w	r1, r1, rrx
   81ef2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81ef6:	bf1f      	itttt	ne
   81ef8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81efc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81f00:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81f04:	4770      	bxne	lr
   81f06:	f092 0f00 	teq	r2, #0
   81f0a:	bf14      	ite	ne
   81f0c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81f10:	4770      	bxeq	lr
   81f12:	b530      	push	{r4, r5, lr}
   81f14:	f44f 7460 	mov.w	r4, #896	; 0x380
   81f18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81f1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81f20:	e720      	b.n	81d64 <__adddf3+0x138>
   81f22:	bf00      	nop

00081f24 <__aeabi_ul2d>:
   81f24:	ea50 0201 	orrs.w	r2, r0, r1
   81f28:	bf08      	it	eq
   81f2a:	4770      	bxeq	lr
   81f2c:	b530      	push	{r4, r5, lr}
   81f2e:	f04f 0500 	mov.w	r5, #0
   81f32:	e00a      	b.n	81f4a <__aeabi_l2d+0x16>

00081f34 <__aeabi_l2d>:
   81f34:	ea50 0201 	orrs.w	r2, r0, r1
   81f38:	bf08      	it	eq
   81f3a:	4770      	bxeq	lr
   81f3c:	b530      	push	{r4, r5, lr}
   81f3e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81f42:	d502      	bpl.n	81f4a <__aeabi_l2d+0x16>
   81f44:	4240      	negs	r0, r0
   81f46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81f4a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81f4e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81f52:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81f56:	f43f aedc 	beq.w	81d12 <__adddf3+0xe6>
   81f5a:	f04f 0203 	mov.w	r2, #3
   81f5e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81f62:	bf18      	it	ne
   81f64:	3203      	addne	r2, #3
   81f66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81f6a:	bf18      	it	ne
   81f6c:	3203      	addne	r2, #3
   81f6e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81f72:	f1c2 0320 	rsb	r3, r2, #32
   81f76:	fa00 fc03 	lsl.w	ip, r0, r3
   81f7a:	fa20 f002 	lsr.w	r0, r0, r2
   81f7e:	fa01 fe03 	lsl.w	lr, r1, r3
   81f82:	ea40 000e 	orr.w	r0, r0, lr
   81f86:	fa21 f102 	lsr.w	r1, r1, r2
   81f8a:	4414      	add	r4, r2
   81f8c:	e6c1      	b.n	81d12 <__adddf3+0xe6>
   81f8e:	bf00      	nop

00081f90 <__aeabi_dmul>:
   81f90:	b570      	push	{r4, r5, r6, lr}
   81f92:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81f96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81f9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81f9e:	bf1d      	ittte	ne
   81fa0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81fa4:	ea94 0f0c 	teqne	r4, ip
   81fa8:	ea95 0f0c 	teqne	r5, ip
   81fac:	f000 f8de 	bleq	8216c <__aeabi_dmul+0x1dc>
   81fb0:	442c      	add	r4, r5
   81fb2:	ea81 0603 	eor.w	r6, r1, r3
   81fb6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81fba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81fbe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81fc2:	bf18      	it	ne
   81fc4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81fc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81fcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81fd0:	d038      	beq.n	82044 <__aeabi_dmul+0xb4>
   81fd2:	fba0 ce02 	umull	ip, lr, r0, r2
   81fd6:	f04f 0500 	mov.w	r5, #0
   81fda:	fbe1 e502 	umlal	lr, r5, r1, r2
   81fde:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81fe2:	fbe0 e503 	umlal	lr, r5, r0, r3
   81fe6:	f04f 0600 	mov.w	r6, #0
   81fea:	fbe1 5603 	umlal	r5, r6, r1, r3
   81fee:	f09c 0f00 	teq	ip, #0
   81ff2:	bf18      	it	ne
   81ff4:	f04e 0e01 	orrne.w	lr, lr, #1
   81ff8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81ffc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82000:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82004:	d204      	bcs.n	82010 <__aeabi_dmul+0x80>
   82006:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8200a:	416d      	adcs	r5, r5
   8200c:	eb46 0606 	adc.w	r6, r6, r6
   82010:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82014:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82018:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8201c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82020:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82024:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82028:	bf88      	it	hi
   8202a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8202e:	d81e      	bhi.n	8206e <__aeabi_dmul+0xde>
   82030:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82034:	bf08      	it	eq
   82036:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8203a:	f150 0000 	adcs.w	r0, r0, #0
   8203e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82042:	bd70      	pop	{r4, r5, r6, pc}
   82044:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82048:	ea46 0101 	orr.w	r1, r6, r1
   8204c:	ea40 0002 	orr.w	r0, r0, r2
   82050:	ea81 0103 	eor.w	r1, r1, r3
   82054:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82058:	bfc2      	ittt	gt
   8205a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8205e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82062:	bd70      	popgt	{r4, r5, r6, pc}
   82064:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82068:	f04f 0e00 	mov.w	lr, #0
   8206c:	3c01      	subs	r4, #1
   8206e:	f300 80ab 	bgt.w	821c8 <__aeabi_dmul+0x238>
   82072:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82076:	bfde      	ittt	le
   82078:	2000      	movle	r0, #0
   8207a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8207e:	bd70      	pople	{r4, r5, r6, pc}
   82080:	f1c4 0400 	rsb	r4, r4, #0
   82084:	3c20      	subs	r4, #32
   82086:	da35      	bge.n	820f4 <__aeabi_dmul+0x164>
   82088:	340c      	adds	r4, #12
   8208a:	dc1b      	bgt.n	820c4 <__aeabi_dmul+0x134>
   8208c:	f104 0414 	add.w	r4, r4, #20
   82090:	f1c4 0520 	rsb	r5, r4, #32
   82094:	fa00 f305 	lsl.w	r3, r0, r5
   82098:	fa20 f004 	lsr.w	r0, r0, r4
   8209c:	fa01 f205 	lsl.w	r2, r1, r5
   820a0:	ea40 0002 	orr.w	r0, r0, r2
   820a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   820a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   820ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   820b0:	fa21 f604 	lsr.w	r6, r1, r4
   820b4:	eb42 0106 	adc.w	r1, r2, r6
   820b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   820bc:	bf08      	it	eq
   820be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   820c2:	bd70      	pop	{r4, r5, r6, pc}
   820c4:	f1c4 040c 	rsb	r4, r4, #12
   820c8:	f1c4 0520 	rsb	r5, r4, #32
   820cc:	fa00 f304 	lsl.w	r3, r0, r4
   820d0:	fa20 f005 	lsr.w	r0, r0, r5
   820d4:	fa01 f204 	lsl.w	r2, r1, r4
   820d8:	ea40 0002 	orr.w	r0, r0, r2
   820dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   820e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   820e4:	f141 0100 	adc.w	r1, r1, #0
   820e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   820ec:	bf08      	it	eq
   820ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   820f2:	bd70      	pop	{r4, r5, r6, pc}
   820f4:	f1c4 0520 	rsb	r5, r4, #32
   820f8:	fa00 f205 	lsl.w	r2, r0, r5
   820fc:	ea4e 0e02 	orr.w	lr, lr, r2
   82100:	fa20 f304 	lsr.w	r3, r0, r4
   82104:	fa01 f205 	lsl.w	r2, r1, r5
   82108:	ea43 0302 	orr.w	r3, r3, r2
   8210c:	fa21 f004 	lsr.w	r0, r1, r4
   82110:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82114:	fa21 f204 	lsr.w	r2, r1, r4
   82118:	ea20 0002 	bic.w	r0, r0, r2
   8211c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82120:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82124:	bf08      	it	eq
   82126:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8212a:	bd70      	pop	{r4, r5, r6, pc}
   8212c:	f094 0f00 	teq	r4, #0
   82130:	d10f      	bne.n	82152 <__aeabi_dmul+0x1c2>
   82132:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82136:	0040      	lsls	r0, r0, #1
   82138:	eb41 0101 	adc.w	r1, r1, r1
   8213c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82140:	bf08      	it	eq
   82142:	3c01      	subeq	r4, #1
   82144:	d0f7      	beq.n	82136 <__aeabi_dmul+0x1a6>
   82146:	ea41 0106 	orr.w	r1, r1, r6
   8214a:	f095 0f00 	teq	r5, #0
   8214e:	bf18      	it	ne
   82150:	4770      	bxne	lr
   82152:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82156:	0052      	lsls	r2, r2, #1
   82158:	eb43 0303 	adc.w	r3, r3, r3
   8215c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82160:	bf08      	it	eq
   82162:	3d01      	subeq	r5, #1
   82164:	d0f7      	beq.n	82156 <__aeabi_dmul+0x1c6>
   82166:	ea43 0306 	orr.w	r3, r3, r6
   8216a:	4770      	bx	lr
   8216c:	ea94 0f0c 	teq	r4, ip
   82170:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82174:	bf18      	it	ne
   82176:	ea95 0f0c 	teqne	r5, ip
   8217a:	d00c      	beq.n	82196 <__aeabi_dmul+0x206>
   8217c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82180:	bf18      	it	ne
   82182:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82186:	d1d1      	bne.n	8212c <__aeabi_dmul+0x19c>
   82188:	ea81 0103 	eor.w	r1, r1, r3
   8218c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82190:	f04f 0000 	mov.w	r0, #0
   82194:	bd70      	pop	{r4, r5, r6, pc}
   82196:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8219a:	bf06      	itte	eq
   8219c:	4610      	moveq	r0, r2
   8219e:	4619      	moveq	r1, r3
   821a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   821a4:	d019      	beq.n	821da <__aeabi_dmul+0x24a>
   821a6:	ea94 0f0c 	teq	r4, ip
   821aa:	d102      	bne.n	821b2 <__aeabi_dmul+0x222>
   821ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   821b0:	d113      	bne.n	821da <__aeabi_dmul+0x24a>
   821b2:	ea95 0f0c 	teq	r5, ip
   821b6:	d105      	bne.n	821c4 <__aeabi_dmul+0x234>
   821b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   821bc:	bf1c      	itt	ne
   821be:	4610      	movne	r0, r2
   821c0:	4619      	movne	r1, r3
   821c2:	d10a      	bne.n	821da <__aeabi_dmul+0x24a>
   821c4:	ea81 0103 	eor.w	r1, r1, r3
   821c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   821cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   821d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   821d4:	f04f 0000 	mov.w	r0, #0
   821d8:	bd70      	pop	{r4, r5, r6, pc}
   821da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   821de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   821e2:	bd70      	pop	{r4, r5, r6, pc}

000821e4 <__aeabi_ddiv>:
   821e4:	b570      	push	{r4, r5, r6, lr}
   821e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   821ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   821ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   821f2:	bf1d      	ittte	ne
   821f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   821f8:	ea94 0f0c 	teqne	r4, ip
   821fc:	ea95 0f0c 	teqne	r5, ip
   82200:	f000 f8a7 	bleq	82352 <__aeabi_ddiv+0x16e>
   82204:	eba4 0405 	sub.w	r4, r4, r5
   82208:	ea81 0e03 	eor.w	lr, r1, r3
   8220c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82210:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82214:	f000 8088 	beq.w	82328 <__aeabi_ddiv+0x144>
   82218:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8221c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82220:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82224:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82228:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8222c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82230:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82234:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82238:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8223c:	429d      	cmp	r5, r3
   8223e:	bf08      	it	eq
   82240:	4296      	cmpeq	r6, r2
   82242:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82246:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8224a:	d202      	bcs.n	82252 <__aeabi_ddiv+0x6e>
   8224c:	085b      	lsrs	r3, r3, #1
   8224e:	ea4f 0232 	mov.w	r2, r2, rrx
   82252:	1ab6      	subs	r6, r6, r2
   82254:	eb65 0503 	sbc.w	r5, r5, r3
   82258:	085b      	lsrs	r3, r3, #1
   8225a:	ea4f 0232 	mov.w	r2, r2, rrx
   8225e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82262:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82266:	ebb6 0e02 	subs.w	lr, r6, r2
   8226a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8226e:	bf22      	ittt	cs
   82270:	1ab6      	subcs	r6, r6, r2
   82272:	4675      	movcs	r5, lr
   82274:	ea40 000c 	orrcs.w	r0, r0, ip
   82278:	085b      	lsrs	r3, r3, #1
   8227a:	ea4f 0232 	mov.w	r2, r2, rrx
   8227e:	ebb6 0e02 	subs.w	lr, r6, r2
   82282:	eb75 0e03 	sbcs.w	lr, r5, r3
   82286:	bf22      	ittt	cs
   82288:	1ab6      	subcs	r6, r6, r2
   8228a:	4675      	movcs	r5, lr
   8228c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82290:	085b      	lsrs	r3, r3, #1
   82292:	ea4f 0232 	mov.w	r2, r2, rrx
   82296:	ebb6 0e02 	subs.w	lr, r6, r2
   8229a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8229e:	bf22      	ittt	cs
   822a0:	1ab6      	subcs	r6, r6, r2
   822a2:	4675      	movcs	r5, lr
   822a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   822a8:	085b      	lsrs	r3, r3, #1
   822aa:	ea4f 0232 	mov.w	r2, r2, rrx
   822ae:	ebb6 0e02 	subs.w	lr, r6, r2
   822b2:	eb75 0e03 	sbcs.w	lr, r5, r3
   822b6:	bf22      	ittt	cs
   822b8:	1ab6      	subcs	r6, r6, r2
   822ba:	4675      	movcs	r5, lr
   822bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   822c0:	ea55 0e06 	orrs.w	lr, r5, r6
   822c4:	d018      	beq.n	822f8 <__aeabi_ddiv+0x114>
   822c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   822ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   822ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
   822d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   822d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   822da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   822de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   822e2:	d1c0      	bne.n	82266 <__aeabi_ddiv+0x82>
   822e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   822e8:	d10b      	bne.n	82302 <__aeabi_ddiv+0x11e>
   822ea:	ea41 0100 	orr.w	r1, r1, r0
   822ee:	f04f 0000 	mov.w	r0, #0
   822f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   822f6:	e7b6      	b.n	82266 <__aeabi_ddiv+0x82>
   822f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   822fc:	bf04      	itt	eq
   822fe:	4301      	orreq	r1, r0
   82300:	2000      	moveq	r0, #0
   82302:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82306:	bf88      	it	hi
   82308:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8230c:	f63f aeaf 	bhi.w	8206e <__aeabi_dmul+0xde>
   82310:	ebb5 0c03 	subs.w	ip, r5, r3
   82314:	bf04      	itt	eq
   82316:	ebb6 0c02 	subseq.w	ip, r6, r2
   8231a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8231e:	f150 0000 	adcs.w	r0, r0, #0
   82322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82326:	bd70      	pop	{r4, r5, r6, pc}
   82328:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8232c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82330:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82334:	bfc2      	ittt	gt
   82336:	ebd4 050c 	rsbsgt	r5, r4, ip
   8233a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8233e:	bd70      	popgt	{r4, r5, r6, pc}
   82340:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82344:	f04f 0e00 	mov.w	lr, #0
   82348:	3c01      	subs	r4, #1
   8234a:	e690      	b.n	8206e <__aeabi_dmul+0xde>
   8234c:	ea45 0e06 	orr.w	lr, r5, r6
   82350:	e68d      	b.n	8206e <__aeabi_dmul+0xde>
   82352:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82356:	ea94 0f0c 	teq	r4, ip
   8235a:	bf08      	it	eq
   8235c:	ea95 0f0c 	teqeq	r5, ip
   82360:	f43f af3b 	beq.w	821da <__aeabi_dmul+0x24a>
   82364:	ea94 0f0c 	teq	r4, ip
   82368:	d10a      	bne.n	82380 <__aeabi_ddiv+0x19c>
   8236a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8236e:	f47f af34 	bne.w	821da <__aeabi_dmul+0x24a>
   82372:	ea95 0f0c 	teq	r5, ip
   82376:	f47f af25 	bne.w	821c4 <__aeabi_dmul+0x234>
   8237a:	4610      	mov	r0, r2
   8237c:	4619      	mov	r1, r3
   8237e:	e72c      	b.n	821da <__aeabi_dmul+0x24a>
   82380:	ea95 0f0c 	teq	r5, ip
   82384:	d106      	bne.n	82394 <__aeabi_ddiv+0x1b0>
   82386:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8238a:	f43f aefd 	beq.w	82188 <__aeabi_dmul+0x1f8>
   8238e:	4610      	mov	r0, r2
   82390:	4619      	mov	r1, r3
   82392:	e722      	b.n	821da <__aeabi_dmul+0x24a>
   82394:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82398:	bf18      	it	ne
   8239a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8239e:	f47f aec5 	bne.w	8212c <__aeabi_dmul+0x19c>
   823a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   823a6:	f47f af0d 	bne.w	821c4 <__aeabi_dmul+0x234>
   823aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   823ae:	f47f aeeb 	bne.w	82188 <__aeabi_dmul+0x1f8>
   823b2:	e712      	b.n	821da <__aeabi_dmul+0x24a>

000823b4 <__gedf2>:
   823b4:	f04f 3cff 	mov.w	ip, #4294967295
   823b8:	e006      	b.n	823c8 <__cmpdf2+0x4>
   823ba:	bf00      	nop

000823bc <__ledf2>:
   823bc:	f04f 0c01 	mov.w	ip, #1
   823c0:	e002      	b.n	823c8 <__cmpdf2+0x4>
   823c2:	bf00      	nop

000823c4 <__cmpdf2>:
   823c4:	f04f 0c01 	mov.w	ip, #1
   823c8:	f84d cd04 	str.w	ip, [sp, #-4]!
   823cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   823d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   823d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   823d8:	bf18      	it	ne
   823da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   823de:	d01b      	beq.n	82418 <__cmpdf2+0x54>
   823e0:	b001      	add	sp, #4
   823e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   823e6:	bf0c      	ite	eq
   823e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   823ec:	ea91 0f03 	teqne	r1, r3
   823f0:	bf02      	ittt	eq
   823f2:	ea90 0f02 	teqeq	r0, r2
   823f6:	2000      	moveq	r0, #0
   823f8:	4770      	bxeq	lr
   823fa:	f110 0f00 	cmn.w	r0, #0
   823fe:	ea91 0f03 	teq	r1, r3
   82402:	bf58      	it	pl
   82404:	4299      	cmppl	r1, r3
   82406:	bf08      	it	eq
   82408:	4290      	cmpeq	r0, r2
   8240a:	bf2c      	ite	cs
   8240c:	17d8      	asrcs	r0, r3, #31
   8240e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   82412:	f040 0001 	orr.w	r0, r0, #1
   82416:	4770      	bx	lr
   82418:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8241c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82420:	d102      	bne.n	82428 <__cmpdf2+0x64>
   82422:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   82426:	d107      	bne.n	82438 <__cmpdf2+0x74>
   82428:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8242c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82430:	d1d6      	bne.n	823e0 <__cmpdf2+0x1c>
   82432:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   82436:	d0d3      	beq.n	823e0 <__cmpdf2+0x1c>
   82438:	f85d 0b04 	ldr.w	r0, [sp], #4
   8243c:	4770      	bx	lr
   8243e:	bf00      	nop

00082440 <__aeabi_cdrcmple>:
   82440:	4684      	mov	ip, r0
   82442:	4610      	mov	r0, r2
   82444:	4662      	mov	r2, ip
   82446:	468c      	mov	ip, r1
   82448:	4619      	mov	r1, r3
   8244a:	4663      	mov	r3, ip
   8244c:	e000      	b.n	82450 <__aeabi_cdcmpeq>
   8244e:	bf00      	nop

00082450 <__aeabi_cdcmpeq>:
   82450:	b501      	push	{r0, lr}
   82452:	f7ff ffb7 	bl	823c4 <__cmpdf2>
   82456:	2800      	cmp	r0, #0
   82458:	bf48      	it	mi
   8245a:	f110 0f00 	cmnmi.w	r0, #0
   8245e:	bd01      	pop	{r0, pc}

00082460 <__aeabi_dcmpeq>:
   82460:	f84d ed08 	str.w	lr, [sp, #-8]!
   82464:	f7ff fff4 	bl	82450 <__aeabi_cdcmpeq>
   82468:	bf0c      	ite	eq
   8246a:	2001      	moveq	r0, #1
   8246c:	2000      	movne	r0, #0
   8246e:	f85d fb08 	ldr.w	pc, [sp], #8
   82472:	bf00      	nop

00082474 <__aeabi_dcmplt>:
   82474:	f84d ed08 	str.w	lr, [sp, #-8]!
   82478:	f7ff ffea 	bl	82450 <__aeabi_cdcmpeq>
   8247c:	bf34      	ite	cc
   8247e:	2001      	movcc	r0, #1
   82480:	2000      	movcs	r0, #0
   82482:	f85d fb08 	ldr.w	pc, [sp], #8
   82486:	bf00      	nop

00082488 <__aeabi_dcmple>:
   82488:	f84d ed08 	str.w	lr, [sp, #-8]!
   8248c:	f7ff ffe0 	bl	82450 <__aeabi_cdcmpeq>
   82490:	bf94      	ite	ls
   82492:	2001      	movls	r0, #1
   82494:	2000      	movhi	r0, #0
   82496:	f85d fb08 	ldr.w	pc, [sp], #8
   8249a:	bf00      	nop

0008249c <__aeabi_dcmpge>:
   8249c:	f84d ed08 	str.w	lr, [sp, #-8]!
   824a0:	f7ff ffce 	bl	82440 <__aeabi_cdrcmple>
   824a4:	bf94      	ite	ls
   824a6:	2001      	movls	r0, #1
   824a8:	2000      	movhi	r0, #0
   824aa:	f85d fb08 	ldr.w	pc, [sp], #8
   824ae:	bf00      	nop

000824b0 <__aeabi_dcmpgt>:
   824b0:	f84d ed08 	str.w	lr, [sp, #-8]!
   824b4:	f7ff ffc4 	bl	82440 <__aeabi_cdrcmple>
   824b8:	bf34      	ite	cc
   824ba:	2001      	movcc	r0, #1
   824bc:	2000      	movcs	r0, #0
   824be:	f85d fb08 	ldr.w	pc, [sp], #8
   824c2:	bf00      	nop

000824c4 <__aeabi_d2iz>:
   824c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   824c8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   824cc:	d215      	bcs.n	824fa <__aeabi_d2iz+0x36>
   824ce:	d511      	bpl.n	824f4 <__aeabi_d2iz+0x30>
   824d0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   824d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   824d8:	d912      	bls.n	82500 <__aeabi_d2iz+0x3c>
   824da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   824de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   824e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   824e6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   824ea:	fa23 f002 	lsr.w	r0, r3, r2
   824ee:	bf18      	it	ne
   824f0:	4240      	negne	r0, r0
   824f2:	4770      	bx	lr
   824f4:	f04f 0000 	mov.w	r0, #0
   824f8:	4770      	bx	lr
   824fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   824fe:	d105      	bne.n	8250c <__aeabi_d2iz+0x48>
   82500:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   82504:	bf08      	it	eq
   82506:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8250a:	4770      	bx	lr
   8250c:	f04f 0000 	mov.w	r0, #0
   82510:	4770      	bx	lr
   82512:	bf00      	nop

00082514 <__errno>:
   82514:	4b01      	ldr	r3, [pc, #4]	; (8251c <__errno+0x8>)
   82516:	6818      	ldr	r0, [r3, #0]
   82518:	4770      	bx	lr
   8251a:	bf00      	nop
   8251c:	20070568 	.word	0x20070568

00082520 <__libc_init_array>:
   82520:	b570      	push	{r4, r5, r6, lr}
   82522:	4e0f      	ldr	r6, [pc, #60]	; (82560 <__libc_init_array+0x40>)
   82524:	4d0f      	ldr	r5, [pc, #60]	; (82564 <__libc_init_array+0x44>)
   82526:	1b76      	subs	r6, r6, r5
   82528:	10b6      	asrs	r6, r6, #2
   8252a:	d007      	beq.n	8253c <__libc_init_array+0x1c>
   8252c:	3d04      	subs	r5, #4
   8252e:	2400      	movs	r4, #0
   82530:	3401      	adds	r4, #1
   82532:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82536:	4798      	blx	r3
   82538:	42a6      	cmp	r6, r4
   8253a:	d1f9      	bne.n	82530 <__libc_init_array+0x10>
   8253c:	4e0a      	ldr	r6, [pc, #40]	; (82568 <__libc_init_array+0x48>)
   8253e:	4d0b      	ldr	r5, [pc, #44]	; (8256c <__libc_init_array+0x4c>)
   82540:	f000 fc72 	bl	82e28 <_init>
   82544:	1b76      	subs	r6, r6, r5
   82546:	10b6      	asrs	r6, r6, #2
   82548:	d008      	beq.n	8255c <__libc_init_array+0x3c>
   8254a:	3d04      	subs	r5, #4
   8254c:	2400      	movs	r4, #0
   8254e:	3401      	adds	r4, #1
   82550:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82554:	4798      	blx	r3
   82556:	42a6      	cmp	r6, r4
   82558:	d1f9      	bne.n	8254e <__libc_init_array+0x2e>
   8255a:	bd70      	pop	{r4, r5, r6, pc}
   8255c:	bd70      	pop	{r4, r5, r6, pc}
   8255e:	bf00      	nop
   82560:	00082e34 	.word	0x00082e34
   82564:	00082e34 	.word	0x00082e34
   82568:	00082e3c 	.word	0x00082e3c
   8256c:	00082e34 	.word	0x00082e34

00082570 <register_fini>:
   82570:	4b02      	ldr	r3, [pc, #8]	; (8257c <register_fini+0xc>)
   82572:	b113      	cbz	r3, 8257a <register_fini+0xa>
   82574:	4802      	ldr	r0, [pc, #8]	; (82580 <register_fini+0x10>)
   82576:	f000 b805 	b.w	82584 <atexit>
   8257a:	4770      	bx	lr
   8257c:	00000000 	.word	0x00000000
   82580:	00082591 	.word	0x00082591

00082584 <atexit>:
   82584:	4601      	mov	r1, r0
   82586:	2000      	movs	r0, #0
   82588:	4602      	mov	r2, r0
   8258a:	4603      	mov	r3, r0
   8258c:	f000 bbec 	b.w	82d68 <__register_exitproc>

00082590 <__libc_fini_array>:
   82590:	b538      	push	{r3, r4, r5, lr}
   82592:	4d09      	ldr	r5, [pc, #36]	; (825b8 <__libc_fini_array+0x28>)
   82594:	4c09      	ldr	r4, [pc, #36]	; (825bc <__libc_fini_array+0x2c>)
   82596:	1b64      	subs	r4, r4, r5
   82598:	10a4      	asrs	r4, r4, #2
   8259a:	bf18      	it	ne
   8259c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   825a0:	d005      	beq.n	825ae <__libc_fini_array+0x1e>
   825a2:	3c01      	subs	r4, #1
   825a4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   825a8:	4798      	blx	r3
   825aa:	2c00      	cmp	r4, #0
   825ac:	d1f9      	bne.n	825a2 <__libc_fini_array+0x12>
   825ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   825b2:	f000 bc43 	b.w	82e3c <_fini>
   825b6:	bf00      	nop
   825b8:	00082e48 	.word	0x00082e48
   825bc:	00082e4c 	.word	0x00082e4c

000825c0 <_malloc_trim_r>:
   825c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   825c2:	4d23      	ldr	r5, [pc, #140]	; (82650 <_malloc_trim_r+0x90>)
   825c4:	460f      	mov	r7, r1
   825c6:	4604      	mov	r4, r0
   825c8:	f000 fbb8 	bl	82d3c <__malloc_lock>
   825cc:	68ab      	ldr	r3, [r5, #8]
   825ce:	685e      	ldr	r6, [r3, #4]
   825d0:	f026 0603 	bic.w	r6, r6, #3
   825d4:	1bf1      	subs	r1, r6, r7
   825d6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   825da:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   825de:	f021 010f 	bic.w	r1, r1, #15
   825e2:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   825e6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   825ea:	db07      	blt.n	825fc <_malloc_trim_r+0x3c>
   825ec:	4620      	mov	r0, r4
   825ee:	2100      	movs	r1, #0
   825f0:	f000 fba8 	bl	82d44 <_sbrk_r>
   825f4:	68ab      	ldr	r3, [r5, #8]
   825f6:	4433      	add	r3, r6
   825f8:	4298      	cmp	r0, r3
   825fa:	d004      	beq.n	82606 <_malloc_trim_r+0x46>
   825fc:	4620      	mov	r0, r4
   825fe:	f000 fb9f 	bl	82d40 <__malloc_unlock>
   82602:	2000      	movs	r0, #0
   82604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82606:	4620      	mov	r0, r4
   82608:	4279      	negs	r1, r7
   8260a:	f000 fb9b 	bl	82d44 <_sbrk_r>
   8260e:	3001      	adds	r0, #1
   82610:	d00d      	beq.n	8262e <_malloc_trim_r+0x6e>
   82612:	4b10      	ldr	r3, [pc, #64]	; (82654 <_malloc_trim_r+0x94>)
   82614:	68aa      	ldr	r2, [r5, #8]
   82616:	6819      	ldr	r1, [r3, #0]
   82618:	1bf6      	subs	r6, r6, r7
   8261a:	f046 0601 	orr.w	r6, r6, #1
   8261e:	4620      	mov	r0, r4
   82620:	1bc9      	subs	r1, r1, r7
   82622:	6056      	str	r6, [r2, #4]
   82624:	6019      	str	r1, [r3, #0]
   82626:	f000 fb8b 	bl	82d40 <__malloc_unlock>
   8262a:	2001      	movs	r0, #1
   8262c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8262e:	4620      	mov	r0, r4
   82630:	2100      	movs	r1, #0
   82632:	f000 fb87 	bl	82d44 <_sbrk_r>
   82636:	68ab      	ldr	r3, [r5, #8]
   82638:	1ac2      	subs	r2, r0, r3
   8263a:	2a0f      	cmp	r2, #15
   8263c:	ddde      	ble.n	825fc <_malloc_trim_r+0x3c>
   8263e:	4d06      	ldr	r5, [pc, #24]	; (82658 <_malloc_trim_r+0x98>)
   82640:	4904      	ldr	r1, [pc, #16]	; (82654 <_malloc_trim_r+0x94>)
   82642:	682d      	ldr	r5, [r5, #0]
   82644:	f042 0201 	orr.w	r2, r2, #1
   82648:	1b40      	subs	r0, r0, r5
   8264a:	605a      	str	r2, [r3, #4]
   8264c:	6008      	str	r0, [r1, #0]
   8264e:	e7d5      	b.n	825fc <_malloc_trim_r+0x3c>
   82650:	2007056c 	.word	0x2007056c
   82654:	20070ae0 	.word	0x20070ae0
   82658:	20070978 	.word	0x20070978

0008265c <_free_r>:
   8265c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82660:	460d      	mov	r5, r1
   82662:	4606      	mov	r6, r0
   82664:	2900      	cmp	r1, #0
   82666:	d055      	beq.n	82714 <_free_r+0xb8>
   82668:	f000 fb68 	bl	82d3c <__malloc_lock>
   8266c:	f855 1c04 	ldr.w	r1, [r5, #-4]
   82670:	f8df c170 	ldr.w	ip, [pc, #368]	; 827e4 <_free_r+0x188>
   82674:	f1a5 0408 	sub.w	r4, r5, #8
   82678:	f021 0301 	bic.w	r3, r1, #1
   8267c:	18e2      	adds	r2, r4, r3
   8267e:	f8dc 0008 	ldr.w	r0, [ip, #8]
   82682:	6857      	ldr	r7, [r2, #4]
   82684:	4290      	cmp	r0, r2
   82686:	f027 0703 	bic.w	r7, r7, #3
   8268a:	d068      	beq.n	8275e <_free_r+0x102>
   8268c:	f011 0101 	ands.w	r1, r1, #1
   82690:	6057      	str	r7, [r2, #4]
   82692:	d032      	beq.n	826fa <_free_r+0x9e>
   82694:	2100      	movs	r1, #0
   82696:	19d0      	adds	r0, r2, r7
   82698:	6840      	ldr	r0, [r0, #4]
   8269a:	07c0      	lsls	r0, r0, #31
   8269c:	d406      	bmi.n	826ac <_free_r+0x50>
   8269e:	443b      	add	r3, r7
   826a0:	6890      	ldr	r0, [r2, #8]
   826a2:	2900      	cmp	r1, #0
   826a4:	d04d      	beq.n	82742 <_free_r+0xe6>
   826a6:	68d2      	ldr	r2, [r2, #12]
   826a8:	60c2      	str	r2, [r0, #12]
   826aa:	6090      	str	r0, [r2, #8]
   826ac:	f043 0201 	orr.w	r2, r3, #1
   826b0:	6062      	str	r2, [r4, #4]
   826b2:	50e3      	str	r3, [r4, r3]
   826b4:	b9e1      	cbnz	r1, 826f0 <_free_r+0x94>
   826b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   826ba:	d32d      	bcc.n	82718 <_free_r+0xbc>
   826bc:	0a5a      	lsrs	r2, r3, #9
   826be:	2a04      	cmp	r2, #4
   826c0:	d869      	bhi.n	82796 <_free_r+0x13a>
   826c2:	0998      	lsrs	r0, r3, #6
   826c4:	3038      	adds	r0, #56	; 0x38
   826c6:	0041      	lsls	r1, r0, #1
   826c8:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   826cc:	f8dc 2008 	ldr.w	r2, [ip, #8]
   826d0:	4944      	ldr	r1, [pc, #272]	; (827e4 <_free_r+0x188>)
   826d2:	4562      	cmp	r2, ip
   826d4:	d065      	beq.n	827a2 <_free_r+0x146>
   826d6:	6851      	ldr	r1, [r2, #4]
   826d8:	f021 0103 	bic.w	r1, r1, #3
   826dc:	428b      	cmp	r3, r1
   826de:	d202      	bcs.n	826e6 <_free_r+0x8a>
   826e0:	6892      	ldr	r2, [r2, #8]
   826e2:	4594      	cmp	ip, r2
   826e4:	d1f7      	bne.n	826d6 <_free_r+0x7a>
   826e6:	68d3      	ldr	r3, [r2, #12]
   826e8:	60e3      	str	r3, [r4, #12]
   826ea:	60a2      	str	r2, [r4, #8]
   826ec:	609c      	str	r4, [r3, #8]
   826ee:	60d4      	str	r4, [r2, #12]
   826f0:	4630      	mov	r0, r6
   826f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   826f6:	f000 bb23 	b.w	82d40 <__malloc_unlock>
   826fa:	f855 5c08 	ldr.w	r5, [r5, #-8]
   826fe:	f10c 0808 	add.w	r8, ip, #8
   82702:	1b64      	subs	r4, r4, r5
   82704:	68a0      	ldr	r0, [r4, #8]
   82706:	442b      	add	r3, r5
   82708:	4540      	cmp	r0, r8
   8270a:	d042      	beq.n	82792 <_free_r+0x136>
   8270c:	68e5      	ldr	r5, [r4, #12]
   8270e:	60c5      	str	r5, [r0, #12]
   82710:	60a8      	str	r0, [r5, #8]
   82712:	e7c0      	b.n	82696 <_free_r+0x3a>
   82714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82718:	08db      	lsrs	r3, r3, #3
   8271a:	109a      	asrs	r2, r3, #2
   8271c:	2001      	movs	r0, #1
   8271e:	4090      	lsls	r0, r2
   82720:	f8dc 1004 	ldr.w	r1, [ip, #4]
   82724:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82728:	689a      	ldr	r2, [r3, #8]
   8272a:	4301      	orrs	r1, r0
   8272c:	60a2      	str	r2, [r4, #8]
   8272e:	60e3      	str	r3, [r4, #12]
   82730:	f8cc 1004 	str.w	r1, [ip, #4]
   82734:	4630      	mov	r0, r6
   82736:	609c      	str	r4, [r3, #8]
   82738:	60d4      	str	r4, [r2, #12]
   8273a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8273e:	f000 baff 	b.w	82d40 <__malloc_unlock>
   82742:	4d29      	ldr	r5, [pc, #164]	; (827e8 <_free_r+0x18c>)
   82744:	42a8      	cmp	r0, r5
   82746:	d1ae      	bne.n	826a6 <_free_r+0x4a>
   82748:	f043 0201 	orr.w	r2, r3, #1
   8274c:	f8cc 4014 	str.w	r4, [ip, #20]
   82750:	f8cc 4010 	str.w	r4, [ip, #16]
   82754:	60e0      	str	r0, [r4, #12]
   82756:	60a0      	str	r0, [r4, #8]
   82758:	6062      	str	r2, [r4, #4]
   8275a:	50e3      	str	r3, [r4, r3]
   8275c:	e7c8      	b.n	826f0 <_free_r+0x94>
   8275e:	441f      	add	r7, r3
   82760:	07cb      	lsls	r3, r1, #31
   82762:	d407      	bmi.n	82774 <_free_r+0x118>
   82764:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82768:	1a64      	subs	r4, r4, r1
   8276a:	68e3      	ldr	r3, [r4, #12]
   8276c:	68a2      	ldr	r2, [r4, #8]
   8276e:	440f      	add	r7, r1
   82770:	60d3      	str	r3, [r2, #12]
   82772:	609a      	str	r2, [r3, #8]
   82774:	4b1d      	ldr	r3, [pc, #116]	; (827ec <_free_r+0x190>)
   82776:	f047 0201 	orr.w	r2, r7, #1
   8277a:	681b      	ldr	r3, [r3, #0]
   8277c:	6062      	str	r2, [r4, #4]
   8277e:	429f      	cmp	r7, r3
   82780:	f8cc 4008 	str.w	r4, [ip, #8]
   82784:	d3b4      	bcc.n	826f0 <_free_r+0x94>
   82786:	4b1a      	ldr	r3, [pc, #104]	; (827f0 <_free_r+0x194>)
   82788:	4630      	mov	r0, r6
   8278a:	6819      	ldr	r1, [r3, #0]
   8278c:	f7ff ff18 	bl	825c0 <_malloc_trim_r>
   82790:	e7ae      	b.n	826f0 <_free_r+0x94>
   82792:	2101      	movs	r1, #1
   82794:	e77f      	b.n	82696 <_free_r+0x3a>
   82796:	2a14      	cmp	r2, #20
   82798:	d80b      	bhi.n	827b2 <_free_r+0x156>
   8279a:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8279e:	0041      	lsls	r1, r0, #1
   827a0:	e792      	b.n	826c8 <_free_r+0x6c>
   827a2:	1080      	asrs	r0, r0, #2
   827a4:	2501      	movs	r5, #1
   827a6:	4085      	lsls	r5, r0
   827a8:	6848      	ldr	r0, [r1, #4]
   827aa:	4613      	mov	r3, r2
   827ac:	4328      	orrs	r0, r5
   827ae:	6048      	str	r0, [r1, #4]
   827b0:	e79a      	b.n	826e8 <_free_r+0x8c>
   827b2:	2a54      	cmp	r2, #84	; 0x54
   827b4:	d803      	bhi.n	827be <_free_r+0x162>
   827b6:	0b18      	lsrs	r0, r3, #12
   827b8:	306e      	adds	r0, #110	; 0x6e
   827ba:	0041      	lsls	r1, r0, #1
   827bc:	e784      	b.n	826c8 <_free_r+0x6c>
   827be:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   827c2:	d803      	bhi.n	827cc <_free_r+0x170>
   827c4:	0bd8      	lsrs	r0, r3, #15
   827c6:	3077      	adds	r0, #119	; 0x77
   827c8:	0041      	lsls	r1, r0, #1
   827ca:	e77d      	b.n	826c8 <_free_r+0x6c>
   827cc:	f240 5154 	movw	r1, #1364	; 0x554
   827d0:	428a      	cmp	r2, r1
   827d2:	d803      	bhi.n	827dc <_free_r+0x180>
   827d4:	0c98      	lsrs	r0, r3, #18
   827d6:	307c      	adds	r0, #124	; 0x7c
   827d8:	0041      	lsls	r1, r0, #1
   827da:	e775      	b.n	826c8 <_free_r+0x6c>
   827dc:	21fc      	movs	r1, #252	; 0xfc
   827de:	207e      	movs	r0, #126	; 0x7e
   827e0:	e772      	b.n	826c8 <_free_r+0x6c>
   827e2:	bf00      	nop
   827e4:	2007056c 	.word	0x2007056c
   827e8:	20070574 	.word	0x20070574
   827ec:	20070974 	.word	0x20070974
   827f0:	20070adc 	.word	0x20070adc

000827f4 <malloc>:
   827f4:	4b02      	ldr	r3, [pc, #8]	; (82800 <malloc+0xc>)
   827f6:	4601      	mov	r1, r0
   827f8:	6818      	ldr	r0, [r3, #0]
   827fa:	f000 b803 	b.w	82804 <_malloc_r>
   827fe:	bf00      	nop
   82800:	20070568 	.word	0x20070568

00082804 <_malloc_r>:
   82804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82808:	f101 050b 	add.w	r5, r1, #11
   8280c:	2d16      	cmp	r5, #22
   8280e:	b083      	sub	sp, #12
   82810:	4606      	mov	r6, r0
   82812:	d927      	bls.n	82864 <_malloc_r+0x60>
   82814:	f035 0507 	bics.w	r5, r5, #7
   82818:	d427      	bmi.n	8286a <_malloc_r+0x66>
   8281a:	42a9      	cmp	r1, r5
   8281c:	d825      	bhi.n	8286a <_malloc_r+0x66>
   8281e:	4630      	mov	r0, r6
   82820:	f000 fa8c 	bl	82d3c <__malloc_lock>
   82824:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82828:	d226      	bcs.n	82878 <_malloc_r+0x74>
   8282a:	4fc1      	ldr	r7, [pc, #772]	; (82b30 <_malloc_r+0x32c>)
   8282c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82830:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82834:	68dc      	ldr	r4, [r3, #12]
   82836:	429c      	cmp	r4, r3
   82838:	f000 81d2 	beq.w	82be0 <_malloc_r+0x3dc>
   8283c:	6863      	ldr	r3, [r4, #4]
   8283e:	68e2      	ldr	r2, [r4, #12]
   82840:	f023 0303 	bic.w	r3, r3, #3
   82844:	4423      	add	r3, r4
   82846:	6858      	ldr	r0, [r3, #4]
   82848:	68a1      	ldr	r1, [r4, #8]
   8284a:	f040 0501 	orr.w	r5, r0, #1
   8284e:	60ca      	str	r2, [r1, #12]
   82850:	4630      	mov	r0, r6
   82852:	6091      	str	r1, [r2, #8]
   82854:	605d      	str	r5, [r3, #4]
   82856:	f000 fa73 	bl	82d40 <__malloc_unlock>
   8285a:	3408      	adds	r4, #8
   8285c:	4620      	mov	r0, r4
   8285e:	b003      	add	sp, #12
   82860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82864:	2510      	movs	r5, #16
   82866:	42a9      	cmp	r1, r5
   82868:	d9d9      	bls.n	8281e <_malloc_r+0x1a>
   8286a:	2400      	movs	r4, #0
   8286c:	230c      	movs	r3, #12
   8286e:	4620      	mov	r0, r4
   82870:	6033      	str	r3, [r6, #0]
   82872:	b003      	add	sp, #12
   82874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82878:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   8287c:	f000 8089 	beq.w	82992 <_malloc_r+0x18e>
   82880:	f1bc 0f04 	cmp.w	ip, #4
   82884:	f200 8160 	bhi.w	82b48 <_malloc_r+0x344>
   82888:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   8288c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82890:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82894:	4fa6      	ldr	r7, [pc, #664]	; (82b30 <_malloc_r+0x32c>)
   82896:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8289a:	68cc      	ldr	r4, [r1, #12]
   8289c:	42a1      	cmp	r1, r4
   8289e:	d105      	bne.n	828ac <_malloc_r+0xa8>
   828a0:	e00c      	b.n	828bc <_malloc_r+0xb8>
   828a2:	2b00      	cmp	r3, #0
   828a4:	da79      	bge.n	8299a <_malloc_r+0x196>
   828a6:	68e4      	ldr	r4, [r4, #12]
   828a8:	42a1      	cmp	r1, r4
   828aa:	d007      	beq.n	828bc <_malloc_r+0xb8>
   828ac:	6862      	ldr	r2, [r4, #4]
   828ae:	f022 0203 	bic.w	r2, r2, #3
   828b2:	1b53      	subs	r3, r2, r5
   828b4:	2b0f      	cmp	r3, #15
   828b6:	ddf4      	ble.n	828a2 <_malloc_r+0x9e>
   828b8:	f10c 3cff 	add.w	ip, ip, #4294967295
   828bc:	f10c 0c01 	add.w	ip, ip, #1
   828c0:	4b9b      	ldr	r3, [pc, #620]	; (82b30 <_malloc_r+0x32c>)
   828c2:	693c      	ldr	r4, [r7, #16]
   828c4:	f103 0e08 	add.w	lr, r3, #8
   828c8:	4574      	cmp	r4, lr
   828ca:	f000 817e 	beq.w	82bca <_malloc_r+0x3c6>
   828ce:	6861      	ldr	r1, [r4, #4]
   828d0:	f021 0103 	bic.w	r1, r1, #3
   828d4:	1b4a      	subs	r2, r1, r5
   828d6:	2a0f      	cmp	r2, #15
   828d8:	f300 8164 	bgt.w	82ba4 <_malloc_r+0x3a0>
   828dc:	2a00      	cmp	r2, #0
   828de:	f8c3 e014 	str.w	lr, [r3, #20]
   828e2:	f8c3 e010 	str.w	lr, [r3, #16]
   828e6:	da69      	bge.n	829bc <_malloc_r+0x1b8>
   828e8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   828ec:	f080 813a 	bcs.w	82b64 <_malloc_r+0x360>
   828f0:	08c9      	lsrs	r1, r1, #3
   828f2:	108a      	asrs	r2, r1, #2
   828f4:	f04f 0801 	mov.w	r8, #1
   828f8:	fa08 f802 	lsl.w	r8, r8, r2
   828fc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82900:	685a      	ldr	r2, [r3, #4]
   82902:	6888      	ldr	r0, [r1, #8]
   82904:	ea48 0202 	orr.w	r2, r8, r2
   82908:	60a0      	str	r0, [r4, #8]
   8290a:	60e1      	str	r1, [r4, #12]
   8290c:	605a      	str	r2, [r3, #4]
   8290e:	608c      	str	r4, [r1, #8]
   82910:	60c4      	str	r4, [r0, #12]
   82912:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82916:	2001      	movs	r0, #1
   82918:	4098      	lsls	r0, r3
   8291a:	4290      	cmp	r0, r2
   8291c:	d85b      	bhi.n	829d6 <_malloc_r+0x1d2>
   8291e:	4202      	tst	r2, r0
   82920:	d106      	bne.n	82930 <_malloc_r+0x12c>
   82922:	f02c 0c03 	bic.w	ip, ip, #3
   82926:	0040      	lsls	r0, r0, #1
   82928:	4202      	tst	r2, r0
   8292a:	f10c 0c04 	add.w	ip, ip, #4
   8292e:	d0fa      	beq.n	82926 <_malloc_r+0x122>
   82930:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82934:	4644      	mov	r4, r8
   82936:	46e1      	mov	r9, ip
   82938:	68e3      	ldr	r3, [r4, #12]
   8293a:	429c      	cmp	r4, r3
   8293c:	d107      	bne.n	8294e <_malloc_r+0x14a>
   8293e:	e146      	b.n	82bce <_malloc_r+0x3ca>
   82940:	2a00      	cmp	r2, #0
   82942:	f280 8157 	bge.w	82bf4 <_malloc_r+0x3f0>
   82946:	68db      	ldr	r3, [r3, #12]
   82948:	429c      	cmp	r4, r3
   8294a:	f000 8140 	beq.w	82bce <_malloc_r+0x3ca>
   8294e:	6859      	ldr	r1, [r3, #4]
   82950:	f021 0103 	bic.w	r1, r1, #3
   82954:	1b4a      	subs	r2, r1, r5
   82956:	2a0f      	cmp	r2, #15
   82958:	ddf2      	ble.n	82940 <_malloc_r+0x13c>
   8295a:	461c      	mov	r4, r3
   8295c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82960:	68d9      	ldr	r1, [r3, #12]
   82962:	f045 0901 	orr.w	r9, r5, #1
   82966:	f042 0801 	orr.w	r8, r2, #1
   8296a:	441d      	add	r5, r3
   8296c:	f8c3 9004 	str.w	r9, [r3, #4]
   82970:	4630      	mov	r0, r6
   82972:	f8cc 100c 	str.w	r1, [ip, #12]
   82976:	f8c1 c008 	str.w	ip, [r1, #8]
   8297a:	617d      	str	r5, [r7, #20]
   8297c:	613d      	str	r5, [r7, #16]
   8297e:	f8c5 e00c 	str.w	lr, [r5, #12]
   82982:	f8c5 e008 	str.w	lr, [r5, #8]
   82986:	f8c5 8004 	str.w	r8, [r5, #4]
   8298a:	50aa      	str	r2, [r5, r2]
   8298c:	f000 f9d8 	bl	82d40 <__malloc_unlock>
   82990:	e764      	b.n	8285c <_malloc_r+0x58>
   82992:	217e      	movs	r1, #126	; 0x7e
   82994:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82998:	e77c      	b.n	82894 <_malloc_r+0x90>
   8299a:	4422      	add	r2, r4
   8299c:	6850      	ldr	r0, [r2, #4]
   8299e:	68e3      	ldr	r3, [r4, #12]
   829a0:	68a1      	ldr	r1, [r4, #8]
   829a2:	f040 0501 	orr.w	r5, r0, #1
   829a6:	60cb      	str	r3, [r1, #12]
   829a8:	4630      	mov	r0, r6
   829aa:	6099      	str	r1, [r3, #8]
   829ac:	6055      	str	r5, [r2, #4]
   829ae:	f000 f9c7 	bl	82d40 <__malloc_unlock>
   829b2:	3408      	adds	r4, #8
   829b4:	4620      	mov	r0, r4
   829b6:	b003      	add	sp, #12
   829b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829bc:	4421      	add	r1, r4
   829be:	684b      	ldr	r3, [r1, #4]
   829c0:	4630      	mov	r0, r6
   829c2:	f043 0301 	orr.w	r3, r3, #1
   829c6:	604b      	str	r3, [r1, #4]
   829c8:	f000 f9ba 	bl	82d40 <__malloc_unlock>
   829cc:	3408      	adds	r4, #8
   829ce:	4620      	mov	r0, r4
   829d0:	b003      	add	sp, #12
   829d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   829d6:	68bc      	ldr	r4, [r7, #8]
   829d8:	6863      	ldr	r3, [r4, #4]
   829da:	f023 0903 	bic.w	r9, r3, #3
   829de:	45a9      	cmp	r9, r5
   829e0:	d304      	bcc.n	829ec <_malloc_r+0x1e8>
   829e2:	ebc5 0309 	rsb	r3, r5, r9
   829e6:	2b0f      	cmp	r3, #15
   829e8:	f300 8091 	bgt.w	82b0e <_malloc_r+0x30a>
   829ec:	4b51      	ldr	r3, [pc, #324]	; (82b34 <_malloc_r+0x330>)
   829ee:	4a52      	ldr	r2, [pc, #328]	; (82b38 <_malloc_r+0x334>)
   829f0:	6819      	ldr	r1, [r3, #0]
   829f2:	6813      	ldr	r3, [r2, #0]
   829f4:	eb05 0a01 	add.w	sl, r5, r1
   829f8:	3301      	adds	r3, #1
   829fa:	eb04 0b09 	add.w	fp, r4, r9
   829fe:	f000 8161 	beq.w	82cc4 <_malloc_r+0x4c0>
   82a02:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82a06:	f10a 0a0f 	add.w	sl, sl, #15
   82a0a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82a0e:	f02a 0a0f 	bic.w	sl, sl, #15
   82a12:	4630      	mov	r0, r6
   82a14:	4651      	mov	r1, sl
   82a16:	9201      	str	r2, [sp, #4]
   82a18:	f000 f994 	bl	82d44 <_sbrk_r>
   82a1c:	f1b0 3fff 	cmp.w	r0, #4294967295
   82a20:	4680      	mov	r8, r0
   82a22:	9a01      	ldr	r2, [sp, #4]
   82a24:	f000 8101 	beq.w	82c2a <_malloc_r+0x426>
   82a28:	4583      	cmp	fp, r0
   82a2a:	f200 80fb 	bhi.w	82c24 <_malloc_r+0x420>
   82a2e:	f8df c114 	ldr.w	ip, [pc, #276]	; 82b44 <_malloc_r+0x340>
   82a32:	45c3      	cmp	fp, r8
   82a34:	f8dc 3000 	ldr.w	r3, [ip]
   82a38:	4453      	add	r3, sl
   82a3a:	f8cc 3000 	str.w	r3, [ip]
   82a3e:	f000 814a 	beq.w	82cd6 <_malloc_r+0x4d2>
   82a42:	6812      	ldr	r2, [r2, #0]
   82a44:	493c      	ldr	r1, [pc, #240]	; (82b38 <_malloc_r+0x334>)
   82a46:	3201      	adds	r2, #1
   82a48:	bf1b      	ittet	ne
   82a4a:	ebcb 0b08 	rsbne	fp, fp, r8
   82a4e:	445b      	addne	r3, fp
   82a50:	f8c1 8000 	streq.w	r8, [r1]
   82a54:	f8cc 3000 	strne.w	r3, [ip]
   82a58:	f018 0307 	ands.w	r3, r8, #7
   82a5c:	f000 8114 	beq.w	82c88 <_malloc_r+0x484>
   82a60:	f1c3 0208 	rsb	r2, r3, #8
   82a64:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82a68:	4490      	add	r8, r2
   82a6a:	3308      	adds	r3, #8
   82a6c:	44c2      	add	sl, r8
   82a6e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82a72:	ebca 0a03 	rsb	sl, sl, r3
   82a76:	4651      	mov	r1, sl
   82a78:	4630      	mov	r0, r6
   82a7a:	f8cd c004 	str.w	ip, [sp, #4]
   82a7e:	f000 f961 	bl	82d44 <_sbrk_r>
   82a82:	1c43      	adds	r3, r0, #1
   82a84:	f8dd c004 	ldr.w	ip, [sp, #4]
   82a88:	f000 8135 	beq.w	82cf6 <_malloc_r+0x4f2>
   82a8c:	ebc8 0200 	rsb	r2, r8, r0
   82a90:	4452      	add	r2, sl
   82a92:	f042 0201 	orr.w	r2, r2, #1
   82a96:	f8dc 3000 	ldr.w	r3, [ip]
   82a9a:	42bc      	cmp	r4, r7
   82a9c:	4453      	add	r3, sl
   82a9e:	f8c7 8008 	str.w	r8, [r7, #8]
   82aa2:	f8cc 3000 	str.w	r3, [ip]
   82aa6:	f8c8 2004 	str.w	r2, [r8, #4]
   82aaa:	f8df a098 	ldr.w	sl, [pc, #152]	; 82b44 <_malloc_r+0x340>
   82aae:	d015      	beq.n	82adc <_malloc_r+0x2d8>
   82ab0:	f1b9 0f0f 	cmp.w	r9, #15
   82ab4:	f240 80eb 	bls.w	82c8e <_malloc_r+0x48a>
   82ab8:	6861      	ldr	r1, [r4, #4]
   82aba:	f1a9 020c 	sub.w	r2, r9, #12
   82abe:	f022 0207 	bic.w	r2, r2, #7
   82ac2:	f001 0101 	and.w	r1, r1, #1
   82ac6:	ea42 0e01 	orr.w	lr, r2, r1
   82aca:	2005      	movs	r0, #5
   82acc:	18a1      	adds	r1, r4, r2
   82ace:	2a0f      	cmp	r2, #15
   82ad0:	f8c4 e004 	str.w	lr, [r4, #4]
   82ad4:	6048      	str	r0, [r1, #4]
   82ad6:	6088      	str	r0, [r1, #8]
   82ad8:	f200 8111 	bhi.w	82cfe <_malloc_r+0x4fa>
   82adc:	4a17      	ldr	r2, [pc, #92]	; (82b3c <_malloc_r+0x338>)
   82ade:	68bc      	ldr	r4, [r7, #8]
   82ae0:	6811      	ldr	r1, [r2, #0]
   82ae2:	428b      	cmp	r3, r1
   82ae4:	bf88      	it	hi
   82ae6:	6013      	strhi	r3, [r2, #0]
   82ae8:	4a15      	ldr	r2, [pc, #84]	; (82b40 <_malloc_r+0x33c>)
   82aea:	6811      	ldr	r1, [r2, #0]
   82aec:	428b      	cmp	r3, r1
   82aee:	bf88      	it	hi
   82af0:	6013      	strhi	r3, [r2, #0]
   82af2:	6862      	ldr	r2, [r4, #4]
   82af4:	f022 0203 	bic.w	r2, r2, #3
   82af8:	4295      	cmp	r5, r2
   82afa:	ebc5 0302 	rsb	r3, r5, r2
   82afe:	d801      	bhi.n	82b04 <_malloc_r+0x300>
   82b00:	2b0f      	cmp	r3, #15
   82b02:	dc04      	bgt.n	82b0e <_malloc_r+0x30a>
   82b04:	4630      	mov	r0, r6
   82b06:	f000 f91b 	bl	82d40 <__malloc_unlock>
   82b0a:	2400      	movs	r4, #0
   82b0c:	e6a6      	b.n	8285c <_malloc_r+0x58>
   82b0e:	f045 0201 	orr.w	r2, r5, #1
   82b12:	f043 0301 	orr.w	r3, r3, #1
   82b16:	4425      	add	r5, r4
   82b18:	6062      	str	r2, [r4, #4]
   82b1a:	4630      	mov	r0, r6
   82b1c:	60bd      	str	r5, [r7, #8]
   82b1e:	606b      	str	r3, [r5, #4]
   82b20:	f000 f90e 	bl	82d40 <__malloc_unlock>
   82b24:	3408      	adds	r4, #8
   82b26:	4620      	mov	r0, r4
   82b28:	b003      	add	sp, #12
   82b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b2e:	bf00      	nop
   82b30:	2007056c 	.word	0x2007056c
   82b34:	20070adc 	.word	0x20070adc
   82b38:	20070978 	.word	0x20070978
   82b3c:	20070ad8 	.word	0x20070ad8
   82b40:	20070ad4 	.word	0x20070ad4
   82b44:	20070ae0 	.word	0x20070ae0
   82b48:	f1bc 0f14 	cmp.w	ip, #20
   82b4c:	d961      	bls.n	82c12 <_malloc_r+0x40e>
   82b4e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82b52:	f200 808f 	bhi.w	82c74 <_malloc_r+0x470>
   82b56:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82b5a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82b5e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82b62:	e697      	b.n	82894 <_malloc_r+0x90>
   82b64:	0a4b      	lsrs	r3, r1, #9
   82b66:	2b04      	cmp	r3, #4
   82b68:	d958      	bls.n	82c1c <_malloc_r+0x418>
   82b6a:	2b14      	cmp	r3, #20
   82b6c:	f200 80ad 	bhi.w	82cca <_malloc_r+0x4c6>
   82b70:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82b74:	0050      	lsls	r0, r2, #1
   82b76:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82b7a:	6883      	ldr	r3, [r0, #8]
   82b7c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82d38 <_malloc_r+0x534>
   82b80:	4283      	cmp	r3, r0
   82b82:	f000 808a 	beq.w	82c9a <_malloc_r+0x496>
   82b86:	685a      	ldr	r2, [r3, #4]
   82b88:	f022 0203 	bic.w	r2, r2, #3
   82b8c:	4291      	cmp	r1, r2
   82b8e:	d202      	bcs.n	82b96 <_malloc_r+0x392>
   82b90:	689b      	ldr	r3, [r3, #8]
   82b92:	4298      	cmp	r0, r3
   82b94:	d1f7      	bne.n	82b86 <_malloc_r+0x382>
   82b96:	68d9      	ldr	r1, [r3, #12]
   82b98:	687a      	ldr	r2, [r7, #4]
   82b9a:	60e1      	str	r1, [r4, #12]
   82b9c:	60a3      	str	r3, [r4, #8]
   82b9e:	608c      	str	r4, [r1, #8]
   82ba0:	60dc      	str	r4, [r3, #12]
   82ba2:	e6b6      	b.n	82912 <_malloc_r+0x10e>
   82ba4:	f045 0701 	orr.w	r7, r5, #1
   82ba8:	f042 0101 	orr.w	r1, r2, #1
   82bac:	4425      	add	r5, r4
   82bae:	6067      	str	r7, [r4, #4]
   82bb0:	4630      	mov	r0, r6
   82bb2:	615d      	str	r5, [r3, #20]
   82bb4:	611d      	str	r5, [r3, #16]
   82bb6:	f8c5 e00c 	str.w	lr, [r5, #12]
   82bba:	f8c5 e008 	str.w	lr, [r5, #8]
   82bbe:	6069      	str	r1, [r5, #4]
   82bc0:	50aa      	str	r2, [r5, r2]
   82bc2:	3408      	adds	r4, #8
   82bc4:	f000 f8bc 	bl	82d40 <__malloc_unlock>
   82bc8:	e648      	b.n	8285c <_malloc_r+0x58>
   82bca:	685a      	ldr	r2, [r3, #4]
   82bcc:	e6a1      	b.n	82912 <_malloc_r+0x10e>
   82bce:	f109 0901 	add.w	r9, r9, #1
   82bd2:	f019 0f03 	tst.w	r9, #3
   82bd6:	f104 0408 	add.w	r4, r4, #8
   82bda:	f47f aead 	bne.w	82938 <_malloc_r+0x134>
   82bde:	e02d      	b.n	82c3c <_malloc_r+0x438>
   82be0:	f104 0308 	add.w	r3, r4, #8
   82be4:	6964      	ldr	r4, [r4, #20]
   82be6:	42a3      	cmp	r3, r4
   82be8:	bf08      	it	eq
   82bea:	f10c 0c02 	addeq.w	ip, ip, #2
   82bee:	f43f ae67 	beq.w	828c0 <_malloc_r+0xbc>
   82bf2:	e623      	b.n	8283c <_malloc_r+0x38>
   82bf4:	4419      	add	r1, r3
   82bf6:	6848      	ldr	r0, [r1, #4]
   82bf8:	461c      	mov	r4, r3
   82bfa:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82bfe:	68db      	ldr	r3, [r3, #12]
   82c00:	f040 0501 	orr.w	r5, r0, #1
   82c04:	604d      	str	r5, [r1, #4]
   82c06:	4630      	mov	r0, r6
   82c08:	60d3      	str	r3, [r2, #12]
   82c0a:	609a      	str	r2, [r3, #8]
   82c0c:	f000 f898 	bl	82d40 <__malloc_unlock>
   82c10:	e624      	b.n	8285c <_malloc_r+0x58>
   82c12:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82c16:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82c1a:	e63b      	b.n	82894 <_malloc_r+0x90>
   82c1c:	098a      	lsrs	r2, r1, #6
   82c1e:	3238      	adds	r2, #56	; 0x38
   82c20:	0050      	lsls	r0, r2, #1
   82c22:	e7a8      	b.n	82b76 <_malloc_r+0x372>
   82c24:	42bc      	cmp	r4, r7
   82c26:	f43f af02 	beq.w	82a2e <_malloc_r+0x22a>
   82c2a:	68bc      	ldr	r4, [r7, #8]
   82c2c:	6862      	ldr	r2, [r4, #4]
   82c2e:	f022 0203 	bic.w	r2, r2, #3
   82c32:	e761      	b.n	82af8 <_malloc_r+0x2f4>
   82c34:	f8d8 8000 	ldr.w	r8, [r8]
   82c38:	4598      	cmp	r8, r3
   82c3a:	d17a      	bne.n	82d32 <_malloc_r+0x52e>
   82c3c:	f01c 0f03 	tst.w	ip, #3
   82c40:	f1a8 0308 	sub.w	r3, r8, #8
   82c44:	f10c 3cff 	add.w	ip, ip, #4294967295
   82c48:	d1f4      	bne.n	82c34 <_malloc_r+0x430>
   82c4a:	687b      	ldr	r3, [r7, #4]
   82c4c:	ea23 0300 	bic.w	r3, r3, r0
   82c50:	607b      	str	r3, [r7, #4]
   82c52:	0040      	lsls	r0, r0, #1
   82c54:	4298      	cmp	r0, r3
   82c56:	f63f aebe 	bhi.w	829d6 <_malloc_r+0x1d2>
   82c5a:	2800      	cmp	r0, #0
   82c5c:	f43f aebb 	beq.w	829d6 <_malloc_r+0x1d2>
   82c60:	4203      	tst	r3, r0
   82c62:	46cc      	mov	ip, r9
   82c64:	f47f ae64 	bne.w	82930 <_malloc_r+0x12c>
   82c68:	0040      	lsls	r0, r0, #1
   82c6a:	4203      	tst	r3, r0
   82c6c:	f10c 0c04 	add.w	ip, ip, #4
   82c70:	d0fa      	beq.n	82c68 <_malloc_r+0x464>
   82c72:	e65d      	b.n	82930 <_malloc_r+0x12c>
   82c74:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82c78:	d819      	bhi.n	82cae <_malloc_r+0x4aa>
   82c7a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82c7e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82c82:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82c86:	e605      	b.n	82894 <_malloc_r+0x90>
   82c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82c8c:	e6ee      	b.n	82a6c <_malloc_r+0x268>
   82c8e:	2301      	movs	r3, #1
   82c90:	f8c8 3004 	str.w	r3, [r8, #4]
   82c94:	4644      	mov	r4, r8
   82c96:	2200      	movs	r2, #0
   82c98:	e72e      	b.n	82af8 <_malloc_r+0x2f4>
   82c9a:	1092      	asrs	r2, r2, #2
   82c9c:	2001      	movs	r0, #1
   82c9e:	4090      	lsls	r0, r2
   82ca0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82ca4:	4619      	mov	r1, r3
   82ca6:	4302      	orrs	r2, r0
   82ca8:	f8c8 2004 	str.w	r2, [r8, #4]
   82cac:	e775      	b.n	82b9a <_malloc_r+0x396>
   82cae:	f240 5354 	movw	r3, #1364	; 0x554
   82cb2:	459c      	cmp	ip, r3
   82cb4:	d81b      	bhi.n	82cee <_malloc_r+0x4ea>
   82cb6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82cba:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82cbe:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82cc2:	e5e7      	b.n	82894 <_malloc_r+0x90>
   82cc4:	f10a 0a10 	add.w	sl, sl, #16
   82cc8:	e6a3      	b.n	82a12 <_malloc_r+0x20e>
   82cca:	2b54      	cmp	r3, #84	; 0x54
   82ccc:	d81f      	bhi.n	82d0e <_malloc_r+0x50a>
   82cce:	0b0a      	lsrs	r2, r1, #12
   82cd0:	326e      	adds	r2, #110	; 0x6e
   82cd2:	0050      	lsls	r0, r2, #1
   82cd4:	e74f      	b.n	82b76 <_malloc_r+0x372>
   82cd6:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82cda:	2900      	cmp	r1, #0
   82cdc:	f47f aeb1 	bne.w	82a42 <_malloc_r+0x23e>
   82ce0:	eb0a 0109 	add.w	r1, sl, r9
   82ce4:	68ba      	ldr	r2, [r7, #8]
   82ce6:	f041 0101 	orr.w	r1, r1, #1
   82cea:	6051      	str	r1, [r2, #4]
   82cec:	e6f6      	b.n	82adc <_malloc_r+0x2d8>
   82cee:	21fc      	movs	r1, #252	; 0xfc
   82cf0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82cf4:	e5ce      	b.n	82894 <_malloc_r+0x90>
   82cf6:	2201      	movs	r2, #1
   82cf8:	f04f 0a00 	mov.w	sl, #0
   82cfc:	e6cb      	b.n	82a96 <_malloc_r+0x292>
   82cfe:	f104 0108 	add.w	r1, r4, #8
   82d02:	4630      	mov	r0, r6
   82d04:	f7ff fcaa 	bl	8265c <_free_r>
   82d08:	f8da 3000 	ldr.w	r3, [sl]
   82d0c:	e6e6      	b.n	82adc <_malloc_r+0x2d8>
   82d0e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82d12:	d803      	bhi.n	82d1c <_malloc_r+0x518>
   82d14:	0bca      	lsrs	r2, r1, #15
   82d16:	3277      	adds	r2, #119	; 0x77
   82d18:	0050      	lsls	r0, r2, #1
   82d1a:	e72c      	b.n	82b76 <_malloc_r+0x372>
   82d1c:	f240 5254 	movw	r2, #1364	; 0x554
   82d20:	4293      	cmp	r3, r2
   82d22:	d803      	bhi.n	82d2c <_malloc_r+0x528>
   82d24:	0c8a      	lsrs	r2, r1, #18
   82d26:	327c      	adds	r2, #124	; 0x7c
   82d28:	0050      	lsls	r0, r2, #1
   82d2a:	e724      	b.n	82b76 <_malloc_r+0x372>
   82d2c:	20fc      	movs	r0, #252	; 0xfc
   82d2e:	227e      	movs	r2, #126	; 0x7e
   82d30:	e721      	b.n	82b76 <_malloc_r+0x372>
   82d32:	687b      	ldr	r3, [r7, #4]
   82d34:	e78d      	b.n	82c52 <_malloc_r+0x44e>
   82d36:	bf00      	nop
   82d38:	2007056c 	.word	0x2007056c

00082d3c <__malloc_lock>:
   82d3c:	4770      	bx	lr
   82d3e:	bf00      	nop

00082d40 <__malloc_unlock>:
   82d40:	4770      	bx	lr
   82d42:	bf00      	nop

00082d44 <_sbrk_r>:
   82d44:	b538      	push	{r3, r4, r5, lr}
   82d46:	4c07      	ldr	r4, [pc, #28]	; (82d64 <_sbrk_r+0x20>)
   82d48:	2300      	movs	r3, #0
   82d4a:	4605      	mov	r5, r0
   82d4c:	4608      	mov	r0, r1
   82d4e:	6023      	str	r3, [r4, #0]
   82d50:	f7fe fa2c 	bl	811ac <_sbrk>
   82d54:	1c43      	adds	r3, r0, #1
   82d56:	d000      	beq.n	82d5a <_sbrk_r+0x16>
   82d58:	bd38      	pop	{r3, r4, r5, pc}
   82d5a:	6823      	ldr	r3, [r4, #0]
   82d5c:	2b00      	cmp	r3, #0
   82d5e:	d0fb      	beq.n	82d58 <_sbrk_r+0x14>
   82d60:	602b      	str	r3, [r5, #0]
   82d62:	bd38      	pop	{r3, r4, r5, pc}
   82d64:	20070b18 	.word	0x20070b18

00082d68 <__register_exitproc>:
   82d68:	b5f0      	push	{r4, r5, r6, r7, lr}
   82d6a:	4c27      	ldr	r4, [pc, #156]	; (82e08 <__register_exitproc+0xa0>)
   82d6c:	b085      	sub	sp, #20
   82d6e:	6826      	ldr	r6, [r4, #0]
   82d70:	4607      	mov	r7, r0
   82d72:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   82d76:	2c00      	cmp	r4, #0
   82d78:	d040      	beq.n	82dfc <__register_exitproc+0x94>
   82d7a:	6865      	ldr	r5, [r4, #4]
   82d7c:	2d1f      	cmp	r5, #31
   82d7e:	dd1e      	ble.n	82dbe <__register_exitproc+0x56>
   82d80:	4822      	ldr	r0, [pc, #136]	; (82e0c <__register_exitproc+0xa4>)
   82d82:	b918      	cbnz	r0, 82d8c <__register_exitproc+0x24>
   82d84:	f04f 30ff 	mov.w	r0, #4294967295
   82d88:	b005      	add	sp, #20
   82d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82d8c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82d90:	9103      	str	r1, [sp, #12]
   82d92:	9202      	str	r2, [sp, #8]
   82d94:	9301      	str	r3, [sp, #4]
   82d96:	f7ff fd2d 	bl	827f4 <malloc>
   82d9a:	9903      	ldr	r1, [sp, #12]
   82d9c:	4604      	mov	r4, r0
   82d9e:	9a02      	ldr	r2, [sp, #8]
   82da0:	9b01      	ldr	r3, [sp, #4]
   82da2:	2800      	cmp	r0, #0
   82da4:	d0ee      	beq.n	82d84 <__register_exitproc+0x1c>
   82da6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   82daa:	2000      	movs	r0, #0
   82dac:	6025      	str	r5, [r4, #0]
   82dae:	6060      	str	r0, [r4, #4]
   82db0:	4605      	mov	r5, r0
   82db2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82db6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   82dba:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82dbe:	b93f      	cbnz	r7, 82dd0 <__register_exitproc+0x68>
   82dc0:	1c6b      	adds	r3, r5, #1
   82dc2:	2000      	movs	r0, #0
   82dc4:	3502      	adds	r5, #2
   82dc6:	6063      	str	r3, [r4, #4]
   82dc8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82dcc:	b005      	add	sp, #20
   82dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82dd0:	2601      	movs	r6, #1
   82dd2:	40ae      	lsls	r6, r5
   82dd4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   82dd8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82ddc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82de0:	2f02      	cmp	r7, #2
   82de2:	ea42 0206 	orr.w	r2, r2, r6
   82de6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   82dea:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82dee:	d1e7      	bne.n	82dc0 <__register_exitproc+0x58>
   82df0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82df4:	431e      	orrs	r6, r3
   82df6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   82dfa:	e7e1      	b.n	82dc0 <__register_exitproc+0x58>
   82dfc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   82e00:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82e04:	e7b9      	b.n	82d7a <__register_exitproc+0x12>
   82e06:	bf00      	nop
   82e08:	00082e24 	.word	0x00082e24
   82e0c:	000827f5 	.word	0x000827f5
   82e10:	736f6361 	.word	0x736f6361
   82e14:	00000000 	.word	0x00000000
   82e18:	74727173 	.word	0x74727173
   82e1c:	00000000 	.word	0x00000000
   82e20:	00000043 	.word	0x00000043

00082e24 <_global_impure_ptr>:
   82e24:	20070140                                @.. 

00082e28 <_init>:
   82e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82e2a:	bf00      	nop
   82e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82e2e:	bc08      	pop	{r3}
   82e30:	469e      	mov	lr, r3
   82e32:	4770      	bx	lr

00082e34 <__init_array_start>:
   82e34:	00082571 	.word	0x00082571

00082e38 <__frame_dummy_init_array_entry>:
   82e38:	00080119                                ....

00082e3c <_fini>:
   82e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82e3e:	bf00      	nop
   82e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82e42:	bc08      	pop	{r3}
   82e44:	469e      	mov	lr, r3
   82e46:	4770      	bx	lr

00082e48 <__fini_array_start>:
   82e48:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070138 	.word	0x20070138

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <Kp>:
2007012c:	00000004                                ....

20070130 <speed>:
20070130:	00000672                                r...

20070134 <g_interrupt_enabled>:
20070134:	00000001                                ....

20070138 <SystemCoreClock>:
20070138:	003d0900                                ..=.

2007013c <__fdlib_version>:
2007013c:	00000001                                ....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00082e20 00000000 00000000 00000000      ...............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <__malloc_av_>:
	...
20070574:	2007056c 2007056c 20070574 20070574     l.. l.. t.. t.. 
20070584:	2007057c 2007057c 20070584 20070584     |.. |.. ... ... 
20070594:	2007058c 2007058c 20070594 20070594     ... ... ... ... 
200705a4:	2007059c 2007059c 200705a4 200705a4     ... ... ... ... 
200705b4:	200705ac 200705ac 200705b4 200705b4     ... ... ... ... 
200705c4:	200705bc 200705bc 200705c4 200705c4     ... ... ... ... 
200705d4:	200705cc 200705cc 200705d4 200705d4     ... ... ... ... 
200705e4:	200705dc 200705dc 200705e4 200705e4     ... ... ... ... 
200705f4:	200705ec 200705ec 200705f4 200705f4     ... ... ... ... 
20070604:	200705fc 200705fc 20070604 20070604     ... ... ... ... 
20070614:	2007060c 2007060c 20070614 20070614     ... ... ... ... 
20070624:	2007061c 2007061c 20070624 20070624     ... ... $.. $.. 
20070634:	2007062c 2007062c 20070634 20070634     ,.. ,.. 4.. 4.. 
20070644:	2007063c 2007063c 20070644 20070644     <.. <.. D.. D.. 
20070654:	2007064c 2007064c 20070654 20070654     L.. L.. T.. T.. 
20070664:	2007065c 2007065c 20070664 20070664     \.. \.. d.. d.. 
20070674:	2007066c 2007066c 20070674 20070674     l.. l.. t.. t.. 
20070684:	2007067c 2007067c 20070684 20070684     |.. |.. ... ... 
20070694:	2007068c 2007068c 20070694 20070694     ... ... ... ... 
200706a4:	2007069c 2007069c 200706a4 200706a4     ... ... ... ... 
200706b4:	200706ac 200706ac 200706b4 200706b4     ... ... ... ... 
200706c4:	200706bc 200706bc 200706c4 200706c4     ... ... ... ... 
200706d4:	200706cc 200706cc 200706d4 200706d4     ... ... ... ... 
200706e4:	200706dc 200706dc 200706e4 200706e4     ... ... ... ... 
200706f4:	200706ec 200706ec 200706f4 200706f4     ... ... ... ... 
20070704:	200706fc 200706fc 20070704 20070704     ... ... ... ... 
20070714:	2007070c 2007070c 20070714 20070714     ... ... ... ... 
20070724:	2007071c 2007071c 20070724 20070724     ... ... $.. $.. 
20070734:	2007072c 2007072c 20070734 20070734     ,.. ,.. 4.. 4.. 
20070744:	2007073c 2007073c 20070744 20070744     <.. <.. D.. D.. 
20070754:	2007074c 2007074c 20070754 20070754     L.. L.. T.. T.. 
20070764:	2007075c 2007075c 20070764 20070764     \.. \.. d.. d.. 
20070774:	2007076c 2007076c 20070774 20070774     l.. l.. t.. t.. 
20070784:	2007077c 2007077c 20070784 20070784     |.. |.. ... ... 
20070794:	2007078c 2007078c 20070794 20070794     ... ... ... ... 
200707a4:	2007079c 2007079c 200707a4 200707a4     ... ... ... ... 
200707b4:	200707ac 200707ac 200707b4 200707b4     ... ... ... ... 
200707c4:	200707bc 200707bc 200707c4 200707c4     ... ... ... ... 
200707d4:	200707cc 200707cc 200707d4 200707d4     ... ... ... ... 
200707e4:	200707dc 200707dc 200707e4 200707e4     ... ... ... ... 
200707f4:	200707ec 200707ec 200707f4 200707f4     ... ... ... ... 
20070804:	200707fc 200707fc 20070804 20070804     ... ... ... ... 
20070814:	2007080c 2007080c 20070814 20070814     ... ... ... ... 
20070824:	2007081c 2007081c 20070824 20070824     ... ... $.. $.. 
20070834:	2007082c 2007082c 20070834 20070834     ,.. ,.. 4.. 4.. 
20070844:	2007083c 2007083c 20070844 20070844     <.. <.. D.. D.. 
20070854:	2007084c 2007084c 20070854 20070854     L.. L.. T.. T.. 
20070864:	2007085c 2007085c 20070864 20070864     \.. \.. d.. d.. 
20070874:	2007086c 2007086c 20070874 20070874     l.. l.. t.. t.. 
20070884:	2007087c 2007087c 20070884 20070884     |.. |.. ... ... 
20070894:	2007088c 2007088c 20070894 20070894     ... ... ... ... 
200708a4:	2007089c 2007089c 200708a4 200708a4     ... ... ... ... 
200708b4:	200708ac 200708ac 200708b4 200708b4     ... ... ... ... 
200708c4:	200708bc 200708bc 200708c4 200708c4     ... ... ... ... 
200708d4:	200708cc 200708cc 200708d4 200708d4     ... ... ... ... 
200708e4:	200708dc 200708dc 200708e4 200708e4     ... ... ... ... 
200708f4:	200708ec 200708ec 200708f4 200708f4     ... ... ... ... 
20070904:	200708fc 200708fc 20070904 20070904     ... ... ... ... 
20070914:	2007090c 2007090c 20070914 20070914     ... ... ... ... 
20070924:	2007091c 2007091c 20070924 20070924     ... ... $.. $.. 
20070934:	2007092c 2007092c 20070934 20070934     ,.. ,.. 4.. 4.. 
20070944:	2007093c 2007093c 20070944 20070944     <.. <.. D.. D.. 
20070954:	2007094c 2007094c 20070954 20070954     L.. L.. T.. T.. 
20070964:	2007095c 2007095c 20070964 20070964     \.. \.. d.. d.. 

20070974 <__malloc_trim_threshold>:
20070974:	00020000                                ....

20070978 <__malloc_sbrk_base>:
20070978:	ffffffff                                ....
