/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [13:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [29:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [20:0] celloutsig_0_42z;
  reg [11:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_45z;
  wire [23:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_72z;
  wire [6:0] celloutsig_0_74z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [2:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  reg [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  reg [13:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  reg [12:0] celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = ~(celloutsig_0_49z | celloutsig_0_46z[14]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | in_data[138]);
  assign celloutsig_1_17z = ~(celloutsig_1_13z | celloutsig_1_13z);
  assign celloutsig_0_18z = ~(in_data[28] | celloutsig_0_7z[3]);
  assign celloutsig_0_19z = ~(celloutsig_0_2z | celloutsig_0_0z[2]);
  assign celloutsig_0_32z = ~(celloutsig_0_28z[4] | celloutsig_0_25z[13]);
  assign celloutsig_0_34z = ~celloutsig_0_18z;
  assign celloutsig_0_4z = ~celloutsig_0_0z[0];
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~in_data[176];
  assign celloutsig_0_12z = ~celloutsig_0_5z;
  assign celloutsig_0_74z = { celloutsig_0_35z[6:5], celloutsig_0_59z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_52z, celloutsig_0_31z } / { 1'h1, celloutsig_0_43z[7:5], celloutsig_0_27z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } / { 1'h1, in_data[12:5] };
  assign celloutsig_0_49z = celloutsig_0_42z[11:2] >= celloutsig_0_17z;
  assign celloutsig_1_13z = { celloutsig_1_9z[4:2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z } >= { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_9z[7:4] >= { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z } >= { in_data[85:74], celloutsig_0_1z };
  assign celloutsig_0_21z = { in_data[6:4], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_14z } >= { celloutsig_0_9z[5:1], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_6z = in_data[120:108] > { celloutsig_1_1z[14:3], celloutsig_1_4z };
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } > celloutsig_0_10z[7:5];
  assign celloutsig_0_38z = celloutsig_0_33z[6:1] <= celloutsig_0_35z[6:1];
  assign celloutsig_0_50z = celloutsig_0_7z[3:1] <= { celloutsig_0_49z, celloutsig_0_31z, celloutsig_0_32z };
  assign celloutsig_0_54z = { celloutsig_0_10z[8:4], celloutsig_0_20z, celloutsig_0_23z } <= { celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_34z };
  assign celloutsig_0_86z = { celloutsig_0_9z[4:0], celloutsig_0_38z } <= { celloutsig_0_2z, celloutsig_0_72z };
  assign celloutsig_0_1z = in_data[45:42] <= { in_data[18], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z <= celloutsig_0_0z;
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z } && { in_data[88], celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_17z && { in_data[70:68], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_10z = ! { in_data[146:143], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_13z = ! { in_data[50:45], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_20z = ! { in_data[77:54], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_0z[0] & ~(in_data[72]);
  assign celloutsig_0_5z = in_data[61] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_46z = { celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z } % { 1'h1, celloutsig_0_10z[6:1], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_26z };
  assign celloutsig_0_17z = in_data[47:38] % { 1'h1, in_data[19:15], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_42z = - { celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_45z = - { celloutsig_0_33z[4:1], celloutsig_0_20z };
  assign celloutsig_0_15z = - celloutsig_0_9z[4:1];
  assign celloutsig_0_30z = - { celloutsig_0_7z[3:2], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_35z = { celloutsig_0_30z[2:0], celloutsig_0_27z, celloutsig_0_29z } >> { celloutsig_0_26z[5:0], celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_33z[6:2], celloutsig_0_19z } >> { celloutsig_0_33z[6:3], celloutsig_0_32z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[28:24] >> { in_data[28:26], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_72z = { celloutsig_0_16z[6:4], celloutsig_0_54z, celloutsig_0_34z } >> { celloutsig_0_60z[2:1], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[147:132], celloutsig_1_0z } >> { in_data[183:168], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z[6], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[160:156], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z } >> { celloutsig_0_10z[2:1], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_7z[4:3], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_4z } >> { celloutsig_0_10z[6:2], celloutsig_0_17z };
  assign celloutsig_0_28z = { in_data[59:44], celloutsig_0_21z, celloutsig_0_14z } >> { in_data[25:14], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_33z = celloutsig_0_26z[9:3] >> { celloutsig_0_16z[2:1], celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z } <<< { celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_47z = celloutsig_0_33z - { celloutsig_0_0z[0], celloutsig_0_21z, celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_3z };
  assign celloutsig_0_60z = { celloutsig_0_17z[8:7], celloutsig_0_23z } - celloutsig_0_47z[3:1];
  assign celloutsig_0_87z = celloutsig_0_45z[3:1] - celloutsig_0_74z[3:1];
  assign celloutsig_1_5z = celloutsig_1_2z[6:4] - celloutsig_1_2z[2:0];
  assign celloutsig_1_18z = { celloutsig_1_2z[2:0], celloutsig_1_10z } - { celloutsig_1_3z[3:1], celloutsig_1_17z };
  assign celloutsig_0_22z = { celloutsig_0_10z[5:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_16z } - { in_data[19:10], celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_27z = celloutsig_0_22z[5:3] - celloutsig_0_16z[6:4];
  assign celloutsig_0_36z = ~((celloutsig_0_16z[6] & celloutsig_0_22z[11]) | celloutsig_0_20z);
  assign celloutsig_0_52z = ~((celloutsig_0_43z[11] & celloutsig_0_9z[6]) | celloutsig_0_50z);
  assign celloutsig_0_23z = ~((celloutsig_0_13z & celloutsig_0_2z) | celloutsig_0_17z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_10z[8] & celloutsig_0_4z) | celloutsig_0_10z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[72:70];
  always_latch
    if (!clkin_data[64]) celloutsig_0_43z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_43z = { celloutsig_0_10z[8:4], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_21z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_2z = { celloutsig_1_1z[16:5], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_3z = celloutsig_1_1z[10:3];
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_16z[14], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_25z = 14'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_25z = in_data[68:55];
  assign { out_data[131:128], out_data[109:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
