
Segfault in code generated by Verilator
=======================================

~CLOSED~ Verilator GIT d7e4bc1

Verilator 5f5a3db creates C code that segfaults for a=128.

    :::Verilog
    module issue_043(a, y);
      input signed [7:0] a;
      output [15:0] y;
      assign y = {3{{~22'd0}}} <<< {4{a}};
    endmodule

Self-contained test case:
[test014.v](http://svn.clifford.at/handicraft/2014/verilatortest/test014.v),
[test014.cc](http://svn.clifford.at/handicraft/2014/verilatortest/test014.cc),
[test014.sh](http://svn.clifford.at/handicraft/2014/verilatortest/test014.sh)

**History:**  
2014-05-12 Reported as [Issue #765](http://www.veripool.org/issues/765-Verilator-Segfault-in-code-generated-by-Verilator)  
2014-05-15 Fixed in GIT commit d7e4bc1  
