INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_id
INFO: [VRFC 10-2458] undeclared symbol rs1_request, assumed default net type wire [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:158]
INFO: [VRFC 10-2458] undeclared symbol rs2_request, assumed default net type wire [C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
