Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
+v2k -R -nc -debug_pp -LDFLAGS -rdynamic -P /home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/novas.tab \
/home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/pli.a -f filelist.f -l com.log \

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Command: ./simv +v2k -nc -a com.log
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'tb.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +all dumping.
*Verdi3* : End of traversing.
$finish called from file "./src/openmips_min_sopc_tb.v", line 16.
$finish at simulation time             10195000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10195000 ps
CPU Time:      0.370 seconds;       Data structure size:   2.0Mb
Mon Nov 28 11:51:46 2022
