$date
	Sun Apr 29 19:36:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bench_top $end
$scope module uClock $end
$var reg 1 ! CLK_O $end
$var reg 1 " nRST_O $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uCPU $end
$var wire 1 # CLK_I $end
$var wire 14 $ D_ADDR_O [13:0] $end
$var wire 8 % D_DAT_I [7:0] $end
$var wire 8 & D_DAT_O [7:0] $end
$var wire 5 ' IO_ADDR_O [4:0] $end
$var wire 8 ( IO_DAT_I [7:0] $end
$var wire 8 ) IO_DAT_O [7:0] $end
$var wire 14 * I_ADDR_O [13:0] $end
$var wire 8 + I_DAT_I [7:0] $end
$var wire 1 , nRST_I $end
$var wire 1 - wCOND_CAL $end
$var wire 1 . wCOND_JMP $end
$var wire 1 / wCOND_RET $end
$var wire 4 0 wD_ALU_OPR [3:0] $end
$var wire 1 1 wD_Bubble_A $end
$var wire 1 2 wD_Bubble_S $end
$var wire 1 3 wD_INS_ALUI $end
$var wire 1 4 wD_INS_ALUR $end
$var wire 1 5 wD_INS_DCR $end
$var wire 1 6 wD_INS_INC $end
$var wire 1 7 wD_INS_LMI $end
$var wire 1 8 wD_INS_LMR $end
$var wire 1 9 wD_INS_LRI $end
$var wire 1 : wD_INS_LRM $end
$var wire 1 ; wD_INS_LRR $end
$var wire 1 < wD_INS_NOP $end
$var wire 1 = wD_INS_ROT $end
$var wire 1 > wD_RegSrc_CS_A $end
$var wire 1 ? wD_RegSrc_CS_S $end
$var wire 1 @ wD_dstM_CS $end
$var wire 1 A wD_dstM_CS_C $end
$var wire 1 B wD_dstM_CS_S $end
$var wire 1 C wD_dstR_CS $end
$var wire 1 D wD_dstR_CS_C $end
$var wire 1 E wD_dstR_CS_E $end
$var wire 1 F wD_dstR_CS_M $end
$var wire 1 G wD_dstR_CS_S $end
$var wire 8 H wD_forward_A [7:0] $end
$var wire 8 I wD_forward_H [7:0] $end
$var wire 8 J wD_forward_L [7:0] $end
$var wire 8 K wD_forward_S [7:0] $end
$var wire 1 L wDoubleByte $end
$var wire 8 M wE_ALU_E [7:0] $end
$var wire 1 N wE_ALU_OUT_CF $end
$var wire 1 O wE_ALU_OUT_PF $end
$var wire 1 P wE_ALU_OUT_SF $end
$var wire 1 Q wE_ALU_OUT_ZF $end
$var wire 1 R wE_dstM_CS $end
$var wire 1 S wE_dstM_CS_C $end
$var wire 1 T wE_dstM_CS_S $end
$var wire 1 U wINS_NOP $end
$var wire 1 V wSingle $end
$var wire 1 W wTripleByte $end
$var wire 8 X wW_dstVal [7:0] $end
$var reg 2 Y rD_count [1:0] $end
$var reg 3 Z rD_dst [2:0] $end
$var reg 8 [ rD_icode [7:0] $end
$var reg 3 \ rD_ifun [2:0] $end
$var reg 3 ] rD_src [2:0] $end
$var reg 8 ^ rD_valC [7:0] $end
$var reg 14 _ rD_valP [13:0] $end
$var reg 14 ` rD_valPC [13:0] $end
$var reg 1 a rD_valid $end
$var reg 4 b rE_ALU_OPR [3:0] $end
$var reg 3 c rE_dst [2:0] $end
$var reg 1 d rE_dstM_CS $end
$var reg 1 e rE_dstM_CS_C $end
$var reg 1 f rE_dstM_CS_S $end
$var reg 1 g rE_dstR_CS $end
$var reg 1 h rE_dstR_CS_C $end
$var reg 1 i rE_dstR_CS_E $end
$var reg 1 j rE_dstR_CS_M $end
$var reg 1 k rE_dstR_CS_S $end
$var reg 8 l rE_icode [7:0] $end
$var reg 3 m rE_ifun [2:0] $end
$var reg 8 n rE_valA [7:0] $end
$var reg 8 o rE_valC [7:0] $end
$var reg 8 p rE_valH [7:0] $end
$var reg 8 q rE_valL [7:0] $end
$var reg 14 r rE_valP [13:0] $end
$var reg 14 s rE_valPC [13:0] $end
$var reg 8 t rE_valS [7:0] $end
$var reg 1 u rE_valid $end
$var reg 8 v rF1_IR [7:0] $end
$var reg 1 w rF1_IR_valid $end
$var reg 14 x rF1_valPC [13:0] $end
$var reg 8 y rF2_IR [7:0] $end
$var reg 1 z rF2_IR_valid $end
$var reg 14 { rF2_valPC [13:0] $end
$var reg 8 | rF3_IR [7:0] $end
$var reg 1 } rF3_IR_valid $end
$var reg 14 ~ rF3_valPC [13:0] $end
$var reg 3 !" rM_dst [2:0] $end
$var reg 1 "" rM_dstM_CS $end
$var reg 1 #" rM_dstM_CS_C $end
$var reg 1 $" rM_dstM_CS_S $end
$var reg 1 %" rM_dstR_CS $end
$var reg 1 &" rM_dstR_CS_C $end
$var reg 1 '" rM_dstR_CS_E $end
$var reg 1 (" rM_dstR_CS_M $end
$var reg 1 )" rM_dstR_CS_S $end
$var reg 8 *" rM_icode [7:0] $end
$var reg 8 +" rM_valC [7:0] $end
$var reg 8 ," rM_valE [7:0] $end
$var reg 8 -" rM_valH [7:0] $end
$var reg 8 ." rM_valL [7:0] $end
$var reg 14 /" rM_valPC [13:0] $end
$var reg 8 0" rM_valS [7:0] $end
$var reg 1 1" rM_valid $end
$var reg 3 2" rStack_ndx [2:0] $end
$var reg 4 3" rStatus [3:0] $end
$var reg 8 4" rTest [7:0] $end
$var reg 3 5" rW_dst [2:0] $end
$var reg 1 6" rW_dstR_CS $end
$var reg 1 7" rW_dstR_CS_C $end
$var reg 1 8" rW_dstR_CS_E $end
$var reg 1 9" rW_dstR_CS_M $end
$var reg 1 :" rW_dstR_CS_S $end
$var reg 8 ;" rW_icode [7:0] $end
$var reg 8 <" rW_valC [7:0] $end
$var reg 8 =" rW_valE [7:0] $end
$var reg 8 >" rW_valM [7:0] $end
$var reg 14 ?" rW_valPC [13:0] $end
$var reg 8 @" rW_valS [7:0] $end
$var reg 1 A" rW_valid $end
$scope module uForward_S $end
$var wire 1 B" E_DSTR_CS_C_I $end
$var wire 1 C" E_DSTR_CS_E_I $end
$var wire 1 D" E_DSTR_CS_I $end
$var wire 1 E" E_DSTR_CS_M_I $end
$var wire 1 F" E_DSTR_CS_S_I $end
$var wire 3 G" E_DSTR_I [2:0] $end
$var wire 1 H" E_VALID_I $end
$var wire 8 I" E_VAL_C_I [7:0] $end
$var wire 8 J" E_VAL_S_I [7:0] $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 P" M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 8 R" M_VAL_C_I [7:0] $end
$var wire 8 S" M_VAL_E_I [7:0] $end
$var wire 8 T" M_VAL_S_I [7:0] $end
$var wire 8 U" REG_BANK_I [7:0] $end
$var wire 8 V" REG_BANK_O [7:0] $end
$var wire 1 ? REG_SRC_CS_I $end
$var wire 3 W" REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 \" W_DSTR_CS_S_I $end
$var wire 3 ]" W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 8 _" W_VAL_C_I [7:0] $end
$var wire 8 `" W_VAL_E_I [7:0] $end
$var wire 8 a" W_VAL_M_I [7:0] $end
$var wire 8 b" W_VAL_S_I [7:0] $end
$var wire 1 c" wE_Enable $end
$var wire 1 d" wM_Enable $end
$var wire 1 e" wW_Enable $end
$upscope $end
$scope module uForward_A $end
$var wire 1 B" E_DSTR_CS_C_I $end
$var wire 1 C" E_DSTR_CS_E_I $end
$var wire 1 D" E_DSTR_CS_I $end
$var wire 1 E" E_DSTR_CS_M_I $end
$var wire 1 F" E_DSTR_CS_S_I $end
$var wire 3 f" E_DSTR_I [2:0] $end
$var wire 1 H" E_VALID_I $end
$var wire 8 g" E_VAL_C_I [7:0] $end
$var wire 8 h" E_VAL_S_I [7:0] $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 i" M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 8 j" M_VAL_C_I [7:0] $end
$var wire 8 k" M_VAL_E_I [7:0] $end
$var wire 8 l" M_VAL_S_I [7:0] $end
$var wire 8 m" REG_BANK_I [7:0] $end
$var wire 8 n" REG_BANK_O [7:0] $end
$var wire 1 > REG_SRC_CS_I $end
$var wire 3 o" REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 \" W_DSTR_CS_S_I $end
$var wire 3 p" W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 8 q" W_VAL_C_I [7:0] $end
$var wire 8 r" W_VAL_E_I [7:0] $end
$var wire 8 s" W_VAL_M_I [7:0] $end
$var wire 8 t" W_VAL_S_I [7:0] $end
$var wire 1 u" wE_Enable $end
$var wire 1 v" wM_Enable $end
$var wire 1 w" wW_Enable $end
$upscope $end
$scope module uForward_H $end
$var wire 1 B" E_DSTR_CS_C_I $end
$var wire 1 C" E_DSTR_CS_E_I $end
$var wire 1 D" E_DSTR_CS_I $end
$var wire 1 E" E_DSTR_CS_M_I $end
$var wire 1 F" E_DSTR_CS_S_I $end
$var wire 3 x" E_DSTR_I [2:0] $end
$var wire 1 H" E_VALID_I $end
$var wire 8 y" E_VAL_C_I [7:0] $end
$var wire 8 z" E_VAL_S_I [7:0] $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 {" M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 8 |" M_VAL_C_I [7:0] $end
$var wire 8 }" M_VAL_E_I [7:0] $end
$var wire 8 ~" M_VAL_S_I [7:0] $end
$var wire 8 !# REG_BANK_I [7:0] $end
$var wire 8 "# REG_BANK_O [7:0] $end
$var wire 1 ## REG_SRC_CS_I $end
$var wire 3 $# REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 \" W_DSTR_CS_S_I $end
$var wire 3 %# W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 8 &# W_VAL_C_I [7:0] $end
$var wire 8 '# W_VAL_E_I [7:0] $end
$var wire 8 (# W_VAL_M_I [7:0] $end
$var wire 8 )# W_VAL_S_I [7:0] $end
$var wire 1 *# wE_Enable $end
$var wire 1 +# wM_Enable $end
$var wire 1 ,# wW_Enable $end
$upscope $end
$scope module uForward_L $end
$var wire 1 B" E_DSTR_CS_C_I $end
$var wire 1 C" E_DSTR_CS_E_I $end
$var wire 1 D" E_DSTR_CS_I $end
$var wire 1 E" E_DSTR_CS_M_I $end
$var wire 1 F" E_DSTR_CS_S_I $end
$var wire 3 -# E_DSTR_I [2:0] $end
$var wire 1 H" E_VALID_I $end
$var wire 8 .# E_VAL_C_I [7:0] $end
$var wire 8 /# E_VAL_S_I [7:0] $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 0# M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 8 1# M_VAL_C_I [7:0] $end
$var wire 8 2# M_VAL_E_I [7:0] $end
$var wire 8 3# M_VAL_S_I [7:0] $end
$var wire 8 4# REG_BANK_I [7:0] $end
$var wire 8 5# REG_BANK_O [7:0] $end
$var wire 1 6# REG_SRC_CS_I $end
$var wire 3 7# REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 \" W_DSTR_CS_S_I $end
$var wire 3 8# W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 8 9# W_VAL_C_I [7:0] $end
$var wire 8 :# W_VAL_E_I [7:0] $end
$var wire 8 ;# W_VAL_M_I [7:0] $end
$var wire 8 <# W_VAL_S_I [7:0] $end
$var wire 1 =# wE_Enable $end
$var wire 1 ># wM_Enable $end
$var wire 1 ?# wW_Enable $end
$upscope $end
$scope module uBubbleData_S $end
$var wire 1 2 BUBBLE_DATA_O $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 @# M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 1 ? REG_SRC_CS_I $end
$var wire 3 A# REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 X" W_DSTR_CS_S_I $end
$var wire 3 B# W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 1 C# wM_Enable $end
$var wire 1 D# wW_Enable $end
$upscope $end
$scope module uBubbleData_A $end
$var wire 1 1 BUBBLE_DATA_O $end
$var wire 1 K" M_DSTR_CS_C_I $end
$var wire 1 L" M_DSTR_CS_E_I $end
$var wire 1 M" M_DSTR_CS_I $end
$var wire 1 N" M_DSTR_CS_M_I $end
$var wire 1 O" M_DSTR_CS_S_I $end
$var wire 3 E# M_DSTR_I [2:0] $end
$var wire 1 Q" M_VALID_I $end
$var wire 1 > REG_SRC_CS_I $end
$var wire 3 F# REG_SRC_I [2:0] $end
$var wire 1 X" W_DSTR_CS_C_I $end
$var wire 1 Y" W_DSTR_CS_E_I $end
$var wire 1 Z" W_DSTR_CS_I $end
$var wire 1 [" W_DSTR_CS_M_I $end
$var wire 1 X" W_DSTR_CS_S_I $end
$var wire 3 G# W_DSTR_I [2:0] $end
$var wire 1 ^" W_VALID_I $end
$var wire 1 H# wM_Enable $end
$var wire 1 I# wW_Enable $end
$upscope $end
$scope module uALU $end
$var wire 8 J# ALU_A_I [7:0] $end
$var wire 8 K# ALU_B_I [7:0] $end
$var wire 1 L# ALU_CF_I $end
$var wire 1 O ALU_PF_O $end
$var wire 1 P ALU_SF_O $end
$var wire 1 Q ALU_ZF_O $end
$var wire 3 M# FUNC_I [2:0] $end
$var wire 4 N# OPR_SELECT [3:0] $end
$var reg 1 O# ALU_CF_O $end
$var reg 8 P# ALU_E_O [7:0] $end
$upscope $end
$scope module uCondForward $end
$var wire 1 - COND_CAL_O $end
$var wire 1 . COND_JMP_O $end
$var wire 1 / COND_RET_O $end
$var wire 8 Q# D_OPCODE_I [7:0] $end
$var wire 4 R# E_ALU_STATUS_I [3:0] $end
$var wire 3 S# E_IFUN_I [2:0] $end
$var wire 8 T# E_OPCODE_I [7:0] $end
$var wire 4 U# STATUS_I [3:0] $end
$var wire 1 V# wCOND $end
$var wire 1 W# wD_INS_CAL $end
$var wire 1 X# wD_INS_JMP $end
$var wire 1 Y# wD_INS_RET $end
$var wire 1 Z# wE_INS_ALU $end
$var wire 1 [# wE_INS_ROT $end
$var wire 4 \# wStatus [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uRom $end
$var wire 14 ]# ADDR_I [13:0] $end
$var reg 8 ^# DAT_O [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ^#
bx ]#
bx \#
x[#
xZ#
xY#
xX#
xW#
xV#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
xO#
bx N#
bx M#
xL#
bx K#
bx J#
xI#
xH#
bx G#
b0 F#
bx E#
xD#
xC#
bx B#
bx A#
bx @#
x?#
x>#
x=#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
b110 7#
16#
bx 5#
bz 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
x,#
x+#
x*#
bx )#
bx (#
bx '#
bx &#
bx %#
b101 $#
1##
bx "#
bz !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
xw"
xv"
xu"
bx t"
bx s"
bx r"
bx q"
bx p"
b0 o"
bx n"
bz m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
xe"
xd"
xc"
bx b"
bx a"
bx `"
bx _"
x^"
bx ]"
x\"
x["
xZ"
xY"
xX"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
xQ"
bx P"
xO"
xN"
xM"
xL"
xK"
bx J"
bx I"
xH"
bx G"
xF"
xE"
xD"
xC"
xB"
xA"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
x:"
x9"
x8"
x7"
x6"
bx 5"
bx 4"
bx 3"
bx 2"
x1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
bx !"
bx ~
x}
bx |
bx {
xz
bx y
bx x
xw
bx v
xu
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
xk
xj
xi
xh
xg
xf
xe
xd
bx c
bx b
xa
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
bx M
xL
bx K
bx J
bx I
bx H
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
bx 0
x/
x.
x-
1,
bx +
bx *
bz )
bz (
bz '
bz &
bz %
bz $
0#
1"
0!
$end
#5
1C
16
0c"
0d"
0e"
1E
1>
13
0?
0@
0.
0G
0;
0X#
0-
0Z#
04
0B
08
0D
09
0A
07
0=
0W#
0/
0[#
1<
05
b1010 0
0F
0:
0Y#
0a
b0 [
b0 Q#
1w
1!
1#
#10
0!
0#
#15
0u"
0*#
0=#
0u
0H"
1z
1!
1#
#20
0!
0#
#25
02
01
0v"
0+#
0>#
0C#
0H#
1}
01"
0Q"
1!
1#
#30
0!
0#
#35
0w"
0,#
0?#
0D#
0I#
0A"
0^"
1!
1#
#40
0!
0#
#45
1!
1#
#50
0!
0#
#55
1!
1#
#60
0!
0#
#65
1!
1#
#70
0!
0#
#75
1!
1#
#80
0!
0#
#85
1!
1#
#90
0!
0#
#95
1!
1#
#100
0!
0#
0"
0,
#105
b1110 ^#
b1110 +
0O#
bx0 R#
0N
b0 K
b0 V"
b0 J
b0 5#
b0 I
b0 "#
b0 H
b0 n"
1U
0V#
1V
0R
0L
0W
0S
0T
b0 X
b0 \#
0L#
b0 2"
b0 *
b0 ]#
0z
b0 y
b0 {
0}
b0 |
b0 ~
b0 Y
b0 ^
b0 _
b0 Z
b0 ]
b0 U"
b0 W"
b0 A#
b0 \
b0 `
0f
0e
0d
0j
0E"
0i
0C"
0k
0F"
0h
0B"
0g
0D"
b0 q
b0 p
b0 o
b0 I"
b0 g"
b0 y"
b0 .#
b0 r
b0 c
b0 G"
b0 f"
b0 x"
b0 -#
b0 b
b0 N#
b0 m
b0 M#
b0 S#
b0 l
b0 T#
b0 s
b0 3"
b0 U#
b0 !"
b0 P"
b0 i"
b0 {"
b0 0#
b0 @#
b0 E#
b0 ,"
b0 S"
b0 k"
b0 }"
b0 2#
b0 0"
b0 T"
b0 l"
b0 ~"
b0 3#
b0 +"
b0 R"
b0 j"
b0 |"
b0 1#
b0 *"
b0 /"
b0 5"
b0 ]"
b0 p"
b0 %#
b0 8#
b0 B#
b0 G#
b0 >"
b0 a"
b0 s"
b0 (#
b0 ;#
b0 ="
b0 `"
b0 r"
b0 '#
b0 :#
b0 @"
b0 b"
b0 t"
b0 )#
b0 <#
b0 <"
b0 _"
b0 q"
b0 &#
b0 9#
b0 ;"
b0 ?"
0w
b0 v
b0 x
b0 4#
b0 !#
b0 m"
1!
1#
#110
0!
0#
#115
1!
1#
#120
0!
0#
#125
1!
1#
#130
0!
0#
#135
1!
1#
#140
0!
0#
#145
1!
1#
#150
0!
0#
#155
1!
1#
#160
0!
0#
#165
1!
1#
#170
0!
0#
#175
1!
1#
#180
0!
0#
#185
1!
1#
#190
0!
0#
#195
1!
1#
#200
0!
0#
1"
1,
#205
b1010101 ^#
b1010101 +
b1 *
b1 ]#
b1110 v
1w
1!
1#
#210
0!
0#
#215
b10110 ^#
b10110 +
b1 x
b1010101 v
b111000000000 _
1z
b1110 y
b10 *
b10 ]#
1!
1#
#220
0!
0#
#225
b1110111 ^#
b1110111 +
0V
1L
0U
b11 *
b11 ]#
b1010101 y
b1 {
1}
b1110 |
b1010100001110 _
b1110 ^
b10 x
b10110 v
1!
1#
#230
0!
0#
#235
b11011001 ^#
b11011001 +
0E
0>
1V
06
03
1D
19
0=
b0 0
0[#
0L
0<
b11 x
b1110111 v
b1 Y
1a
b1011001010101 _
b1010101 ^
b1 Z
b110 ]
b110 W"
b110 A#
b1 \
b1110 [
b1110 Q#
b1010101 |
b1 ~
b10110 y
b10 {
b100 *
b100 ]#
1!
1#
#240
0!
0#
#245
b11100010 ^#
b11100010 +
0V
16
1E
1>
b1010 0
1C
1L
13
0D
09
1<
b101 *
b101 ]#
b1110111 y
b11 {
b10110 |
b10 ~
0a
b0 [
b0 Q#
b0 Y
b1010101 t
b1010101 J"
b1010101 h"
b1010101 z"
b1010101 /#
b1010101 K#
b1010101 o
b1010101 I"
b1010101 g"
b1010101 y"
b1010101 .#
1h
1B"
1g
1D"
b1011001010101 r
b1 c
b1 G"
b1 f"
b1 x"
b1 -#
b1 m
b1 M#
b1 S#
b1110 l
b1110 T#
1u
1H"
b100 x
b11011001 v
1!
1#
#250
0!
0#
#255
b11000011 ^#
b11000011 +
b0 H
b0 n"
0E
0>
1V
06
03
1D
19
0=
b0 0
0[#
0L
0<
0v"
0H#
b101 x
b11100010 v
0$"
0#"
0""
0("
0N"
0'"
0L"
0)"
0O"
1&"
1K"
1%"
1M"
b1 !"
b1 P"
b1 i"
b1 {"
b1 0#
b1 @#
b1 E#
bx ,"
bx S"
bx k"
bx }"
bx 2#
b0 ."
b0 -"
b1010101 0"
b1010101 T"
b1010101 l"
b1010101 ~"
b1010101 3#
b1010101 +"
b1010101 R"
b1010101 j"
b1010101 |"
b1010101 1#
b1110 *"
11"
1Q"
0u
0H"
b1 Y
1a
b1100101110111 _
b1110111 ^
b10 Z
b10 \
b10110 [
b10110 Q#
b10 `
b1110111 |
b11 ~
b11011001 y
b100 {
b110 *
b110 ]#
1!
1#
#260
0!
0#
#265
b10000100 ^#
b10000100 +
16
1E
1>
b1010 0
1C
13
b1010101 X
0D
09
1<
0I#
b111 *
b111 ]#
b11100010 y
b101 {
b11011001 |
b100 ~
0a
b0 [
b0 Q#
b0 Y
b1110111 t
b1110111 J"
b1110111 h"
b1110111 z"
b1110111 /#
b1110111 K#
b1110111 o
b1110111 I"
b1110111 g"
b1110111 y"
b1110111 .#
b1100101110111 r
b10 c
b10 G"
b10 f"
b10 x"
b10 -#
b10 m
b10 M#
b10 S#
b10 s
b10110 l
b10110 T#
1u
1H"
01"
0Q"
09"
0["
08"
0Y"
0:"
0\"
17"
1X"
16"
1Z"
b1 5"
b1 ]"
b1 p"
b1 %#
b1 8#
b1 B#
b1 G#
bx ="
bx `"
bx r"
bx '#
bx :#
b1010101 @"
b1010101 b"
b1010101 t"
b1010101 )#
b1010101 <#
b1010101 <"
b1010101 _"
b1010101 q"
b1010101 &#
b1010101 9#
b1110 ;"
1A"
1^"
b110 x
b11000011 v
1!
1#
#270
0!
0#
#275
b11111111 ^#
b11111111 +
b1010101 K
b1010101 V"
1?
0E
1@
0>
1G
1;
06
03
0<
05
b0 0
b1010101 4"
b1010101 U"
b111 x
b10000100 v
0A"
0^"
b10 !"
b10 P"
b10 i"
b10 {"
b10 0#
b10 @#
b10 E#
b1110111 0"
b1110111 T"
b1110111 l"
b1110111 ~"
b1110111 3#
b1110111 +"
b1110111 R"
b1110111 j"
b1110111 |"
b1110111 1#
b10110 *"
b10 /"
11"
1Q"
0u
0H"
1a
b1111100010 _
b11100010 ^
b11 Z
b1 ]
b1 W"
b1 A#
b11 \
b11011001 [
b11011001 Q#
b100 `
b11100010 |
b101 ~
b11000011 y
b110 {
b1000 *
b1000 ]#
1!
1#
#280
0!
0#
#285
b0 ^#
b0 +
b1110111 K
b1110111 V"
b1110111 X
1e"
1D#
b1001 *
b1001 ]#
b10000100 y
b111 {
b11000011 |
b110 ~
b10011000011 _
b11000011 ^
b100 Z
b10 ]
b0 U"
b10 W"
b10 A#
b100 \
b11100010 [
b11100010 Q#
b101 `
b1010101 t
b1010101 J"
b1010101 h"
b1010101 z"
b1010101 /#
b1010101 K#
b11100010 o
b11100010 I"
b11100010 g"
b11100010 y"
b11100010 .#
1d
1k
1F"
0h
0B"
b1111100010 r
b11 c
b11 G"
b11 f"
b11 x"
b11 -#
b11 m
b11 M#
b11 S#
b100 s
b11011001 l
b11011001 T#
1u
1H"
01"
0Q"
b10 5"
b10 ]"
b10 p"
b10 %#
b10 8#
b10 B#
b10 G#
b1110111 @"
b1110111 b"
b1110111 t"
b1110111 )#
b1110111 <#
b1110111 <"
b1110111 _"
b1110111 q"
b1110111 &#
b1110111 9#
b10110 ;"
b10 ?"
1A"
1^"
b1000 x
b11111111 v
1!
1#
#290
0!
0#
#295
b1010101 K
b1010101 V"
0e"
0D#
1d"
1C#
b1110111 4"
b1001 x
b0 v
0A"
0^"
1""
1)"
1O"
0&"
0K"
b11 !"
b11 P"
b11 i"
b11 {"
b11 0#
b11 @#
b11 E#
b1010101 0"
b1010101 T"
b1010101 l"
b1010101 ~"
b1010101 3#
b11100010 +"
b11100010 R"
b11100010 j"
b11100010 |"
b11100010 1#
b11011001 *"
b100 /"
11"
1Q"
b1110111 t
b1110111 J"
b1110111 h"
b1110111 z"
b1110111 /#
b1110111 K#
b11000011 o
b11000011 I"
b11000011 g"
b11000011 y"
b11000011 .#
b10011000011 r
b100 c
b100 G"
b100 f"
b100 x"
b100 -#
b100 m
b100 M#
b100 S#
b101 s
b11100010 l
b11100010 T#
b11111110000100 _
b10000100 ^
b0 Z
b11 ]
b11 W"
b11 A#
b0 \
b11000011 [
b11000011 Q#
b110 `
b10000100 |
b111 ~
b11111111 y
b1000 {
b1010 *
b1010 ]#
1!
1#
#300
0!
0#
#305
b1010101 H
b1010101 n"
1u"
1C
bx0 \#
b1110111 K
b1110111 V"
1E
1>
b1000 0
0@
1Z#
14
0G
0;
b1010101 X
b1011 *
b1011 ]#
b0 y
b1001 {
b11111111 |
b1000 ~
b11111111 _
b11111111 ^
b100 ]
b100 W"
b100 A#
b10000100 [
b10000100 Q#
b111 `
b1010101 t
b1010101 J"
b1010101 h"
b1010101 z"
b1010101 /#
b1010101 K#
b10000100 o
b10000100 I"
b10000100 g"
b10000100 y"
b10000100 .#
b11111110000100 r
b0 c
b0 G"
b0 f"
b0 x"
b0 -#
b0 m
b0 M#
b0 S#
b110 s
b11000011 l
b11000011 T#
b100 !"
b100 P"
b100 i"
b100 {"
b100 0#
b100 @#
b100 E#
b1110111 0"
b1110111 T"
b1110111 l"
b1110111 ~"
b1110111 3#
b11000011 +"
b11000011 R"
b11000011 j"
b11000011 |"
b11000011 1#
b11100010 *"
b101 /"
1:"
1\"
07"
0X"
b11 5"
b11 ]"
b11 p"
b11 %#
b11 8#
b11 B#
b11 G#
b1010101 @"
b1010101 b"
b1010101 t"
b1010101 )#
b1010101 <#
b11100010 <"
b11100010 _"
b11100010 q"
b11100010 &#
b11100010 9#
b11011001 ;"
b100 ?"
1A"
1^"
b1010 x
1!
1#
#310
0!
0#
#315
1O
0Q
b1110 R#
1P
b11001100 P#
b11001100 M
b0 H
b0 n"
1U
b0 K
b0 V"
0u"
0C
b0 \#
0v"
0d"
0?
0E
b1110111 X
1H#
0C#
0>
b0 0
0Z#
0V#
04
b1010101 4"
b1011 x
b100 5"
b100 ]"
b100 p"
b100 %#
b100 8#
b100 B#
b100 G#
b1110111 @"
b1110111 b"
b1110111 t"
b1110111 )#
b1110111 <#
b11000011 <"
b11000011 _"
b11000011 q"
b11000011 &#
b11000011 9#
b11100010 ;"
b101 ?"
b0 !"
b0 P"
b0 i"
b0 {"
b0 0#
b0 @#
b0 E#
b1010101 0"
b1010101 T"
b1010101 l"
b1010101 ~"
b1010101 3#
b10000100 +"
b10000100 R"
b10000100 j"
b10000100 |"
b10000100 1#
b11000011 *"
b110 /"
b1110111 t
b1110111 J"
b1110111 h"
b1110111 z"
b1110111 /#
b1110111 K#
b1010101 n
b1010101 J#
b11111111 o
b11111111 I"
b11111111 g"
b11111111 y"
b11111111 .#
0d
1i
1C"
0k
0F"
b11111111 r
b1000 b
b1000 N#
b111 s
b10000100 l
b10000100 T#
b0 _
b0 ^
b111 Z
b111 ]
b111 W"
b111 A#
b111 \
b11111111 [
b11111111 Q#
b1000 `
b0 |
b1001 ~
b1010 {
b1100 *
b1100 ]#
1!
1#
#320
0!
0#
#325
0O
b0 R#
0P
b1010101 P#
b1010101 M
b11001100 H
b11001100 n"
1v"
1w"
1C
16
1E
1>
b1010 0
13
1C#
1D#
1I#
b1010101 X
1<
b1100 \#
b1101 *
b1101 ]#
b1011 {
b1010 ~
0a
b0 Z
b0 ]
b0 W"
b0 A#
b0 \
b0 [
b0 Q#
b1001 `
b0 t
b0 J"
b0 h"
b0 z"
b0 /#
b0 K#
b0 o
b0 I"
b0 g"
b0 y"
b0 .#
0i
0C"
0g
0D"
b0 r
b111 c
b111 G"
b111 f"
b111 x"
b111 -#
b0 b
b0 N#
b111 m
b111 M#
b111 S#
b1000 s
b11111111 l
b11111111 T#
b1100 3"
b1100 U#
0""
1'"
1L"
0)"
0O"
b11001100 ,"
b11001100 S"
b11001100 k"
b11001100 }"
b11001100 2#
b1110111 0"
b1110111 T"
b1110111 l"
b1110111 ~"
b1110111 3#
b11111111 +"
b11111111 R"
b11111111 j"
b11111111 |"
b11111111 1#
b10000100 *"
b111 /"
b0 5"
b0 ]"
b0 p"
b0 %#
b0 8#
b0 B#
b0 G#
b1010101 @"
b1010101 b"
b1010101 t"
b1010101 )#
b1010101 <#
b10000100 <"
b10000100 _"
b10000100 q"
b10000100 &#
b10000100 9#
b11000011 ;"
b110 ?"
b1110111 4"
b1100 x
1!
1#
#330
0!
0#
#335
b1010101 K
b1010101 V"
b11001100 H
b11001100 n"
b11001100 X
0v"
0C#
0H#
b1010101 4"
b1010101 U"
b1010101 m"
b1101 x
18"
1Y"
0:"
0\"
b11001100 ="
b11001100 `"
b11001100 r"
b11001100 '#
b11001100 :#
b1110111 @"
b1110111 b"
b1110111 t"
b1110111 )#
b1110111 <#
b11111111 <"
b11111111 _"
b11111111 q"
b11111111 &#
b11111111 9#
b10000100 ;"
b111 ?"
0'"
0L"
0%"
0M"
b111 !"
b111 P"
b111 i"
b111 {"
b111 0#
b111 @#
b111 E#
b1010101 ,"
b1010101 S"
b1010101 k"
b1010101 }"
b1010101 2#
b0 0"
b0 T"
b0 l"
b0 ~"
b0 3#
b0 +"
b0 R"
b0 j"
b0 |"
b0 1#
b11111111 *"
b1000 /"
0u
0H"
b1010 `
b1011 ~
b1100 {
b1110 *
b1110 ]#
1!
1#
#340
0!
0#
#345
b11001100 K
b11001100 V"
b11001100 H
b11001100 n"
0w"
0D#
0I#
b0 X
b1111 *
b1111 ]#
b1101 {
b1100 ~
b1011 `
01"
0Q"
08"
0Y"
06"
0Z"
b111 5"
b111 ]"
b111 p"
b111 %#
b111 8#
b111 B#
b111 G#
b1010101 ="
b1010101 `"
b1010101 r"
b1010101 '#
b1010101 :#
b0 @"
b0 b"
b0 t"
b0 )#
b0 <#
b0 <"
b0 _"
b0 q"
b0 &#
b0 9#
b11111111 ;"
b1000 ?"
b11001100 4"
b11001100 U"
b11001100 m"
b1110 x
1!
1#
#350
0!
0#
#355
b1111 x
0A"
0^"
b1100 `
b1101 ~
b1110 {
b10000 *
b10000 ]#
1!
1#
#360
0!
0#
#365
b10001 *
b10001 ]#
b1111 {
b1110 ~
b1101 `
b10000 x
1!
1#
#370
0!
0#
#375
b10001 x
b1110 `
b1111 ~
b10000 {
b10010 *
b10010 ]#
1!
1#
#380
0!
0#
#385
b10011 *
b10011 ]#
b10001 {
b10000 ~
b1111 `
b10010 x
1!
1#
#390
0!
0#
#395
b10011 x
b10000 `
b10001 ~
b10010 {
b10100 *
b10100 ]#
1!
1#
#400
0!
0#
#405
b10101 *
b10101 ]#
b10011 {
b10010 ~
b10001 `
b10100 x
1!
1#
#410
0!
0#
#415
b10101 x
b10010 `
b10011 ~
b10100 {
b10110 *
b10110 ]#
1!
1#
#420
0!
0#
#425
b10111 *
b10111 ]#
b10101 {
b10100 ~
b10011 `
b10110 x
1!
1#
#430
0!
0#
#435
b10111 x
b10100 `
b10101 ~
b10110 {
b11000 *
b11000 ]#
1!
1#
#440
0!
0#
#445
b11001 *
b11001 ]#
b10111 {
b10110 ~
b10101 `
b11000 x
1!
1#
#450
0!
0#
#455
b11001 x
b10110 `
b10111 ~
b11000 {
b11010 *
b11010 ]#
1!
1#
#460
0!
0#
#465
b11011 *
b11011 ]#
b11001 {
b11000 ~
b10111 `
b11010 x
1!
1#
#470
0!
0#
#475
b11011 x
b11000 `
b11001 ~
b11010 {
b11100 *
b11100 ]#
1!
1#
#480
0!
0#
#485
b11101 *
b11101 ]#
b11011 {
b11010 ~
b11001 `
b11100 x
1!
1#
#490
0!
0#
#495
b11101 x
b11010 `
b11011 ~
b11100 {
b11110 *
b11110 ]#
1!
1#
#500
0!
0#
#505
b11111 *
b11111 ]#
b11101 {
b11100 ~
b11011 `
b11110 x
1!
1#
#510
0!
0#
#515
b11111 x
b11100 `
b11101 ~
b11110 {
b100000 *
b100000 ]#
1!
1#
#520
0!
0#
#525
b100001 *
b100001 ]#
b11111 {
b11110 ~
b11101 `
b100000 x
1!
1#
#530
0!
0#
#535
b100001 x
b11110 `
b11111 ~
b100000 {
b100010 *
b100010 ]#
1!
1#
#540
0!
0#
#545
b100011 *
b100011 ]#
b100001 {
b100000 ~
b11111 `
b100010 x
1!
1#
#550
0!
0#
#555
b100011 x
b100000 `
b100001 ~
b100010 {
b100100 *
b100100 ]#
1!
1#
#560
0!
0#
#565
b100101 *
b100101 ]#
b100011 {
b100010 ~
b100001 `
b100100 x
1!
1#
#570
0!
0#
#575
b100101 x
b100010 `
b100011 ~
b100100 {
b100110 *
b100110 ]#
1!
1#
#580
0!
0#
#585
b100111 *
b100111 ]#
b100101 {
b100100 ~
b100011 `
b100110 x
1!
1#
#590
0!
0#
#595
b100111 x
b100100 `
b100101 ~
b100110 {
b101000 *
b101000 ]#
1!
1#
#600
0!
0#
