#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 21 10:54:43 2023
# Process ID: 2751
# Current directory: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator
# Command line: vivado
# Log file: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator/vivado.log
# Journal file: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator/vivado.jou
# Running On: kevin-Surface-Pro-6, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 4, Host memory: 16691 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd}
Reading block design file </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - XOR_straight_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - XOR_inverted_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - any_matches
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_straight_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_inverted_x32
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - pattern
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - straight_all_same
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - inverted_all_same
Successfully read diagram <blkDesign> from block design file </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7714.188 ; gain = 5.656 ; free physical = 8698 ; free virtual = 15824
import_files -norecurse /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/support/register_adj_width.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference register_adj_width register_adj_width_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_bd_design
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
set_property -dict [list CONFIG.width {32}] [get_bd_cells register_adj_width_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins XOR_straight_x32/Op1]
connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins NOT_x32/Op1]
connect_bd_net [get_bd_pins NOT_x32/Res] [get_bd_pins XOR_inverted_x32/Op1]
set_property location {1 171 364} [get_bd_cells XOR_inverted_x32]
connect_bd_net [get_bd_pins XOR_inverted_x32/Res] [get_bd_pins NOT_inverted_x32/Op1]
internalConnects
invalid command name "internalConnects"
ipAddRename
invalid command name "ipAddRename"
ipAddRename
invalid command name "ipAddRename"
ipCustomize
invalid command name "ipCustomize"
proc ipAddRename {} {
   # constant pattern
   create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 pattern;

   # vector logic
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_straight_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_inverted_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_straight_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_inverted_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 any_matches ;

   # reduction logic
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 straight_all_same;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 inverted_all_same;

   save_bd_design;
}
ipCostomize
invalid command name "ipCostomize"
proc ipCustomize {} {

   # pattern
   set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern];

   # inverters
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_inverted_x32];

   # XORs
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_inverted_x32];

   # OR
   set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or}] [get_bd_cells any_matches];

   # reduction logic - AND
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells straight_all_same];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells inverted_all_same];

   save_bd_design;

}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
proc internalConnects {} {

   # remove any previous connections
   set nets [get_bd_nets -quiet {*}];
   delete_bd_objs $nets;

   # make connections
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins XOR_straight_x32/Op1];
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins NOT_x32/Op1];
   connect_bd_net [get_bd_pins NOT_x32/Res] [get_bd_pins XOR_inverted_x32/Op1];
   connect_bd_net [get_bd_pins XOR_straight_x32/Res] [get_bd_pins NOT_straight_x32/Op1];
   connect_bd_net [get_bd_pins XOR_inverted_x32/Res] [get_bd_pins NOT_inverted_x32/Op1];
   connect_bd_net [get_bd_pins NOT_inverted_x32/Res] [get_bd_pins inverted_all_same/Op1];
   connect_bd_net [get_bd_pins NOT_straight_x32/Res] [get_bd_pins straight_all_same/Op1];
   connect_bd_net [get_bd_pins straight_all_same/Res] [get_bd_pins any_matches/Op1];
   connect_bd_net [get_bd_pins inverted_all_same/Res] [get_bd_pins any_matches/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_straight_x32/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_inverted_x32/Op2]   ;

   save_bd_design;

}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
proc ipAddRename {} {
   # constant pattern
   create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 pattern;

   # vector logic
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_straight_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_inverted_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_straight_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_inverted_x32;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 any_matches ;

   # reduction logic
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 straight_all_same;
   create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 inverted_all_same;

   save_bd_design;
}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
proc ipCustomize {} {

   # pattern
   set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern];

   # inverters
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_inverted_x32];

   # XORs
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_inverted_x32];

   # OR
   set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or}] [get_bd_cells any_matches];

   # reduction logic - AND
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells straight_all_same];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells inverted_all_same];

   save_bd_design;

}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
roc internalConnects {} {

   # remove any previous connections
   set nets [get_bd_nets -quiet {*}];
   delete_bd_objs $nets;

   # make connections
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins XOR_straight_x32/Op1];
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins NOT_x32/Op1];
   connect_bd_net [get_bd_pins NOT_x32/Res] [get_bd_pins XOR_inverted_x32/Op1];
   connect_bd_net [get_bd_pins XOR_straight_x32/Res] [get_bd_pins NOT_straight_x32/Op1];
   connect_bd_net [get_bd_pins XOR_inverted_x32/Res] [get_bd_pins NOT_inverted_x32/Op1];
   connect_bd_net [get_bd_pins NOT_inverted_x32/Res] [get_bd_pins inverted_all_same/Op1];
   connect_bd_net [get_bd_pins NOT_straight_x32/Res] [get_bd_pins straight_all_same/Op1];
   connect_bd_net [get_bd_pins straight_all_same/Res] [get_bd_pins any_matches/Op1];
   connect_bd_net [get_bd_pins inverted_all_same/Res] [get_bd_pins any_matches/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_straight_x32/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_inverted_x32/Op2]   ;

   save_bd_design;

}
invalid command name "roc"
proc internalConnects {} {

   # remove any previous connections
   set nets [get_bd_nets -quiet {*}];
   delete_bd_objs $nets;

   # make connections
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins XOR_straight_x32/Op1];
   connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins NOT_x32/Op1];
   connect_bd_net [get_bd_pins NOT_x32/Res] [get_bd_pins XOR_inverted_x32/Op1];
   connect_bd_net [get_bd_pins XOR_straight_x32/Res] [get_bd_pins NOT_straight_x32/Op1];
   connect_bd_net [get_bd_pins XOR_inverted_x32/Res] [get_bd_pins NOT_inverted_x32/Op1];
   connect_bd_net [get_bd_pins NOT_inverted_x32/Res] [get_bd_pins inverted_all_same/Op1];
   connect_bd_net [get_bd_pins NOT_straight_x32/Res] [get_bd_pins straight_all_same/Op1];
   connect_bd_net [get_bd_pins straight_all_same/Res] [get_bd_pins any_matches/Op1];
   connect_bd_net [get_bd_pins inverted_all_same/Res] [get_bd_pins any_matches/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_straight_x32/Op2];
   connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_inverted_x32/Op2]   ;

   save_bd_design;

}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
regenerate_bd_layout
regenerate_bd_layout
internalConnects
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
regenerate_bd_layout
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 12:47:50 2023...
