Release 13.1 - xst O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Top_Level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Level"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : Top_Level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Triangle_Ram.vhd" in Library work.
Architecture behavioral of Entity triangle_ram is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Sine_Ram.vhd" in Library work.
Architecture behavioral of Entity sine_ram is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Clock_Divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Tone_Mixer.vhd" in Library work.
Architecture behavioral of Entity tone_mixer is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Sine_Generator.vhd" in Library work.
Architecture behavioral of Entity sine_generator is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Square_Generator.vhd" in Library work.
Architecture behavioral of Entity square_generator is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Sawtooth_Generator.vhd" in Library work.
Architecture behavioral of Entity sawtooth_generator is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Triangle_Generator.vhd" in Library work.
Architecture behavioral of Entity triangle_generator is up to date.
Compiling vhdl file "/home/matt/Programming/VHDL/sequencer/Sequencer/Top_Level.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_Level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Tone_Mixer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_Generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Square_Generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sawtooth_Generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Triangle_Generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sine_ram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Triangle_Ram> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_Level> in library <work> (Architecture <behavioral>).
Entity <Top_Level> analyzed. Unit <Top_Level> generated.

Analyzing Entity <Clock_Divider> in library <work> (Architecture <behavioral>).
Entity <Clock_Divider> analyzed. Unit <Clock_Divider> generated.

Analyzing Entity <Tone_Mixer> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/matt/Programming/VHDL/sequencer/Sequencer/Tone_Mixer.vhd" line 158: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <INT_1<17>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<16>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<15>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<14>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<13>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<12>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<11>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<10>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<9>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_1<8>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<17>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<16>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<15>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<14>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<13>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<12>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<11>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<10>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<9>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_2<8>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<17>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<16>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<15>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<14>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<13>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<12>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<11>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<10>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<9>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_3<8>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<17>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<16>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<15>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<14>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<13>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<12>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<11>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<10>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<9>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <INT_4<8>> in unit <Tone_Mixer> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Tone_Mixer> analyzed. Unit <Tone_Mixer> generated.

Analyzing Entity <Sine_Generator> in library <work> (Architecture <behavioral>).
Entity <Sine_Generator> analyzed. Unit <Sine_Generator> generated.

Analyzing Entity <sine_ram> in library <work> (Architecture <behavioral>).
Entity <sine_ram> analyzed. Unit <sine_ram> generated.

Analyzing Entity <Square_Generator> in library <work> (Architecture <behavioral>).
Entity <Square_Generator> analyzed. Unit <Square_Generator> generated.

Analyzing Entity <Sawtooth_Generator> in library <work> (Architecture <behavioral>).
Entity <Sawtooth_Generator> analyzed. Unit <Sawtooth_Generator> generated.

Analyzing Entity <Triangle_Generator> in library <work> (Architecture <behavioral>).
Entity <Triangle_Generator> analyzed. Unit <Triangle_Generator> generated.

Analyzing Entity <Triangle_Ram> in library <work> (Architecture <behavioral>).
Entity <Triangle_Ram> analyzed. Unit <Triangle_Ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clock_Divider>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Clock_Divider.vhd".
    Found 1-bit register for signal <OUTPUT>.
    Found 8-bit up counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Clock_Divider> synthesized.


Synthesizing Unit <Square_Generator>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Square_Generator.vhd".
    Found 8-bit register for signal <OUTPUT>.
    Found 8-bit up accumulator for signal <COUNT>.
    Found 8-bit comparator greater for signal <OUTPUT$cmp_gt0000> created at line 52.
    Summary:
	inferred   1 Accumulator(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Square_Generator> synthesized.


Synthesizing Unit <Sawtooth_Generator>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Sawtooth_Generator.vhd".
    Found 8-bit up counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
Unit <Sawtooth_Generator> synthesized.


Synthesizing Unit <sine_ram>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Sine_Ram.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <$varindex0000> created at line 49.
    Found 8-bit register for signal <OUTPUT_DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <sine_ram> synthesized.


Synthesizing Unit <Triangle_Ram>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Triangle_Ram.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <$varindex0000> created at line 53.
    Found 8-bit register for signal <OUTPUT_DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Triangle_Ram> synthesized.


Synthesizing Unit <Tone_Mixer>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Tone_Mixer.vhd".
WARNING:Xst:1780 - Signal <SELECT_SIGNAL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NUM_SIGNALS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MULT_OUT<35:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MULT_OUT<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <INT_2<1>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<2>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<3>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<4>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<5>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<6>> equivalent to <INT_2<0>> has been removed
    Register <INT_2<7>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<0>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<1>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<2>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<3>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<4>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<5>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<6>> equivalent to <INT_2<0>> has been removed
    Register <INT_3<7>> equivalent to <INT_2<0>> has been removed
    Found 8-bit register for signal <OUTPUT>.
    Found 8-bit register for signal <INT_1<7:0>>.
    Found 1-bit register for signal <INT_2<0>>.
    Found 8-bit register for signal <INT_4<7:0>>.
    Found 18-bit register for signal <MULT_A>.
    Found 18-bit adder for signal <MULT_A$add0000> created at line 113.
    Found 18-bit adder for signal <MULT_A$addsub0000> created at line 113.
    Found 18-bit adder for signal <MULT_A$addsub0001> created at line 113.
    Found 18-bit register for signal <MULT_B>.
    Summary:
	inferred  61 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <Tone_Mixer> synthesized.


Synthesizing Unit <Sine_Generator>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Sine_Generator.vhd".
    Found 8-bit up counter for signal <POSITION_COUNTER>.
    Summary:
	inferred   1 Counter(s).
Unit <Sine_Generator> synthesized.


Synthesizing Unit <Triangle_Generator>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Triangle_Generator.vhd".
    Found 8-bit up accumulator for signal <POSITION_COUNTER>.
    Summary:
	inferred   1 Accumulator(s).
Unit <Triangle_Generator> synthesized.


Synthesizing Unit <Top_Level>.
    Related source file is "/home/matt/Programming/VHDL/sequencer/Sequencer/Top_Level.vhd".
Unit <Top_Level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 256x8-bit ROM                                         : 2
# Adders/Subtractors                                   : 3
 18-bit adder                                          : 3
# Counters                                             : 3
 8-bit up counter                                      : 3
# Accumulators                                         : 2
 8-bit up accumulator                                  : 2
# Registers                                            : 24
 1-bit register                                        : 18
 18-bit register                                       : 2
 8-bit register                                        : 4
# Comparators                                          : 1
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Inst_Square_Generator> is unconnected in block <Top_Level>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_Sawtooth_Generator> is unconnected in block <Top_Level>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <INT_2_0> in Unit <Inst_Tone_Mixer> is equivalent to the following 17 FFs/Latches, which will be removed : <MULT_B_0> <MULT_B_1> <MULT_B_2> <MULT_B_3> <MULT_B_4> <MULT_B_5> <MULT_B_6> <MULT_B_8> <MULT_B_9> <MULT_B_10> <MULT_B_11> <MULT_B_12> <MULT_B_13> <MULT_B_14> <MULT_B_15> <MULT_B_16> <MULT_B_17> 
WARNING:Xst:1710 - FF/Latch <INT_2_0> (without init value) has a constant value of 0 in block <Inst_Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MULT_B_7> (without init value) has a constant value of 1 in block <Inst_Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <MULT_B<17:8>> (without init value) have a constant value of 0 in block <Tone_Mixer>.

Synthesizing (advanced) Unit <Triangle_Ram>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <OUTPUT_DATA>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLOCK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <READ_ADDRESS>  |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <OUTPUT_DATA>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Triangle_Ram> synthesized (advanced).

Synthesizing (advanced) Unit <sine_ram>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <OUTPUT_DATA>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLOCK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <READ_ADDRESS>  |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <OUTPUT_DATA>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sine_ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port block RAM                       : 2
# Adders/Subtractors                                   : 3
 18-bit adder                                          : 3
# Counters                                             : 3
 8-bit up counter                                      : 3
# Accumulators                                         : 2
 8-bit up accumulator                                  : 2
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 1
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <INT_2_0> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_0> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_1> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_2> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_3> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_4> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_5> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_6> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_B_7> (without init value) has a constant value of 1 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <OUTPUT_0> in Unit <Square_Generator> is equivalent to the following 7 FFs/Latches, which will be removed : <OUTPUT_1> <OUTPUT_2> <OUTPUT_3> <OUTPUT_4> <OUTPUT_5> <OUTPUT_6> <OUTPUT_7> 
INFO:Xst:2146 - In block <Top_Level>, Counter <Inst_Sawtooth_Generator/COUNTER> <Inst_Sine_Generator/POSITION_COUNTER> are equivalent, XST will keep only <Inst_Sawtooth_Generator/COUNTER>.
WARNING:Xst:1710 - FF/Latch <MULT_A_9> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_10> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_11> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_12> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_13> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_14> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_15> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_16> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MULT_A_17> (without init value) has a constant value of 0 in block <Tone_Mixer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_0> of sequential type is unconnected in block <Top_Level>.
INFO:Xst:1901 - Instance MULT18X18S_inst in unit Tone_Mixer of type MULT18X18S has been replaced by MULT18X18SIO

Optimizing unit <Top_Level> ...

Optimizing unit <Tone_Mixer> ...
WARNING:Xst:2677 - Node <Inst_Square_Generator/OUTPUT_0> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_1> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_2> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_3> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_4> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_5> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_6> of sequential type is unconnected in block <Top_Level>.
WARNING:Xst:2677 - Node <Inst_Square_Generator/COUNT_7> of sequential type is unconnected in block <Top_Level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Level, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Level.ngr
Top Level Output File Name         : Top_Level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 87
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 14
#      LUT2                        : 12
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT4_D                      : 3
#      MUXCY                       : 22
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 58
#      FD                          : 33
#      FDE                         : 16
#      FDR                         : 9
# RAMS                             : 2
#      RAMB16_S9                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                       35  out of   2448     1%  
 Number of Slice Flip Flops:             58  out of   4896     1%  
 Number of 4 input LUTs:                 38  out of   4896     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of     66    13%  
 Number of BRAMs:                         2  out of     12    16%  
 Number of MULT18X18SIOs:                 1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.409ns (Maximum Frequency: 226.809MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.409ns (frequency: 226.809MHz)
  Total number of paths / destination ports: 376 / 107
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 0)
  Source:            Inst_Tone_Mixer/MULT_A_8 (FF)
  Destination:       Inst_Tone_Mixer/MULT18X18S_inst (MULT)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Tone_Mixer/MULT_A_8 to Inst_Tone_Mixer/MULT18X18S_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  Inst_Tone_Mixer/MULT_A_8 (Inst_Tone_Mixer/MULT_A_8)
     MULT18X18SIO:A8           3.538          Inst_Tone_Mixer/MULT18X18S_inst
    ----------------------------------------
    Total                      4.409ns (4.052ns logic, 0.357ns route)
                                       (91.9% logic, 8.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Inst_Tone_Mixer/OUTPUT_7 (FF)
  Destination:       SOUND_OUT<7> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Tone_Mixer/OUTPUT_7 to SOUND_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  Inst_Tone_Mixer/OUTPUT_7 (Inst_Tone_Mixer/OUTPUT_7)
     OBUF:I->O                 3.169          SOUND_OUT_7_OBUF (SOUND_OUT<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.75 secs
 
--> 


Total memory usage is 365640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   49 (   0 filtered)

