$date
	Tue Nov  4 07:22:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_comparator $end
$var wire 1 ! tb_a_l_b $end
$var wire 1 " tb_a_g_b $end
$var wire 1 # tb_a_e_b $end
$var reg 1 $ tb_a_in $end
$var reg 1 % tb_b_in $end
$scope module dut $end
$var wire 1 # a_e_b $end
$var wire 1 " a_g_b $end
$var wire 1 $ a_in $end
$var wire 1 ! a_l_b $end
$var wire 1 % b_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
0#
1!
1%
#20
1"
0!
0%
1$
#30
1#
0"
1%
#40
