

================================================================
== Vitis HLS Report for 'histoframe_0_9_720_2560_720_1280_1_2_2_s'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.842 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46  |histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     292|     356|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      71|    -|
|Register         |        -|     -|     134|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     426|     429|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46  |histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2  |        0|   0|  127|  307|    0|
    |mul_32ns_32ns_64_2_1_U73                                       |mul_32ns_32ns_64_2_1                                 |        0|   3|  165|   49|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|   3|  292|  356|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |in_mat_data1_read    |   9|          2|    1|          2|
    |out_mat_data2_write  |   9|          2|    1|          2|
    |p_src_cols_blk_n     |   9|          2|    1|          2|
    |p_src_rows_blk_n     |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  71|         15|    6|         15|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |bound_reg_90                                                                |  64|   0|   64|          0|
    |cols_reg_69                                                                 |  32|   0|   32|          0|
    |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |rows_reg_75                                                                 |  32|   0|   32|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 134|   0|  134|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|p_src_rows_dout               |   in|   32|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_num_data_valid     |   in|    2|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_fifo_cap           |   in|    2|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_empty_n            |   in|    1|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_read               |  out|    1|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_cols_dout               |   in|   32|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_num_data_valid     |   in|    2|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_fifo_cap           |   in|    2|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_empty_n            |   in|    1|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_read               |  out|    1|     ap_fifo|                                       p_src_cols|       pointer|
|in_mat_data1_dout             |   in|    8|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_num_data_valid   |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_fifo_cap         |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_empty_n          |   in|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_read             |  out|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|out_mat_data2_din             |  out|   24|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_num_data_valid  |   in|    2|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_fifo_cap        |   in|    2|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_full_n          |   in|    1|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_write           |  out|    1|     ap_fifo|                                    out_mat_data2|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

