<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1207</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1207-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1207.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;30-27</p>
<p style="position:absolute;top:47px;left:658px;white-space:nowrap" class="ft01">VMX INSTRUCTION REFERENCE</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">VMXON‚ÄîEnter VMX Operation</p>
<p style="position:absolute;top:214px;left:69px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:240px;left:69px;white-space:nowrap" class="ft07">Puts the&#160;logical&#160;processor&#160;in VMX operation with no current&#160;VMCS,&#160;blocks INIT signals,&#160;disables&#160;A20M, and clears&#160;<br/>any address-range monitoring&#160;established by the MONITOR instruction.</p>
<p style="position:absolute;top:254px;left:551px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:256px;left:558px;white-space:nowrap" class="ft04">&#160;</p>
<p style="position:absolute;top:280px;left:69px;white-space:nowrap" class="ft07">The operand&#160;of&#160;this instruction&#160;is a 4KB-aligned&#160;physical&#160;address (the VMXON pointer) that references the VMXON&#160;<br/>region,&#160;which the logical processor may&#160;use to&#160;support&#160;VMX&#160;operation. This operand&#160;is always 64 bits and&#160;is&#160;always&#160;<br/>in memory.&#160;</p>
<p style="position:absolute;top:350px;left:69px;white-space:nowrap" class="ft03">Operation</p>
<p style="position:absolute;top:382px;left:69px;white-space:nowrap" class="ft04">IF&#160;(register operand) or (CR0.PE&#160;= 0) or (CR4.VMXE&#160;= 0)&#160;or (RFLAGS.VM&#160;= 1) or (IA32_EFER.LMA = 1 and CS.L&#160;= 0)</p>
<p style="position:absolute;top:400px;left:89px;white-space:nowrap" class="ft04">THEN&#160;#UD;</p>
<p style="position:absolute;top:418px;left:69px;white-space:nowrap" class="ft04">ELSIF&#160;not in&#160;VMX operation</p>
<p style="position:absolute;top:436px;left:89px;white-space:nowrap" class="ft04">THEN</p>
<p style="position:absolute;top:454px;left:116px;white-space:nowrap" class="ft08">IF (CPL &gt; 0) or&#160;(in A20M&#160;mode) or<br/>(the&#160;values&#160;of CR0&#160;and CR4&#160;are not supported&#160;in&#160;VMX operation; se<a href="o_fe12b1e2a880e0ce-1045.html">e Section&#160;23.8) or<br/></a>(bit&#160;0&#160;(lock bit) of&#160;IA32_FEATURE_CONTROL MSR is&#160;clear) or<br/>(in SMX&#160;operation</p>
<p style="position:absolute;top:505px;left:217px;white-space:nowrap" class="ft05">2</p>
<p style="position:absolute;top:508px;left:224px;white-space:nowrap" class="ft04">&#160;and bit&#160;1&#160;of&#160;IA32_FEATURE_CONTROL MSR is clear) or</p>
<p style="position:absolute;top:526px;left:116px;white-space:nowrap" class="ft04">(outside&#160;SMX operation and bit&#160;2&#160;of IA32_FEATURE_CONTROL&#160;MSR&#160;is clear)</p>
<p style="position:absolute;top:544px;left:143px;white-space:nowrap" class="ft08">THEN&#160;#GP(0);<br/>ELSE</p>
<p style="position:absolute;top:580px;left:170px;white-space:nowrap" class="ft04">addr&#160;‚Üê&#160;contents of 64-bit&#160;in-memory source operand;</p>
<p style="position:absolute;top:598px;left:170px;white-space:nowrap" class="ft08">IF addr is&#160;not 4KB-aligned or&#160;<br/>addr sets any bits beyond&#160;the physical-address width</p>
<p style="position:absolute;top:613px;left:474px;white-space:nowrap" class="ft05">3</p>
<p style="position:absolute;top:634px;left:197px;white-space:nowrap" class="ft08">THEN&#160;VMfailInvalid;<br/>ELSE</p>
<p style="position:absolute;top:670px;left:224px;white-space:nowrap" class="ft04">rev&#160;‚Üê&#160;32&#160;bits&#160;located at&#160;physical&#160;address&#160;addr;</p>
<p style="position:absolute;top:688px;left:224px;white-space:nowrap" class="ft04">IF rev[30:0]&#160;‚â†&#160;VMCS&#160;revision&#160;identifier&#160;supported by&#160;processor OR rev[31] = 1</p>
<p style="position:absolute;top:706px;left:251px;white-space:nowrap" class="ft08">THEN&#160;VMfailInvalid;<br/>ELSE</p>
<p style="position:absolute;top:742px;left:278px;white-space:nowrap" class="ft04">current-VMCS pointer&#160;‚Üê&#160;FFFFFFFF_FFFFFFFFH;</p>
<p style="position:absolute;top:760px;left:278px;white-space:nowrap" class="ft08">enter VMX operation;<br/>block INIT signals;<br/>block and disable&#160;A20M;<br/>clear address-range monitoring;<br/>IF the processor supports Intel&#160;PT but does not allow&#160;it to be&#160;used&#160;in&#160;VMX operation</p>
<p style="position:absolute;top:829px;left:757px;white-space:nowrap" class="ft05">4</p>
<p style="position:absolute;top:850px;left:305px;white-space:nowrap" class="ft04">THEN IA32_RTIT_CTL.TraceEn&#160;‚Üê&#160;0;</p>
<p style="position:absolute;top:868px;left:278px;white-space:nowrap" class="ft08">FI;<br/>VMsucceed;</p>
<p style="position:absolute;top:137px;left:74px;white-space:nowrap" class="ft04">Opcode</p>
<p style="position:absolute;top:137px;left:213px;white-space:nowrap" class="ft04">Instruction</p>
<p style="position:absolute;top:137px;left:397px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:160px;left:74px;white-space:nowrap" class="ft04">F3 0F C7 /6</p>
<p style="position:absolute;top:160px;left:213px;white-space:nowrap" class="ft04">VMXON m64</p>
<p style="position:absolute;top:160px;left:397px;white-space:nowrap" class="ft04">Enter&#160;VMX root&#160;operation<i>.</i></p>
<p style="position:absolute;top:925px;left:69px;white-space:nowrap" class="ft04">1.&#160;See the&#160;information&#160;on&#160;MONITOR/MWAIT in&#160;<a href="˛ˇ">Chapter 8,&#160;‚ÄúMultiple-Processor&#160;Management,‚Äù</a>&#160;of&#160;th<a href="˛ˇ">e&#160;<i>Intel¬Æ&#160;64 and IA-32&#160;Architectures&#160;</i></a></p>
<p style="position:absolute;top:942px;left:91px;white-space:nowrap" class="ft06"><a href="˛ˇ"><i>Software&#160;Developer‚Äôs Manual,&#160;Volume&#160;3A</i>.</a></p>
<p style="position:absolute;top:963px;left:69px;white-space:nowrap" class="ft04">2.&#160;A logical processor is&#160;in&#160;SMX operation&#160;if&#160;GETSEC[SEXIT] has not been&#160;executed&#160;since the&#160;last&#160;execution of&#160;GETSEC[SENTER].&#160;A&#160;logi-</p>
<p style="position:absolute;top:979px;left:91px;white-space:nowrap" class="ft04">cal processor is&#160;outside&#160;SMX operation if&#160;GETSEC[SENTER] has not been&#160;executed&#160;or&#160;if&#160;GETSEC[SEXIT] was executed&#160;after the last&#160;</p>
<p style="position:absolute;top:996px;left:91px;white-space:nowrap" class="ft04">execution of&#160;GETSEC[SENTER]. See&#160;Chapter 6,&#160;‚ÄúSafer&#160;Mode&#160;Extensions&#160;Reference.‚Äù</p>
<p style="position:absolute;top:1017px;left:69px;white-space:nowrap" class="ft09">3.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, VMfailInvalid occurs if&#160;addr sets any bits in the&#160;range&#160;63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix&#160;A.1</a>.<br/>4.&#160;Software&#160;should&#160;read&#160;the&#160;VMX&#160;capability&#160;MSR&#160;IA32_VMX_MISC&#160;to&#160;determine&#160;whether the processor allows&#160;Intel&#160;PT to&#160;be used in&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft04">VMX operation&#160;(see<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.6).</a></p>
</div>
</body>
</html>
