Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 22:37:47 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 stage_one/eight_bits_fir/delay_buffer_reg[23][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            stage_one/eight_bits_fir/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 4.323ns (51.649%)  route 4.047ns (48.351%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.600 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=82, estimated)       1.605    -0.985    stage_one/eight_bits_fir/clk_out
    SLICE_X2Y73          FDRE                                         r  stage_one/eight_bits_fir/delay_buffer_reg[23][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478    -0.507 r  stage_one/eight_bits_fir/delay_buffer_reg[23][7]/Q
                         net (fo=2, estimated)        0.976     0.469    stage_one/eight_bits_fir/delay_buffer_reg[23][7]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.296     0.765 r  stage_one/eight_bits_fir/accumulator1_carry_i_20/O
                         net (fo=1, routed)           0.000     0.765    stage_one/eight_bits_fir/accumulator1_carry_i_20_n_0
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I1_O)      0.214     0.979 r  stage_one/eight_bits_fir/accumulator1_carry_i_14/O
                         net (fo=1, estimated)        0.711     1.690    stage_one/eight_bits_fir/accumulator1_carry_i_14_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.297     1.987 r  stage_one/eight_bits_fir/accumulator1_carry_i_9/O
                         net (fo=32, estimated)       0.705     2.692    stage_one/eight_bits_fir/delay_buffer__1[5]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.153     2.845 r  stage_one/eight_bits_fir/accumulator1_carry_i_1/O
                         net (fo=1, estimated)        0.498     3.343    stage_one/eight_bits_fir/accumulator1_carry_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     3.942 r  stage_one/eight_bits_fir/accumulator1_carry/CO[3]
                         net (fo=1, estimated)        0.000     3.942    stage_one/eight_bits_fir/accumulator1_carry_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.196 r  stage_one/eight_bits_fir/accumulator1__36_carry_i_10/CO[0]
                         net (fo=3, estimated)        0.328     4.524    stage_one/eight_bits_fir/accumulator1__36_carry_i_10_n_3
    SLICE_X2Y74          LUT4 (Prop_lut4_I3_O)        0.367     4.891 r  stage_one/eight_bits_fir/accumulator1__36_carry_i_1/O
                         net (fo=1, estimated)        0.471     5.362    stage_one/eight_bits_fir/accumulator1__36_carry_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.758 r  stage_one/eight_bits_fir/accumulator1__36_carry/CO[3]
                         net (fo=1, estimated)        0.000     5.758    stage_one/eight_bits_fir/accumulator1__36_carry_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.081 r  stage_one/eight_bits_fir/accumulator1__36_carry__0/O[1]
                         net (fo=2, estimated)        0.358     6.439    stage_one/eight_bits_fir/accumulator1[13]
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.306     6.745 r  stage_one/eight_bits_fir/accumulator[12]_i_4/O
                         net (fo=1, routed)           0.000     6.745    stage_one/eight_bits_fir/accumulator[12]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.385 r  stage_one/eight_bits_fir/accumulator_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    stage_one/eight_bits_fir/accumulator_reg[12]_i_1_n_4
    SLICE_X3Y76          FDRE                                         r  stage_one/eight_bits_fir/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=82, estimated)       1.490     8.600    stage_one/eight_bits_fir/clk_out
    SLICE_X3Y76          FDRE                                         r  stage_one/eight_bits_fir/accumulator_reg[15]/C
                         clock pessimism              0.554     9.153    
                         clock uncertainty           -0.107     9.046    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.062     9.108    stage_one/eight_bits_fir/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.723    




