--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    7.500(R)|    0.239(R)|clk_BUFGP         |   0.000|
HALL11      |    2.954(R)|    0.166(R)|clk_BUFGP         |   0.000|
HALL12      |    3.093(R)|   -0.003(R)|clk_BUFGP         |   0.000|
HALL13      |    3.405(R)|   -0.524(R)|clk_BUFGP         |   0.000|
HALL14      |    2.991(R)|    0.233(R)|clk_BUFGP         |   0.000|
HALL21      |    2.255(R)|    0.501(R)|clk_BUFGP         |   0.000|
HALL22      |    2.663(R)|    0.734(R)|clk_BUFGP         |   0.000|
HALL23      |    2.426(R)|   -0.178(R)|clk_BUFGP         |   0.000|
HALL24      |    1.218(R)|    0.762(R)|clk_BUFGP         |   0.000|
HALL31      |    1.755(R)|    0.070(R)|clk_BUFGP         |   0.000|
HALL32      |    1.304(R)|    0.432(R)|clk_BUFGP         |   0.000|
HALL33      |    1.430(R)|    0.331(R)|clk_BUFGP         |   0.000|
HALL34      |    0.981(R)|    0.684(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    5.849(R)|   -0.642(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.700(R)|   -1.601(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    7.395(R)|   -1.853(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    4.415(R)|    0.821(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    4.727(R)|    0.553(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    5.534(R)|    0.762(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    5.641(R)|    0.270(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    4.962(R)|    0.590(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    5.149(R)|    0.237(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.552(R)|    0.390(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    5.045(R)|    0.498(R)|clk_BUFGP         |   0.000|
TXE         |    5.129(R)|   -1.758(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.321(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   11.652(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   10.907(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   10.407(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.675(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   10.442(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.194(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   10.078(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    9.160(R)|clk_BUFGP         |   0.000|
LED<1>      |   11.480(R)|clk_BUFGP         |   0.000|
LED<2>      |   11.901(R)|clk_BUFGP         |   0.000|
LED<3>      |   11.750(R)|clk_BUFGP         |   0.000|
M1n1        |   12.439(R)|clk_BUFGP         |   0.000|
M1n2        |   12.321(R)|clk_BUFGP         |   0.000|
M1n3        |   12.747(R)|clk_BUFGP         |   0.000|
M1n4        |   10.230(R)|clk_BUFGP         |   0.000|
M1p1        |   12.473(R)|clk_BUFGP         |   0.000|
M1p2        |   12.320(R)|clk_BUFGP         |   0.000|
M1p3        |   12.603(R)|clk_BUFGP         |   0.000|
M1p4        |   10.994(R)|clk_BUFGP         |   0.000|
M2n1        |   11.875(R)|clk_BUFGP         |   0.000|
M2n2        |   13.056(R)|clk_BUFGP         |   0.000|
M2n3        |   13.735(R)|clk_BUFGP         |   0.000|
M2n4        |   11.235(R)|clk_BUFGP         |   0.000|
M2p1        |   12.414(R)|clk_BUFGP         |   0.000|
M2p2        |   12.770(R)|clk_BUFGP         |   0.000|
M2p3        |   12.552(R)|clk_BUFGP         |   0.000|
M2p4        |   10.920(R)|clk_BUFGP         |   0.000|
M3n1        |   12.241(R)|clk_BUFGP         |   0.000|
M3n2        |   12.470(R)|clk_BUFGP         |   0.000|
M3n3        |   13.459(R)|clk_BUFGP         |   0.000|
M3n4        |   10.729(R)|clk_BUFGP         |   0.000|
M3p1        |   12.091(R)|clk_BUFGP         |   0.000|
M3p2        |   12.351(R)|clk_BUFGP         |   0.000|
M3p3        |   13.388(R)|clk_BUFGP         |   0.000|
M3p4        |   10.754(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.300(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.740|    2.740|
TEST_KEY<1>    |         |         |    4.166|    4.166|
TEST_KEY<2>    |         |         |    3.504|    3.504|
TEST_KEY<3>    |         |         |    3.850|    3.850|
clk            |         |         |    7.355|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.503|    1.503|
TEST_KEY<1>    |         |         |    2.929|    2.929|
TEST_KEY<2>    |         |         |    2.267|    2.267|
TEST_KEY<3>    |         |         |    2.613|    2.613|
clk            |         |         |    7.355|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.095|    2.095|
TEST_KEY<1>    |         |         |    3.521|    3.521|
TEST_KEY<2>    |         |         |    2.859|    2.859|
TEST_KEY<3>    |         |         |    3.205|    3.205|
clk            |         |         |    7.355|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.915|    1.915|
TEST_KEY<1>    |         |         |    3.341|    3.341|
TEST_KEY<2>    |         |         |    2.679|    2.679|
TEST_KEY<3>    |         |         |    3.025|    3.025|
clk            |         |         |    7.355|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    9.623|         |         |
TEST_KEY<1>    |         |    9.623|         |         |
TEST_KEY<2>    |         |    9.623|         |         |
TEST_KEY<3>    |         |    9.623|         |         |
clk            |   30.833|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 28 17:45:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



