{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435597341484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435597341485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 29 18:02:21 2015 " "Processing started: Mon Jun 29 18:02:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435597341485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435597341485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off online_adder_testing -c online_adder_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off online_adder_testing -c online_adder_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435597341485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435597341771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_line_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file on_line_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_line_adder " "Found entity 1: On_line_adder" {  } { { "On_line_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_testing " "Found entity 1: online_adder_testing" {  } { { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_OUT " "Found entity 1: RAM_OUT" {  } { { "RAM_OUT.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "online_adder_testing " "Elaborating entity \"online_adder_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435597341873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "online_adder_testing.v" "counter1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_input " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_input\"" {  } { { "online_adder_testing.v" "RAM_input" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_input\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_input\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_input\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_input\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_input\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_input\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Matlab/RAM_input.mif " "Parameter \"init_file\" = \"../../Matlab/RAM_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341924 ""}  } { { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435597341924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mtq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mtq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mtq1 " "Found entity 1: altsyncram_mtq1" {  } { { "db/altsyncram_mtq1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597341973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597341973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mtq1 RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated " "Elaborating entity \"altsyncram_mtq1\" for hierarchy \"RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "On_line_adder On_line_adder:adder " "Elaborating entity \"On_line_adder\" for hierarchy \"On_line_adder:adder\"" {  } { { "online_adder_testing.v" "adder" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder On_line_adder:adder\|full_adder:FA1 " "Elaborating entity \"full_adder\" for hierarchy \"On_line_adder:adder\|full_adder:FA1\"" {  } { { "On_line_adder.v" "FA1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop On_line_adder:adder\|D_flipflop:D1 " "Elaborating entity \"D_flipflop\" for hierarchy \"On_line_adder:adder\|D_flipflop:D1\"" {  } { { "On_line_adder.v" "D1" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_OUT RAM_OUT:RAM_output " "Elaborating entity \"RAM_OUT\" for hierarchy \"RAM_OUT:RAM_output\"" {  } { { "online_adder_testing.v" "RAM_output" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_OUT:RAM_output\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\"" {  } { { "RAM_OUT.v" "altsyncram_component" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_OUT:RAM_output\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\"" {  } { { "RAM_OUT.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_OUT:RAM_output\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597341997 ""}  } { { "RAM_OUT.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435597341997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjn1 " "Found entity 1: altsyncram_fjn1" {  } { { "db/altsyncram_fjn1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_fjn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435597342044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435597342044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fjn1 RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated " "Elaborating entity \"altsyncram_fjn1\" for hierarchy \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435597342046 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated\|q_b\[0\] " "Synthesized away node \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fjn1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_fjn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_OUT.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM_OUT:RAM_output|altsyncram:altsyncram_component|altsyncram_fjn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated\|q_b\[1\] " "Synthesized away node \"RAM_OUT:RAM_output\|altsyncram:altsyncram_component\|altsyncram_fjn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fjn1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_fjn1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_OUT.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM_OUT.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM_OUT:RAM_output|altsyncram:altsyncram_component|altsyncram_fjn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[0\] " "Synthesized away node \"RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mtq1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM:RAM_input|altsyncram:altsyncram_component|altsyncram_mtq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[1\] " "Synthesized away node \"RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mtq1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM:RAM_input|altsyncram:altsyncram_component|altsyncram_mtq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[2\] " "Synthesized away node \"RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mtq1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM:RAM_input|altsyncram:altsyncram_component|altsyncram_mtq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[3\] " "Synthesized away node \"RAM:RAM_input\|altsyncram:altsyncram_component\|altsyncram_mtq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mtq1.tdf" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/db/altsyncram_mtq1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/RAM.v" 88 0 0 } } { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342104 "|online_adder_testing|RAM:RAM_input|altsyncram:altsyncram_component|altsyncram_mtq1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1435597342104 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1435597342104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1435597342383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1435597342416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1435597342535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "online_adder_testing.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/online_adder_testing.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435597342583 "|online_adder_testing|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1435597342583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435597342584 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435597342584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435597342584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435597342601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 29 18:02:22 2015 " "Processing ended: Mon Jun 29 18:02:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435597342601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435597342601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435597342601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435597342601 ""}
