// Seed: 3671084969
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wand id_5,
    input wor id_6#(
        .id_17(1),
        .id_18(id_17)
    ),
    input wire id_7,
    output tri id_8,
    output wor id_9,
    output tri1 id_10,
    input tri id_11,
    input wand id_12,
    input supply1 id_13,
    output wand id_14,
    output wire id_15
);
  wire id_19;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4
    , id_10, id_11,
    output wire id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8
);
  tri0 id_12;
  assign id_6 = id_7;
  assign id_3 = id_4;
  wire id_13;
  assign id_11 = id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  always assume ({id_4, (id_12 - 1)});
  assign id_6 = id_7;
  module_0(
      id_5, id_4, id_5, id_4, id_6, id_6, id_7, id_4, id_5, id_3, id_5, id_7, id_8, id_4, id_3, id_5
  );
  wand id_17 = 1;
  integer id_18 (
      .id_0(1),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_13),
      .id_4(id_15),
      .id_5("" && 1'b0),
      .id_6(1),
      .id_7(1)
  );
  reg id_19, id_20, id_21, id_22, id_23;
  always @* begin
    id_20 <= 1;
  end
endmodule
