Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 19 13:27:45 2020
| Host         : ROG-305-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.994        0.000                      0                   78        0.261        0.000                      0                   78        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.994        0.000                      0                   78        0.261        0.000                      0                   78        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.606%)  route 2.880ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.567     5.088    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.856     6.462    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.586 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.433     7.019    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           1.115     8.258    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3_n_0
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.477     8.858    guessing_game/E[0]
    SLICE_X50Y18         FDPE                                         r  guessing_game/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.442    14.783    guessing_game/CLK
    SLICE_X50Y18         FDPE                                         r  guessing_game/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDPE (Setup_fdpe_C_CE)      -0.169    14.853    guessing_game/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.606%)  route 2.880ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.567     5.088    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.856     6.462    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.586 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.433     7.019    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           1.115     8.258    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3_n_0
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.477     8.858    guessing_game/E[0]
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.442    14.783    guessing_game/CLK
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.853    guessing_game/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.606%)  route 2.880ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.567     5.088    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.856     6.462    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.586 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.433     7.019    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           1.115     8.258    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3_n_0
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.477     8.858    guessing_game/E[0]
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.442    14.783    guessing_game/CLK
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.853    guessing_game/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.606%)  route 2.880ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.567     5.088    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.856     6.462    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.586 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.433     7.019    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           1.115     8.258    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3_n_0
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.477     8.858    guessing_game/E[0]
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.442    14.783    guessing_game/CLK
    SLICE_X50Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.853    guessing_game/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.890ns (24.475%)  route 2.746ns (75.525%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.567     5.088    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.856     6.462    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.586 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.433     7.019    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_5_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           1.115     8.258    slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_3_n_0
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.382 r  slow/count_slow/reg_in_count/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.343     8.725    guessing_game/E[0]
    SLICE_X52Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.442    14.783    guessing_game/CLK
    SLICE_X52Y18         FDCE                                         r  guessing_game/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.853    guessing_game/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 deb1/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.964ns (26.616%)  route 2.658ns (73.384%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.565     5.086    deb1/CLK
    SLICE_X48Y14         FDPE                                         r  deb1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDPE (Prop_fdpe_C_Q)         0.419     5.505 r  deb1/counter_reg[4]/Q
                         net (fo=3, routed)           1.024     6.529    deb1/counter[4]
    SLICE_X48Y15         LUT4 (Prop_lut4_I2_O)        0.297     6.826 r  deb1/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.805     7.631    deb1/FSM_sequential_state[1]_i_4_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.755 f  deb1/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.829     8.584    deb1/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.124     8.708 r  deb1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.708    deb1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y16         FDCE                                         r  deb1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445    14.786    deb1/CLK
    SLICE_X50Y16         FDCE                                         r  deb1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.077    15.088    deb1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 deb1/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.882ns (52.542%)  route 1.700ns (47.458%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    deb1/CLK
    SLICE_X48Y16         FDPE                                         r  deb1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.502 f  deb1/counter_reg[9]/Q
                         net (fo=3, routed)           0.879     6.381    deb1/counter[9]
    SLICE_X49Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.677 r  deb1/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.677    deb1/counter_next0_carry__1_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.209 r  deb1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    deb1/counter_next0_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  deb1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.323    deb1/counter_next0_carry__2_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.545 r  deb1/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.821     8.366    deb1/in4[17]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.299     8.665 r  deb1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.665    deb1/counter_next[17]
    SLICE_X48Y17         FDPE                                         r  deb1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443    14.784    deb1/CLK
    SLICE_X48Y17         FDPE                                         r  deb1/counter_reg[17]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDPE (Setup_fdpe_C_D)        0.031    15.054    deb1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 deb1/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.990ns (27.139%)  route 2.658ns (72.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.565     5.086    deb1/CLK
    SLICE_X48Y14         FDPE                                         r  deb1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDPE (Prop_fdpe_C_Q)         0.419     5.505 f  deb1/counter_reg[4]/Q
                         net (fo=3, routed)           1.024     6.529    deb1/counter[4]
    SLICE_X48Y15         LUT4 (Prop_lut4_I2_O)        0.297     6.826 f  deb1/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.805     7.631    deb1/FSM_sequential_state[1]_i_4_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.755 r  deb1/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.829     8.584    deb1/FSM_sequential_state[1]_i_2_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.150     8.734 r  deb1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.734    deb1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X50Y16         FDCE                                         r  deb1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.445    14.786    deb1/CLK
    SLICE_X50Y16         FDCE                                         r  deb1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.118    15.129    deb1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 deb1/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 2.009ns (56.695%)  route 1.535ns (43.305%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    deb1/CLK
    SLICE_X48Y16         FDPE                                         r  deb1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.502 f  deb1/counter_reg[9]/Q
                         net (fo=3, routed)           0.879     6.381    deb1/counter[9]
    SLICE_X49Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.677 r  deb1/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.677    deb1/counter_next0_carry__1_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.209 r  deb1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    deb1/counter_next0_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  deb1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.323    deb1/counter_next0_carry__2_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.636 r  deb1/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.655     8.292    deb1/in4[20]
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.335     8.627 r  deb1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.627    deb1/counter_next[20]
    SLICE_X48Y17         FDPE                                         r  deb1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.443    14.784    deb1/CLK
    SLICE_X48Y17         FDPE                                         r  deb1/counter_reg[20]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDPE (Setup_fdpe_C_D)        0.075    15.098    deb1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 deb1/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.768ns (51.100%)  route 1.692ns (48.900%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.562     5.083    deb1/CLK
    SLICE_X48Y16         FDPE                                         r  deb1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDPE (Prop_fdpe_C_Q)         0.419     5.502 f  deb1/counter_reg[9]/Q
                         net (fo=3, routed)           0.879     6.381    deb1/counter[9]
    SLICE_X49Y16         LUT1 (Prop_lut1_I0_O)        0.296     6.677 r  deb1/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.677    deb1/counter_next0_carry__1_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.209 r  deb1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    deb1/counter_next0_carry__1_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.431 r  deb1/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.813     8.244    deb1/in4[13]
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.299     8.543 r  deb1/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.543    deb1/counter_next[13]
    SLICE_X50Y17         FDPE                                         r  deb1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.444    14.785    deb1/CLK
    SLICE_X50Y17         FDPE                                         r  deb1/counter_reg[13]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y17         FDPE (Setup_fdpe_C_D)        0.077    15.087    deb1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  6.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.559     1.442    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y18         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  fast/count_fast/reg_in_count/Q_reg[23]/Q
                         net (fo=2, routed)           0.117     1.700    fast/count_fast/reg_in_count/Q_reg[23]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  fast/count_fast/reg_in_count/Q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    fast/count_fast/reg_in_count/Q_reg[20]_i_1__0_n_4
    SLICE_X53Y18         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.828     1.955    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y18         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[23]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y18         FDCE (Hold_fdce_C_D)         0.105     1.547    fast/count_fast/reg_in_count/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.561     1.444    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y16         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  fast/count_fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.703    fast/count_fast/reg_in_count/Q_reg[15]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  fast/count_fast/reg_in_count/Q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    fast/count_fast/reg_in_count/Q_reg[12]_i_1__0_n_4
    SLICE_X53Y16         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.830     1.957    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y16         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X53Y16         FDCE (Hold_fdce_C_D)         0.105     1.549    fast/count_fast/reg_in_count/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y13         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  fast/count_fast/reg_in_count/Q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.706    fast/count_fast/reg_in_count/Q_reg[3]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  fast/count_fast/reg_in_count/Q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    fast/count_fast/reg_in_count/Q_reg[0]_i_1__0_n_4
    SLICE_X53Y13         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y13         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y13         FDCE (Hold_fdce_C_D)         0.105     1.550    fast/count_fast/reg_in_count/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.560     1.443    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y17         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  fast/count_fast/reg_in_count/Q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.704    fast/count_fast/reg_in_count/Q_reg[19]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  fast/count_fast/reg_in_count/Q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    fast/count_fast/reg_in_count/Q_reg[16]_i_1__0_n_4
    SLICE_X53Y17         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.829     1.956    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y17         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDCE (Hold_fdce_C_D)         0.105     1.548    fast/count_fast/reg_in_count/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y14         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  fast/count_fast/reg_in_count/Q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    fast/count_fast/reg_in_count/Q_reg[7]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  fast/count_fast/reg_in_count/Q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    fast/count_fast/reg_in_count/Q_reg[4]_i_1__0_n_4
    SLICE_X53Y14         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y14         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.105     1.550    fast/count_fast/reg_in_count/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fast/count_fast/reg_in_count/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/count_fast/reg_in_count/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y15         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  fast/count_fast/reg_in_count/Q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.706    fast/count_fast/reg_in_count/Q_reg[11]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  fast/count_fast/reg_in_count/Q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    fast/count_fast/reg_in_count/Q_reg[8]_i_1__0_n_4
    SLICE_X53Y15         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.831     1.958    fast/count_fast/reg_in_count/CLK
    SLICE_X53Y15         FDCE                                         r  fast/count_fast/reg_in_count/Q_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.105     1.550    fast/count_fast/reg_in_count/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/count_slow/reg_in_count/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.564     1.447    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y11         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  slow/count_slow/reg_in_count/Q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    slow/count_slow/reg_in_count/Q_reg[6]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  slow/count_slow/reg_in_count/Q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    slow/count_slow/reg_in_count/Q_reg[4]_i_1_n_5
    SLICE_X52Y11         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.835     1.962    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y11         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[6]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y11         FDCE (Hold_fdce_C_D)         0.134     1.581    slow/count_slow/reg_in_count/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/count_slow/reg_in_count/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.563     1.446    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  slow/count_slow/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.736    slow/count_slow/reg_in_count/Q_reg[10]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  slow/count_slow/reg_in_count/Q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    slow/count_slow/reg_in_count/Q_reg[8]_i_1_n_5
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.833     1.960    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y12         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X52Y12         FDCE (Hold_fdce_C_D)         0.134     1.580    slow/count_slow/reg_in_count/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/count_slow/reg_in_count/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y13         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  slow/count_slow/reg_in_count/Q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    slow/count_slow/reg_in_count/Q_reg[14]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  slow/count_slow/reg_in_count/Q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    slow/count_slow/reg_in_count/Q_reg[12]_i_1_n_5
    SLICE_X52Y13         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.832     1.959    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y13         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDCE (Hold_fdce_C_D)         0.134     1.579    slow/count_slow/reg_in_count/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow/count_slow/reg_in_count/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow/count_slow/reg_in_count/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.562     1.445    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y15         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  slow/count_slow/reg_in_count/Q_reg[22]/Q
                         net (fo=2, routed)           0.127     1.736    slow/count_slow/reg_in_count/Q_reg[22]
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  slow/count_slow/reg_in_count/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    slow/count_slow/reg_in_count/Q_reg[20]_i_1_n_5
    SLICE_X52Y15         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.831     1.958    slow/count_slow/reg_in_count/CLK
    SLICE_X52Y15         FDCE                                         r  slow/count_slow/reg_in_count/Q_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.134     1.579    slow/count_slow/reg_in_count/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   deb1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   deb1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y14   deb1/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   deb1/counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   deb1/counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y16   deb1/counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   deb1/counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   deb1/counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   deb1/counter_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   deb1/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   deb1/counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   deb1/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   deb1/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   deb1/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   fast/count_fast/reg_in_count/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   fast/count_fast/reg_in_count/Q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   fast/count_fast/reg_in_count/Q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   fast/count_fast/reg_in_count/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   fast/count_fast/reg_in_count/Q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   deb1/counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   deb1/counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   deb1/counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   deb1/counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   deb1/counter_reg[15]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   deb1/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   fast/count_fast/reg_in_count/Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   fast/count_fast/reg_in_count/Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   fast/count_fast/reg_in_count/Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   fast/count_fast/reg_in_count/Q_reg[19]/C



