0.6
2019.1
May 24 2019
15:06:07
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1576349942,verilog,,,,design_1_processing_system7_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../test_rtl.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../test_rtl.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/bd/design_1/ip/design_1_ws2812b_0_0/sim/design_1_ws2812b_0_0.vhd,1576340286,vhdl,,,,design_1_ws2812b_0_0,,,,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/bd/design_1/sim/design_1.vhd,1576349941,vhdl,,,,design_1,,,,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1576349941,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/oefening2_Maybe/noclock.vhd,1576064633,vhdl,,,,vhdlnoclk,,,,,,,,
C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd,1576340272,vhdl,,,,ws2812b,,,,,,,,
