#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Jan 14 19:25:49 2015
# Process ID: 4300
# Log file: C:/Users/eleve/Desktop/project_final/project_final.runs/synth_1/TOP.vds
# Journal file: C:/Users/eleve/Desktop/project_final/project_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/imports/new/state_type_pkg.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Transmit.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Receive.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/MUX.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/ClockGenerator.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/Address.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/VGA_480640.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/square_clock.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/pixel_generator.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/pixel_clock.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/module_RW.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/I2cSystem.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/TOP_VGA_sprites.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/get_acc.vhd
#   C:/Users/eleve/Desktop/project_final/project_final.srcs/sources_1/new/TOP.vhd
# }
# read_xdc C:/Users/eleve/Desktop/project_final/project_final.srcs/constrs_1/new/contraintes.xdc
# set_property used_in_implementation false [get_files C:/Users/eleve/Desktop/project_final/project_final.srcs/constrs_1/new/contraintes.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/eleve/Desktop/project_final/project_final.cache/wt [current_project]
# set_property parent.project_dir C:/Users/eleve/Desktop/project_final [current_project]
# catch { write_hwdef -file TOP.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top TOP -part xc7z020clg484-1
Command: synth_design -top TOP -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 228.488 ; gain = 98.168
---------------------------------------------------------------------------------
