module top_module (
    input clk,
    input reset,
    output [3:0] q);
    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0001;
        end
        else begin
            if (q <= 4'b1001) begin
                q <= q+1;
            end
            else begin
                q <= 4'b0001;
            end
        end
    end
endmodule

