# Assignment 1
## Part 1
1. this **repository**
2. this *README.md*:
3. styles in `Markdown`:
| **a** | **b** |**c** |
| :-: | :-: | :-: |
| 0 | 1 | 0 |

```VHDL
architecture testbench of tb_gates is

    -- Local signals
    signal s_a    : std_logic;
    signal s_b    : std_logic;
    signal s_for  : std_logic;
    signal s_fand : std_logic;
    signal s_fxor : std_logic;

begin
```
* unordered list
* test 123
[Back to top of repository](https://github.com/ondrasouk/Digital-electronics-1)
## Part 2
## Part 3
$f(c,b,a) =&~ \overline{b}\,a + \overline{c}\,\overline{b}\\
$f(c,b,a)_{\textup{NAND}} =&\\
$f(c,b,a)_{\textup{NOR}} =&\\
