#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 28 19:04:49 2024
# Process ID: 16108
# Current directory: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/u96_v2_tima_ropuf2_PWM_w_Int_0_0_synth_1
# Command line: vivado -log u96_v2_tima_ropuf2_PWM_w_Int_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96_v2_tima_ropuf2_PWM_w_Int_0_0.tcl
# Log file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/u96_v2_tima_ropuf2_PWM_w_Int_0_0_synth_1/u96_v2_tima_ropuf2_PWM_w_Int_0_0.vds
# Journal file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf2/u96_v2_tima_ropuf2.runs/u96_v2_tima_ropuf2_PWM_w_Int_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source u96_v2_tima_ropuf2_PWM_w_Int_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2323.980 ; gain = 0.000 ; free physical = 2051 ; free virtual = 16238
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u96_v2_tima_ropuf2_PWM_w_Int_0_0, cache-ID = 74eecf66e5dad1bd.
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 19:05:16 2024...
