INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/sim/blk_mem_gen_font.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_font
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_mode_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_parser_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_calc_mode_text_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calc_mode_text_display
