<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1657733827" LaunchIncrCheckpoint="$PPRDIR/../../../../book/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.srcs/utils_1/imports/synth_1/design_1_4c_2h_wrapper.dcp">
  <File Type="RDS-DCP" Name="design_1_4c_2h_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_1_4c_2h_wrapper_utilization_synth.pb"/>
  <File Type="PA-TCL" Name="design_1_4c_2h_wrapper.tcl"/>
  <File Type="RDS-UTIL" Name="design_1_4c_2h_wrapper_utilization_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_4c_2h_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_4c_2h_wrapper.vds"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1_4c_2h/design_1_4c_2h.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1_4c_2h/hdl/design_1_4c_2h_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_4c_2h_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../../../book/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.srcs/utils_1/imports/synth_1/design_1_4c_2h_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_axi_bram_ctrl_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_blk_mem_gen_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_multihart_ip_0_9"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_multihart_ip_0_11"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_blk_mem_gen_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_multihart_ip_0_10"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_multihart_ip_0_8"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_axi_bram_ctrl_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_axi_bram_ctrl_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_4c_2h_blk_mem_gen_0_0"/>
</GenRun>
