SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmcontrol_dmactive,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
2,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.havereset_skip_pwrup,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
3,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmstatus_allany_halted,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
4,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmstatus_allany_resumeack,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
5,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmstatus_allany_havereset,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
6,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.command_reg[17:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
7,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.command_reg[22:20],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
8,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.command_reg[31:24],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
9,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmcontrol_ackhavereset,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
10,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmcontrol_ndmreset,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
11,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmcontrol_haltreq,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
12,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.dmcontrol_resumereq,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
13,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.data_0_reg[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
14,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.abs_cmd_transfer_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
15,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_valid,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
16,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_wr_en,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
17,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_valid,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
18,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_wr_en,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
19,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_state[5:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
20,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.abstractcs_busy,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
21,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_rd_en,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
22,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_rd_en,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
23,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_addr[4:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
24,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_addr[11:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
25,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.data_csr_reg[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
26,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.data_gpr_reg[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
27,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_op_wr_data[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
28,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.abstractcs_cmderr[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
29,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.command_reg_state[5:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
30,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.cmderr_ff[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
31,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_readonaddr_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
32,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_readondata_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
33,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_autoincrement_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
34,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_access_ff[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
35,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busyerror_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
36,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbaddr_ff[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
37,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.prescale_counter[3:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
38,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.timeout,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
39,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_state[3:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
40,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_rd_req_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
41,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_wr_req_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
42,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbdata_ff[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
43,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.counter[7:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
44,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
45,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_valid_int,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
46,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_resp_ready_int,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
47,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_data_int[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
48,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_uar_err_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
49,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int[3:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
50,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[3:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
51,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_ba_err_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
52,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int[31:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
53,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_to_err_ff,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
54,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.wrAddrGrayReg_sync[1:0],COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.wrAddrGrayReg_w[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
55,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.rdAddrGrayReg_sync[1:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.rdAddrGrayReg_r[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
56,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.wrAddrGrayReg_w[1:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
57,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.genblk2\.wrAddrReg_w[1:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
58,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem[33:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
59,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.genblk2\.wrAddrGrayReg_sync[1:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.genblk2\.wrAddrGrayReg_w[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
60,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.genblk2\.rdAddrGrayReg_sync[1:0],COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.genblk2\.rdAddrGrayReg_r[1:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
61,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0],COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem[33:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
62,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[40:0],COREJTAGDEBUG_Z14|iUDRCK_inferred_clock,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem[33:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
63,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
64,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
65,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
66,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
67,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
68,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
69,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
70,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
71,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
74,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
76,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
77,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
78,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
79,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
80,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
82,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
83,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
84,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
85,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
86,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
87,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
88,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
89,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
90,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
91,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
92,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
93,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
94,DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
95,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
96,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
97,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
98,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
99,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
100,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
102,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
103,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
104,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
105,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
106,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
107,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
108,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
109,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
110,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
111,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
112,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
113,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
114,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
115,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
116,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
117,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
118,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
119,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
120,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
121,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
122,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
123,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
124,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT2,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
125,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT3,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.iog_oe_p0[1:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
126,DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
127,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.dq_in_reg[7:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
128,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.current_state[16:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
129,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.dq_in_reg[7:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
130,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.current_state[16:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
131,DDR3_0_0.CCC_0.pll_inst_0,COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_BCLK90_SEL[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
132,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s1[2:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
133,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrPtr_s1[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.wrGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
134,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdPtr_s1[2:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.rdGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
135,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrPtr_s1[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.wrGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
136,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdPtr_s1[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.rdGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
137,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrPtr_s1[2:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.wrGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
138,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdPtr_s1[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.rdGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
139,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.wrPtr_s1[2:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.wrGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
140,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdPtr_s1[2:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.rdGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
141,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrPtr_s1[2:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.wrGrayCounter.cntGray[2:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
142,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[1:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[64:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
143,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[1:0],DDR3_0_0/CCC_0/pll_inst_0/OUT1,CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[64:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
144,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.holdDat[4:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[1:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
145,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.sDat[4:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[1:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
146,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[69:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[68:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
147,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[69:0],CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0,DDR3_0_0/CCC_0/pll_inst_0/OUT1,Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[68:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.