
*** Running vivado
    with args -log MIPS_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 794.707 ; gain = 177.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MIPS_CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-251]  CurrentPC :0xxxxxxxxx  [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/PC.v:19]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'BranchTest' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/BranchTest.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BranchTest' (3#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/BranchTest.v:4]
INFO: [Synth 8-6157] synthesizing module 'NextPC' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/NextPC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'NextPC' (4#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/NextPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/IF_ID.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/IF_ID.v:4]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX2.v:3]
	Parameter bits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (6#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX2.v:3]
INFO: [Synth 8-6157] synthesizing module 'AluSrcA' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/AluSrcA.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AluSrcA' (7#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/AluSrcA.v:3]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/SignExtension.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (8#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/SignExtension.v:3]
INFO: [Synth 8-6157] synthesizing module 'MemDataExtension' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MemDataExtension.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MemDataExtension' (9#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MemDataExtension.v:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (10#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ID_EX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ID_EX.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-226] default block is never used [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (13#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/HazardDetection.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (14#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/HazardDetection.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:5]
	Parameter bits bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (15#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX4__parameterized0' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:5]
	Parameter bits bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MUX4__parameterized0' (15#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MUX4.v:5]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (16#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (17#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:4]
INFO: [Synth 8-251] r[00-07]=0x0, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-251] r[08-15]=0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:24]
INFO: [Synth 8-251] r[16-23]=0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:25]
INFO: [Synth 8-251] r[24-31]=0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx, 0xxxxxxxxx [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:26]
INFO: [Synth 8-251] r[x] = 0xxxxxxxxx, [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Register' (18#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (19#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SHOW_ON_LED' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/SHOW_ON_LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SHOW_ON_LED' (20#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/SHOW_ON_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:4]
INFO: [Synth 8-251] dmem[0xxx] = 0xxxxxxxxx, [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (21#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_CPU' (22#1) [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MIPS_CPU.v:3]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[31]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[30]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[29]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[28]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[27]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[26]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[25]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[24]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[23]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[22]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[21]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[20]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[19]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[18]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[17]
WARNING: [Synth 8-3331] design SHOW_ON_LED has unconnected port alu_r[16]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[25]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[24]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[23]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[22]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[21]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[20]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[19]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[18]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[17]
WARNING: [Synth 8-3331] design NextPC has unconnected port JumpAddr_IF[16]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[31]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[30]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[29]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[28]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[27]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[26]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[25]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[24]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[23]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[22]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[21]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[20]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[19]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[18]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[17]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[16]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[15]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[14]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[13]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[12]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[11]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[10]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[9]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[8]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[7]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[6]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[5]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[4]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[3]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[2]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[1]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData1[0]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[31]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[30]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[29]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[28]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[27]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[26]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[25]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[24]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[23]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[22]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[21]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[20]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[19]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[18]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[17]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[16]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[15]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[14]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[13]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[12]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[11]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[10]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[9]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[8]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[7]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[6]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[5]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[4]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[3]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[2]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[1]
WARNING: [Synth 8-3331] design BranchTest has unconnected port BranchTestData2[0]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[5]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[4]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[3]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[2]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[1]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Opcode_ID[0]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Func_ID[5]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Func_ID[4]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Func_ID[3]
WARNING: [Synth 8-3331] design BranchTest has unconnected port Func_ID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 884.887 ; gain = 267.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 890.895 ; gain = 273.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 890.895 ; gain = 273.941
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MIPSCPU/MIPSCPU.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]
Finished Parsing XDC File [D:/MIPSCPU/MIPSCPU.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MIPSCPU/MIPSCPU.srcs/constrs_1/imports/EGo1-引脚约束文件/EGo1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1033.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1033.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "InstMem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlSignal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'NextPC_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/NextPC.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'MemDataExt_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/MemDataExtension.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'ControlSignal_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ControlUnit.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'WriteMemDataLength_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'ReadMemExtSignal_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/ALU.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'ForwardESignal_reg' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Forwarding.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[31]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[30]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[29]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[28]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[27]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[26]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[25]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[24]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[23]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[22]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[21]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[20]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[19]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[18]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[17]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[16]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[15]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[14]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[13]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[12]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[11]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[10]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[9]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[8]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[7]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[6]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[5]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[4]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[3]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[2]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[1]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Registers_reg[0]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[127]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[126]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[125]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[124]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[123]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[122]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[121]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[120]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[119]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[118]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[117]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[116]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[115]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[114]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[113]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[112]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[111]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[110]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[109]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[108]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[107]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[106]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[105]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[104]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[103]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[102]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[101]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[100]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[99]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[98]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[97]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[96]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[95]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[94]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[93]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[92]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[91]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[90]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[89]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[88]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[87]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[86]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[85]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[84]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[83]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[82]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[81]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[80]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[79]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[78]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[77]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[76]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[75]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[74]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[73]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[72]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[71]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[70]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[69]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[68]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[67]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'DataMem_reg[66]' [D:/MIPSCPU/MIPSCPU.srcs/sources_1/new/DataMemory.v:16]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	  46 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  19 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	  19 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	  23 Input     21 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	  23 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 164   
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  46 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BranchTest 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module AluSrcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemDataExtension 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	  23 Input     21 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module MUX4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUX4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module SHOW_ON_LED 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'CPU/CU/ControlSignal_reg[6]' (LD) to 'CPU/CU/ControlSignal_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/AR/Instruction_ID_reg[30]' (FDRE) to 'CPU/AR/Instruction_ID_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/AR/Instruction_ID_reg[4]' (FDRE) to 'CPU/AR/Instruction_ID_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/AR/Instruction_ID_reg[10]' (FDRE) to 'CPU/AR/Instruction_ID_reg[15]'
INFO: [Synth 8-3886] merging instance 'CPU/AR/Instruction_ID_reg[25]' (FDRE) to 'CPU/AR/Instruction_ID_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegDst_EX_reg[3]' (FD) to 'CPU/IR/Imm32_EX_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU/\AR/Instruction_ID_reg[20] )
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegDst_EX_reg[4]' (FD) to 'CPU/IR/Shamt_EX_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegTarget_EX_reg[4]' (FD) to 'CPU/IR/RegSource_EX_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegDst_EX_reg[0]' (FD) to 'CPU/IR/Imm32_EX_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegDst_EX_reg[1]' (FD) to 'CPU/IR/Imm32_EX_reg[12]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/RegDst_EX_reg[2]' (FD) to 'CPU/IR/Imm32_EX_reg[13]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[30]' (FD) to 'CPU/IR/Imm32_EX_reg[22]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[22]' (FD) to 'CPU/IR/Imm32_EX_reg[26]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[26]' (FD) to 'CPU/IR/Imm32_EX_reg[18]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[18]' (FD) to 'CPU/IR/Imm32_EX_reg[28]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[28]' (FD) to 'CPU/IR/Imm32_EX_reg[20]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[20]' (FD) to 'CPU/IR/Imm32_EX_reg[24]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[24]' (FD) to 'CPU/IR/Imm32_EX_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[16]' (FD) to 'CPU/IR/Imm32_EX_reg[29]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[29]' (FD) to 'CPU/IR/Imm32_EX_reg[21]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[21]' (FD) to 'CPU/IR/Imm32_EX_reg[25]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[25]' (FD) to 'CPU/IR/Imm32_EX_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[17]' (FD) to 'CPU/IR/Imm32_EX_reg[27]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[27]' (FD) to 'CPU/IR/Imm32_EX_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[19]' (FD) to 'CPU/IR/Imm32_EX_reg[23]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[23]' (FD) to 'CPU/IR/Imm32_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Shamt_EX_reg[0]' (FD) to 'CPU/IR/Imm32_EX_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Shamt_EX_reg[1]' (FD) to 'CPU/IR/Imm32_EX_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Shamt_EX_reg[2]' (FD) to 'CPU/IR/Imm32_EX_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Shamt_EX_reg[3]' (FD) to 'CPU/IR/Imm32_EX_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[4]' (FD) to 'CPU/IR/Shamt_EX_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Shamt_EX_reg[4]' (FD) to 'CPU/IR/Imm32_EX_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/IR/Imm32_EX_reg[10]' (FD) to 'CPU/IR/Imm32_EX_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU/\IR/RegSource_EX_reg[4] )
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][28]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][27]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][26]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][25]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][24]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][23]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][22]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][21]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][20]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][19]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][18]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][17]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][16]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][15]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][14]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][13]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][12]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][11]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][10]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][9]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][8]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][7]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][6]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][5]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][4]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][3]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][2]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][1]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[31][0]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][28]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][27]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][26]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][25]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][24]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][23]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][22]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][21]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][20]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][19]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][18]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][17]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][16]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][15]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][14]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][13]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][12]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][11]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][10]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][9]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][8]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][7]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][6]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][5]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][4]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][3]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][2]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][1]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[30][0]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][28]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][27]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][26]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][25]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][24]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][23]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][22]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][21]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][20]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][19]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][18]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][17]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][16]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][15]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][14]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][13]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][12]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][11]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][10]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][9]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][8]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][7]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][6]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][5]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][4]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][3]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][2]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][1]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[29][0]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[28][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[28][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[28][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[28][28]) is unused and will be removed from module Register.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1033.074 ; gain = 416.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[8]' (FD) to 'SHOW_ON_LED/led_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[12]' (FD) to 'SHOW_ON_LED/led_reg[12]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[10]' (FD) to 'SHOW_ON_LED/led_reg[10]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[6]' (FD) to 'SHOW_ON_LED/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[14]' (FD) to 'SHOW_ON_LED/led_reg[14]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[9]' (FD) to 'SHOW_ON_LED/led_reg[9]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[5]' (FD) to 'SHOW_ON_LED/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[13]' (FD) to 'SHOW_ON_LED/led_reg[13]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[11]' (FD) to 'SHOW_ON_LED/led_reg[11]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[7]' (FD) to 'SHOW_ON_LED/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[4]' (FD) to 'SHOW_ON_LED/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[3]' (FD) to 'SHOW_ON_LED/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[2]' (FD) to 'SHOW_ON_LED/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[1]' (FD) to 'SHOW_ON_LED/led_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[0]' (FD) to 'SHOW_ON_LED/led_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU/WB/AluResult_WB_reg[15]' (FD) to 'SHOW_ON_LED/led_reg[15]'
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \CPU/RF/Registers_reg[0][1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.957 ; gain = 431.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |    56|
|3     |LUT1   |     7|
|4     |LUT2   |   125|
|5     |LUT3   |   182|
|6     |LUT4   |   182|
|7     |LUT5   |   188|
|8     |LUT6   |  2042|
|9     |MUXF7  |   672|
|10    |MUXF8  |   320|
|11    |FDCE   |    31|
|12    |FDPE   |     1|
|13    |FDRE   |   419|
|14    |FDSE   |     5|
|15    |LD     |  4697|
|16    |LDC    |     2|
|17    |LDCP   |     2|
|18    |IBUF   |     2|
|19    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |  8961|
|2     |  CPU           |CPU                  |  2886|
|3     |    MEM_EXT     |MemDataExtension     |    32|
|4     |    ALU         |ALU                  |     7|
|5     |    RF          |Register             |   960|
|6     |    AR          |IF_ID                |   120|
|7     |    CU          |ControlUnit          |    35|
|8     |    DR          |EX_MEM               |   303|
|9     |    FORWARD_A   |MUX4                 |    39|
|10    |    FORWARD_B   |MUX4_0               |    97|
|11    |    FORWARD_E   |MUX4_1               |    65|
|12    |    FWD         |Forwarding           |    34|
|13    |    IR          |ID_EX                |   776|
|14    |    NextPC      |NextPC               |    32|
|15    |    PC          |PC                   |    96|
|16    |    SRC_B       |MUX2                 |    32|
|17    |    WB          |MEM_WB               |   159|
|18    |    WR_REG      |MUX4__parameterized0 |    11|
|19    |    WR_REG_DATA |MUX4_2               |    61|
|20    |  DM            |DataMemory           |  6016|
|21    |  SHOW_ON_LED   |SHOW_ON_LED          |    16|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 892 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.664 ; gain = 294.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.664 ; gain = 436.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5749 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4701 instances were transformed.
  LD => LDCE: 4697 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 400 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1053.664 ; gain = 697.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MIPSCPU/MIPSCPU.runs/synth_1/MIPS_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_CPU_utilization_synth.rpt -pb MIPS_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  7 13:56:09 2023...
