strict digraph "" {
	node [label="\N"];
	"862:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fae5e1062d0>",
		fillcolor=springgreen,
		label="862:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fae5e106350>",
		fillcolor=springgreen,
		label="864:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"862:IF" -> "864:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=862];
	"862:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106790>",
		fillcolor=firebrick,
		label="862:NS
setup_token <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"862:IF" -> "862:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=862];
	"Leaf_860:AL"	 [def_var="['setup_token']",
		label="Leaf_860:AL"];
	"866:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106410>",
		fillcolor=firebrick,
		label="866:NS
setup_token <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"866:NS" -> "Leaf_860:AL"	 [cond="[]",
		lineno=None];
	"864:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106610>",
		fillcolor=firebrick,
		label="864:NS
setup_token <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e106610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"864:IF" -> "864:NS"	 [cond="['pid_SETUP']",
		label=pid_SETUP,
		lineno=864];
	"866:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fae5e106390>",
		fillcolor=springgreen,
		label="866:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:IF" -> "866:IF"	 [cond="['pid_SETUP']",
		label="!(pid_SETUP)",
		lineno=864];
	"862:NS" -> "Leaf_860:AL"	 [cond="[]",
		lineno=None];
	"864:NS" -> "Leaf_860:AL"	 [cond="[]",
		lineno=None];
	"866:IF" -> "866:NS"	 [cond="['pid_OUT', 'pid_IN']",
		label="(pid_OUT || pid_IN)",
		lineno=866];
	"860:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fae5e106950>",
		clk_sens=True,
		fillcolor=gold,
		label="860:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'pid_SETUP', 'pid_IN', 'pid_OUT']"];
	"860:AL" -> "862:IF"	 [cond="[]",
		lineno=None];
}
