[{"DBLP title": "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0.", "DBLP authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.33", "OA papers": [{"PaperId": "https://openalex.org/W2105102111", "PaperTitle": "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0", "Year": 2007, "CitationCount": 332, "EstimatedCitation": 332, "Affiliations": {"Harvard University Press": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Process Variation Tolerant 3T1D-Based Cache Architectures.", "DBLP authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.40", "OA papers": [{"PaperId": "https://openalex.org/W2098040113", "PaperTitle": "Process Variation Tolerant 3T1D-Based Cache Architectures", "Year": 2007, "CitationCount": 357, "EstimatedCitation": 357, "Affiliations": {"Microsoft (United States)": 2.0}, "Authors": ["Onur Mutlu", "Thomas Moscibroda"]}]}, {"DBLP title": "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing.", "DBLP authors": ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.43", "OA papers": [{"PaperId": "https://openalex.org/W2146743175", "PaperTitle": "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", "Year": 2007, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"]}]}, {"DBLP title": "Optimal versus Heuristic Global Code Scheduling.", "DBLP authors": ["Sebastian Winkel"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.10", "OA papers": [{"PaperId": "https://openalex.org/W3151280928", "PaperTitle": "Optimal versus Heuristic Global Code Scheduling", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Winkel"]}]}, {"DBLP title": "Global Multi-Threaded Instruction Scheduling.", "DBLP authors": ["Guilherme Ottoni", "David I. August"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.32", "OA papers": [{"PaperId": "https://openalex.org/W3148731126", "PaperTitle": "Global Multi-Threaded Instruction Scheduling", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Ottoni", "August"]}]}, {"DBLP title": "Revisiting the Sequential Programming Model for Multi-Core.", "DBLP authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.20", "OA papers": [{"PaperId": "https://openalex.org/W4236400344", "PaperTitle": "Revisiting the Sequential Programming Model for Multi-Core", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Princeton University": 5.0}, "Authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David A. August"]}]}, {"DBLP title": "Penelope: The NBTI-Aware Processor.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.11", "OA papers": [{"PaperId": "https://openalex.org/W2099746875", "PaperTitle": "Penelope: The NBTI-Aware Processor", "Year": 2007, "CitationCount": 133, "EstimatedCitation": 133, "Affiliations": {"Intel Laboratories-UPC, Intel Barcelona Research Center, Spain": 3.0}, "Authors": ["Michael W.A. Chu", "Rajiv A. Ravindran", "Scott Mahlke"]}]}, {"DBLP title": "Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation.", "DBLP authors": ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.34", "OA papers": [{"PaperId": "https://openalex.org/W3148627525", "PaperTitle": "Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Constantinides", "Mutlu", "Austin", "Bertacco"]}]}, {"DBLP title": "Self-calibrating Online Wearout Detection.", "DBLP authors": ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.35", "OA papers": [{"PaperId": "https://openalex.org/W2121319784", "PaperTitle": "Self-calibrating Online Wearout Detection", "Year": 2007, "CitationCount": 126, "EstimatedCitation": 126, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Jason Blome", "Shuguang Feng", "Shantanu Gupta", "Scott Mahlke"]}]}, {"DBLP title": "Implementing Signatures for Transactional Memory.", "DBLP authors": ["Daniel S\u00e1nchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.24", "OA papers": [{"PaperId": "https://openalex.org/W3145543123", "PaperTitle": "Implementing Signatures for Transactional Memory", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {}, "Authors": ["Sanchez", "Yen", "Michael D. Hill", "Sankaralingam"]}]}, {"DBLP title": "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs.", "DBLP authors": ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.13", "OA papers": [{"PaperId": "https://openalex.org/W2144005128", "PaperTitle": "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs", "Year": 2007, "CitationCount": 106, "EstimatedCitation": 106, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Francisco J. Mesa-Martinez", "Jose Renau"]}]}, {"DBLP title": "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.21", "OA papers": [{"PaperId": "https://openalex.org/W2132269953", "PaperTitle": "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors", "Year": 2007, "CitationCount": 231, "EstimatedCitation": 231, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"]}]}, {"DBLP title": "Impact of Cache Coherence Protocols on the Processing of Network Traffic.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.22", "OA papers": [{"PaperId": "https://openalex.org/W3147196396", "PaperTitle": "Impact of Cache Coherence Protocols on the Processing of Network Traffic", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Kumar", "Huggahalli"]}]}, {"DBLP title": "Flattened Butterfly Topology for On-Chip Networks.", "DBLP authors": ["John Kim", "James D. Balfour", "William J. Dally"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.29", "OA papers": [{"PaperId": "https://openalex.org/W3150157207", "PaperTitle": "Flattened Butterfly Topology for On-Chip Networks", "Year": 2007, "CitationCount": 170, "EstimatedCitation": 170, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Kim", "Balfour", "Dally"]}]}, {"DBLP title": "Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly.", "DBLP authors": ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.16", "OA papers": [{"PaperId": "https://openalex.org/W3148657381", "PaperTitle": "Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly", "Year": 2007, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"North Carolina State University": 3.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Rogers", "Chhabra", "Solihin", "Prvulovic"]}]}, {"DBLP title": "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding.", "DBLP authors": ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.19", "OA papers": [{"PaperId": "https://openalex.org/W4231535434", "PaperTitle": "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", "Year": 2007, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {}, "Authors": ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"]}]}, {"DBLP title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.", "DBLP authors": ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W2147435261", "PaperTitle": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 128, "Affiliations": {"Duke University": 3.0}, "Authors": ["Stephen A. Hines", "David Whalley", "Gary Tyson"]}]}, {"DBLP title": "Leveraging 3D Technology for Improved Reliability.", "DBLP authors": ["Niti Madan", "Rajeev Balasubramonian"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.31", "OA papers": [{"PaperId": "https://openalex.org/W3147229947", "PaperTitle": "Leveraging 3D Technology for Improved Reliability", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Madan", "Balasubramonian"]}]}, {"DBLP title": "Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.", "DBLP authors": ["Francisco J. Mesa-Martinez", "Jose Renau"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.23", "OA papers": [{"PaperId": "https://openalex.org/W2134953908", "PaperTitle": "Effective Optimistic-Checker Tandem Core Design through Architectural Pruning", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Oracle (United States)": 1.0}, "Authors": ["Yuan Chou"]}]}, {"DBLP title": "FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators.", "DBLP authors": ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.36", "OA papers": [{"PaperId": "https://openalex.org/W4251534053", "PaperTitle": "FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators", "Year": 2007, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {}, "Authors": ["Derek Chiou", "Dam Sunwoo", "Joon-Soo Kim", "Nikhil P. Patil", "William D. Reinhart", "Darrel Johnson", "Jebediah Keefe", "Hari Angepat"]}]}, {"DBLP title": "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. O'Boyle"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.12", "OA papers": [{"PaperId": "https://openalex.org/W2169880332", "PaperTitle": "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", "Year": 2007, "CitationCount": 249, "EstimatedCitation": 249, "Affiliations": {"University of British Columbia": 4.0}, "Authors": ["Wilson W. L. Fung", "Ivan M.L. Sham", "George Xian-Zhi Yuan", "Tor M. Aamodt"]}]}, {"DBLP title": "Informed Microarchitecture Design Space Exploration Using Workload Dynamics.", "DBLP authors": ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W2161381500", "PaperTitle": "Informed Microarchitecture Design Space Exploration Using Workload Dynamics", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Christophe Dubach", "Timothy W. Jones", "Michael O'Boyle"]}]}, {"DBLP title": "Time Interpolation: So Many Metrics, So Few Registers.", "DBLP authors": ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.27", "OA papers": [{"PaperId": "https://openalex.org/W2098736822", "PaperTitle": "Time Interpolation: So Many Metrics, So Few Registers", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of Colorado Boulder": 2.0, "IBM Research - Haifa": 1.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Radu Teodorescu", "Jun Nakano", "Abhishek Kumar Tiwari", "Josep Torrellas"]}]}, {"DBLP title": "Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications.", "DBLP authors": ["Yuan Chou"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.39", "OA papers": [{"PaperId": "https://openalex.org/W2163890539", "PaperTitle": "Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications", "Year": 2007, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"Oracle (United States)": 1.0}, "Authors": ["Yuan Chou"]}]}, {"DBLP title": "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy.", "DBLP authors": ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.14", "OA papers": [{"PaperId": "https://openalex.org/W2143443573", "PaperTitle": "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"]}]}, {"DBLP title": "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors.", "DBLP authors": ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.37", "OA papers": [{"PaperId": "https://openalex.org/W2167678606", "PaperTitle": "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Jason Blome", "Shuguang Feng", "Shantanu Gupta", "Scott Mahlke"]}]}, {"DBLP title": "A Framework for Providing Quality of Service in Chip Multi-Processors.", "DBLP authors": ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.17", "OA papers": [{"PaperId": "https://openalex.org/W2150181997", "PaperTitle": "A Framework for Providing Quality of Service in Chip Multi-Processors", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Guilherme Ottoni", "David A. August"]}]}, {"DBLP title": "A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs.", "DBLP authors": ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.38", "OA papers": [{"PaperId": "https://openalex.org/W2171148960", "PaperTitle": "A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs", "Year": 2007, "CitationCount": 199, "EstimatedCitation": 199, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures.", "DBLP authors": ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.15", "OA papers": [{"PaperId": "https://openalex.org/W2122337686", "PaperTitle": "Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures", "Year": 2007, "CitationCount": 178, "EstimatedCitation": 178, "Affiliations": {"Stanford University": 3.0}, "Authors": ["John Kim", "James Balfour", "William J. Dally"]}]}, {"DBLP title": "Composable Lightweight Processors.", "DBLP authors": ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.41", "OA papers": [{"PaperId": "https://openalex.org/W2059385825", "PaperTitle": "Composable Lightweight Processors", "Year": 2007, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"Intel (United States)": 0.5, "The University of Texas at Austin": 6.5}, "Authors": ["Changkyu Kim", "Simha Sethumadhavan", "M.S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"]}]}, {"DBLP title": "The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.", "DBLP authors": ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W3142988090", "PaperTitle": "The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}, "Authors": ["Yeh", "Faloutsos", "Ercegovac", "Patel", "Reinman"]}]}, {"DBLP title": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow.", "DBLP authors": ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.30", "OA papers": [{"PaperId": "https://openalex.org/W2160428323", "PaperTitle": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", "Year": 2007, "CitationCount": 483, "EstimatedCitation": 483, "Affiliations": {"University of Utah": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norm Jouppi"]}]}, {"DBLP title": "Scavenger: A New Last Level Cache Architecture with Global Block Priority.", "DBLP authors": ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jos\u00e9 F. Mart\u00ednez"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.42", "OA papers": [{"PaperId": "https://openalex.org/W2122429238", "PaperTitle": "Scavenger: A New Last Level Cache Architecture with Global Block Priority", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Colorado System": 0.5, "University of Colorado Boulder": 0.5}, "Authors": ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"]}]}, {"DBLP title": "Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache.", "DBLP authors": ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.28", "OA papers": [{"PaperId": "https://openalex.org/W3148936090", "PaperTitle": "Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Hines", "Whalley", "Tyson"]}]}, {"DBLP title": "Emulating Optimal Replacement with a Shepherd Cache.", "DBLP authors": ["Kaushik Rajan", "Ramaswamy Govindarajan"], "year": 2007, "doi": "https://doi.org/10.1109/MICRO.2007.25", "OA papers": [{"PaperId": "https://openalex.org/W3143385234", "PaperTitle": "Emulating Optimal Replacement with a Shepherd Cache", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Department of Computer Science and Automation": 0.5, "Indian Institute of Science Bangalore": 1.5}, "Authors": ["Rajan", "Govindarajan"]}]}]