sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 64
Number of Virtual Registers: 32
Number of Physical Registers: 64
Datapath Width: 64
Total Power Consumption: 193.743
Branch Predictor Power Consumption: 3.33649  (1.74%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.574771
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.27072  (1.71%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.227603
 RAT bitline_power (W): 2.30694
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 43.216  (22.5%)
 tagdrive (W): 2.9395
 tagmatch (W): 0.989695
 Selection Logic (W): 0.225484
 decode_power (W): 0.976583
 wordline_power (W): 1.0557
 bitline_power (W): 37.0291
Load/Store Queue Power Consumption: 1.62328  (0.847%)
 tagdrive (W): 0.457232
 tagmatch (W): 0.100875
 decode_power (W): 0.00799577
 wordline_power (W): 0.0150119
 bitline_power (W): 1.04217
Arch. Register File Power Consumption: 25.1387  (13.1%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 31.3281  (16.3%)
Total Clock Power: 52.3137  (27.3%)
Int ALU Power: 4.66013  (2.43%)
FP ALU Power: 14.281  (7.45%)
Instruction Cache Power Consumption: 2.76773  (1.44%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.138%)
Data Cache Power Consumption: 5.53546  (2.89%)
 decode_power (W): 0.302705
 wordline_power (W): 0.360958
 bitline_power (W): 2.84503
 senseamp_power (W): 1.536
 tagarray_power (W): 0.490764
Dtlb_power (W): 0.903441 (0.471%)
Level 2 Cache Power Consumption: 3.10298 (1.62%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/183.equake.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/183.equake.spec_ref.eio.gz 

sim: simulation started @ Tue Nov 24 11:16:31 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/19_17_width/183.equake.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 16384 4 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000004 # total number of instructions committed
sim_num_refs               45231620 # total number of loads and stores committed
sim_num_loads              40733803 # total number of loads committed
sim_num_stores         4497817.0000 # total number of stores committed
sim_num_branches            3673861 # total number of branches committed
sim_elapsed_time                179 # total simulation time in seconds
sim_inst_rate           558659.2402 # simulation speed (in insts/sec)
sim_total_insn            100000004 # total number of instructions executed
sim_total_refs             45231620 # total number of loads and stores executed
sim_total_loads            40733803 # total number of loads executed
sim_total_stores       4497817.0000 # total number of stores executed
sim_total_branches          3673861 # total number of branches executed
sim_cycle                 274155487 # total simulation time in cycles
sim_IPC                      0.3648 # instructions per cycle
sim_CPI                      2.7416 # cycles per instruction
sim_exec_BW                  0.3648 # total instructions (mis-spec + committed) per cycle
sim_IPB                     27.2193 # instruction per branch
IFQ_count                4386245743 # cumulative IFQ occupancy
IFQ_fcount                274139095 # cumulative IFQ full count
ifq_occupancy               15.9991 # avg IFQ occupancy (insn's)
ifq_rate                     0.3648 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                 43.8625 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9999 # fraction of time (cycle's) IFQ was full
RUU_count                3994397223 # cumulative RUU occupancy
RUU_fcount                        0 # cumulative RUU full count
ruu_occupancy               14.5698 # avg RUU occupancy (insn's)
ruu_rate                     0.3648 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 39.9440 # avg RUU occupant latency (cycle's)
ruu_full                     0.0000 # fraction of time (cycle's) RUU was full
LSQ_count                2180925177 # cumulative LSQ occupancy
LSQ_fcount                270559614 # cumulative LSQ full count
lsq_occupancy                7.9551 # avg LSQ occupancy (insn's)
lsq_rate                     0.3648 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 21.8093 # avg LSQ occupant latency (cycle's)
lsq_full                     0.9869 # fraction of time (cycle's) LSQ was full
sim_slip                 6320552599 # total number of slip cycles
avg_sim_slip                63.2055 # the average slip between issue and retirement
il1.accesses              135528552 # total number of accesses
il1.hits                  135528403 # total number of hits
il1.misses                      149 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               44417253 # total number of accesses
dl1.hits                   40696685 # total number of hits
dl1.misses                  3720568 # total number of misses
dl1.replacements            3720312 # total number of replacements
dl1.writebacks               427968 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0838 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0838 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0096 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4148685 # total number of accesses
dl2.hits                    1321142 # total number of hits
dl2.misses                  2827543 # total number of misses
dl2.replacements            2825495 # total number of replacements
dl2.writebacks               331249 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.6816 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.6811 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0798 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             135528552 # total number of accesses
itlb.hits                 135528546 # total number of hits
itlb.misses                       6 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              45231619 # total number of accesses
dtlb.hits                  45184613 # total number of hits
dtlb.misses                   47006 # total number of misses
dtlb.replacements             46878 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0010 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           896685433.9987 # total power usage of rename unit
bpred_power            914716632.7960 # total power usage of bpred unit
window_power           11847911641.2258 # total power usage of instruction window
lsq_power              445031163.6491 # total power usage of load/store queue
regfile_power          6891924198.4594 # total power usage of arch. regfile
icache_power           831421525.7394 # total power usage of icache
dcache_power           1765259239.4194 # total power usage of dcache
dcache2_power          850698112.9423 # total power usage of dcache2
alu_power              5192827181.1232 # total power usage of alu
falu_power             3915226835.7442 # total power usage of falu
resultbus_power        8588774963.0407 # total power usage of resultbus
clock_power            14342093981.6098 # total power usage of clock
avg_rename_power             3.2707 # avg power usage of rename unit
avg_bpred_power              3.3365 # avg power usage of bpred unit
avg_window_power            43.2160 # avg power usage of instruction window
avg_lsq_power                1.6233 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power             6.4389 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               18.9412 # avg power usage of alu
avg_falu_power              14.2810 # avg power usage of falu
avg_resultbus_power         31.3281 # avg power usage of resultbus
avg_clock_power             52.3137 # avg power usage of clock
fetch_stage_power      1746138158.5354 # total power usage of fetch stage
dispatch_stage_power   896685433.9987 # total power usage of dispatch stage
issue_stage_power      28690502301.4005 # total power usage of issue stage
avg_fetch_power              6.3692 # average power of fetch unit per cycle
avg_dispatch_power           3.2707 # average power of dispatch unit per cycle
avg_issue_power            104.6505 # average power of issue unit per cycle
total_power            52567344074.0037 # total power per cycle
avg_total_power_cycle      191.7428 # average total power per cycle
avg_total_power_cycle_nofp_nod2     174.3588 # average total power per cycle
avg_total_power_insn       525.6734 # average total power per insn
avg_total_power_insn_nofp_nod2     478.0142 # average total power per insn
rename_power_cc1       57612208.7735 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       2283144713.2682 # total power usage of instruction window_cc1
lsq_power_cc1          18480180.1352 # total power usage of lsq_cc1
regfile_power_cc1      669084583.9007 # total power usage of arch. regfile_cc1
icache_power_cc1       53418751.2078 # total power usage of icache_cc1
dcache_power_cc1       181260356.7786 # total power usage of dcache_cc1
dcache2_power_cc1      10767562.1229 # total power usage of dcache2_cc1
alu_power_cc1          523565801.6380 # total power usage of alu_cc1
resultbus_power_cc1    1502241946.5854 # total power usage of resultbus_cc1
clock_power_cc1        1959381435.0344 # total power usage of clock_cc1
avg_rename_power_cc1         0.2101 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1         8.3279 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.0674 # avg power usage of lsq_cc1
avg_regfile_power_cc1        2.4405 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         0.1948 # avg power usage of icache_cc1
avg_dcache_power_cc1         0.6612 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0393 # avg power usage of dcache2_cc1
avg_alu_power_cc1            1.9097 # avg power usage of alu_cc1
avg_resultbus_power_cc1       5.4795 # avg power usage of resultbus_cc1
avg_clock_power_cc1          7.1470 # avg power usage of clock_cc1
fetch_stage_power_cc1  53418751.2078 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 57612208.7735 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  4519460560.5283 # total power usage of issue stage_cc1
avg_fetch_power_cc1          0.1948 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2101 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         16.4850 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  7258957539.4447 # total power per cycle_cc1
avg_total_power_cycle_cc1      26.4775 # average total power per cycle_cc1
avg_total_power_insn_cc1      72.5896 # average total power per insn_cc1
rename_power_cc2       20441991.5724 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       445996221.1857 # total power usage of instruction window_cc2
lsq_power_cc2          13858533.0788 # total power usage of lsq_cc2
regfile_power_cc2      83686902.4670 # total power usage of arch. regfile_cc2
icache_power_cc2       53418751.2078 # total power usage of icache_cc2
dcache_power_cc2       142999082.0228 # total power usage of dcache_cc2
dcache2_power_cc2      6436636.5952 # total power usage of dcache2_cc2
alu_power_cc2          199529189.5801 # total power usage of alu_cc2
resultbus_power_cc2    251591581.3579 # total power usage of resultbus_cc2
clock_power_cc2        447600292.3288 # total power usage of clock_cc2
avg_rename_power_cc2         0.0746 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.6268 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.0505 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3053 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         0.1948 # avg power usage of icache_cc2
avg_dcache_power_cc2         0.5216 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0235 # avg power usage of dcache2_cc2
avg_alu_power_cc2            0.7278 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.9177 # avg power usage of resultbus_cc2
avg_clock_power_cc2          1.6327 # avg power usage of clock_cc2
fetch_stage_power_cc2  53418751.2078 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 20441991.5724 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  1060411243.8205 # total power usage of issue stage_cc2
avg_fetch_power_cc2          0.1948 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0746 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          3.8679 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1665559181.3966 # total power per cycle_cc2
avg_total_power_cycle_cc2       6.0752 # average total power per cycle_cc2
avg_total_power_insn_cc2      16.6556 # average total power per insn_cc2
rename_power_cc3       104349313.1253 # total power usage of rename unit_cc3
bpred_power_cc3        91471663.1636 # total power usage of bpred unit_cc3
window_power_cc3       1380134229.4100 # total power usage of instruction window_cc3
lsq_power_cc3          56458768.3095 # total power usage of lsq_cc3
regfile_power_cc3      699086591.9996 # total power usage of arch. regfile_cc3
icache_power_cc3       131219029.3419 # total power usage of icache_cc3
dcache_power_cc3       301424856.7642 # total power usage of dcache_cc3
dcache2_power_cc3      90439390.2949 # total power usage of dcache2_cc3
alu_power_cc3          666455328.0791 # total power usage of alu_cc3
resultbus_power_cc3    950229938.3603 # total power usage of resultbus_cc3
clock_power_cc3        1671584672.6658 # total power usage of clock_cc3
avg_rename_power_cc3         0.3806 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3336 # avg power usage of bpred unit_cc3
avg_window_power_cc3         5.0341 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.2059 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        2.5500 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         0.4786 # avg power usage of icache_cc3
avg_dcache_power_cc3         1.0995 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3299 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.4309 # avg power usage of alu_cc3
avg_resultbus_power_cc3       3.4660 # avg power usage of resultbus_cc3
avg_clock_power_cc3          6.0972 # avg power usage of clock_cc3
fetch_stage_power_cc3  222690692.5055 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 104349313.1253 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  3445142511.2181 # total power usage of issue stage_cc3
avg_fetch_power_cc3          0.8123 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.3806 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         12.5664 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  6142853781.5144 # total power per cycle_cc3
avg_total_power_cycle_cc3      22.4065 # average total power per cycle_cc3
avg_total_power_insn_cc3      61.4285 # average total power per insn_cc3
total_rename_access       100000004 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       421607992 # total number accesses of instruction window
total_lsq_access           46045985 # total number accesses of load/store queue
total_regfile_access      178953852 # total number accesses of arch. regfile
total_icache_access       135528552 # total number accesses of icache
total_dcache_access        44417253 # total number accesses of dcache
total_dcache2_access        4148685 # total number accesses of dcache2
total_alu_access           99999998 # total number accesses of alu
total_resultbus_access    137059938 # total number accesses of resultbus
avg_rename_access            0.3648 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            1.5378 # avg number accesses of instruction window
avg_lsq_access               0.1680 # avg number accesses of lsq
avg_regfile_access           0.6527 # avg number accesses of arch. regfile
avg_icache_access            0.4943 # avg number accesses of icache
avg_dcache_access            0.1620 # avg number accesses of dcache
avg_dcache2_access           0.0151 # avg number accesses of dcache2
avg_alu_access               0.3648 # avg number accesses of alu
avg_resultbus_access         0.4999 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                29 # max number accesses of instruction window
max_lsq_access                    5 # max number accesses of load/store queue
max_regfile_access               28 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    7 # max number accesses of alu
max_resultbus_access              9 # max number accesses of resultbus
max_cycle_power_cc1        132.8732 # maximum cycle power usage of cc1
max_cycle_power_cc2         59.7055 # maximum cycle power usage of cc2
max_cycle_power_cc3         64.4609 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120013bd4 # program entry point (initial PC)
ld_environ_base        0x011ff967e0 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 6268 # total number of pages allocated
mem.page_mem                 50144k # total size of memory pages allocated
mem.ptab_misses                6274 # total first level page table misses
mem.ptab_accesses        1079109880 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

