/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [27:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_0z ? celloutsig_0_14z : celloutsig_0_2z;
  assign celloutsig_0_36z = celloutsig_0_12z ? celloutsig_0_9z : celloutsig_0_27z;
  assign celloutsig_0_5z = in_data[40] ? celloutsig_0_4z[2] : _01_;
  assign celloutsig_0_89z = in_data[63] ? celloutsig_0_64z : celloutsig_0_32z;
  assign celloutsig_0_14z = celloutsig_0_12z ? celloutsig_0_7z[7] : celloutsig_0_7z[8];
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_5z : _04_);
  assign celloutsig_0_16z = !(celloutsig_0_15z ? celloutsig_0_0z : celloutsig_0_10z);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_11z[6] : celloutsig_0_12z);
  assign celloutsig_0_25z = !(celloutsig_0_11z[0] ? celloutsig_0_23z[3] : celloutsig_0_2z);
  assign celloutsig_0_2z = !(_02_ ? celloutsig_0_0z : in_data[2]);
  assign celloutsig_0_27z = !(celloutsig_0_0z ? celloutsig_0_21z : celloutsig_0_13z);
  assign celloutsig_1_13z = ~(celloutsig_1_5z | celloutsig_1_7z);
  assign celloutsig_0_38z = celloutsig_0_24z | celloutsig_0_7z[3];
  assign celloutsig_0_53z = celloutsig_0_31z[2] | celloutsig_0_20z;
  assign celloutsig_0_64z = celloutsig_0_36z | celloutsig_0_25z;
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_5z;
  assign celloutsig_1_14z = celloutsig_1_5z | _05_;
  assign celloutsig_1_18z = celloutsig_1_4z[0] | celloutsig_1_5z;
  assign celloutsig_0_19z = celloutsig_0_4z[1] | celloutsig_0_18z;
  assign celloutsig_0_21z = celloutsig_0_3z[3] | celloutsig_0_14z;
  assign celloutsig_0_26z = celloutsig_0_7z[1] | celloutsig_0_3z[10];
  assign celloutsig_0_68z = ~(celloutsig_0_38z ^ celloutsig_0_7z[2]);
  reg [27:0] _30_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 28'h0000000;
    else _30_ <= { celloutsig_1_6z[12:9], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z };
  assign { _06_[27:23], _05_, _06_[21:0] } = _30_;
  reg [6:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _31_ <= 7'h00;
    else _31_ <= { in_data[23:18], celloutsig_0_0z };
  assign { _00_, _02_, _07_[4:3], _01_, _04_, _03_ } = _31_;
  assign celloutsig_0_11z = { _00_, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z } / { 1'h1, celloutsig_0_7z[8:0] };
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } == celloutsig_1_2z;
  assign celloutsig_1_1z = { in_data[144:142], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[11:2], celloutsig_1_17z } <= { celloutsig_1_6z[8:1], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[75:70] && in_data[70:65];
  assign celloutsig_0_32z = { _07_[3], _01_, _04_, celloutsig_0_27z, _00_, _02_, _07_[4:3], _01_, _04_, _03_, celloutsig_0_13z } && { celloutsig_0_3z[11:2], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_13z = { celloutsig_0_3z[9:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z } || in_data[64:29];
  assign celloutsig_0_17z = { in_data[42:37], celloutsig_0_15z } || { _00_, _02_, _07_[4:3], _01_, _04_, _03_ };
  assign celloutsig_0_24z = { celloutsig_0_8z[1:0], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_20z } || { celloutsig_0_8z[2:0], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z } < { in_data[79:70], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_4z[5]);
  assign celloutsig_1_12z = celloutsig_1_1z & ~(celloutsig_1_6z[10]);
  assign celloutsig_1_19z = celloutsig_1_12z & ~(celloutsig_1_16z[6]);
  assign celloutsig_0_20z = celloutsig_0_2z & ~(celloutsig_0_11z[8]);
  assign celloutsig_0_22z = celloutsig_0_16z & ~(celloutsig_0_9z);
  assign celloutsig_0_8z = { celloutsig_0_7z[5:3], celloutsig_0_0z } * { celloutsig_0_7z[6:4], celloutsig_0_5z };
  assign celloutsig_1_16z = celloutsig_1_4z[5] ? { celloutsig_1_6z[12:7], celloutsig_1_12z } : { celloutsig_1_4z[1], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_1_4z = - { in_data[138:134], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[163:111], celloutsig_1_2z, celloutsig_1_6z } !== { in_data[166:100], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_6z[8:0] !== { _05_, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_8z[3:1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z } !== celloutsig_0_3z[7:0];
  assign celloutsig_0_31z = { in_data[32:28], celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_22z } >> { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_6z = { in_data[161:157], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_4z[2:0], celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[18:14], _00_, _02_, _07_[4:3], _01_, _04_, _03_, celloutsig_0_2z } >> in_data[80:68];
  assign celloutsig_1_10z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z } >> in_data[131:126];
  assign celloutsig_0_23z = { in_data[61:60], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_13z } >> { in_data[22:21], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_4z = in_data[50:47] <<< in_data[63:60];
  assign celloutsig_0_7z = { celloutsig_0_3z[12:2], celloutsig_0_6z } <<< celloutsig_0_3z[12:1];
  assign celloutsig_0_88z = { celloutsig_0_23z[2:0], celloutsig_0_33z } <<< { celloutsig_0_15z, celloutsig_0_68z, celloutsig_0_27z, celloutsig_0_53z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[148], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_0z = ~((in_data[149] & in_data[182]) | in_data[97]);
  assign celloutsig_0_9z = ~((celloutsig_0_4z[3] & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_0_15z = ~((in_data[67] & _00_) | celloutsig_0_11z[0]);
  assign _06_[22] = _05_;
  assign { _07_[6:5], _07_[2:0] } = { _00_, _02_, _01_, _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
