<annotationInfo>
<annotationInfo>
<item  id="18" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="tmp_11" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_11_fu_231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="19" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="tmp" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="20" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="tmp_cast" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_cast_fu_241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="21" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="35" name="tmp_12" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_12_fu_245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="22" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="35" name="tmp_s" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_s_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="23" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="35" name="tmp_cast_11" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_cast_11_fu_255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="29" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="26" name="exitcond" contextFuncName="FFT0" moduleName="FFT0" rtlName="exitcond_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="31" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="26" name="i_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="i_1_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="35" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="27" name="index" contextFuncName="FFT0" moduleName="FFT0" rtlName="index_fu_271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="36" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="28" name="tmp_2" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_2_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="101" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="37" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="28" name="Ulimit" contextFuncName="FFT0" moduleName="FFT0" rtlName="Ulimit_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="38" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="29" name="Llimit" contextFuncName="FFT0" moduleName="FFT0" rtlName="Llimit_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="39" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_3" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_3_fu_287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="42" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_4" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_4_fu_343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="49" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_1_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="50" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_8" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_8_fu_353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="51" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_9" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_9_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="52" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_10" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_10_fu_365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="53" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp1_i_i_cast" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mul_mul_16s_1bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="54" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_2_i_i_cast" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mac_mulsub_16cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="55" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="p_Val2_s" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mac_mulsub_16cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="56" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="p_Val2_3" contextFuncName="FFT0" moduleName="FFT0" rtlName="p_Val2_3_fu_368_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="57" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_i_i_cast" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mul_mul_16s_1bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="58" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="tmp_1_i_i_cast" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mac_muladd_9sdEe_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="59" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="p_Val2_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="FFT_mac_muladd_9sdEe_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="60" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="30" name="p_Val2_5" contextFuncName="FFT0" moduleName="FFT0" rtlName="p_Val2_5_fu_377_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="61" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="31" name="tmp_5" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_5_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="66" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="31" name="complex_M_real_V_wr" contextFuncName="FFT0" moduleName="FFT0" rtlName="complex_M_real_V_wr_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="67" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="31" name="complex_M_imag_V_wr" contextFuncName="FFT0" moduleName="FFT0" rtlName="complex_M_imag_V_wr_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="72" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="32" name="complex_M_real_V_wr_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="complex_M_real_V_wr_1_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="73" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="32" name="complex_M_imag_V_wr_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="complex_M_imag_V_wr_1_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="78" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="tmp_6" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_6_fu_293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="79" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="34" name="butterfly_span_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="butterfly_span_1_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="80" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="35" name="tmp_7" contextFuncName="FFT0" moduleName="FFT0" rtlName="tmp_7_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="81" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="36" name="butterfly_pass_3" contextFuncName="FFT0" moduleName="FFT0" rtlName="butterfly_pass_3_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="82" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="35" name="butterfly_pass_1" contextFuncName="FFT0" moduleName="FFT0" rtlName="butterfly_pass_1_fu_315_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="83" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="butterfly_span_2" contextFuncName="FFT0" moduleName="FFT0" rtlName="butterfly_span_2_fu_323_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
<item  id="84" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="33" name="butterfly_pass_2" contextFuncName="FFT0" moduleName="FFT0" rtlName="butterfly_pass_2_fu_331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\1_EE5332\assignment_2"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="28" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="58" name="exitcond1" contextFuncName="FFT" moduleName="FFT" rtlName="exitcond1_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="30" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="58" name="i_2" contextFuncName="FFT" moduleName="FFT" rtlName="i_2_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="33" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="58" name="tmp_s" contextFuncName="FFT" moduleName="FFT" rtlName="tmp_s_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="35" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="58" name="tmp" contextFuncName="FFT" moduleName="FFT" rtlName="xin_M_real_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="38" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="58" name="data_IN_M_imag_V_lo" contextFuncName="FFT" moduleName="FFT" rtlName="xin_M_imag_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="46" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="17" name="exitcond_i" contextFuncName="bitreverse" moduleName="FFT" rtlName="exitcond_i_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="48" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="17" name="i_3" contextFuncName="bitreverse" moduleName="FFT" rtlName="i_3_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="52" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="18" name="tmp_i" contextFuncName="bitreverse" moduleName="FFT" rtlName="tmp_i_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="55" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="19" name="tmp_i_13" contextFuncName="bitreverse" moduleName="FFT" rtlName="tmp_i_13_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="66" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="62" name="" contextFuncName="FFT" moduleName="FFT" rtlName="grp_FFT0_fu_262" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="67" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="63" name="" contextFuncName="FFT" moduleName="FFT" rtlName="grp_FFT0_fu_262" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="68" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="64" name="" contextFuncName="FFT" moduleName="FFT" rtlName="grp_FFT0_fu_262" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="69" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="65" name="" contextFuncName="FFT" moduleName="FFT" rtlName="grp_FFT0_fu_262" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="70" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="66" name="" contextFuncName="FFT" moduleName="FFT" rtlName="grp_FFT0_fu_262" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="74" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="68" name="exitcond" contextFuncName="FFT" moduleName="FFT" rtlName="exitcond_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="76" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="68" name="i_4" contextFuncName="FFT" moduleName="FFT" rtlName="i_4_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="79" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="68" name="tmp_8" contextFuncName="FFT" moduleName="FFT" rtlName="tmp_8_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<item  id="84" filename="../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp" linenumber="68" name="data_OUT_M_imag_V_a" contextFuncName="FFT" moduleName="FFT" rtlName="data_OUT_M_imag_V_a_fu_393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\1_EE5332\assignment_2"><\/item>
<\/annotationInfo>
</annotationInfo>
