{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 21:08:58 2018 " "Info: Processing started: Sat Dec 08 21:08:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[2\] HEX1\[0\] 16.947 ns Longest " "Info: Longest tpd from source pin \"SW\[2\]\" to destination pin \"HEX1\[0\]\" is 16.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 9; PIN Node = 'SW\[2\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part6/part6.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.961 ns) + CELL(0.504 ns) 4.464 ns T0\[2\]~5 2 COMB LCCOMB_X1_Y14_N14 2 " "Info: 2: + IC(2.961 ns) + CELL(0.504 ns) = 4.464 ns; Loc. = LCCOMB_X1_Y14_N14; Fanout = 2; COMB Node = 'T0\[2\]~5'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { SW[2] T0[2]~5 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part6/part6.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.874 ns T0\[3\]~6 3 COMB LCCOMB_X1_Y14_N16 5 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 4.874 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 5; COMB Node = 'T0\[3\]~6'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { T0[2]~5 T0[3]~6 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part6/part6.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 5.605 ns LessThan0~0 4 COMB LCCOMB_X1_Y14_N6 1 " "Info: 4: + IC(0.293 ns) + CELL(0.438 ns) = 5.605 ns; Loc. = LCCOMB_X1_Y14_N6; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { T0[3]~6 LessThan0~0 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.393 ns) 6.723 ns Add2~1 5 COMB LCCOMB_X1_Y13_N0 2 " "Info: 5: + IC(0.725 ns) + CELL(0.393 ns) = 6.723 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { LessThan0~0 Add2~1 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.794 ns Add2~3 6 COMB LCCOMB_X1_Y13_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.794 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'Add2~3'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~1 Add2~3 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.865 ns Add2~5 7 COMB LCCOMB_X1_Y13_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.865 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~3 Add2~5 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.936 ns Add2~7 8 COMB LCCOMB_X1_Y13_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.936 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~5 Add2~7 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.007 ns Add2~9 9 COMB LCCOMB_X1_Y13_N8 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.007 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 1; COMB Node = 'Add2~9'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~7 Add2~9 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.417 ns Add2~10 10 COMB LCCOMB_X1_Y13_N10 5 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.417 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 5; COMB Node = 'Add2~10'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~9 Add2~10 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.438 ns) 8.167 ns Add4~0 11 COMB LCCOMB_X1_Y13_N16 6 " "Info: 11: + IC(0.312 ns) + CELL(0.438 ns) = 8.167 ns; Loc. = LCCOMB_X1_Y13_N16; Fanout = 6; COMB Node = 'Add4~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Add2~10 Add4~0 } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/programfiles/quartusii9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.801 ns) + CELL(0.438 ns) 13.406 ns bcd7seg:digit1\|Mux0~0 12 COMB LCCOMB_X64_Y5_N26 1 " "Info: 12: + IC(4.801 ns) + CELL(0.438 ns) = 13.406 ns; Loc. = LCCOMB_X64_Y5_N26; Fanout = 1; COMB Node = 'bcd7seg:digit1\|Mux0~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.239 ns" { Add4~0 bcd7seg:digit1|Mux0~0 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part6/part6.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(2.789 ns) 16.947 ns HEX1\[0\] 13 PIN PIN_V20 0 " "Info: 13: + IC(0.752 ns) + CELL(2.789 ns) = 16.947 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { bcd7seg:digit1|Mux0~0 HEX1[0] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part6/part6.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.103 ns ( 41.91 % ) " "Info: Total cell delay = 7.103 ns ( 41.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.844 ns ( 58.09 % ) " "Info: Total interconnect delay = 9.844 ns ( 58.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.947 ns" { SW[2] T0[2]~5 T0[3]~6 LessThan0~0 Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~10 Add4~0 bcd7seg:digit1|Mux0~0 HEX1[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "16.947 ns" { SW[2] {} SW[2]~combout {} T0[2]~5 {} T0[3]~6 {} LessThan0~0 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~10 {} Add4~0 {} bcd7seg:digit1|Mux0~0 {} HEX1[0] {} } { 0.000ns 0.000ns 2.961ns 0.000ns 0.293ns 0.725ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.312ns 4.801ns 0.752ns } { 0.000ns 0.999ns 0.504ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 21:08:58 2018 " "Info: Processing ended: Sat Dec 08 21:08:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
