// Seed: 3626385954
module module_0;
  parameter id_1 = 1'b0;
  assign module_2.id_12 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    input  tri0  id_0,
    output tri   id_1,
    output uwire _id_2,
    input  tri0  id_3
);
  module_0 modCall_1 ();
  logic [-1 : 1] id_5, id_6, id_7;
  logic [-1 : id_2] id_8;
  ;
endmodule
module module_2 #(
    parameter id_12 = 32'd8,
    parameter id_2  = 32'd62
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire _id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_12 : id_2] id_24 = (id_1);
  logic id_25;
  ;
  tri0 id_26 = -1;
endmodule
