# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:05:33 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RISCV_Datapath
# -- Compiling architecture tb of tb_RISCV_Datapath
# -- Loading entity RISCV_Datapath
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd(78): near "<": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd(224): VHDL Compiler exiting
# End time: 19:05:33 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 19:06:33 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/MyFirstRISCVDatapath/tb_RISCV_Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_RISCV_Datapath
# -- Compiling architecture tb of tb_RISCV_Datapath
# -- Loading entity RISCV_Datapath
# End time: 19:06:33 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_riscv_datapath
# vsim work.tb_riscv_datapath 
# Start time: 19:06:55 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_riscv_datapath(tb)#1
# Loading work.regfile_pkg(body)
# Loading work.riscv_datapath(structural)#1
# Loading work.dffg_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.carry_adder_n(structural)#1
add wave -position insertpoint  \
sim:/tb_riscv_datapath/clk \
sim:/tb_riscv_datapath/rst \
sim:/tb_riscv_datapath/RS1 \
sim:/tb_riscv_datapath/RS2 \
sim:/tb_riscv_datapath/RegWrite \
sim:/tb_riscv_datapath/Rd \
sim:/tb_riscv_datapath/imm \
sim:/tb_riscv_datapath/ALUSrc \
sim:/tb_riscv_datapath/nAdd_Sub \
sim:/tb_riscv_datapath/C_out \
sim:/tb_riscv_datapath/OS1 \
sim:/tb_riscv_datapath/OS2 \
sim:/tb_riscv_datapath/S_i
run 500
# End time: 19:07:43 on Sep 27,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
