C++ testbench for sequential logic. `i_clk` and `i_reset` are required as inputs in each top-level Verilog module.

To build:
```
make verilate && make
```
