Analysis & Synthesis report for pwm_ARM
Wed May 28 16:51:14 2014
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: omap_bus:iomap_BUS|lpm_bustri:iJBUS_TRI
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 28 16:51:14 2014       ;
; Quartus II 64-Bit Version       ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                   ; pwm_ARM                                     ;
; Top-level Entity Name           ; pwm_ARM                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 222                                         ;
; Total pins                      ; 28                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC3B6U19C7     ;                    ;
; Top-level entity name                                                           ; pwm_ARM            ; pwm_ARM            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; reg_defs.v                       ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/reg_defs.v                                ;         ;
; ram_pll.v                        ; yes             ; User Wizard-Generated File   ; /home/bort/FPGA_dev/PWM_3outputs/ram_pll.v                                 ;         ;
; pwm_ARM.v                        ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v                                 ;         ;
; host_bus.v                       ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/host_bus.v                                ;         ;
; host_ctrl.v                      ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/host_ctrl.v                               ;         ;
; host_syscon.v                    ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/host_syscon.v                             ;         ;
; pwm_drv.v                        ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/pwm_drv.v                                 ;         ;
; omap_bus.v                       ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/omap_bus.v                                ;         ;
; host_ctrl_defs.v                 ; yes             ; User Verilog HDL File        ; /home/bort/FPGA_dev/PWM_3outputs/host_ctrl_defs.v                          ;         ;
; timescale.v                      ; yes             ; Auto-Found Verilog HDL File  ; /home/bort/FPGA_dev/PWM_3outputs/timescale.v                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/aglobal131.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/altpll_8l82.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf                        ;         ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                 ; /home/bort/altera/13.1-s/quartus/libraries/megafunctions/lpm_bustri.tdf    ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 166                               ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 229                               ;
;     -- 7 input functions                    ; 0                                 ;
;     -- 6 input functions                    ; 88                                ;
;     -- 5 input functions                    ; 7                                 ;
;     -- 4 input functions                    ; 22                                ;
;     -- <=3 input functions                  ; 112                               ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 222                               ;
;                                             ;                                   ;
; I/O pins                                    ; 28                                ;
; Total DSP Blocks                            ; 0                                 ;
; Total PLLs                                  ; 2                                 ;
;     -- PLLs                                 ; 2                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; host_syscon:iHOST_SYSCON|host_clk ;
; Maximum fan-out                             ; 221                               ;
; Total fan-out                               ; 1760                              ;
; Average fan-out                             ; 3.35                              ;
+---------------------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
; |pwm_ARM                                 ; 229 (0)           ; 222 (0)      ; 0                 ; 0          ; 28   ; 0            ; |pwm_ARM                                                                                              ; work         ;
;    |host_bus:iHOST_BUS|                  ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_bus:iHOST_BUS                                                                           ; work         ;
;    |host_ctrl:iHOST_CTRL|                ; 15 (15)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_ctrl:iHOST_CTRL                                                                         ; work         ;
;    |host_syscon:iHOST_SYSCON|            ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_syscon:iHOST_SYSCON                                                                     ; work         ;
;       |ram_pll:iRAM_PLL|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL                                                    ; work         ;
;          |altpll:altpll_component|       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component                            ; work         ;
;             |altpll_8l82:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component|altpll_8l82:auto_generated ; work         ;
;    |omap_bus:iomap_BUS|                  ; 7 (7)             ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|omap_bus:iomap_BUS                                                                           ; work         ;
;    |pwm_drv:iPWM_drv|                    ; 187 (187)         ; 131 (131)    ; 0                 ; 0          ; 0    ; 0            ; |pwm_ARM|pwm_drv:iPWM_drv                                                                             ; work         ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+--------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |pwm_ARM|host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL ; /home/bort/FPGA_dev/PWM_3outputs/ram_pll.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+----------------------------------------+-------------------------------------------+
; Register name                          ; Reason for Removal                        ;
+----------------------------------------+-------------------------------------------+
; pwm_drv:iPWM_drv|counter3[31]          ; Merged with pwm_drv:iPWM_drv|counter2[31] ;
; pwm_drv:iPWM_drv|counter[31]           ; Merged with pwm_drv:iPWM_drv|counter2[31] ;
; pwm_drv:iPWM_drv|counter3[30]          ; Merged with pwm_drv:iPWM_drv|counter2[30] ;
; pwm_drv:iPWM_drv|counter[30]           ; Merged with pwm_drv:iPWM_drv|counter2[30] ;
; pwm_drv:iPWM_drv|counter3[29]          ; Merged with pwm_drv:iPWM_drv|counter2[29] ;
; pwm_drv:iPWM_drv|counter[29]           ; Merged with pwm_drv:iPWM_drv|counter2[29] ;
; pwm_drv:iPWM_drv|counter3[28]          ; Merged with pwm_drv:iPWM_drv|counter2[28] ;
; pwm_drv:iPWM_drv|counter[28]           ; Merged with pwm_drv:iPWM_drv|counter2[28] ;
; pwm_drv:iPWM_drv|counter3[27]          ; Merged with pwm_drv:iPWM_drv|counter2[27] ;
; pwm_drv:iPWM_drv|counter[27]           ; Merged with pwm_drv:iPWM_drv|counter2[27] ;
; pwm_drv:iPWM_drv|counter3[26]          ; Merged with pwm_drv:iPWM_drv|counter2[26] ;
; pwm_drv:iPWM_drv|counter[26]           ; Merged with pwm_drv:iPWM_drv|counter2[26] ;
; pwm_drv:iPWM_drv|counter3[25]          ; Merged with pwm_drv:iPWM_drv|counter2[25] ;
; pwm_drv:iPWM_drv|counter[25]           ; Merged with pwm_drv:iPWM_drv|counter2[25] ;
; pwm_drv:iPWM_drv|counter3[24]          ; Merged with pwm_drv:iPWM_drv|counter2[24] ;
; pwm_drv:iPWM_drv|counter[24]           ; Merged with pwm_drv:iPWM_drv|counter2[24] ;
; pwm_drv:iPWM_drv|counter3[23]          ; Merged with pwm_drv:iPWM_drv|counter2[23] ;
; pwm_drv:iPWM_drv|counter[23]           ; Merged with pwm_drv:iPWM_drv|counter2[23] ;
; pwm_drv:iPWM_drv|counter3[22]          ; Merged with pwm_drv:iPWM_drv|counter2[22] ;
; pwm_drv:iPWM_drv|counter[22]           ; Merged with pwm_drv:iPWM_drv|counter2[22] ;
; pwm_drv:iPWM_drv|counter3[21]          ; Merged with pwm_drv:iPWM_drv|counter2[21] ;
; pwm_drv:iPWM_drv|counter[21]           ; Merged with pwm_drv:iPWM_drv|counter2[21] ;
; pwm_drv:iPWM_drv|counter3[20]          ; Merged with pwm_drv:iPWM_drv|counter2[20] ;
; pwm_drv:iPWM_drv|counter[20]           ; Merged with pwm_drv:iPWM_drv|counter2[20] ;
; pwm_drv:iPWM_drv|counter3[19]          ; Merged with pwm_drv:iPWM_drv|counter2[19] ;
; pwm_drv:iPWM_drv|counter[19]           ; Merged with pwm_drv:iPWM_drv|counter2[19] ;
; pwm_drv:iPWM_drv|counter3[18]          ; Merged with pwm_drv:iPWM_drv|counter2[18] ;
; pwm_drv:iPWM_drv|counter[18]           ; Merged with pwm_drv:iPWM_drv|counter2[18] ;
; pwm_drv:iPWM_drv|counter3[17]          ; Merged with pwm_drv:iPWM_drv|counter2[17] ;
; pwm_drv:iPWM_drv|counter[17]           ; Merged with pwm_drv:iPWM_drv|counter2[17] ;
; pwm_drv:iPWM_drv|counter3[16]          ; Merged with pwm_drv:iPWM_drv|counter2[16] ;
; pwm_drv:iPWM_drv|counter[16]           ; Merged with pwm_drv:iPWM_drv|counter2[16] ;
; pwm_drv:iPWM_drv|counter3[15]          ; Merged with pwm_drv:iPWM_drv|counter2[15] ;
; pwm_drv:iPWM_drv|counter[15]           ; Merged with pwm_drv:iPWM_drv|counter2[15] ;
; pwm_drv:iPWM_drv|counter3[14]          ; Merged with pwm_drv:iPWM_drv|counter2[14] ;
; pwm_drv:iPWM_drv|counter[14]           ; Merged with pwm_drv:iPWM_drv|counter2[14] ;
; pwm_drv:iPWM_drv|counter3[13]          ; Merged with pwm_drv:iPWM_drv|counter2[13] ;
; pwm_drv:iPWM_drv|counter[13]           ; Merged with pwm_drv:iPWM_drv|counter2[13] ;
; pwm_drv:iPWM_drv|counter3[12]          ; Merged with pwm_drv:iPWM_drv|counter2[12] ;
; pwm_drv:iPWM_drv|counter[12]           ; Merged with pwm_drv:iPWM_drv|counter2[12] ;
; pwm_drv:iPWM_drv|counter3[11]          ; Merged with pwm_drv:iPWM_drv|counter2[11] ;
; pwm_drv:iPWM_drv|counter[11]           ; Merged with pwm_drv:iPWM_drv|counter2[11] ;
; pwm_drv:iPWM_drv|counter3[10]          ; Merged with pwm_drv:iPWM_drv|counter2[10] ;
; pwm_drv:iPWM_drv|counter[10]           ; Merged with pwm_drv:iPWM_drv|counter2[10] ;
; pwm_drv:iPWM_drv|counter3[9]           ; Merged with pwm_drv:iPWM_drv|counter2[9]  ;
; pwm_drv:iPWM_drv|counter[9]            ; Merged with pwm_drv:iPWM_drv|counter2[9]  ;
; pwm_drv:iPWM_drv|counter3[8]           ; Merged with pwm_drv:iPWM_drv|counter2[8]  ;
; pwm_drv:iPWM_drv|counter[8]            ; Merged with pwm_drv:iPWM_drv|counter2[8]  ;
; pwm_drv:iPWM_drv|counter3[7]           ; Merged with pwm_drv:iPWM_drv|counter2[7]  ;
; pwm_drv:iPWM_drv|counter[7]            ; Merged with pwm_drv:iPWM_drv|counter2[7]  ;
; pwm_drv:iPWM_drv|counter3[6]           ; Merged with pwm_drv:iPWM_drv|counter2[6]  ;
; pwm_drv:iPWM_drv|counter[6]            ; Merged with pwm_drv:iPWM_drv|counter2[6]  ;
; pwm_drv:iPWM_drv|counter3[5]           ; Merged with pwm_drv:iPWM_drv|counter2[5]  ;
; pwm_drv:iPWM_drv|counter[5]            ; Merged with pwm_drv:iPWM_drv|counter2[5]  ;
; pwm_drv:iPWM_drv|counter3[4]           ; Merged with pwm_drv:iPWM_drv|counter2[4]  ;
; pwm_drv:iPWM_drv|counter[4]            ; Merged with pwm_drv:iPWM_drv|counter2[4]  ;
; pwm_drv:iPWM_drv|counter3[3]           ; Merged with pwm_drv:iPWM_drv|counter2[3]  ;
; pwm_drv:iPWM_drv|counter[3]            ; Merged with pwm_drv:iPWM_drv|counter2[3]  ;
; pwm_drv:iPWM_drv|counter3[2]           ; Merged with pwm_drv:iPWM_drv|counter2[2]  ;
; pwm_drv:iPWM_drv|counter[2]            ; Merged with pwm_drv:iPWM_drv|counter2[2]  ;
; pwm_drv:iPWM_drv|counter3[1]           ; Merged with pwm_drv:iPWM_drv|counter2[1]  ;
; pwm_drv:iPWM_drv|counter[1]            ; Merged with pwm_drv:iPWM_drv|counter2[1]  ;
; pwm_drv:iPWM_drv|counter3[0]           ; Merged with pwm_drv:iPWM_drv|counter2[0]  ;
; pwm_drv:iPWM_drv|counter[0]            ; Merged with pwm_drv:iPWM_drv|counter2[0]  ;
; Total Number of Removed Registers = 64 ;                                           ;
+----------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 222   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 222   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 140   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; pwm_drv:iPWM_drv|pwm_time[6]            ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[5]            ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[14]           ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[13]           ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[11]           ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[9]            ; 2       ;
; pwm_drv:iPWM_drv|pwm_time[15]           ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[6]       ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[5]       ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[14]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[13]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[11]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[9]       ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_roll[15]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[6]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[5]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[14]     ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[13]     ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[11]     ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[9]      ; 2       ;
; pwm_drv:iPWM_drv|pwm_time_pitch[15]     ; 2       ;
; omap_bus:iomap_BUS|sys_rst_l            ; 3       ;
; omap_bus:iomap_BUS|omap_cs_shift[1]     ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[0]        ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[4]        ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[5]        ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[7]        ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[8]        ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[10]       ; 1       ;
; host_ctrl:iHOST_CTRL|ctrl_reg[11]       ; 1       ;
; omap_bus:iomap_BUS|omap_cs_shift[0]     ; 1       ;
; Total number of inverted registers = 31 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pwm_ARM|omap_bus:iomap_BUS|rd_data[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pwm_ARM|omap_bus:iomap_BUS|rd_data[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                       ;
+-------------------------------+-------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 24                ; Signed Integer                                             ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                                             ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Signed Integer                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Signed Integer                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; -1500             ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Signed Integer                                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                    ;
; M                             ; 0                 ; Untyped                                                    ;
; N                             ; 1                 ; Untyped                                                    ;
; M2                            ; 1                 ; Untyped                                                    ;
; N2                            ; 1                 ; Untyped                                                    ;
; SS                            ; 1                 ; Untyped                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                    ;
; M_PH                          ; 0                 ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_USED         ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                    ;
; CBXI_PARAMETER                ; altpll_8l82       ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                             ;
+-------------------------------+-------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omap_bus:iomap_BUS|lpm_bustri:iJBUS_TRI ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                      ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; Value                                                             ;
+-------------------------------+-------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                 ;
; Entity Instance               ; host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                            ;
;     -- PLL_TYPE               ; AUTO                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                 ;
+-------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL"                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; e0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Wed May 28 16:51:12 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_ARM -c pwm_ARM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 0 design units, including 0 entities, in source file reg_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: ram_pll
Info (12021): Found 1 design units, including 1 entities, in source file aux_pll.v
    Info (12023): Found entity 1: aux_pll
Warning (10275): Verilog HDL Module Instantiation warning at pwm_ARM.v(99): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at pwm_ARM.v(171): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file pwm_ARM.v
    Info (12023): Found entity 1: pwm_ARM
Info (12021): Found 1 design units, including 1 entities, in source file host_bus.v
    Info (12023): Found entity 1: host_bus
Info (12021): Found 1 design units, including 1 entities, in source file host_ctrl.v
    Info (12023): Found entity 1: host_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file host_syscon.v
    Info (12023): Found entity 1: host_syscon
Info (12021): Found 1 design units, including 1 entities, in source file pwm_drv.v
    Info (12023): Found entity 1: pwm_drv
Info (12021): Found 1 design units, including 1 entities, in source file omap_bus.v
    Info (12023): Found entity 1: omap_bus
Info (12021): Found 0 design units, including 0 entities, in source file host_ctrl_defs.v
Warning (10236): Verilog HDL Implicit Net warning at host_ctrl.v(58): created implicit net for "test1"
Info (12127): Elaborating entity "pwm_ARM" for the top level hierarchy
Info (12128): Elaborating entity "host_syscon" for hierarchy "host_syscon:iHOST_SYSCON"
Info (12128): Elaborating entity "ram_pll" for hierarchy "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "extclk0_divide_by" = "1"
    Info (12134): Parameter "extclk0_duty_cycle" = "50"
    Info (12134): Parameter "extclk0_multiply_by" = "1"
    Info (12134): Parameter "extclk0_phase_shift" = "-1500"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_USED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8l82.tdf
    Info (12023): Found entity 1: altpll_8l82
Info (12128): Elaborating entity "altpll_8l82" for hierarchy "host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component|altpll_8l82:auto_generated"
Info (12128): Elaborating entity "omap_bus" for hierarchy "omap_bus:iomap_BUS"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "omap_bus:iomap_BUS|lpm_bustri:iJBUS_TRI"
Info (12130): Elaborated megafunction instantiation "omap_bus:iomap_BUS|lpm_bustri:iJBUS_TRI"
Info (12133): Instantiated megafunction "omap_bus:iomap_BUS|lpm_bustri:iJBUS_TRI" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
Info (12128): Elaborating entity "host_bus" for hierarchy "host_bus:iHOST_BUS"
Info (12128): Elaborating entity "host_ctrl" for hierarchy "host_ctrl:iHOST_CTRL"
Warning (10036): Verilog HDL or VHDL warning at host_ctrl.v(58): object "test1" assigned a value but never read
Info (12128): Elaborating entity "pwm_drv" for hierarchy "pwm_drv:iPWM_drv"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component|altpll_8l82:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component|altpll_8l82:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON|ram_pll:iRAM_PLL|altpll:altpll_component|altpll_8l82:auto_generated|generic_pll1. The output clock port on the PLL must be connected.
    Info: Must be connected
Info (21057): Implemented 389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 359 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 819 megabytes
    Info: Processing ended: Wed May 28 16:51:14 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


