{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:56:56 2011 " "Info: Processing started: Mon Nov 28 08:56:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IrDX_Receive -c IrDX_Receive " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IrDX_Receive -c IrDX_Receive" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register irda_check:inst1\|irda_reg1 register irda_check:inst1\|cs.IDLE 98.16 MHz 10.187 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.16 MHz between source register \"irda_check:inst1\|irda_reg1\" and destination register \"irda_check:inst1\|cs.IDLE\" (period= 10.187 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.478 ns + Longest register register " "Info: + Longest register to register delay is 9.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_check:inst1\|irda_reg1 1 REG LC_X6_Y4_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N2; Fanout = 13; REG Node = 'irda_check:inst1\|irda_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.914 ns) 2.182 ns irda_check:inst1\|always4~53 2 COMB LC_X6_Y4_N4 1 " "Info: 2: + IC(1.268 ns) + CELL(0.914 ns) = 2.182 ns; Loc. = LC_X6_Y4_N4; Fanout = 1; COMB Node = 'irda_check:inst1\|always4~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { irda_check:inst1|irda_reg1 irda_check:inst1|always4~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.200 ns) 3.514 ns irda_check:inst1\|always4~54 3 COMB LC_X5_Y4_N9 2 " "Info: 3: + IC(1.132 ns) + CELL(0.200 ns) = 3.514 ns; Loc. = LC_X5_Y4_N9; Fanout = 2; COMB Node = 'irda_check:inst1\|always4~54'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { irda_check:inst1|always4~53 irda_check:inst1|always4~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.200 ns) 5.522 ns irda_check:inst1\|always4~1 4 COMB LC_X4_Y3_N5 2 " "Info: 4: + IC(1.808 ns) + CELL(0.200 ns) = 5.522 ns; Loc. = LC_X4_Y3_N5; Fanout = 2; COMB Node = 'irda_check:inst1\|always4~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { irda_check:inst1|always4~54 irda_check:inst1|always4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.200 ns) 7.702 ns irda_check:inst1\|cs~285 5 COMB LC_X7_Y2_N8 1 " "Info: 5: + IC(1.980 ns) + CELL(0.200 ns) = 7.702 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'irda_check:inst1\|cs~285'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { irda_check:inst1|always4~1 irda_check:inst1|cs~285 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.591 ns) 9.478 ns irda_check:inst1\|cs.IDLE 6 REG LC_X6_Y2_N9 22 " "Info: 6: + IC(1.185 ns) + CELL(0.591 ns) = 9.478 ns; Loc. = LC_X6_Y2_N9; Fanout = 22; REG Node = 'irda_check:inst1\|cs.IDLE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { irda_check:inst1|cs~285 irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 22.21 % ) " "Info: Total cell delay = 2.105 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.373 ns ( 77.79 % ) " "Info: Total interconnect delay = 7.373 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { irda_check:inst1|irda_reg1 irda_check:inst1|always4~53 irda_check:inst1|always4~54 irda_check:inst1|always4~1 irda_check:inst1|cs~285 irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { irda_check:inst1|irda_reg1 {} irda_check:inst1|always4~53 {} irda_check:inst1|always4~54 {} irda_check:inst1|always4~1 {} irda_check:inst1|cs~285 {} irda_check:inst1|cs.IDLE {} } { 0.000ns 1.268ns 1.132ns 1.808ns 1.980ns 1.185ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 92 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 92; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns irda_check:inst1\|cs.IDLE 2 REG LC_X6_Y2_N9 22 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X6_Y2_N9; Fanout = 22; REG Node = 'irda_check:inst1\|cs.IDLE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|cs.IDLE {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.494 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 92 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 92; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns irda_check:inst1\|irda_reg1 2 REG LC_X6_Y4_N2 13 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X6_Y4_N2; Fanout = 13; REG Node = 'irda_check:inst1\|irda_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|cs.IDLE {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { irda_check:inst1|irda_reg1 irda_check:inst1|always4~53 irda_check:inst1|always4~54 irda_check:inst1|always4~1 irda_check:inst1|cs~285 irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { irda_check:inst1|irda_reg1 {} irda_check:inst1|always4~53 {} irda_check:inst1|always4~54 {} irda_check:inst1|always4~1 {} irda_check:inst1|cs~285 {} irda_check:inst1|cs.IDLE {} } { 0.000ns 1.268ns 1.132ns 1.808ns 1.980ns 1.185ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|cs.IDLE {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "irda_check:inst1\|get_data\[4\] rst_n clk 1.424 ns register " "Info: tsu for register \"irda_check:inst1\|get_data\[4\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 1.424 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.585 ns + Longest pin register " "Info: + Longest pin to register delay is 7.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 72 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 72; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 32 80 248 48 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.927 ns) + CELL(0.200 ns) 4.259 ns irda_check:inst1\|get_data\[1\]~1183 2 COMB LC_X4_Y4_N5 15 " "Info: 2: + IC(2.927 ns) + CELL(0.200 ns) = 4.259 ns; Loc. = LC_X4_Y4_N5; Fanout = 15; COMB Node = 'irda_check:inst1\|get_data\[1\]~1183'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { rst_n irda_check:inst1|get_data[1]~1183 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(1.243 ns) 7.585 ns irda_check:inst1\|get_data\[4\] 3 REG LC_X5_Y2_N8 2 " "Info: 3: + IC(2.083 ns) + CELL(1.243 ns) = 7.585 ns; Loc. = LC_X5_Y2_N8; Fanout = 2; REG Node = 'irda_check:inst1\|get_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { irda_check:inst1|get_data[1]~1183 irda_check:inst1|get_data[4] } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 33.95 % ) " "Info: Total cell delay = 2.575 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.010 ns ( 66.05 % ) " "Info: Total interconnect delay = 5.010 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.585 ns" { rst_n irda_check:inst1|get_data[1]~1183 irda_check:inst1|get_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.585 ns" { rst_n {} rst_n~combout {} irda_check:inst1|get_data[1]~1183 {} irda_check:inst1|get_data[4] {} } { 0.000ns 0.000ns 2.927ns 2.083ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 92 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 92; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns irda_check:inst1\|get_data\[4\] 2 REG LC_X5_Y2_N8 2 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X5_Y2_N8; Fanout = 2; REG Node = 'irda_check:inst1\|get_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk irda_check:inst1|get_data[4] } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|get_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|get_data[4] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.585 ns" { rst_n irda_check:inst1|get_data[1]~1183 irda_check:inst1|get_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.585 ns" { rst_n {} rst_n~combout {} irda_check:inst1|get_data[1]~1183 {} irda_check:inst1|get_data[4] {} } { 0.000ns 0.000ns 2.927ns 2.083ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|get_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|get_data[4] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI irda_check:inst1\|irda_data\[10\] 22.736 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"irda_check:inst1\|irda_data\[10\]\" is 22.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.494 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 92 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 92; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns irda_check:inst1\|irda_data\[10\] 2 REG LC_X4_Y2_N5 1 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X4_Y2_N5; Fanout = 1; REG Node = 'irda_check:inst1\|irda_data\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk irda_check:inst1|irda_data[10] } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_data[10] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.866 ns + Longest register pin " "Info: + Longest register to pin delay is 15.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_check:inst1\|irda_data\[10\] 1 REG LC_X4_Y2_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N5; Fanout = 1; REG Node = 'irda_check:inst1\|irda_data\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_check:inst1|irda_data[10] } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.740 ns) 2.663 ns hc164_driver:inst\|Mux1~38 2 COMB LC_X4_Y2_N1 1 " "Info: 2: + IC(1.923 ns) + CELL(0.740 ns) = 2.663 ns; Loc. = LC_X4_Y2_N1; Fanout = 1; COMB Node = 'hc164_driver:inst\|Mux1~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { irda_check:inst1|irda_data[10] hc164_driver:inst|Mux1~38 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.200 ns) 3.607 ns hc164_driver:inst\|Mux1~39 3 COMB LC_X4_Y2_N6 7 " "Info: 3: + IC(0.744 ns) + CELL(0.200 ns) = 3.607 ns; Loc. = LC_X4_Y2_N6; Fanout = 7; COMB Node = 'hc164_driver:inst\|Mux1~39'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { hc164_driver:inst|Mux1~38 hc164_driver:inst|Mux1~39 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.740 ns) 6.128 ns hc164_driver:inst\|WideOr3~24 4 COMB LC_X3_Y1_N8 1 " "Info: 4: + IC(1.781 ns) + CELL(0.740 ns) = 6.128 ns; Loc. = LC_X3_Y1_N8; Fanout = 1; COMB Node = 'hc164_driver:inst\|WideOr3~24'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { hc164_driver:inst|Mux1~39 hc164_driver:inst|WideOr3~24 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 7.057 ns hc164_driver:inst\|WideOr3~25 5 COMB LC_X3_Y1_N5 1 " "Info: 5: + IC(0.729 ns) + CELL(0.200 ns) = 7.057 ns; Loc. = LC_X3_Y1_N5; Fanout = 1; COMB Node = 'hc164_driver:inst\|WideOr3~25'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { hc164_driver:inst|WideOr3~24 hc164_driver:inst|WideOr3~25 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.200 ns) 9.096 ns hc164_driver:inst\|Mux5~132 6 COMB LC_X3_Y1_N1 2 " "Info: 6: + IC(1.839 ns) + CELL(0.200 ns) = 9.096 ns; Loc. = LC_X3_Y1_N1; Fanout = 2; COMB Node = 'hc164_driver:inst\|Mux5~132'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { hc164_driver:inst|WideOr3~25 hc164_driver:inst|Mux5~132 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.740 ns) 10.571 ns hc164_driver:inst\|Mux5~135 7 COMB LC_X3_Y1_N7 1 " "Info: 7: + IC(0.735 ns) + CELL(0.740 ns) = 10.571 ns; Loc. = LC_X3_Y1_N7; Fanout = 1; COMB Node = 'hc164_driver:inst\|Mux5~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { hc164_driver:inst|Mux5~132 hc164_driver:inst|Mux5~135 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 11.849 ns hc164_driver:inst\|Mux5~133 8 COMB LC_X3_Y1_N9 1 " "Info: 8: + IC(0.767 ns) + CELL(0.511 ns) = 11.849 ns; Loc. = LC_X3_Y1_N9; Fanout = 1; COMB Node = 'hc164_driver:inst\|Mux5~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { hc164_driver:inst|Mux5~135 hc164_driver:inst|Mux5~133 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/hc164_driver.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(2.322 ns) 15.866 ns HC_SI 9 PIN PIN_26 0 " "Info: 9: + IC(1.695 ns) + CELL(2.322 ns) = 15.866 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { hc164_driver:inst|Mux5~133 HC_SI } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 224 512 688 240 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.653 ns ( 35.63 % ) " "Info: Total cell delay = 5.653 ns ( 35.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.213 ns ( 64.37 % ) " "Info: Total interconnect delay = 10.213 ns ( 64.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { irda_check:inst1|irda_data[10] hc164_driver:inst|Mux1~38 hc164_driver:inst|Mux1~39 hc164_driver:inst|WideOr3~24 hc164_driver:inst|WideOr3~25 hc164_driver:inst|Mux5~132 hc164_driver:inst|Mux5~135 hc164_driver:inst|Mux5~133 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { irda_check:inst1|irda_data[10] {} hc164_driver:inst|Mux1~38 {} hc164_driver:inst|Mux1~39 {} hc164_driver:inst|WideOr3~24 {} hc164_driver:inst|WideOr3~25 {} hc164_driver:inst|Mux5~132 {} hc164_driver:inst|Mux5~135 {} hc164_driver:inst|Mux5~133 {} HC_SI {} } { 0.000ns 1.923ns 0.744ns 1.781ns 0.729ns 1.839ns 0.735ns 0.767ns 1.695ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_data[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_data[10] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { irda_check:inst1|irda_data[10] hc164_driver:inst|Mux1~38 hc164_driver:inst|Mux1~39 hc164_driver:inst|WideOr3~24 hc164_driver:inst|WideOr3~25 hc164_driver:inst|Mux5~132 hc164_driver:inst|Mux5~135 hc164_driver:inst|Mux5~133 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { irda_check:inst1|irda_data[10] {} hc164_driver:inst|Mux1~38 {} hc164_driver:inst|Mux1~39 {} hc164_driver:inst|WideOr3~24 {} hc164_driver:inst|WideOr3~25 {} hc164_driver:inst|Mux5~132 {} hc164_driver:inst|Mux5~135 {} hc164_driver:inst|Mux5~133 {} HC_SI {} } { 0.000ns 1.923ns 0.744ns 1.781ns 0.729ns 1.839ns 0.735ns 0.767ns 1.695ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "irda_check:inst1\|irda_reg1 rst_n clk 2.657 ns register " "Info: th for register \"irda_check:inst1\|irda_reg1\" (data pin = \"rst_n\", clock pin = \"clk\") is 2.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 92 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 92; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 16 80 248 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns irda_check:inst1\|irda_reg1 2 REG LC_X6_Y4_N2 13 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X6_Y4_N2; Fanout = 13; REG Node = 'irda_check:inst1\|irda_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.058 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 72 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 72; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "IrDX_Receive.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/IrDX_Receive.bdf" { { 32 80 248 48 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.804 ns) 4.058 ns irda_check:inst1\|irda_reg1 2 REG LC_X6_Y4_N2 13 " "Info: 2: + IC(2.122 ns) + CELL(0.804 ns) = 4.058 ns; Loc. = LC_X6_Y4_N2; Fanout = 13; REG Node = 'irda_check:inst1\|irda_reg1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { rst_n irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "irda_check.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX18/IrDX_Receive/irda_check.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 47.71 % ) " "Info: Total cell delay = 1.936 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 52.29 % ) " "Info: Total interconnect delay = 2.122 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { rst_n irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { rst_n {} rst_n~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 2.122ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { rst_n irda_check:inst1|irda_reg1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.058 ns" { rst_n {} rst_n~combout {} irda_check:inst1|irda_reg1 {} } { 0.000ns 0.000ns 2.122ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:56:58 2011 " "Info: Processing ended: Mon Nov 28 08:56:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
