
*** Running vivado
    with args -log olymp_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source olymp_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source olymp_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 437.297 ; gain = 24.813
Command: synth_design -top olymp_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 950.305 ; gain = 239.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'olymp_wrapper' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/hdl/olymp_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'olymp' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/synth/olymp.v:13]
INFO: [Synth 8-6157] synthesizing module 'olymp_ckVideoGen_0_0' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_ckVideoGen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_ckVideoGen_0_0' (1#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_ckVideoGen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_ctrlImgOlymp_0_0' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_ctrlImgOlymp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_ctrlImgOlymp_0_0' (2#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_ctrlImgOlymp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_imgCombOlymp_0_0' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_imgCombOlymp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_imgCombOlymp_0_0' (3#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_imgCombOlymp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_vgaCtrl_0_0' [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_vgaCtrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_vgaCtrl_0_0' (4#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/.Xil/Vivado-8744-Alin-PC/realtime/olymp_vgaCtrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp' (5#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/synth/olymp.v:13]
INFO: [Synth 8-6155] done synthesizing module 'olymp_wrapper' (6#1) [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/hdl/olymp_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.930 ; gain = 302.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.863 ; gain = 306.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.863 ; gain = 306.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_ckVideoGen_0_0/olymp_ckVideoGen_0_0/olymp_ckVideoGen_0_0_in_context.xdc] for cell 'olymp_i/ckVideoGen_0'
Finished Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_ckVideoGen_0_0/olymp_ckVideoGen_0_0/olymp_ckVideoGen_0_0_in_context.xdc] for cell 'olymp_i/ckVideoGen_0'
Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_ctrlImgOlymp_0_0/olymp_ctrlImgOlymp_0_0/olymp_ctrlImgOlymp_0_0_in_context.xdc] for cell 'olymp_i/ctrlImgOlymp_0'
Finished Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_ctrlImgOlymp_0_0/olymp_ctrlImgOlymp_0_0/olymp_ctrlImgOlymp_0_0_in_context.xdc] for cell 'olymp_i/ctrlImgOlymp_0'
Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_imgCombOlymp_0_0/olymp_imgCombOlymp_0_0/olymp_imgCombOlymp_0_0_in_context.xdc] for cell 'olymp_i/imgCombOlymp_0'
Finished Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_imgCombOlymp_0_0/olymp_imgCombOlymp_0_0/olymp_imgCombOlymp_0_0_in_context.xdc] for cell 'olymp_i/imgCombOlymp_0'
Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/olymp_vgaCtrl_0_0/olymp_vgaCtrl_0_0_in_context.xdc] for cell 'olymp_i/vgaCtrl_0'
Finished Parsing XDC File [c:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/olymp_vgaCtrl_0_0/olymp_vgaCtrl_0_0_in_context.xdc] for cell 'olymp_i/vgaCtrl_0'
Parsing XDC File [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/constrs_1/imports/SourcesForOlympCirclesBd/Basys3Master.xdc]
Finished Parsing XDC File [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/constrs_1/imports/SourcesForOlympCirclesBd/Basys3Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/constrs_1/imports/SourcesForOlympCirclesBd/Basys3Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/olymp_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/olymp_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1060.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.172 ; gain = 348.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.172 ; gain = 348.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for olymp_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for olymp_i/ckVideoGen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for olymp_i/ctrlImgOlymp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for olymp_i/imgCombOlymp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for olymp_i/vgaCtrl_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.172 ; gain = 348.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.172 ; gain = 348.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1060.172 ; gain = 348.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1090.250 ; gain = 378.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1090.250 ; gain = 378.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1099.809 ; gain = 388.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |olymp_ckVideoGen_0_0   |         1|
|2     |olymp_ctrlImgOlymp_0_0 |         1|
|3     |olymp_imgCombOlymp_0_0 |         1|
|4     |olymp_vgaCtrl_0_0      |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |olymp_ckVideoGen_0_0   |     1|
|2     |olymp_ctrlImgOlymp_0_0 |     1|
|3     |olymp_imgCombOlymp_0_0 |     1|
|4     |olymp_vgaCtrl_0_0      |     1|
|5     |IBUF                   |     1|
|6     |OBUF                   |    14|
+------+-----------------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   100|
|2     |  olymp_i |olymp  |    85|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1114.641 ; gain = 361.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.641 ; gain = 403.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1130.621 ; gain = 693.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1130.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.runs/synth_1/olymp_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file olymp_wrapper_utilization_synth.rpt -pb olymp_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 14:36:42 2020...
