// Seed: 3621702856
module module_0 ();
  supply0 id_1;
  uwire   id_2;
  module_2();
  uwire   id_4 = 1;
  assign {1, id_2, 1'b0, id_4} = 1;
  wire id_5;
  assign id_4 = id_4 == id_2 || id_3;
  initial begin
    id_1 = id_3;
  end
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output tri1  id_2,
    output logic id_3
);
  always @(*) begin
    id_3 = #id_5 1;
  end
  module_0();
endmodule
module module_2;
  assign id_1[1] = id_1;
endmodule
