# T153
T153  
---  
[250px][52824]  
Manufacturer|  Allwinner Technology  
Process|  22 nm  
CPU|  Quad-core ARM Cortex-A7 + Single-core RISC-V E907  
Extensions|  Security Engine, ISP, Display Engine  
Memory|  DDR3/DDR3L/DDR4 (16-bit bus), 160 KB SRAM  
GPU|  —  
Connectivity  
Video|  1×RGB, 1×Dual-link LVDS, 1×MIPI DSI (4-lane)  
Network|  3×RMII/RGMII (10/100/1000 M)  
Storage|  SD 2.0/3.0, eMMC 5.0/5.1, SPI Flash  
USB|  1×USB 2.0 DRD (OTG), 1×USB 2.0 Host  
Other|  2×CAN-FD, Local Bus (8/16/32 bit), 24-ch GPADC, TPADC  
Release Date|  2025  
# Overview
The Allwinner T153 is a high-performance quad-core industrial automation processor, integrating a quad-core Arm® Cortex-A7 CPU with a RISC-V E907 controller. Designed for PLC, HMI, and industrial control systems, it delivers robust computing and communication capabilities through triple Gigabit Ethernet ports, dual CAN-FD interfaces, and flexible local bus support. 
The T153 features an integrated ISP and display engine for real-time visual processing and supports multiple display interfaces including RGB, LVDS and MIPI DSI. Combined with comprehensive I/O and security features, it offers a balanced solution for modern automation and edge computing applications. 
# T153 SoC Features
**CPU:**
  *     * 4× Arm® Cortex-A7, 32 KB I/D L1 cache per core, 512 KB shared L2 cache
    * 1× RISC-V E907 microcontroller (16 KB I-cache + 16 KB D-cache)
    * Supports TrustZone and secure execution

**Memory & Storage:**
  *     * DDR3/DDR3L/DDR4 (16-bit bus)
    * 160 KB on-chip SRAM
    * SD 2.0/3.0, eMMC 5.0/5.1, SPI Flash

**Display & Graphics:**
  *     * 1× RGB (up to 1920×1080@60 fps)
    * 1× Dual-link LVDS (up to 1080p@60 fps)
    * 1× 4-lane MIPI DSI (up to 1080p@60 fps @ 1.0 Gbit/s per lane)
    * Display Engine (DE) + G2D 2D graphics accelerator with scaling, rotation, and alpha blending
    * SmartColor 2.0 engine, programmable 3D LUT and gamma correction

**Video Input:**
  *     * 2× sensor inputs (ISP up to 2 M@30 fps offline)
    * Parallel CSI (8/10/12/16-bit, BT.656/601/1120/DC)
    * MIPI CSI-2 (4-lane/2+2/1+1+1 configurable, 1.0 Gbit/s per lane)

**Audio:**
  *     * 1× DAC, 1× LINEOUTP/N
    * 3× I²S/PCM, 1× 8-channel DMIC (8 kHz – 48 kHz)
    * 1× OWA input + 1× OWA output

**Networking & Automation Interfaces:**
  *     * 3× RMII/RGMII Gigabit Ethernet MAC
    * 2× CAN-FD
    * 1× Local Bus (8/16/32-bit)

**Peripheral I/O:**
  *     * 1× USB 2.0 DRD (OTG), 1× USB 2.0 Host
    * 2× SDIO 3.0
    * 4× SPI, 10× UART, 6× TWI
    * 30-channel PWM (multiplexed PWMCS IN/OUT)
    * 24-channel GPADC + 4-channel TPADC
    * 4× IR_RX, 1× IR_TX, 1× LEDC

**Security Subsystem:**
  *     * AES/DES/3DES/SM4 symmetric algorithms
    * MD5/SHA/HMAC/SM3 hash algorithms
    * RSA/ECC/SM2 public-key support
    * TRNG/PRNG hardware random generators
    * Secure boot and secure memory isolation via SMC/SPC/TZMA

**Package:**
  *     * WBBGA 327-ball (13 mm × 13 mm)
    * eQFP 128-pin (14 mm × 14 mm)
