
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module TaggedExprPath</title>
<meta name="description" content="Documentation of Coq module TaggedExprPath" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module TaggedExprPath</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html">TaggedExpr</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Export</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html">Path</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr">TaggedExpr</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Module</span><span class="id"> </span><span id="TaggedExprPath" class="id"><a name="TaggedExprPath" class="">TaggedExprPath</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Inductive</span><span class="id"> </span><span id="TaggedExprPath.IsTypedPath_sind" class="id"><span id="TaggedExprPath.IsTypedPath_ind" class="id"><span id="TaggedExprPath.IsTypedPath" class="id"><a name="TaggedExprPath.IsTypedPath_sind" class="">IsTypedPath</a></span></span></span><span class="id"> {</span><span id="T:1" class="id"><a name="T:1" class="">T</a></span><span class="id">:</span><span class="id"> Type}</span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> T</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_Empty" class="id"><a name="TaggedExprPath.TP_Empty" class="">TP_Empty</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:4" class="id"><a name="e:4" class="">e</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:4">e</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_LhsBinOp" class="id"><a name="TaggedExprPath.TP_LhsBinOp" class="">TP_LhsBinOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:5" class="id"><a name="tag:5" class="">tag</a></span><span class="id"> </span><span id="lhs:6" class="id"><a name="lhs:6" class="">lhs</a></span><span class="id"> </span><span id="rhs:7" class="id"><a name="rhs:7" class="">rhs</a></span><span class="id"> </span><span id="p:8" class="id"><a name="p:8" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:6">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:8">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:6">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:7">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:5">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:8">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_RhsBinOp" class="id"><a name="TaggedExprPath.TP_RhsBinOp" class="">TP_RhsBinOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:9" class="id"><a name="tag:9" class="">tag</a></span><span class="id"> </span><span id="lhs:10" class="id"><a name="lhs:10" class="">lhs</a></span><span class="id"> </span><span id="rhs:11" class="id"><a name="rhs:11" class="">rhs</a></span><span class="id"> </span><span id="p:12" class="id"><a name="p:12" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:11">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:12">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:10">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:11">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:9">tag</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:12">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_UnOpArg" class="id"><a name="TaggedExprPath.TP_UnOpArg" class="">TP_UnOpArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:13" class="id"><a name="tag:13" class="">tag</a></span><span class="id"> </span><span id="arg:14" class="id"><a name="arg:14" class="">arg</a></span><span class="id"> </span><span id="p:15" class="id"><a name="p:15" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:14">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:15">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TUnOp">TUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:14">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:13">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:15">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_LhsCompOp" class="id"><a name="TaggedExprPath.TP_LhsCompOp" class="">TP_LhsCompOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:16" class="id"><a name="tag:16" class="">tag</a></span><span class="id"> </span><span id="lhs:17" class="id"><a name="lhs:17" class="">lhs</a></span><span class="id"> </span><span id="rhs:18" class="id"><a name="rhs:18" class="">rhs</a></span><span class="id"> </span><span id="p:19" class="id"><a name="p:19" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:17">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:19">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:17">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:18">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:16">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:19">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_RhsCompOp" class="id"><a name="TaggedExprPath.TP_RhsCompOp" class="">TP_RhsCompOp</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:20" class="id"><a name="tag:20" class="">tag</a></span><span class="id"> </span><span id="lhs:21" class="id"><a name="lhs:21" class="">lhs</a></span><span class="id"> </span><span id="rhs:22" class="id"><a name="rhs:22" class="">rhs</a></span><span class="id"> </span><span id="p:23" class="id"><a name="p:23" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:22">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:23">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:21">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:22">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:20">tag</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:23">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_LhsLogic" class="id"><a name="TaggedExprPath.TP_LhsLogic" class="">TP_LhsLogic</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:24" class="id"><a name="tag:24" class="">tag</a></span><span class="id"> </span><span id="lhs:25" class="id"><a name="lhs:25" class="">lhs</a></span><span class="id"> </span><span id="rhs:26" class="id"><a name="rhs:26" class="">rhs</a></span><span class="id"> </span><span id="p:27" class="id"><a name="p:27" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:25">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:27">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:25">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:26">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:24">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:27">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_RhsLogic" class="id"><a name="TaggedExprPath.TP_RhsLogic" class="">TP_RhsLogic</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:28" class="id"><a name="tag:28" class="">tag</a></span><span class="id"> </span><span id="lhs:29" class="id"><a name="lhs:29" class="">lhs</a></span><span class="id"> </span><span id="rhs:30" class="id"><a name="rhs:30" class="">rhs</a></span><span class="id"> </span><span id="p:31" class="id"><a name="p:31" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:30">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:31">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:29">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:30">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:28">tag</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:31">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_RedArg" class="id"><a name="TaggedExprPath.TP_RedArg" class="">TP_RedArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:32" class="id"><a name="tag:32" class="">tag</a></span><span class="id"> </span><span id="arg:33" class="id"><a name="arg:33" class="">arg</a></span><span class="id"> </span><span id="p:34" class="id"><a name="p:34" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:33">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:34">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TReduction">TReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:33">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:32">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:34">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_LhsShift" class="id"><a name="TaggedExprPath.TP_LhsShift" class="">TP_LhsShift</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:35" class="id"><a name="tag:35" class="">tag</a></span><span class="id"> </span><span id="lhs:36" class="id"><a name="lhs:36" class="">lhs</a></span><span class="id"> </span><span id="rhs:37" class="id"><a name="rhs:37" class="">rhs</a></span><span class="id"> </span><span id="p:38" class="id"><a name="p:38" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:36">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:38">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:36">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:37">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:35">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:38">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_RhsShift" class="id"><a name="TaggedExprPath.TP_RhsShift" class="">TP_RhsShift</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:39" class="id"><a name="tag:39" class="">tag</a></span><span class="id"> </span><span id="lhs:40" class="id"><a name="lhs:40" class="">lhs</a></span><span class="id"> </span><span id="rhs:41" class="id"><a name="rhs:41" class="">rhs</a></span><span class="id"> </span><span id="p:42" class="id"><a name="p:42" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:41">rhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:42">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#lhs:40">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#rhs:41">rhs</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:39">tag</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:42">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_AssignArg" class="id"><a name="TaggedExprPath.TP_AssignArg" class="">TP_AssignArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:43" class="id"><a name="tag:43" class="">tag</a></span><span class="id"> </span><span id="op:44" class="id"><a name="op:44" class="">op</a></span><span class="id"> </span><span id="arg:45" class="id"><a name="arg:45" class="">arg</a></span><span class="id"> </span><span id="p:46" class="id"><a name="p:46" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:45">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:46">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TAssign">TAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#op:44">op</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:45">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:43">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:46">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_CondCond" class="id"><a name="TaggedExprPath.TP_CondCond" class="">TP_CondCond</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:47" class="id"><a name="tag:47" class="">tag</a></span><span class="id"> </span><span id="cond:48" class="id"><a name="cond:48" class="">cond</a></span><span class="id"> </span><span id="tb:49" class="id"><a name="tb:49" class="">tb</a></span><span class="id"> </span><span id="fb:50" class="id"><a name="fb:50" class="">fb</a></span><span class="id"> </span><span id="p:51" class="id"><a name="p:51" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#cond:48">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:51">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#cond:48">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tb:49">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#fb:50">fb</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:47">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:51">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_CondTrue" class="id"><a name="TaggedExprPath.TP_CondTrue" class="">TP_CondTrue</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:52" class="id"><a name="tag:52" class="">tag</a></span><span class="id"> </span><span id="cond:53" class="id"><a name="cond:53" class="">cond</a></span><span class="id"> </span><span id="tb:54" class="id"><a name="tb:54" class="">tb</a></span><span class="id"> </span><span id="fb:55" class="id"><a name="fb:55" class="">fb</a></span><span class="id"> </span><span id="p:56" class="id"><a name="p:56" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tb:54">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:56">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#cond:53">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tb:54">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#fb:55">fb</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:52">tag</a></span>) (<span class="id">1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:56">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_CondFalse" class="id"><a name="TaggedExprPath.TP_CondFalse" class="">TP_CondFalse</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:57" class="id"><a name="tag:57" class="">tag</a></span><span class="id"> </span><span id="cond:58" class="id"><a name="cond:58" class="">cond</a></span><span class="id"> </span><span id="tb:59" class="id"><a name="tb:59" class="">tb</a></span><span class="id"> </span><span id="fb:60" class="id"><a name="fb:60" class="">fb</a></span><span class="id"> </span><span id="p:61" class="id"><a name="p:61" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#fb:60">fb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:61">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#cond:58">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tb:59">tb</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#fb:60">fb</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:57">tag</a></span>) (<span class="id">2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:61">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_ConcatArgs" class="id"><a name="TaggedExprPath.TP_ConcatArgs" class="">TP_ConcatArgs</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:62" class="id"><a name="tag:62" class="">tag</a></span><span class="id"> </span><span id="n:63" class="id"><a name="n:63" class="">n</a></span><span class="id"> </span><span id="args:64" class="id"><a name="args:64" class="">args</a></span><span class="id"> </span><span id="e:65" class="id"><a name="e:65" class="">e</a></span><span class="id"> </span><span id="p:66" class="id"><a name="p:66" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#args:64">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#n:63">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:65">e</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:65">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:66">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TConcat">TConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#args:64">args</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:62">tag</a></span>) (<span class="id"><a href="Verilog.TaggedExprPath.html#n:63">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:66">p</a></span>)<br/>
&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span id="TaggedExprPath.TP_ReplArg" class="id"><a name="TaggedExprPath.TP_ReplArg" class="">TP_ReplArg</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="tag:67" class="id"><a name="tag:67" class="">tag</a></span><span class="id"> </span><span id="i:68" class="id"><a name="i:68" class="">i</a></span><span class="id"> </span><span id="arg:69" class="id"><a name="arg:69" class="">arg</a></span><span class="id"> </span><span id="p:70" class="id"><a name="p:70" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:69">arg</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:70">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#IsTypedPath:2">IsTypedPath</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TRepl">TRepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#i:68">i</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#arg:69">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#tag:67">tag</a></span>) (<span class="id">0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:70">p</a></span>)<br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Fixpoint</span><span class="id"> </span><span id="TaggedExprPath.sub_typed_expr" class="id"><a name="TaggedExprPath.sub_typed_expr" class="" title="TaggedExprPath.sub_typed_expr not a defined object.
">sub_typed_expr</a></span><span class="id"> {</span><span id="T:71" class="id"><a name="T:71" class="">T</a></span><span class="id">:</span><span class="id"> Type}</span> (<span id="e:72" class="id"><a name="e:72" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:71">T</a></span>) (<span id="p:73" class="id"><a name="p:73" class="">p</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span>)<span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:72">e</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> e,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:72">e</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> lhs</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TBinOp">TBinOp</a></span><span class="id"> _</span><span class="id"> rhs</span>)<span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TUnOp">TUnOp</a></span><span class="id"> arg</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> lhs</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TComp">TComp</a></span><span class="id"> _</span><span class="id"> rhs</span>)<span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> lhs</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TLogic">TLogic</a></span><span class="id"> _</span><span class="id"> rhs</span>)<span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TReduction">TReduction</a></span><span class="id"> arg</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> lhs</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> lhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TShift">TShift</a></span><span class="id"> _</span><span class="id"> rhs</span>)<span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> rhs</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TAssign">TAssign</a></span><span class="id"> _</span><span class="id"> arg</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> cond</span><span class="id"> _</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> cond</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> _</span><span class="id"> tb</span><span class="id"> _</span>)<span class="id"> _,</span><span class="id"> 1</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> tb</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TCond">TCond</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> fb</span>)<span class="id"> _,</span><span class="id"> 2</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> fb</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TConcat">TConcat</a></span><span class="id"> args</span>)<span class="id"> _,</span><span class="id"> i</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> i</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> e</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:72">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span> (<span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TRepl">TRepl</a></span><span class="id"> _</span><span class="id"> arg</span>)<span class="id"> _,</span><span class="id"> 0</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span><span class="id">p</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#sub_typed_expr:74">sub_typed_expr</a></span><span class="id"> arg</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:73">p</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TExpr">TExpr</a></span><span class="id"> _</span><span class="id"> _,</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> ::</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#::list_scope:x_'::'_x"> </a></span>_<span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Notation</span> <span id="20afe50fbda92c85b16f70290cfe4606" class="id"><a name="20afe50fbda92c85b16f70290cfe4606" class="">&quot;e @@[ p ]&quot;</a></span><span class="id"> :=</span> (<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr">sub_typed_expr</a></span><span class="id"> e</span><span class="id"> p</span>) (<span class="gallina-kwd">at</span><span class="id"> level</span><span class="id"> 20</span>).<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.sub_typed_expr_nil" class="id"><a name="TaggedExprPath.sub_typed_expr_nil" class="" title="TaggedExprPath.sub_typed_expr_nil not a defined object.
">sub_typed_expr_nil</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:77" class="id"><a name="T:77" class="">T</a></span> (<span id="e:78" class="id"><a name="e:78" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:77">T</a></span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:78">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:78">e</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span><span class="id"> e</span><span class="gallina-kwd"> as</span><span class="id"> [[]];</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.IsTypedPath_is_sub_typed_expr" class="id"><a name="TaggedExprPath.IsTypedPath_is_sub_typed_expr" class="" title="TaggedExprPath.IsTypedPath_is_sub_typed_expr not a defined object.
">IsTypedPath_is_sub_typed_expr</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:79" class="id"><a name="T:79" class="">T</a></span> (<span id="e:80" class="id"><a name="e:80" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:79">T</a></span>)<span class="id"> </span><span id="p:81" class="id"><a name="p:81" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:80">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:81">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="e0:82" class="id"><a name="e0:82" class="">e0</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#e:80">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:81">p</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e0:82">e0</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">induction</span><span class="id"> H;</span><span class="id"> try</span> (<span class="id">destruct</span><span class="id"> IHIsTypedPath</span><span class="gallina-kwd"> as</span><span class="id"> [x</span><span class="id"> H1];</span><span class="gallina-kwd"> exists</span><span class="id"> x;</span><span class="id"> assumption</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="gallina-kwd"> exists</span><span class="id"> e</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_nil">sub_typed_expr_nil</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> IHIsTypedPath</span><span class="gallina-kwd"> as</span><span class="id"> [x</span><span class="id"> H1];</span><span class="gallina-kwd"> exists</span><span class="id"> x</span>. <span class="id">simpl</span>. <span class="id">rewrite</span><span class="id"> H</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.sub_typed_expr_valid" class="id"><a name="TaggedExprPath.sub_typed_expr_valid" class="" title="TaggedExprPath.sub_typed_expr_valid not a defined object.
">sub_typed_expr_valid</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:83" class="id"><a name="T:83" class="">T</a></span> (<span id="e:84" class="id"><a name="e:84" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:83">T</a></span>)<span class="id"> </span><span id="p:85" class="id"><a name="p:85" class="">p</a></span><span class="id"> </span><span id="f:86" class="id"><a name="f:86" class="">f</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#e:84">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:85">p</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#f:86">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:84">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:85">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> e</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr_ind">TaggedExpr_ind</a></span><span class="id">;</span><span class="id"> intros;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span> (<span class="id">destruct</span><span class="id"> p</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[|[]]]];</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id">constructor;</span><span class="id"> firstorder</span>)<span class="id"> ||</span><span class="id"> congruence</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> p</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> constructor</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> args</span><span class="id"> n</span>)<span class="id"> eqn:H1;</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> H0;</span><span class="id"> rewrite</span><span class="id"> H1</span><span class="gallina-kwd"> in</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.TP_ConcatArgs">TP_ConcatArgs</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H1</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H0</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.IsTypedPath_sub_typed_expr_iff" class="id"><a name="TaggedExprPath.IsTypedPath_sub_typed_expr_iff" class="" title="TaggedExprPath.IsTypedPath_sub_typed_expr_iff not a defined object.
">IsTypedPath_sub_typed_expr_iff</a></span><span class="id">:</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="T:87" class="id"><a name="T:87" class="">T</a></span> (<span id="e:88" class="id"><a name="e:88" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:87">T</a></span>)<span class="id"> </span><span id="p:89" class="id"><a name="p:89" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:88">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:89">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="e0:90" class="id"><a name="e0:90" class="">e0</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#e:88">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:89">p</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e0:90">e0</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_is_sub_typed_expr">IsTypedPath_is_sub_typed_expr</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> intros</span><span class="id"> [?</span><span class="id"> H]</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_valid">sub_typed_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>).<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.sub_typed_expr_chunk" class="id"><a name="TaggedExprPath.sub_typed_expr_chunk" class="" title="TaggedExprPath.sub_typed_expr_chunk not a defined object.
">sub_typed_expr_chunk</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:91" class="id"><a name="T:91" class="">T</a></span><span class="id"> </span><span id="p:92" class="id"><a name="p:92" class="">p</a></span><span class="id"> </span><span id="q:93" class="id"><a name="q:93" class="">q</a></span> (<span id="e:94" class="id"><a name="e:94" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:91">T</a></span>)<span class="id"> </span><span id="g:95" class="id"><a name="g:95" class="">g</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:96" class="id"><a name="f:96" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#e:94">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:92">p</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#f:96">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#f:96">f</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#q:93">q</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#g:95">g</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#e:94">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:92">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#q:93">q</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#g:95">g</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> p;</span><span class="id"> split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_nil">sub_typed_expr_nil</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>. <span class="id">inv</span><span class="id"> H1</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="gallina-kwd"> exists</span><span class="id"> e</span>. <span class="id">split</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_nil">sub_typed_expr_nil</a></span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">destruct</span><span class="id"> e</span><span class="gallina-kwd"> as</span><span class="id"> [[]];</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> congruence;</span><span class="id"> try</span> (<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> a</span>))<span class="id">;</span><span class="id"> destruct</span><span class="id"> a</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[]]];</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span><span class="id"> ||</span> (<span class="id">apply</span><span class="id"> IHp;</span><span class="id"> eexists;</span><span class="id"> intuition;</span><span class="id"> eassumption</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> e</span><span class="gallina-kwd"> as</span><span class="id"> [[]];</span><span class="id"> simpl</span><span class="gallina-kwd"> in</span><span class="id"> *;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">try</span><span class="id"> congruence;</span><span class="id"> try</span> (<span class="id">destruct</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> a</span>))<span class="id">;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> a</span><span class="gallina-kwd"> as</span><span class="id"> [|[|[]]];</span><span class="id"> congruence</span><span class="id"> ||</span><span class="id"> apply</span><span class="id"> IHp;</span><span class="id"> assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="TaggedExprPath.IsTypedPath_chunk" class="id"><a name="TaggedExprPath.IsTypedPath_chunk" class="" title="TaggedExprPath.IsTypedPath_chunk not a defined object.
">IsTypedPath_chunk</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:97" class="id"><a name="T:97" class="">T</a></span> (<span id="e:98" class="id"><a name="e:98" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:97">T</a></span>)<span class="id"> </span><span id="p:99" class="id"><a name="p:99" class="">p</a></span><span class="id"> </span><span id="c:100" class="id"><a name="c:100" class="">c</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:98">e</a></span> (<span class="id"><a href="Verilog.TaggedExprPath.html#p:99">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#c:100">c</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span> (<span class="gallina-kwd">exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="f:101" class="id"><a name="f:101" class="">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#e:98">e</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#p:99">p</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#f:101">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#f:101">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#c:100">c</a></span>).<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span> (<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_is_sub_typed_expr">IsTypedPath_is_sub_typed_expr</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span>)<span class="gallina-kwd"> as</span><span class="id"> [g</span><span class="id"> H1]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_chunk">sub_typed_expr_chunk</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> H1</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H2</span><span class="id"> H3]]</span>. <span class="gallina-kwd">exists</span><span class="id"> f</span>. <span class="id">split</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_sub_typed_expr_iff">IsTypedPath_sub_typed_expr_iff</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">exists</span><span class="id"> g</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [f</span><span class="id"> [H1</span><span class="id"> H2]]</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_sub_typed_expr_iff">IsTypedPath_sub_typed_expr_iff</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_sub_typed_expr_iff">IsTypedPath_sub_typed_expr_iff</a></span><span class="gallina-kwd"> in</span><span class="id"> H2</span>. <span class="id">destruct</span><span class="id"> H2</span><span class="gallina-kwd"> as</span><span class="id"> [g</span><span class="id"> H2]</span>. <span class="gallina-kwd">exists</span><span class="id"> g</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_chunk">sub_typed_expr_chunk</a></span>. <span class="gallina-kwd">exists</span><span class="id"> f</span>. <span class="id">intuition</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="TaggedExprPath.IsTypedPath_dec" class="id"><a name="TaggedExprPath.IsTypedPath_dec" class="" title="TaggedExprPath.IsTypedPath_dec not a defined object.
">IsTypedPath_dec</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:102" class="id"><a name="T:102" class="">T</a></span> (<span id="e:103" class="id"><a name="e:103" class="">e</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExpr.html#TaggedExpr.TaggedExpr">TaggedExpr</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#T:102">T</a></span>)<span class="id"> </span><span id="p:104" class="id"><a name="p:104" class="">p</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">{</a></span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:103">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:104">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> +</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> {</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#63a68285c81db8f9bc456233bb9ed181">~</a></span>(<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath">IsTypedPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#e:103">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#p:104">p</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">destruct</span> (<span class="id">e</span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606"> @@[</a></span><span class="id">p</span><span class="id"><a href="Verilog.TaggedExprPath.html#20afe50fbda92c85b16f70290cfe4606">]</a></span>)<span class="id"> eqn:Hep</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> left</span>. <span class="id">apply</span> (<span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.sub_typed_expr_valid">sub_typed_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> Hep</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> right</span>. <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#not">not</a></span>. <span class="id">intros</span>. <span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath.IsTypedPath_sub_typed_expr_iff">IsTypedPath_sub_typed_expr_iff</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">destruct</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.TaggedExprPath.html#TaggedExprPath">TaggedExprPath</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
