<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Go <a href="mod2952.html#l29">back</a>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>20                      // assign fcb_config_if.cmd_o = DUT.fcb_cmd_o ;
<span style="margin-left:8px;"></span>21         1/1          initial force DUT.fcb_clk_i = DUT.fcb_clk_o;
<span style="margin-left:8px;"></span>22                      
<span style="margin-left:8px;"></span>23                      generate
<span style="margin-left:8px;"></span>24                        for (genvar b=0; b&lt;128; b=b+1) begin
<span style="margin-left:8px;"></span>25                          assign fcb_data_i[b] = fcb_config_if.data_i[b];
<span style="margin-left:8px;"></span>26                        end
<span style="margin-left:8px;"></span>27                      endgenerate
<span style="margin-left:8px;"></span>28                      assign fcb_config_if.rst_n_o  = DUT.fcb_rst_n;
<span style="margin-left:8px;"></span>29                      
<span style="margin-left:8px;"></span>30                      // Signal to connect UART0 to UART1
<span style="margin-left:8px;"></span>31                      wire lb0_sout;
<span style="margin-left:8px;"></span>32                      wire lb0_rts;
<span style="margin-left:8px;"></span>33                      wire lb1_sout;
<span style="margin-left:8px;"></span>34                      wire lb1_rts;
<span style="margin-left:8px;"></span>35                      
<span style="margin-left:8px;"></span>36                      
<span style="margin-left:8px;"></span>37                      ddr_model_apis ddr_model();
<span style="margin-left:8px;"></span>38                      
<span style="margin-left:8px;"></span>39                      axi4_lite_if ddr_axil_if (.axi4lite_clk(config_ss_tb.DUT.config_ss.clk_ddr_cfg),  .axi4lite_reset_n(config_ss_tb.DUT.config_ss.rst_n_133));
<span style="margin-left:8px;"></span>40                      
<span style="margin-left:8px;"></span>41                      axi4_ddr0_if ddr_axi0 ( .aclk(config_ss_tb.DUT.config_ss.clk_acpu), .aresetn(config_ss_tb.DUT.config_ss.rst_n_acpu_bus));
<span style="margin-left:8px;"></span>42                      axi4_ddr1_if ddr_axi1 ( .aclk(config_ss_tb.DUT.config_ss.clk_acpu), .aresetn(config_ss_tb.DUT.config_ss.rst_n_acpu_bus));
<span style="margin-left:8px;"></span>43                      axi4_ddr2_if ddr_axi2 ( .aclk(config_ss_tb.DUT.config_ss.clk_acpu), .aresetn(config_ss_tb.DUT.config_ss.rst_n_acpu_bus));
<span style="margin-left:8px;"></span>44                      axi4_ddr3_if ddr_axi3 ( .aclk(config_ss_tb.DUT.config_ss.clk_acpu), .aresetn(config_ss_tb.DUT.config_ss.rst_n_acpu_bus));
<span style="margin-left:8px;"></span>45                      
<span style="margin-left:8px;"></span>46                      wire SystemClock;
<span style="margin-left:8px;"></span>47                      wire reset      ;
<span style="margin-left:8px;"></span>48                      assign SystemClock = config_ss_tb.DUT.config_ss.clk_qspi;//spi_reset_if.clk;
<span style="margin-left:8px;"></span>49                      assign reset       = (config_ss_tb.DUT.config_ss.rst_n_per);//spi_reset_if.reset;
<span style="margin-left:8px;"></span>50                      
<span style="margin-left:8px;"></span>51                      logic [15:0] RAS_fifo [1000];
<span style="margin-left:8px;"></span>52                      logic [15:0] CAS_fifo [1000];
<span style="margin-left:8px;"></span>53                      bit [3:0] count;
<span style="margin-left:8px;"></span>54                      initial begin
<span style="margin-left:8px;"></span>55         1/1          forever  begin
<span style="margin-left:8px;"></span>56         1/1              if(config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[29] == 0 &amp;&amp; config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[28] == 1)begin
<span style="margin-left:8px;"></span>57         1/1              RAS_fifo[count] = config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[26:11];
<span style="margin-left:8px;"></span>58         1/1              count = count+1;
<span style="margin-left:8px;"></span>59                          end
<span style="margin-left:8px;"></span>60         1/1              else if (config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[29] == 1 &amp;&amp; config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[28] == 0) begin
<span style="margin-left:8px;"></span>61         1/1                CAS_fifo[count] = config_ss_tb.DUT.memory_ss.PAD_MEM_CTL[26:11];
<span style="margin-left:8px;"></span>62         1/1                count = count+1;
<span style="margin-left:8px;"></span>63                          end
<span style="margin-left:8px;"></span>64         1/1              else if(count == 1000)
<span style="margin-left:8px;"></span>65         <font color = "red">0/1     ==>        break;</font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>66         2/2              #1;
<span style="margin-left:8px;"></span>67                        end
<span style="margin-left:8px;"></span>68                      end
<span style="margin-left:8px;"></span>69                      
<span style="margin-left:8px;"></span>70                      `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>71                      parameter simulation_cycle = 5;
<span style="margin-left:8px;"></span>72                      
<span style="margin-left:8px;"></span>73                      svt_spi_if        spi_master_if(SystemClock,reset);
<span style="margin-left:8px;"></span>74                      svt_spi_if        spi_slave_if(SystemClock,reset);
<span style="margin-left:8px;"></span>75                      
<span style="margin-left:8px;"></span>76                      
<span style="margin-left:8px;"></span>77                      tran sclk (spi_master_if.sclk, spi_slave_if.sclk);
<span style="margin-left:8px;"></span>78                      tran ssn_n(spi_master_if.ss_n, spi_slave_if.ss_n);
<span style="margin-left:8px;"></span>79                      
<span style="margin-left:8px;"></span>80                      tran mosi(spi_master_if.mosi[0], spi_slave_if.mosi[0]);
<span style="margin-left:8px;"></span>81                      tran miso(spi_master_if.miso[0], spi_slave_if.miso[0]);
<span style="margin-left:8px;"></span>82                      
<span style="margin-left:8px;"></span>83                      
<span style="margin-left:8px;"></span>84                      `endif
<span style="margin-left:8px;"></span>85                      
<span style="margin-left:8px;"></span>86                      `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>87                      /////////////////////////////////////////////////////////////////////
<span style="margin-left:8px;"></span>88                        /** Signal to generate the clock */
<span style="margin-left:8px;"></span>89                        bit reference_clk         ;
<span style="margin-left:8px;"></span>90                        bit serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>91                        bit serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>92                        bit gmii_rx_clk           ;
<span style="margin-left:8px;"></span>93                        bit gmii_tx_clk           ;
<span style="margin-left:8px;"></span>94                        bit rgmii_rx_clk          ;
<span style="margin-left:8px;"></span>95                        bit rgmii_tx_clk          ;
<span style="margin-left:8px;"></span>96                        bit mii_100M_tx_clk ;
<span style="margin-left:8px;"></span>97                        bit mii_100M_rx_clk ;
<span style="margin-left:8px;"></span>98                        bit mii_10M_tx_clk  ;
<span style="margin-left:8px;"></span>99                        bit mii_10M_rx_clk  ;
<span style="margin-left:8px;"></span>100                       bit xgmii_tx_clk         ;
<span style="margin-left:8px;"></span>101                       bit xgmii_rx_clk         ;
<span style="margin-left:8px;"></span>102                       bit ptp_system_clk       ;
<span style="margin-left:8px;"></span>103                       bit xlgmii_tx_clk        ;
<span style="margin-left:8px;"></span>104                       bit xlgmii_rx_clk        ;
<span style="margin-left:8px;"></span>105                       bit xxgmii_tx_clk        ;
<span style="margin-left:8px;"></span>106                       bit xxgmii_rx_clk        ;
<span style="margin-left:8px;"></span>107                       bit tbi_tx_clk           ;
<span style="margin-left:8px;"></span>108                       bit tbi_rx_clk           ;
<span style="margin-left:8px;"></span>109                       bit rmii_tx_clk          ;
<span style="margin-left:8px;"></span>110                       bit rmii_rx_clk          ;
<span style="margin-left:8px;"></span>111                       bit gmii_rmii_tx_clk     ;
<span style="margin-left:8px;"></span>112                       bit gmii_rmii_rx_clk     ;
<span style="margin-left:8px;"></span>113                       bit xfbi_rx_clk          ;
<span style="margin-left:8px;"></span>114                       bit xfbi_tx_clk          ;
<span style="margin-left:8px;"></span>115                       bit xsbi_tx_clk          ;
<span style="margin-left:8px;"></span>116                       bit xsbi_rx_clk          ;
<span style="margin-left:8px;"></span>117                       bit gmii_mdc             ;
<span style="margin-left:8px;"></span>118                       bit serial_tx_baser_clk  ;
<span style="margin-left:8px;"></span>119                       bit serial_rx_baser_clk  ;
<span style="margin-left:8px;"></span>120                       bit serial_tx_basex_clk  ;
<span style="margin-left:8px;"></span>121                       bit serial_rx_basex_clk  ;
<span style="margin-left:8px;"></span>122                       bit serial_tx_base4x_clk ;
<span style="margin-left:8px;"></span>123                       bit serial_rx_base4x_clk ;
<span style="margin-left:8px;"></span>124                       bit vsbi_rx_clk          ;
<span style="margin-left:8px;"></span>125                       bit vsbi_tx_clk          ;
<span style="margin-left:8px;"></span>126                       bit cgmii_tx_clk         ;
<span style="margin-left:8px;"></span>127                       bit cgmii_rx_clk         ;
<span style="margin-left:8px;"></span>128                       bit clk_66t_tx           ;
<span style="margin-left:8px;"></span>129                       bit clk_66t_rx           ;
<span style="margin-left:8px;"></span>130                       bit clk_40t_tx           ;
<span style="margin-left:8px;"></span>131                       bit clk_40t_rx           ;
<span style="margin-left:8px;"></span>132                       bit caui_64b_clk         ;
<span style="margin-left:8px;"></span>133                       bit mdio_clk             ;
<span style="margin-left:8px;"></span>134                       bit qsgmii_sync_status   ;
<span style="margin-left:8px;"></span>135                       bit qsgmii_sync_status_tx;
<span style="margin-left:8px;"></span>136                       bit qsgmii_sync_status_rx;
<span style="margin-left:8px;"></span>137                     
<span style="margin-left:8px;"></span>138                         initial begin
<span style="margin-left:8px;"></span>139        1/1              reference_clk         = 1'b0;
<span style="margin-left:8px;"></span>140        1/1              gmii_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>141        1/1              gmii_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>142        1/1              rgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>143        1/1              rgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>144        1/1              mii_100M_tx_clk       = 1'b0;
<span style="margin-left:8px;"></span>145        1/1              mii_100M_rx_clk       = 1'b0;
<span style="margin-left:8px;"></span>146        1/1              mii_10M_tx_clk        = 1'b0;
<span style="margin-left:8px;"></span>147        1/1              mii_10M_rx_clk        = 1'b0;
<span style="margin-left:8px;"></span>148        1/1              xgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>149        1/1              xgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>150        1/1              ptp_system_clk        = 1'b0;
<span style="margin-left:8px;"></span>151        1/1              xlgmii_tx_clk         = 1'b0;
<span style="margin-left:8px;"></span>152        1/1              xlgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>153        1/1              xxgmii_tx_clk         = 1'b0;
<span style="margin-left:8px;"></span>154        1/1              xxgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>155        1/1              tbi_tx_clk            = 1'b0;
<span style="margin-left:8px;"></span>156        1/1              tbi_rx_clk            = 1'b0;
<span style="margin-left:8px;"></span>157        1/1              rmii_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>158        1/1              rmii_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>159        1/1              gmii_rmii_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>160        1/1              gmii_rmii_rx_clk      = 1'b0;
<span style="margin-left:8px;"></span>161        1/1              xfbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>162        1/1              xfbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>163        1/1              xsbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>164        1/1              xsbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>165        1/1              gmii_mdc              = 1'b0;
<span style="margin-left:8px;"></span>166        1/1              serial_tx_baser_clk   = 1'b0;
<span style="margin-left:8px;"></span>167        1/1              serial_rx_baser_clk   = 1'b0;
<span style="margin-left:8px;"></span>168        1/1              serial_tx_basex_clk   = 1'b0;
<span style="margin-left:8px;"></span>169        1/1              serial_rx_basex_clk   = 1'b0;
<span style="margin-left:8px;"></span>170        1/1              serial_tx_base4x_clk  = 1'b0;
<span style="margin-left:8px;"></span>171        1/1              serial_rx_base4x_clk  = 1'b0;
<span style="margin-left:8px;"></span>172        1/1              vsbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>173        1/1              vsbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>174        1/1              cgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>175        1/1              cgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>176        1/1              clk_66t_tx            = 1'b0;
<span style="margin-left:8px;"></span>177        1/1              clk_66t_rx            = 1'b0;
<span style="margin-left:8px;"></span>178        1/1              clk_40t_tx            = 1'b0;
<span style="margin-left:8px;"></span>179        1/1              clk_40t_rx            = 1'b0;
<span style="margin-left:8px;"></span>180        1/1              caui_64b_clk          = 1'b0;
<span style="margin-left:8px;"></span>181        1/1              mdio_clk              = 1'b0;
<span style="margin-left:8px;"></span>182        1/1              qsgmii_sync_status    = 1'b0;
<span style="margin-left:8px;"></span>183        1/1              qsgmii_sync_status_tx = 1'b0;
<span style="margin-left:8px;"></span>184        1/1              qsgmii_sync_status_rx = 1'b0;
<span style="margin-left:8px;"></span>185                       end
<span style="margin-left:8px;"></span>186                     
<span style="margin-left:8px;"></span>187                       /** Clock Generation. */
<span style="margin-left:8px;"></span>188        2/2            always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_tx_clk        = ~xlgmii_tx_clk           ;
<span style="margin-left:8px;"></span>189        2/2            always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_rx_clk        = ~xlgmii_rx_clk           ;
<span style="margin-left:8px;"></span>190        2/2            always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_tx_clk         = ~xgmii_tx_clk            ;
<span style="margin-left:8px;"></span>191        2/2            always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_rx_clk         = ~xgmii_rx_clk            ;
<span style="margin-left:8px;"></span>192        2/2            always #`SVT_ETHERNET_PTP_SYS_CLOCK 	                  ptp_system_clk       = ~ptp_system_clk          ;
<span style="margin-left:8px;"></span>193        2/2            always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_tx_clk        = ~xxgmii_tx_clk           ;
<span style="margin-left:8px;"></span>194        2/2            always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_rx_clk        = ~xxgmii_rx_clk           ;
<span style="margin-left:8px;"></span>195        2/2            always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_tx_clk          = ~xfbi_tx_clk             ;
<span style="margin-left:8px;"></span>196        2/2            always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_rx_clk          = ~xfbi_rx_clk             ;
<span style="margin-left:8px;"></span>197        2/2            always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_tx_clk          = ~xsbi_tx_clk             ;
<span style="margin-left:8px;"></span>198        2/2            always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_rx_clk          = ~xsbi_rx_clk             ;
<span style="margin-left:8px;"></span>199        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        gmii_tx_clk          = ~gmii_tx_clk             ;
<span style="margin-left:8px;"></span>200        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        gmii_rx_clk          = ~gmii_rx_clk             ;
<span style="margin-left:8px;"></span>201        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_tx_clk         = ~rgmii_tx_clk            ;
<span style="margin-left:8px;"></span>202        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_rx_clk         = ~rgmii_rx_clk            ;
<span style="margin-left:8px;"></span>203        2/2            always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_tx_clk      = ~mii_100M_tx_clk         ;
<span style="margin-left:8px;"></span>204        2/2            always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_rx_clk      = ~mii_100M_rx_clk         ;
<span style="margin-left:8px;"></span>205        2/2            always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_tx_clk       = ~mii_10M_tx_clk          ;
<span style="margin-left:8px;"></span>206        2/2            always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_rx_clk       = ~mii_10M_rx_clk          ;
<span style="margin-left:8px;"></span>207        2/2            always #`SVT_ETHERNET_TBI_CLOCK                         tbi_tx_clk           = ~tbi_tx_clk              ;
<span style="margin-left:8px;"></span>208        2/2            always #`SVT_ETHERNET_TBI_CLOCK                         tbi_rx_clk           = ~tbi_rx_clk              ;
<span style="margin-left:8px;"></span>209        2/2            always #`SVT_ETHERNET_REFERENCE_CLOCK                   reference_clk        = ~reference_clk           ;
<span style="margin-left:8px;"></span>210        2/2            always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_tx = ~serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>211        2/2            always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_rx = ~serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>212        2/2            always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_tx             = ~clk_66t_tx            ;
<span style="margin-left:8px;"></span>213        2/2            always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_rx             = ~clk_66t_rx            ;
<span style="margin-left:8px;"></span>214        2/2            always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_tx             = ~clk_40t_tx            ;
<span style="margin-left:8px;"></span>215        2/2            always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_rx             = ~clk_40t_rx            ;
<span style="margin-left:8px;"></span>216        2/2            always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_tx_baser_clk    = ~serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>217        2/2            always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_rx_baser_clk    = ~serial_rx_baser_clk   ;
<span style="margin-left:8px;"></span>218        2/2            always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_tx_base4x_clk   = ~serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>219        2/2            always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_rx_base4x_clk   = ~serial_rx_base4x_clk  ;
<span style="margin-left:8px;"></span>220        2/2            always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_tx_basex_clk    = ~serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>221        2/2            always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_rx_basex_clk    = ~serial_rx_basex_clk   ;
<span style="margin-left:8px;"></span>222        2/2            always #`SVT_ETHERNET_RMII_CLOCK                        rmii_tx_clk            = ~rmii_tx_clk           ;
<span style="margin-left:8px;"></span>223        2/2            always #`SVT_ETHERNET_RMII_CLOCK                        rmii_rx_clk            = ~rmii_rx_clk           ;
<span style="margin-left:8px;"></span>224        2/2            always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_rx_clk       = ~gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>225        2/2            always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_tx_clk       = ~gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>226        2/2            always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_tx_clk            = ~vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>227        2/2            always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_rx_clk            = ~vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>228        2/2            always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_tx_clk           = ~cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>229        2/2            always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_rx_clk           = ~cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>230        2/2            always #`SVT_ETHERNET_MDIO_CLOCK                        mdio_clk               = ~mdio_clk              ;
<span style="margin-left:8px;"></span>231        2/2            always #`SVT_ETHERNET_CAUI_64B_PARALLEL_CLOCK           caui_64b_clk           = !(caui_64b_clk)        ;
<span style="margin-left:8px;"></span>232                          /** PHY Interface  Clocks */
<span style="margin-left:8px;"></span>233                       assign  phy_ethernet_if.cgmii_tx_clk           =  cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>234                       assign  phy_ethernet_if.xgmii_tx_clk           =  xgmii_tx_clk          ;
<span style="margin-left:8px;"></span>235                       assign  phy_ethernet_if.vsbi_rx_clk            =  vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>236                       assign  phy_ethernet_if.rmii_tx_clk            =  rmii_tx_clk           ;
<span style="margin-left:8px;"></span>237                       assign  phy_ethernet_if.xlgmii_tx_clk          =  xlgmii_tx_clk         ;
<span style="margin-left:8px;"></span>238                       assign  phy_ethernet_if.serial_rx_basex_clk    =  serial_rx_basex_clk   ;
<span style="margin-left:8px;"></span>239                       assign  phy_ethernet_if.gmii_tx_clk            =  gmii_tx_clk           ;
<span style="margin-left:8px;"></span>240                       assign  phy_ethernet_if.reference_clk          =  reference_clk         ;
<span style="margin-left:8px;"></span>241                       assign  phy_ethernet_if.serial_caui_25g_clk_tx =  serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>242                       assign  phy_ethernet_if.serial_caui_25g_clk_rx =  serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>243                       assign  phy_ethernet_if.xgmii_rx_clk           =  xgmii_rx_clk          ;
<span style="margin-left:8px;"></span>244                       assign  phy_ethernet_if.cgmii_rx_clk           =  cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>245                       assign  phy_ethernet_if.vsbi_tx_clk            =  vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>246                       assign  phy_ethernet_if.xsbi_rx_clk            =  xsbi_rx_clk           ;
<span style="margin-left:8px;"></span>247                       assign  phy_ethernet_if.xsbi_tx_clk            =  xsbi_tx_clk           ;
<span style="margin-left:8px;"></span>248                       assign  phy_ethernet_if.serial_tx_basex_clk    =  serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>249                       assign  phy_ethernet_if.xlgmii_rx_clk          =  xlgmii_rx_clk         ;
<span style="margin-left:8px;"></span>250                       assign  phy_ethernet_if.gmii_rx_clk            =  gmii_rx_clk           ;
<span style="margin-left:8px;"></span>251                       //assign  phy_ethernet_if.rgmii_tx_clk          =  rgmii_tx_clk         ;
<span style="margin-left:8px;"></span>252                       //assign  phy_ethernet_if.rgmii_rx_clk          =  rgmii_rx_clk         ;
<span style="margin-left:8px;"></span>253                       assign  phy_ethernet_if.mii_100M_tx_clk        =  mii_100M_tx_clk       ;
<span style="margin-left:8px;"></span>254                       assign  phy_ethernet_if.mii_100M_rx_clk        =  mii_100M_rx_clk       ;
<span style="margin-left:8px;"></span>255                       assign  phy_ethernet_if.mii_10M_tx_clk         =  mii_10M_tx_clk        ;
<span style="margin-left:8px;"></span>256                       assign  phy_ethernet_if.mii_10M_rx_clk         =  mii_10M_rx_clk        ;
<span style="margin-left:8px;"></span>257                       assign  phy_ethernet_if.serial_rx_baser_clk    =  serial_rx_baser_clk   ;
<span style="margin-left:8px;"></span>258                       assign  phy_ethernet_if.gmii_rmii_tx_clk       =  gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>259                       assign  phy_ethernet_if.serial_tx_base4x_clk   =  serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>260                     //  assign  phy_ethernet_if.mdio_clk               =  mdio_clk              ;
<span style="margin-left:8px;"></span>261                       assign  phy_ethernet_if.rmii_rx_clk            =  rmii_rx_clk           ;
<span style="margin-left:8px;"></span>262                       assign  phy_ethernet_if.serial_rx_base4x_clk   =  serial_rx_base4x_clk  ;
<span style="margin-left:8px;"></span>263                       assign  phy_ethernet_if.serial_tx_baser_clk    =  serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>264                       assign  phy_ethernet_if.xfbi_tx_clk            =  xfbi_tx_clk           ;
<span style="margin-left:8px;"></span>265                       assign  phy_ethernet_if.gmii_rmii_rx_clk       =  gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>266                       assign  phy_ethernet_if.xfbi_rx_clk            =  xfbi_rx_clk           ;
<span style="margin-left:8px;"></span>267                     /////////////////////////////////////////////////////////////////////
<span style="margin-left:8px;"></span>268                     //assign phy_ethernet_if.reference_clk = gbe_ref_clk;
<span style="margin-left:8px;"></span>269                     svt_ethernet_txrx_if phy_ethernet_if(reference_clk);
<span style="margin-left:8px;"></span>270                     initial
<span style="margin-left:8px;"></span>271                     begin
<span style="margin-left:8px;"></span>272        1/1            phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>273        3/3            repeat(1000) @(posedge phy_ethernet_if.gmii_rx_clk);
                        REPEAT_FALSE
<span style="margin-left:8px;"></span>274        1/1            phy_ethernet_if.reset = 1;
<span style="margin-left:8px;"></span>275        3/3            repeat( 1) @(posedge phy_ethernet_if.gmii_rx_clk);
                        REPEAT_FALSE
<span style="margin-left:8px;"></span>276        1/1            phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>277                     end
<span style="margin-left:8px;"></span>278                     
<span style="margin-left:8px;"></span>279                     /** The 2 instances below are necessary to be instantiated in the user's top level testbench */
<span style="margin-left:8px;"></span>280                     
<span style="margin-left:8px;"></span>281                     /** Instatiate SV Wrapper for Ethernet PHY Txrx Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>282                     svt_ethernet_xxm_bfm_driver ethernet_phy_txrx(phy_ethernet_if);
<span style="margin-left:8px;"></span>283                     
<span style="margin-left:8px;"></span>284                     /** Instatiate SV Wrapper for Ethernet PHY Monitor Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>285                     svt_ethernet_xxm_mon_chk_driver ethernet_phy_mon(phy_ethernet_if);
<span style="margin-left:8px;"></span>286                     `endif
<span style="margin-left:8px;"></span>287                     `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>288                       reg usb_vip_clk;
<span style="margin-left:8px;"></span>289                       initial
<span style="margin-left:8px;"></span>290                       begin
<span style="margin-left:8px;"></span>291        1/1              usb_vip_clk = 1'b0;
<span style="margin-left:8px;"></span>292        1/1              forever begin
<span style="margin-left:8px;"></span>293        2/2                  #260ps  usb_vip_clk = ~usb_vip_clk;
<span style="margin-left:8px;"></span>294                         end
<span style="margin-left:8px;"></span>295                       end
<span style="margin-left:8px;"></span>296                       assign config_ss_env_intf.usb_serial_if.usb_20_serial_if.clk = usb_vip_clk;
<span style="margin-left:8px;"></span>297                     `endif
<span style="margin-left:8px;"></span>298                     `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>299                     svt_ahb_if svt_ahb_vif_inst();
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                       assign svt_ahb_vif_inst.hclk = config_ss_tb.DUT.config_ss.clk_bcpu;
<span style="margin-left:8px;"></span>302                       assign svt_ahb_vif_inst.hresetn = config_ss_tb.DUT.config_ss.rst_n_bcpu_bus;
<span style="margin-left:8px;"></span>303                       assign svt_ahb_vif_inst.master_if[0].hclk = config_ss_tb.DUT.config_ss.clk_bcpu;
<span style="margin-left:8px;"></span>304                       assign svt_ahb_vif_inst.master_if[0].hresetn = config_ss_tb.DUT.config_ss.rst_n_bcpu_bus;
<span style="margin-left:8px;"></span>305                       assign svt_ahb_vif_inst.master_if[0].hrdata = config_ss_tb.DUT.config_ss.bcpu_m0_hrdata;
<span style="margin-left:8px;"></span>306                       assign svt_ahb_vif_inst.master_if[0].hready = config_ss_tb.DUT.config_ss.bcpu_m0_hready;
<span style="margin-left:8px;"></span>307                       assign svt_ahb_vif_inst.master_if[0].hresp = config_ss_tb.DUT.config_ss.bcpu_m0_hresp;
<span style="margin-left:8px;"></span>308                       initial begin
<span style="margin-left:8px;"></span>309        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>310        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>311        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>312        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>313        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>314        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>315        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>316                       end
<span style="margin-left:8px;"></span>317                     
<span style="margin-left:8px;"></span>318                     `endif
<span style="margin-left:8px;"></span>319                     
<span style="margin-left:8px;"></span>320                     //   bit comp_clk;
<span style="margin-left:8px;"></span>321                     
<span style="margin-left:8px;"></span>322                     // initial
<span style="margin-left:8px;"></span>323                     // begin
<span style="margin-left:8px;"></span>324                     //   comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>325                     //   @(posedge config_ss_tb.DUT.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>326                     //   comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>327                     //   forever begin
<span style="margin-left:8px;"></span>328                     //       #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>329                     //   end
<span style="margin-left:8px;"></span>330                     // end
<span style="margin-left:8px;"></span>331                     
<span style="margin-left:8px;"></span>332                     //   `ifdef LPDDR3
<span style="margin-left:8px;"></span>333                     //   bit ddr_clk,phy_clk;
<span style="margin-left:8px;"></span>334                     // initial begin
<span style="margin-left:8px;"></span>335                     //   force config_ss_tb.DUT.memory_ss.ddr_sys_clk = ddr_clk;
<span style="margin-left:8px;"></span>336                     //   force config_ss_tb.DUT.memory_ss.ddr_phy_clk = phy_clk;
<span style="margin-left:8px;"></span>337                     // end
<span style="margin-left:8px;"></span>338                     
<span style="margin-left:8px;"></span>339                     // initial begin
<span style="margin-left:8px;"></span>340                     //   ddr_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>341                     //   @(posedge config_ss_tb.DUT.config_ss.clk_ddr_ctl);
<span style="margin-left:8px;"></span>342                     //   ddr_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>343                     //   forever begin
<span style="margin-left:8px;"></span>344                     //     #938000fs  ddr_clk = ~ddr_clk;
<span style="margin-left:8px;"></span>345                     //   end
<span style="margin-left:8px;"></span>346                     // end
<span style="margin-left:8px;"></span>347                     
<span style="margin-left:8px;"></span>348                     // initial begin
<span style="margin-left:8px;"></span>349                     //   phy_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>350                     //   @(posedge ddr_clk);
<span style="margin-left:8px;"></span>351                     //   #1ps;
<span style="margin-left:8px;"></span>352                     //   phy_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>353                     //   forever begin
<span style="margin-left:8px;"></span>354                     //     #469000fs  phy_clk = ~phy_clk;
<span style="margin-left:8px;"></span>355                     //   end
<span style="margin-left:8px;"></span>356                     // end
<span style="margin-left:8px;"></span>357                     // `endif
<span style="margin-left:8px;"></span>358                       `ifdef LPDDR4
<span style="margin-left:8px;"></span>359                       logic en_change_freq,freq_changed;
<span style="margin-left:8px;"></span>360                       integer sw_freq_period;
<span style="margin-left:8px;"></span>361                       `endif
<span style="margin-left:8px;"></span>362                     
<span style="margin-left:8px;"></span>363                       `ifdef TB_DRIVER
<span style="margin-left:8px;"></span>364                       `ifdef LPDDR4
<span style="margin-left:8px;"></span>365                       bit ddr_clk_400mhz;
<span style="margin-left:8px;"></span>366                       initial
<span style="margin-left:8px;"></span>367                       ddr_clk_400mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>368                       always #1250000fs   ddr_clk_400mhz = ~ddr_clk_400mhz;
<span style="margin-left:8px;"></span>369                       
<span style="margin-left:8px;"></span>370                       bit ddr_clk_25mhz;
<span style="margin-left:8px;"></span>371                       initial
<span style="margin-left:8px;"></span>372                       ddr_clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>373                       always #20000ps   ddr_clk_25mhz = ~ddr_clk_25mhz;
<span style="margin-left:8px;"></span>374                       
<span style="margin-left:8px;"></span>375                       bit phy_clk_800mhz;
<span style="margin-left:8px;"></span>376                       initial begin
<span style="margin-left:8px;"></span>377                         phy_clk_800mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>378                       // @(posedge ddr_clk_800mhz);
<span style="margin-left:8px;"></span>379                       // #1ps;
<span style="margin-left:8px;"></span>380                       // phy_clk_1600mhz &lt;= 1'b1;
<span style="margin-left:8px;"></span>381                       forever begin
<span style="margin-left:8px;"></span>382                         #625000fs  phy_clk_800mhz = ~phy_clk_800mhz;
<span style="margin-left:8px;"></span>383                       end
<span style="margin-left:8px;"></span>384                       end
<span style="margin-left:8px;"></span>385                       // always #625000fs   phy_clk_800mhz = ~phy_clk_800mhz;
<span style="margin-left:8px;"></span>386                       
<span style="margin-left:8px;"></span>387                       bit phy_clk_50mhz;
<span style="margin-left:8px;"></span>388                       initial begin
<span style="margin-left:8px;"></span>389                         phy_clk_50mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>390                       // @(posedge ddr_clk_25mhz);
<span style="margin-left:8px;"></span>391                       // #1ps;
<span style="margin-left:8px;"></span>392                       // phy_clk_50mhz &lt;= 1'b1;
<span style="margin-left:8px;"></span>393                       forever begin
<span style="margin-left:8px;"></span>394                         #10000ps  phy_clk_50mhz = ~phy_clk_50mhz;
<span style="margin-left:8px;"></span>395                       end
<span style="margin-left:8px;"></span>396                       end
<span style="margin-left:8px;"></span>397                       // always #9000ps   phy_clk_55mhz = ~phy_clk_55mhz;
<span style="margin-left:8px;"></span>398                       bit set_clk_fs0;
<span style="margin-left:8px;"></span>399                       bit set_clks;
<span style="margin-left:8px;"></span>400                       always @(set_clk_fs0)
<span style="margin-left:8px;"></span>401                       #15ns set_clks &lt;= set_clk_fs0;
<span style="margin-left:8px;"></span>402                       assign  config_ss_tb.DUT.memory_ss.ddr_sys_clk          =  set_clks? ddr_clk_400mhz : ddr_clk_25mhz;
<span style="margin-left:8px;"></span>403                       assign  config_ss_tb.DUT.memory_ss.ddr_phy_clk          =  set_clks? phy_clk_800mhz : phy_clk_50mhz;
<span style="margin-left:8px;"></span>404                       `endif
<span style="margin-left:8px;"></span>405                       `endif
<span style="margin-left:8px;"></span>406                     
<span style="margin-left:8px;"></span>407                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>408                     reg aresetn;
<span style="margin-left:8px;"></span>409                     bit CLOCK;
<span style="margin-left:8px;"></span>410                     
<span style="margin-left:8px;"></span>411                     bit clk_0;
<span style="margin-left:8px;"></span>412                     bit clk_1;
<span style="margin-left:8px;"></span>413                     //bit clk_133;
<span style="margin-left:8px;"></span>414                     
<span style="margin-left:8px;"></span>415                     	initial
<span style="margin-left:8px;"></span>416                     		begin
<span style="margin-left:8px;"></span>417                     			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>418                     			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>419                     			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>420                     			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>421                     		end
<span style="margin-left:8px;"></span>422                     
<span style="margin-left:8px;"></span>423                     	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>424                     
<span style="margin-left:8px;"></span>425                     initial
<span style="margin-left:8px;"></span>426                     begin
<span style="margin-left:8px;"></span>427                       clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>428                       clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>429                     end
<span style="margin-left:8px;"></span>430                     always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>431                     always #0.312  clk_1 = ~clk_1;   //1.6GHz
<span style="margin-left:8px;"></span>432                     `endif
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     //GbE rgmii phy clocks
<span style="margin-left:8px;"></span>435                     bit clk_125mhz;
<span style="margin-left:8px;"></span>436                     initial
<span style="margin-left:8px;"></span>437        1/1          clk_125mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>438        2/2          always #4ns   clk_125mhz = ~clk_125mhz;
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     bit clk_25mhz;
<span style="margin-left:8px;"></span>441                     initial
<span style="margin-left:8px;"></span>442        1/1          clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>443        2/2          always #20ns   clk_25mhz = ~clk_25mhz;
<span style="margin-left:8px;"></span>444                     
<span style="margin-left:8px;"></span>445                     bit clk_2_5mhz;
<span style="margin-left:8px;"></span>446                     initial
<span style="margin-left:8px;"></span>447        1/1          clk_2_5mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>448        2/2          always #200ns   clk_2_5mhz = ~clk_2_5mhz;
<span style="margin-left:8px;"></span>449                     
<span style="margin-left:8px;"></span>450                     wire         clk_125mhz_d;
<span style="margin-left:8px;"></span>451                     assign #1ns  clk_125mhz_d = clk_125mhz;//clock skew
<span style="margin-left:8px;"></span>452                     
<span style="margin-left:8px;"></span>453                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>454                     assign  phy_ethernet_if.rgmii_tx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz   :
<span style="margin-left:8px;"></span>455                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz    :
<span style="margin-left:8px;"></span>456                                                                                                                        clk_2_5mhz   ;
<span style="margin-left:8px;"></span>457                     assign  phy_ethernet_if.rgmii_rx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz   :
<span style="margin-left:8px;"></span>458                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz    :
<span style="margin-left:8px;"></span>459                                                                                                                        clk_2_5mhz   ;
<span style="margin-left:8px;"></span>460                     `endif
<span style="margin-left:8px;"></span>461                     
<span style="margin-left:8px;"></span>462                     initial
<span style="margin-left:8px;"></span>463                     begin
<span style="margin-left:8px;"></span>464        2/2            #5us;
<span style="margin-left:8px;"></span>465        1/1            $display(&quot;|-|DUT.config_ss.gbe_u.gem_top_u.speed_mode | %0d&quot;, DUT.config_ss.gbe_u.gem_top_u.speed_mode);
<span style="margin-left:8px;"></span>466                     end
<span style="margin-left:8px;"></span>467                     
<span style="margin-left:8px;"></span>468                     `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>469                     // UART Interface
<span style="margin-left:8px;"></span>470                     svt_uart_if uart_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>471                     // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart_if);
<span style="margin-left:8px;"></span>474                     
<span style="margin-left:8px;"></span>475                     assign uart_if.rst = ~config_ss_tb.DUT.config_ss.uart0.presetn;
<span style="margin-left:8px;"></span>476                     `endif
<span style="margin-left:8px;"></span>477                     
<span style="margin-left:8px;"></span>478                     bit clk_1066;
<span style="margin-left:8px;"></span>479        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>480        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>483                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>484                       .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>485                       .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>486                     );
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                     
<span style="margin-left:8px;"></span>489                     
<span style="margin-left:8px;"></span>490                     initial begin
<span style="margin-left:8px;"></span>491        1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>492        1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>493        1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>494        1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>495        1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>496        1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>497        1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>498        1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>499                     //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>500                     //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>501                     //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>502        1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>503                     end
<span style="margin-left:8px;"></span>504                     
<span style="margin-left:8px;"></span>505                     assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>506                     
<span style="margin-left:8px;"></span>507                     initial begin
<span style="margin-left:8px;"></span>508                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>509        1/1          		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>510                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>511        1/1          		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>512                     
<span style="margin-left:8px;"></span>513                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>514        1/1          		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>515                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>516        1/1          		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>517                     	end
<span style="margin-left:8px;"></span>518                     
<span style="margin-left:8px;"></span>519                     	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>520                     
<span style="margin-left:8px;"></span>521                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>522                     	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>523                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>524                     	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>525                     
<span style="margin-left:8px;"></span>526                     	initial begin
<span style="margin-left:8px;"></span>527        1/1          		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>528        1/1          		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>529        1/1          		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>530        1/1          		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>531        1/1          		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>532        1/1          		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>533        1/1          		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>534        1/1          		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>535        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>536                     		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>537                     		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>538                     		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>539        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>540        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>541                     	end
<span style="margin-left:8px;"></span>542                     
<span style="margin-left:8px;"></span>543                     	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>544                     
<span style="margin-left:8px;"></span>545                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>546                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>547                     	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>548                     	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>549                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>550                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>551                     
<span style="margin-left:8px;"></span>552                     `endif
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                     /** SPI data and control signals signals  */
<span style="margin-left:8px;"></span>555                       wire spi_clk_in;
<span style="margin-left:8px;"></span>556                       wire spi_cs_n_in;
<span style="margin-left:8px;"></span>557                       wire spi_mosi_in;
<span style="margin-left:8px;"></span>558                       wire spi_miso_in;
<span style="margin-left:8px;"></span>559                       wire spi_hold_n_in;
<span style="margin-left:8px;"></span>560                       wire spi_wp_n_in;
<span style="margin-left:8px;"></span>561                     
<span style="margin-left:8px;"></span>562                       wire spi_clk_out;
<span style="margin-left:8px;"></span>563                       wire spi_cs_n_out;
<span style="margin-left:8px;"></span>564                     
<span style="margin-left:8px;"></span>565                       wire spi_clk_oe;
<span style="margin-left:8px;"></span>566                       wire spi_cs_n_oe;
<span style="margin-left:8px;"></span>567                       wire spi_mosi_oe;
<span style="margin-left:8px;"></span>568                       wire spi_miso_oe;
<span style="margin-left:8px;"></span>569                       wire spi_hold_n_oe;
<span style="margin-left:8px;"></span>570                       wire spi_wp_n_oe;
<span style="margin-left:8px;"></span>571                     
<span style="margin-left:8px;"></span>572                       wire  spi_clk;
<span style="margin-left:8px;"></span>573                       wire  spi_cs_n;
<span style="margin-left:8px;"></span>574                       wire  spi_mosi;
<span style="margin-left:8px;"></span>575                       wire  spi_miso;
<span style="margin-left:8px;"></span>576                       wire  spi_wp_n;
<span style="margin-left:8px;"></span>577                       wire  spi_hold_n;
<span style="margin-left:8px;"></span>578                     
<span style="margin-left:8px;"></span>579                       assign spi_cs_n_out   = DUT.config_ss.spi_cs_n_out;
<span style="margin-left:8px;"></span>580                       assign spi_mosi_out   = DUT.config_ss.spi_mosi_out;
<span style="margin-left:8px;"></span>581                       assign spi_miso_out   = DUT.config_ss.spi_miso_out;
<span style="margin-left:8px;"></span>582                       assign spi_hold_n_out = DUT.config_ss.spi_hold_n_out;
<span style="margin-left:8px;"></span>583                       assign spi_wp_n_out   = DUT.config_ss.spi_wp_n_out;
<span style="margin-left:8px;"></span>584                     
<span style="margin-left:8px;"></span>585                       assign spi_cs_n_oe    = DUT.config_ss.spi_cs_n_oe;
<span style="margin-left:8px;"></span>586                       assign spi_mosi_oe    = DUT.config_ss.spi_mosi_oe;
<span style="margin-left:8px;"></span>587                       assign spi_miso_oe    = DUT.config_ss.spi_miso_oe;
<span style="margin-left:8px;"></span>588                       assign spi_hold_n_oe  = DUT.config_ss.spi_hold_n_oe;
<span style="margin-left:8px;"></span>589                       assign spi_wp_n_oe    = DUT.config_ss.spi_wp_n_oe;
<span style="margin-left:8px;"></span>590                     
<span style="margin-left:8px;"></span>591                       initial
<span style="margin-left:8px;"></span>592                       begin
<span style="margin-left:8px;"></span>593        1/1              force DUT.config_ss.spi_cs_n_in           = spi_cs_n_in   ;
<span style="margin-left:8px;"></span>594        1/1              force DUT.config_ss.spi_mosi_in           = spi_mosi_in   ;
<span style="margin-left:8px;"></span>595        1/1              force DUT.config_ss.spi_miso_in           = spi_miso_in   ;
<span style="margin-left:8px;"></span>596        1/1              force DUT.config_ss.spi_hold_n_in         = spi_hold_n_in ;
<span style="margin-left:8px;"></span>597        1/1              force DUT.config_ss.spi_wp_n_in           = spi_wp_n_in   ;
<span style="margin-left:8px;"></span>598        1/1              force DUT.config_ss.qspi.spi_clk_in       = spi_clk_in    ;
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                     assign spi_clk_out = DUT.config_ss.spi_clk_out;
<span style="margin-left:8px;"></span>602                     assign spi_clk_oe = DUT.config_ss.spi_clk_oe;
<span style="margin-left:8px;"></span>603                     
<span style="margin-left:8px;"></span>604                       tb_inout_pad spi_clk_pad 	  (.O(spi_clk_in),    .I(spi_clk_out),    .IO(spi_clk),    .E(spi_clk_oe),    .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>605                       tb_inout_pad spi_csn_pad	  (.O(spi_cs_n_in),   .I(spi_cs_n_out),   .IO(spi_cs_n),   .E(spi_cs_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>606                       tb_inout_pad spi_mosi_pad	  (.O(spi_mosi_in),   .I(spi_mosi_out),   .IO(spi_mosi),   .E(spi_mosi_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>607                       tb_inout_pad spi_miso_pad	  (.O(spi_miso_in),   .I(spi_miso_out),   .IO(spi_miso),   .E(spi_miso_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>608                       tb_inout_pad spi_holdn_pad	(.O(spi_hold_n_in), .I(spi_hold_n_out), .IO(spi_hold_n), .E(spi_hold_n_oe), .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>609                       tb_inout_pad spi_wpn_pad  	(.O(spi_wp_n_in),   .I(spi_wp_n_out),   .IO(spi_wp_n),   .E(spi_wp_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>610                     
<span style="margin-left:8px;"></span>611                     
<span style="margin-left:8px;"></span>612                       bit uvc_active;
<span style="margin-left:8px;"></span>613        1/1            initial uvc_active = 1'b0;
<span style="margin-left:8px;"></span>614                     
<span style="margin-left:8px;"></span>615                       uvc_spi_if spi_slave_model_if(uvc_mosi,uvc_miso,uvc_wp_n,uvc_hold_n);
<span style="margin-left:8px;"></span>616                       assign spi_slave_model_if.ext_clk = SystemClock;
<span style="margin-left:8px;"></span>617                       assign spi_slave_model_if.ext_resetn = reset;
<span style="margin-left:8px;"></span>618                     
<span style="margin-left:8px;"></span>619                       assign spi_slave_model_if.sck = spi_clk_out;
<span style="margin-left:8px;"></span>620                       assign spi_slave_model_if.csn = spi_cs_n_out;
<span style="margin-left:8px;"></span>621                     
<span style="margin-left:8px;"></span>622                       wire flash_mosi;
<span style="margin-left:8px;"></span>623                       wire flash_miso;
<span style="margin-left:8px;"></span>624                       wire flash_wp_n;
<span style="margin-left:8px;"></span>625                       wire flash_hold_n;
<span style="margin-left:8px;"></span>626                     
<span style="margin-left:8px;"></span>627                       wire uvc_mosi;
<span style="margin-left:8px;"></span>628                       wire uvc_miso;
<span style="margin-left:8px;"></span>629                       wire uvc_wp_n;
<span style="margin-left:8px;"></span>630                       wire uvc_hold_n;
<span style="margin-left:8px;"></span>631                     
<span style="margin-left:8px;"></span>632                       assign spi_mosi   = spi_mosi_oe ? 'hz : (uvc_active ? uvc_mosi:flash_mosi);
<span style="margin-left:8px;"></span>633                       assign uvc_mosi   = spi_mosi_oe ? (uvc_active ? spi_mosi : 'hz) : 'hz;
<span style="margin-left:8px;"></span>634                       assign flash_mosi = spi_mosi_oe ? (~uvc_active ? spi_mosi : 'hz) : 'hz;
<span style="margin-left:8px;"></span>635                     
<span style="margin-left:8px;"></span>636                       assign spi_miso   = spi_miso_oe ? 'hz : (uvc_active ? uvc_miso:flash_miso);
<span style="margin-left:8px;"></span>637                       assign uvc_miso   = spi_miso_oe ? (uvc_active ? spi_miso : 'hz) : 'hz;
<span style="margin-left:8px;"></span>638                       assign flash_miso = spi_miso_oe ? (~uvc_active ? spi_miso : 'hz) : 'hz;
<span style="margin-left:8px;"></span>639                     
<span style="margin-left:8px;"></span>640                       assign spi_wp_n   = spi_wp_n_oe ? 'hz : (uvc_active ? uvc_wp_n:flash_wp_n);
<span style="margin-left:8px;"></span>641                       assign uvc_wp_n   = spi_wp_n_oe ? (uvc_active ? spi_wp_n : 'hz) : 'hz;
<span style="margin-left:8px;"></span>642                       assign flash_wp_n = spi_wp_n_oe ? (~uvc_active ? spi_wp_n : 'hz) : 'hz;
<span style="margin-left:8px;"></span>643                     
<span style="margin-left:8px;"></span>644                       assign spi_hold_n   = spi_hold_n_oe ? 'hz : (uvc_active ? uvc_hold_n:flash_hold_n);
<span style="margin-left:8px;"></span>645                       assign uvc_hold_n   = spi_hold_n_oe ? (uvc_active ? spi_hold_n : 'hz) : 'hz;
<span style="margin-left:8px;"></span>646                       assign flash_hold_n = spi_hold_n_oe ? (~uvc_active ? spi_hold_n : 'hz) : 'hz;
<span style="margin-left:8px;"></span>647                     
<span style="margin-left:8px;"></span>648                     
<span style="margin-left:8px;"></span>649                       spi_flash spi_flash_model_inst(
<span style="margin-left:8px;"></span>650                         .SCLK   (spi_clk_out),
<span style="margin-left:8px;"></span>651                         .CS     (spi_cs_n_out),
<span style="margin-left:8px;"></span>652                         .SI     (flash_mosi),
<span style="margin-left:8px;"></span>653                         .SO     (flash_miso),
<span style="margin-left:8px;"></span>654                         .WP     (flash_wp_n),
<span style="margin-left:8px;"></span>655                         .RESET  (config_ss_tb.DUT.config_ss.rst_n_per),
<span style="margin-left:8px;"></span>656                         .SIO3   (flash_hold_n)
<span style="margin-left:8px;"></span>657                       );
<span style="margin-left:8px;"></span>658                     
<span style="margin-left:8px;"></span>659                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>660                     bit fpga_clk0;
<span style="margin-left:8px;"></span>661                     bit fpga_clk1;
<span style="margin-left:8px;"></span>662                     bit [3:0] dma_req_fpga;
<span style="margin-left:8px;"></span>663                     bit [3:0] dma_ack_fpga;
<span style="margin-left:8px;"></span>664                     
<span style="margin-left:8px;"></span>665                     initial
<span style="margin-left:8px;"></span>666                     begin
<span style="margin-left:8px;"></span>667        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>668        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>669        1/1            dma_req_fpga = 4'h0;
<span style="margin-left:8px;"></span>670                     end
<span style="margin-left:8px;"></span>671        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>672        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>673                     
<span style="margin-left:8px;"></span>674                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>675                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>676                       .aresetn  (DUT.rst_n_fpga0)
<span style="margin-left:8px;"></span>677                     );
<span style="margin-left:8px;"></span>678                     
<span style="margin-left:8px;"></span>679                     v_ip_axi_if #(.AXI_DATA_WIDTH(32)) fpga_axi1_if(
<span style="margin-left:8px;"></span>680                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>681                       .aresetn  (DUT.rst_n_fpga1)
<span style="margin-left:8px;"></span>682                     );
<span style="margin-left:8px;"></span>683                     `endif
<span style="margin-left:8px;"></span>684                     
<span style="margin-left:8px;"></span>685                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>686                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>687                         gpt_intf   gpt_if ();
<span style="margin-left:8px;"></span>688                     //Connecting the VIP to XMR of GPT
<span style="margin-left:8px;"></span>689                       assign gpt_if.clk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>690                       assign gpt_if.extclk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>691                       assign gpt_if.gpt_intr  =config_ss_tb.DUT.config_ss.gpt.pit_intr;
<span style="margin-left:8px;"></span>692                       assign gpt_if.ch0_pwm   =config_ss_tb.DUT.config_ss.gpt.ch0_pwm;
<span style="margin-left:8px;"></span>693                       assign gpt_if.ch0_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch0_pwmoe;
<span style="margin-left:8px;"></span>694                       assign gpt_if.ch1_pwm   =config_ss_tb.DUT.config_ss.gpt.ch1_pwm;
<span style="margin-left:8px;"></span>695                       assign gpt_if.ch1_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch1_pwmoe;
<span style="margin-left:8px;"></span>696                       assign gpt_if.ch2_pwm   =config_ss_tb.DUT.config_ss.gpt.ch2_pwm;
<span style="margin-left:8px;"></span>697                       assign gpt_if.ch2_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch2_pwmoe;
<span style="margin-left:8px;"></span>698                       assign gpt_if.ch3_pwm   =config_ss_tb.DUT.config_ss.gpt.ch3_pwm;
<span style="margin-left:8px;"></span>699                       assign gpt_if.ch3_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch3_pwmoe;
<span style="margin-left:8px;"></span>700                       initial begin
<span style="margin-left:8px;"></span>701        1/1              force config_ss_tb.DUT.config_ss.rtc_clk = gpt_if.extclk;
<span style="margin-left:8px;"></span>702                       end
<span style="margin-left:8px;"></span>703                     
<span style="margin-left:8px;"></span>704                     
<span style="margin-left:8px;"></span>705                       acpu_wdt_intf      acpu_wdt_if ();
<span style="margin-left:8px;"></span>706                       bcpu_wdt_intf bcpu_wdt_if();
<span style="margin-left:8px;"></span>707                       
<span style="margin-left:8px;"></span>708                     /** WDT data and control signals signals  */
<span style="margin-left:8px;"></span>709                       /////////////////////////////////////////
<span style="margin-left:8px;"></span>710                     //ACPU WDT
<span style="margin-left:8px;"></span>711                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>712                      
<span style="margin-left:8px;"></span>713                       initial begin
<span style="margin-left:8px;"></span>714        1/1              assign acpu_wdt_if.clk       = config_ss_tb.DUT.config_ss.acpu_wdt.pclk;
<span style="margin-left:8px;"></span>715        1/1              assign acpu_wdt_if.reset     = DUT.config_ss.acpu_wdt.presetn;
<span style="margin-left:8px;"></span>716        1/1              assign acpu_wdt_if.wdt_rst   = DUT.config_ss.acpu_wdt.wdt_rst;
<span style="margin-left:8px;"></span>717        1/1              assign acpu_wdt_if.wdt_int   = DUT.config_ss.acpu_wdt.wdt_int;
<span style="margin-left:8px;"></span>718        1/1              assign acpu_wdt_if.s1   = DUT.config_ss.acpu_wdt.s28;
<span style="margin-left:8px;"></span>719        1/1              assign  acpu_wdt_if.wdt_pause = DUT.config_ss.acpu_wdt.wdt_pause; 
<span style="margin-left:8px;"></span>720                         // @(posedge acpu_wdt_if.clk);
<span style="margin-left:8px;"></span>721                     end
<span style="margin-left:8px;"></span>722                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>723                     //BCPU WDT
<span style="margin-left:8px;"></span>724                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>725                     initial begin
<span style="margin-left:8px;"></span>726        1/1            assign bcpu_wdt_if.clk       = config_ss_tb.DUT.config_ss.bcpu_wdt.pclk;
<span style="margin-left:8px;"></span>727        1/1            assign bcpu_wdt_if.reset          = DUT.config_ss.bcpu_wdt.presetn;
<span style="margin-left:8px;"></span>728        1/1            assign bcpu_wdt_if.bcpu_wdt_rst   = DUT.config_ss.bcpu_wdt.wdt_rst;
<span style="margin-left:8px;"></span>729        1/1            assign bcpu_wdt_if.bcpu_wdt_int   = DUT.config_ss.bcpu_wdt.wdt_int;
<span style="margin-left:8px;"></span>730        1/1            assign bcpu_wdt_if.s1   = DUT.config_ss.bcpu_wdt.s28;
<span style="margin-left:8px;"></span>731        1/1            assign bcpu_wdt_if.bcpu_wdt_pause = DUT.config_ss.bcpu_wdt.wdt_pause; 
<span style="margin-left:8px;"></span>732                       // @(posedge acpu_wdt_if.clk);
<span style="margin-left:8px;"></span>733                       end
<span style="margin-left:8px;"></span>734                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>735                     	logic scl_o        ;
<span style="margin-left:8px;"></span>736                     	logic sda_o        ;
<span style="margin-left:8px;"></span>737                     	logic scl_i        ;
<span style="margin-left:8px;"></span>738                     	logic sda_i        ;
<span style="margin-left:8px;"></span>739                     
<span style="margin-left:8px;"></span>740                     //`ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>741                     	assign i2c_if.clk    = config_ss_tb.DUT.config_ss.clk_i2c;
<span style="margin-left:8px;"></span>742                     	assign i2c_if.resetn = DUT.config_ss.rst_n_per;
<span style="margin-left:8px;"></span>743                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>744                     	//assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>745                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>746                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>747                       assign i2c_if.sda_o  = sda_o;
<span style="margin-left:8px;"></span>748                       assign i2c_if.i2c_intr = config_ss_tb.DUT.config_ss.i2c_irq;
<span style="margin-left:8px;"></span>749                       initial begin
<span style="margin-left:8px;"></span>750        1/1          	force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>751        1/1          	force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>752        1/1                  force DUT.config_ss.i2c_u.scl_i = i2c_if.scl;
<span style="margin-left:8px;"></span>753                       end
<span style="margin-left:8px;"></span>754                     //`endif
<span style="margin-left:8px;"></span>755                     
<span style="margin-left:8px;"></span>756                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>757                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>758                     
<span style="margin-left:8px;"></span>759                       logic ph_s, ph_d, ph_a, ph_p;
<span style="margin-left:8px;"></span>760                       assign ph_s = DUT.config_ss.i2c_u.u_apbslv.phase_S;
<span style="margin-left:8px;"></span>761                       assign ph_d = DUT.config_ss.i2c_u.u_apbslv.phase_dat;
<span style="margin-left:8px;"></span>762                       assign ph_a = DUT.config_ss.i2c_u.u_apbslv.phase_adr;
<span style="margin-left:8px;"></span>763                       assign ph_p = DUT.config_ss.i2c_u.u_apbslv.phase_P;
<span style="margin-left:8px;"></span>764                       i2c_checker check(
<span style="margin-left:8px;"></span>765                     	.clk(i2c_if.clk), .reset(i2c_if.resetn),
<span style="margin-left:8px;"></span>766                     	.phase_start(ph_s), .phase_data(ph_d), .phase_addr(ph_a), .phase_stop(ph_p),
<span style="margin-left:8px;"></span>767                     	.start_cond(i2c_if.start_cond), .stop_cond(i2c_if.stop_cond)
<span style="margin-left:8px;"></span>768                     	);
<span style="margin-left:8px;"></span>769                     
<span style="margin-left:8px;"></span>770                       gpio_if gpio_vif (.pclk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>771                                         .ext_clk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>772                                         .p_resetn(DUT.config_ss.gpio.presetn)
<span style="margin-left:8px;"></span>773                                       );
<span style="margin-left:8px;"></span>774                     
<span style="margin-left:8px;"></span>775                       `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>776                         bit switch_debounce;
<span style="margin-left:8px;"></span>777                         initial begin
<span style="margin-left:8px;"></span>778                           wait(!switch_debounce);
<span style="margin-left:8px;"></span>779                           @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>780                           while(switch_debounce == 1'b0) begin
<span style="margin-left:8px;"></span>781                             force DUT.config_ss.gpio.extclk = 1'b1;
<span style="margin-left:8px;"></span>782                             repeat(2) @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>783                             force DUT.config_ss.gpio.extclk = 1'b0;
<span style="margin-left:8px;"></span>784                             repeat(2) @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>785                           end
<span style="margin-left:8px;"></span>786                           release DUT.config_ss.gpio.extclk;
<span style="margin-left:8px;"></span>787                           release DUT.config_ss.gpio.atcgpio100_apbslv.gpio_db_clk;
<span style="margin-left:8px;"></span>788                         end
<span style="margin-left:8px;"></span>789                       `endif
<span style="margin-left:8px;"></span>790                     
<span style="margin-left:8px;"></span>791                       // GPIO pad pins
<span style="margin-left:8px;"></span>792                       wire [31:0] PE, IE, C, DS0, DS1, I, OEN, PS, SL, ST0, ST1, HE, DS2, ST,PU, PD;
<span style="margin-left:8px;"></span>793                       wire [31:0] PAD;
<span style="margin-left:8px;"></span>794                     
<span style="margin-left:8px;"></span>795                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>796                     
<span style="margin-left:8px;"></span>797                     	initial begin
<span style="margin-left:8px;"></span>798        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_799');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">799        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_799');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_799" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>799.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>799.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>799.3                      `endif 
<span style="margin-left:8px;"></span>799.4                      begin 
<span style="margin-left:8px;"></span>799.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>799.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 799, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>799.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>800                     
<span style="margin-left:8px;"></span>801        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>802                     
<span style="margin-left:8px;"></span>803        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>804                     
<span style="margin-left:8px;"></span>805                       `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>806        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart_env&quot;,&quot;uart_vif&quot;, uart_if);
<span style="margin-left:8px;"></span>807                       `endif
<span style="margin-left:8px;"></span>808                     
<span style="margin-left:8px;"></span>809                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>810                         // axi vif set
<span style="margin-left:8px;"></span>811        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>812                       `endif
<span style="margin-left:8px;"></span>813                     
<span style="margin-left:8px;"></span>814                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>815                         // FPGA vifs set
<span style="margin-left:8px;"></span>816        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>817        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(32)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>818                       `endif
<span style="margin-left:8px;"></span>819                     
<span style="margin-left:8px;"></span>820                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>821        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>822                       `endif
<span style="margin-left:8px;"></span>823                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>824        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>825                     
<span style="margin-left:8px;"></span>826        1/1              uvm_config_db#(virtual axi4_ddr0_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi0&quot;, ddr_axi0);
<span style="margin-left:8px;"></span>827        1/1              uvm_config_db#(virtual axi4_ddr1_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi1&quot;, ddr_axi1);
<span style="margin-left:8px;"></span>828        1/1              uvm_config_db#(virtual axi4_ddr2_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi2&quot;, ddr_axi2);
<span style="margin-left:8px;"></span>829        1/1              uvm_config_db#(virtual axi4_ddr3_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi3&quot;, ddr_axi3);
<span style="margin-left:8px;"></span>830                     
<span style="margin-left:8px;"></span>831        1/1              uvm_config_db#(virtual  gpt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.gpt_env&quot;, &quot;vif&quot;, gpt_if);
<span style="margin-left:8px;"></span>832        1/1              uvm_config_db#(virtual acpu_wdt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.wdt_env&quot;, &quot;acpu_wdt_if&quot;, acpu_wdt_if);
<span style="margin-left:8px;"></span>833        1/1          		uvm_config_db#(virtual bcpu_wdt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.wdt_env&quot;, &quot;bcpu_wdt_if&quot;, bcpu_wdt_if);
<span style="margin-left:8px;"></span>834                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>835        1/1              uvm_config_db#(virtual svt_ethernet_txrx_if)::set(uvm_root::get(),&quot;uvm_test_top.env.gbe_phy_agnt&quot;, &quot;if_port&quot;, phy_ethernet_if);
<span style="margin-left:8px;"></span>836                     `endif
<span style="margin-left:8px;"></span>837                     
<span style="margin-left:8px;"></span>838                         // GPIO interface
<span style="margin-left:8px;"></span>839        1/1              uvm_config_db #(virtual gpio_if):: set(uvm_root::get(),&quot;*&quot;,&quot;gpio_vif&quot;,gpio_vif);
<span style="margin-left:8px;"></span>840                     
<span style="margin-left:8px;"></span>841                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>842                     
<span style="margin-left:8px;"></span>843        1/1              uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(),&quot;uvm_test_top.env.spi_env&quot;,&quot;master_vif&quot;, spi_master_if);
<span style="margin-left:8px;"></span>844                     
<span style="margin-left:8px;"></span>845                         /** Set the SLAVE BFM Port Interface to factory */
<span style="margin-left:8px;"></span>846        1/1              uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(),&quot;uvm_test_top.env.spi_env&quot;,&quot;slave_vif&quot;, spi_slave_if);
<span style="margin-left:8px;"></span>847                     
<span style="margin-left:8px;"></span>848                         /** Set the simulation cycle to factory */
<span style="margin-left:8px;"></span>849        1/1              uvm_config_db#(int)::set(uvm_root::get(),&quot;uvm_test_top&quot;,&quot;simulation_cycle&quot;, simulation_cycle);
<span style="margin-left:8px;"></span>850                     
<span style="margin-left:8px;"></span>851                     		// uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>852                     `endif
<span style="margin-left:8px;"></span>853                         //
<span style="margin-left:8px;"></span>854        1/1              uvm_config_db#(virtual uvc_spi_if)::set(uvm_root::get(),&quot;uvm_test_top.env.spi_slave_agent&quot;,&quot;vif&quot;, spi_slave_model_if);
<span style="margin-left:8px;"></span>855                     
<span style="margin-left:8px;"></span>856                         // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>857        1/1          		uvm_config_db#(virtual fcb_config_interface)::set(uvm_root::get(), &quot;uvm_test_top.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
<span style="margin-left:8px;"></span>858        1/1          		uvm_config_db#(virtual pcb_interface)::set(uvm_root::get(),&quot;uvm_test_top.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
<span style="margin-left:8px;"></span>859        1/1          		run_test();
<span style="margin-left:8px;"></span>860                     	end
<span style="margin-left:8px;"></span>861                     
<span style="margin-left:8px;"></span>862                       // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>863                       // initial
<span style="margin-left:8px;"></span>864                       // begin
<span style="margin-left:8px;"></span>865                       //   `uvm_info(&quot;FCB CONFIG DONE TRIG WAIT&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>866                       //   wait(DUT.soc_fpga_intf_u.fcb_u.cfg_done_o);
<span style="margin-left:8px;"></span>867                       //   `uvm_info(&quot;FCB CONFIG DONE TRIGGERED&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>868                       // end
<span style="margin-left:8px;"></span>869                     
<span style="margin-left:8px;"></span>870        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>871                     
<span style="margin-left:8px;"></span>872                     `ifndef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>873                       acpu_mem_init acpu_mem_init ();
<span style="margin-left:8px;"></span>874                     
<span style="margin-left:8px;"></span>875                     `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>876                       `ifdef NDS_AXI_ARUSER_WIDTH
<span style="margin-left:8px;"></span>877                         parameter NDS_AXI_ARUSER_WIDTH = `NDS_AXI_ARUSER_WIDTH;
<span style="margin-left:8px;"></span>878                       `else
<span style="margin-left:8px;"></span>879                         parameter NDS_AXI_ARUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>880                       `endif
<span style="margin-left:8px;"></span>881                     `else
<span style="margin-left:8px;"></span>882                       parameter NDS_AXI_ARUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>883                     `endif
<span style="margin-left:8px;"></span>884                     
<span style="margin-left:8px;"></span>885                     `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>886                       `ifdef NDS_AXI_AWUSER_WIDTH
<span style="margin-left:8px;"></span>887                         parameter NDS_AXI_AWUSER_WIDTH = `NDS_AXI_AWUSER_WIDTH;
<span style="margin-left:8px;"></span>888                       `else
<span style="margin-left:8px;"></span>889                         parameter NDS_AXI_AWUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>890                       `endif
<span style="margin-left:8px;"></span>891                     `else
<span style="margin-left:8px;"></span>892                       parameter NDS_AXI_AWUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>893                     `endif
<span style="margin-left:8px;"></span>894                     
<span style="margin-left:8px;"></span>895                     axi_monitor #(
<span style="margin-left:8px;"></span>896                     	.ADDR_WIDTH      (32                            ), //NDS_BIU_ADDR_WIDTH
<span style="margin-left:8px;"></span>897                     	.ARUSER_WIDTH    (NDS_AXI_ARUSER_WIDTH          ),
<span style="margin-left:8px;"></span>898                     	.AWUSER_WIDTH    (NDS_AXI_AWUSER_WIDTH          ),
<span style="margin-left:8px;"></span>899                     	.AXI4            (1                             ),
<span style="margin-left:8px;"></span>900                     	.DATA_WIDTH      (3                             ), //$clog2(`NDS_BIU_DATA_WIDTH/8) log2 64/8  = 3
<span style="margin-left:8px;"></span>901                     	.ID_WIDTH        (4                             ), //`ATCBMC300_ID_WIDTH
<span style="margin-left:8px;"></span>902                     	.MASTER_ID       (10                            ),
<span style="margin-left:8px;"></span>903                     	.WAIT_ARREADY    (150                           ),
<span style="margin-left:8px;"></span>904                     	.WAIT_AWREADY    (150                           ),
<span style="margin-left:8px;"></span>905                     	.WAIT_READ_DATA_LIMIT(300                       ),
<span style="margin-left:8px;"></span>906                     	.WAIT_RREADY     (150                           ),
<span style="margin-left:8px;"></span>907                     	.WAIT_WREADY     (150                           )
<span style="margin-left:8px;"></span>908                     ) axi_monitor (
<span style="margin-left:8px;"></span>909                     	.aclk    (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk         ),
<span style="margin-left:8px;"></span>910                     	.aresetn (config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n   ),
<span style="margin-left:8px;"></span>911                     	.awid    (config_ss_tb.DUT.acpu.u_kv_core_top0.awid           ),
<span style="margin-left:8px;"></span>912                     	.awaddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr         ),
<span style="margin-left:8px;"></span>913                     	.awlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen          ),
<span style="margin-left:8px;"></span>914                     	.awsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize         ),
<span style="margin-left:8px;"></span>915                     	.awburst (config_ss_tb.DUT.acpu.u_kv_core_top0.awburst        ),
<span style="margin-left:8px;"></span>916                     	.awlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.awlock}  ),
<span style="margin-left:8px;"></span>917                     	.awcache (config_ss_tb.DUT.acpu.u_kv_core_top0.awcache        ),
<span style="margin-left:8px;"></span>918                     	.awprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot         ),
<span style="margin-left:8px;"></span>919                     	.awvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid        ),
<span style="margin-left:8px;"></span>920                     	.awready (config_ss_tb.DUT.acpu.u_kv_core_top0.awready        ),
<span style="margin-left:8px;"></span>921                        `ifdef NDS_AXI_AWREGION_SUPPORT
<span style="margin-left:8px;"></span>922                     	.awregion(4'h0),
<span style="margin-left:8px;"></span>923                        `endif
<span style="margin-left:8px;"></span>924                        `ifdef NDS_AXI_AWQOS_SUPPORT
<span style="margin-left:8px;"></span>925                     	.awqos   (4'h0),
<span style="margin-left:8px;"></span>926                        `endif
<span style="margin-left:8px;"></span>927                        `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>928                     	.awuser  ('h0),
<span style="margin-left:8px;"></span>929                        `endif
<span style="margin-left:8px;"></span>930                     	.wid     ({4{1'b0}}), //{config_ss_tb.DUT.acpu.u_kv_core_top0.awid[3:0]}
<span style="margin-left:8px;"></span>931                     	.wdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata          ),
<span style="margin-left:8px;"></span>932                     	.wstrb   (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb          ),
<span style="margin-left:8px;"></span>933                     	.wlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast          ),
<span style="margin-left:8px;"></span>934                     	.wvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid         ),
<span style="margin-left:8px;"></span>935                     	.wready  (config_ss_tb.DUT.acpu.u_kv_core_top0.wready         ),
<span style="margin-left:8px;"></span>936                        `ifdef NDS_AXI_WUSER_SUPPORT
<span style="margin-left:8px;"></span>937                     	.wuser   ('h0),
<span style="margin-left:8px;"></span>938                        `endif
<span style="margin-left:8px;"></span>939                     	.bid     (config_ss_tb.DUT.acpu.u_kv_core_top0.bid            ),
<span style="margin-left:8px;"></span>940                     	.bresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.bresp          ),
<span style="margin-left:8px;"></span>941                     	.bvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.bvalid         ),
<span style="margin-left:8px;"></span>942                     	.bready  (config_ss_tb.DUT.acpu.u_kv_core_top0.bready         ),
<span style="margin-left:8px;"></span>943                        `ifdef NDS_AXI_BUSER_SUPPORT
<span style="margin-left:8px;"></span>944                     	.buser   ('h0),
<span style="margin-left:8px;"></span>945                        `endif
<span style="margin-left:8px;"></span>946                     	.arid    (config_ss_tb.DUT.acpu.u_kv_core_top0.arid           ),
<span style="margin-left:8px;"></span>947                     	.araddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr         ),
<span style="margin-left:8px;"></span>948                     	.arlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen          ),
<span style="margin-left:8px;"></span>949                     	.arsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize         ),
<span style="margin-left:8px;"></span>950                     	.arburst (config_ss_tb.DUT.acpu.u_kv_core_top0.arburst        ),
<span style="margin-left:8px;"></span>951                     	.arlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.arlock}  ),
<span style="margin-left:8px;"></span>952                     	.arcache (config_ss_tb.DUT.acpu.u_kv_core_top0.arcache        ),
<span style="margin-left:8px;"></span>953                     	.arprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot         ),
<span style="margin-left:8px;"></span>954                     	.arvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid        ),
<span style="margin-left:8px;"></span>955                     	.arready (config_ss_tb.DUT.acpu.u_kv_core_top0.arready        ),
<span style="margin-left:8px;"></span>956                        `ifdef NDS_AXI_ARREGION_SUPPORT
<span style="margin-left:8px;"></span>957                     	.arregion('h0),
<span style="margin-left:8px;"></span>958                        `endif
<span style="margin-left:8px;"></span>959                        `ifdef NDS_AXI_ARQOS_SUPPORT
<span style="margin-left:8px;"></span>960                     	.arqos   ('h0),
<span style="margin-left:8px;"></span>961                        `endif
<span style="margin-left:8px;"></span>962                        `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>963                     	.aruser  ('h0),
<span style="margin-left:8px;"></span>964                        `endif
<span style="margin-left:8px;"></span>965                     	.rid     (config_ss_tb.DUT.acpu.u_kv_core_top0.rid            ),
<span style="margin-left:8px;"></span>966                     	.rdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.rdata          ),
<span style="margin-left:8px;"></span>967                     	.rresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.rresp          ),
<span style="margin-left:8px;"></span>968                     	.rlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.rlast          ),
<span style="margin-left:8px;"></span>969                     	.rvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.rvalid         ),
<span style="margin-left:8px;"></span>970                        `ifdef NDS_AXI_RUSER_SUPPORT
<span style="margin-left:8px;"></span>971                     	.ruser   ('h0),
<span style="margin-left:8px;"></span>972                        `endif
<span style="margin-left:8px;"></span>973                     	.rready  (config_ss_tb.DUT.acpu.u_kv_core_top0.rready         )
<span style="margin-left:8px;"></span>974                     );
<span style="margin-left:8px;"></span>975                     
<span style="margin-left:8px;"></span>976                     `ifdef NDS_AE350_MULTI_HART
<span style="margin-left:8px;"></span>977                       `ifdef AE350_ONLY_HART0_RESETRUN
<span style="margin-left:8px;"></span>978                         `ifdef NDS_HART0_RUN
<span style="margin-left:8px;"></span>979                           parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>980                         `else
<span style="margin-left:8px;"></span>981                           parameter RUN_HART_NUM = 2;
<span style="margin-left:8px;"></span>982                         `endif
<span style="margin-left:8px;"></span>983                       `else
<span style="margin-left:8px;"></span>984                         parameter RUN_HART_NUM = `NDS_NHART;
<span style="margin-left:8px;"></span>985                       `endif
<span style="margin-left:8px;"></span>986                     `else
<span style="margin-left:8px;"></span>987                       parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>988                     `endif
<span style="margin-left:8px;"></span>989                     
<span style="margin-left:8px;"></span>990                     wire [31:0] sys2hbmc_haddr;
<span style="margin-left:8px;"></span>991                     wire [2:0] sys2hbmc_hburst;
<span style="margin-left:8px;"></span>992                     wire [3:0] sys2hbmc_hprot;
<span style="margin-left:8px;"></span>993                     wire [2:0] sys2hbmc_hsize;
<span style="margin-left:8px;"></span>994                     wire [1:0] sys2hbmc_htrans;
<span style="margin-left:8px;"></span>995                     wire [63:0] sys2hbmc_hwdata;
<span style="margin-left:8px;"></span>996                     wire sys2hbmc_hwrite;
<span style="margin-left:8px;"></span>997                     wire hbmc2sys_hready;
<span style="margin-left:8px;"></span>998                     wire [63:0] hbmc2sys_hrdata;
<span style="margin-left:8px;"></span>999                     wire [1:0] hbmc2sys_hresp;
<span style="margin-left:8px;"></span>1000                    
<span style="margin-left:8px;"></span>1001                    atcaxi2ahb200 #(
<span style="margin-left:8px;"></span>1002                    	.ADDR_WIDTH      (32),
<span style="margin-left:8px;"></span>1003                    	.DATA_WIDTH      (64),
<span style="margin-left:8px;"></span>1004                    	.ID_WIDTH        (4)
<span style="margin-left:8px;"></span>1005                    ) axi2ahb_hbmc (
<span style="margin-left:8px;"></span>1006                    	.araddr (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr  ),
<span style="margin-left:8px;"></span>1007                    	.arburst(config_ss_tb.DUT.acpu.u_kv_core_top0.arburst ),
<span style="margin-left:8px;"></span>1008                    	.arcache(config_ss_tb.DUT.acpu.u_kv_core_top0.arcache ),
<span style="margin-left:8px;"></span>1009                    	.arid   (config_ss_tb.DUT.acpu.u_kv_core_top0.arid    ),
<span style="margin-left:8px;"></span>1010                    	.arlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen   ),
<span style="margin-left:8px;"></span>1011                    	.arlock (config_ss_tb.DUT.acpu.u_kv_core_top0.arlock  ),
<span style="margin-left:8px;"></span>1012                    	.arprot (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot  ),
<span style="margin-left:8px;"></span>1013                    	.arready(),
<span style="margin-left:8px;"></span>1014                    	.arsize (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize  ),
<span style="margin-left:8px;"></span>1015                    	.arvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid ),
<span style="margin-left:8px;"></span>1016                    	.awaddr (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr  ),
<span style="margin-left:8px;"></span>1017                    	.awburst(config_ss_tb.DUT.acpu.u_kv_core_top0.awburst ),
<span style="margin-left:8px;"></span>1018                    	.awcache(config_ss_tb.DUT.acpu.u_kv_core_top0.awcache ),
<span style="margin-left:8px;"></span>1019                    	.awid   (config_ss_tb.DUT.acpu.u_kv_core_top0.awid    ),
<span style="margin-left:8px;"></span>1020                    	.awlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen   ),
<span style="margin-left:8px;"></span>1021                    	.awlock (config_ss_tb.DUT.acpu.u_kv_core_top0.awlock  ),
<span style="margin-left:8px;"></span>1022                    	.awprot (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot  ),
<span style="margin-left:8px;"></span>1023                    	.awready(),
<span style="margin-left:8px;"></span>1024                    	.awsize (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize  ),
<span style="margin-left:8px;"></span>1025                    	.awvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid ),
<span style="margin-left:8px;"></span>1026                    	.bid    (),
<span style="margin-left:8px;"></span>1027                    	.bready (config_ss_tb.DUT.acpu.u_kv_core_top0.bready  ),
<span style="margin-left:8px;"></span>1028                    	.bresp  (),
<span style="margin-left:8px;"></span>1029                    	.bvalid (),
<span style="margin-left:8px;"></span>1030                    	.rdata  (),
<span style="margin-left:8px;"></span>1031                    	.rid    (),
<span style="margin-left:8px;"></span>1032                    	.rlast  (),
<span style="margin-left:8px;"></span>1033                    	.rready (config_ss_tb.DUT.acpu.u_kv_core_top0.rready  ),
<span style="margin-left:8px;"></span>1034                    	.rresp  (),
<span style="margin-left:8px;"></span>1035                    	.rvalid (),
<span style="margin-left:8px;"></span>1036                    	.wdata  (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata   ),
<span style="margin-left:8px;"></span>1037                    	.wlast  (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast   ),
<span style="margin-left:8px;"></span>1038                    	.wready (),
<span style="margin-left:8px;"></span>1039                    	.wstrb  (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb   ),
<span style="margin-left:8px;"></span>1040                    	.wvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid  ),
<span style="margin-left:8px;"></span>1041                    	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk  ), //hclk
<span style="margin-left:8px;"></span>1042                    	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n), //hresetn
<span style="margin-left:8px;"></span>1043                    	.aclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk      ),
<span style="margin-left:8px;"></span>1044                    	.aresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n),
<span style="margin-left:8px;"></span>1045                    	.haddr  (sys2hbmc_haddr   ),
<span style="margin-left:8px;"></span>1046                    	.hburst (sys2hbmc_hburst  ),
<span style="margin-left:8px;"></span>1047                    	.hprot  (sys2hbmc_hprot   ),
<span style="margin-left:8px;"></span>1048                    	.hrdata (hbmc2sys_hrdata  ),
<span style="margin-left:8px;"></span>1049                    	.hready (hbmc2sys_hready  ),
<span style="margin-left:8px;"></span>1050                    	.hresp  (hbmc2sys_hresp[0]),
<span style="margin-left:8px;"></span>1051                    	.hsize  (sys2hbmc_hsize   ),
<span style="margin-left:8px;"></span>1052                    	.htrans (sys2hbmc_htrans  ),
<span style="margin-left:8px;"></span>1053                    	.hwdata (sys2hbmc_hwdata  ),
<span style="margin-left:8px;"></span>1054                    	.hwrite (sys2hbmc_hwrite  )
<span style="margin-left:8px;"></span>1055                    );
<span style="margin-left:8px;"></span>1056                    
<span style="margin-left:8px;"></span>1057                    acpu_ahb_sim_control #(
<span style="margin-left:8px;"></span>1058                    	.BASE            (20'h80000   ),
<span style="margin-left:8px;"></span>1059                    	.HMASTER_START   (4'd0        ),
<span style="margin-left:8px;"></span>1060                    	.RUN_HART_NUM    (RUN_HART_NUM)
<span style="margin-left:8px;"></span>1061                    ) acpu_sim_control (
<span style="margin-left:8px;"></span>1062                    	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk       ),
<span style="margin-left:8px;"></span>1063                    	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n ),
<span style="margin-left:8px;"></span>1064                    	.haddr  (sys2hbmc_haddr    ),
<span style="margin-left:8px;"></span>1065                    	.htrans (sys2hbmc_htrans   ),
<span style="margin-left:8px;"></span>1066                    	.hwrite (sys2hbmc_hwrite   ),
<span style="margin-left:8px;"></span>1067                    	.hsize  (sys2hbmc_hsize    ),
<span style="margin-left:8px;"></span>1068                    	.hburst (sys2hbmc_hburst   ),
<span style="margin-left:8px;"></span>1069                    	.hprot  (sys2hbmc_hprot    ),
<span style="margin-left:8px;"></span>1070                    	.hwdata (sys2hbmc_hwdata   ),
<span style="margin-left:8px;"></span>1071                    	.hreadyi(1'h1),
<span style="margin-left:8px;"></span>1072                    	.hsel   (1'h1),
<span style="margin-left:8px;"></span>1073                    	.hmaster(4'h0),
<span style="margin-left:8px;"></span>1074                    	.hrdata (hbmc2sys_hrdata),
<span style="margin-left:8px;"></span>1075                    	.hresp  (hbmc2sys_hresp ),
<span style="margin-left:8px;"></span>1076                    	.hready (hbmc2sys_hready),
<span style="margin-left:8px;"></span>1077                    	.hsplit (),
<span style="margin-left:8px;"></span>1078                      .test_finished(config_ss_env_intf.acpu_test_finished)
<span style="margin-left:8px;"></span>1079                    );
<span style="margin-left:8px;"></span>1080                    `endif
<span style="margin-left:8px;"></span>1081                    
<span style="margin-left:8px;"></span>1082                    `ifndef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>1083                      bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>1084                    
<span style="margin-left:8px;"></span>1085                      defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>1086                      defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>1087                      defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>1088                      defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>1089                    
<span style="margin-left:8px;"></span>1090                      ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>1091                        .hclk       (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk          ),
<span style="margin-left:8px;"></span>1092                        .hresetn    (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n      ),
<span style="margin-left:8px;"></span>1093                        .hmaster    (4'd0                                                           ),
<span style="margin-left:8px;"></span>1094                        .hmastlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>1095                        .hselx      (32'h1                                                          ),
<span style="margin-left:8px;"></span>1096                        .haddr      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr             ),
<span style="margin-left:8px;"></span>1097                        .htrans     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans            ),
<span style="margin-left:8px;"></span>1098                        .hwrite     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite            ),
<span style="margin-left:8px;"></span>1099                        .hsize      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize             ),
<span style="margin-left:8px;"></span>1100                        .hburst     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst            ),
<span style="margin-left:8px;"></span>1101                        .hprot      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot             ),
<span style="margin-left:8px;"></span>1102                        .hwdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata            ),
<span style="margin-left:8px;"></span>1103                        .hrdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hrdata            ),
<span style="margin-left:8px;"></span>1104                        .hready     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready            ),
<span style="margin-left:8px;"></span>1105                        .hresp      ({1'b0,config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hresp}      ),
<span style="margin-left:8px;"></span>1106                        .hllsc_req  (1'b0                                                           ),
<span style="margin-left:8px;"></span>1107                        .hllsc_error(1'b0                                                           ),
<span style="margin-left:8px;"></span>1108                        .hm0_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>1109                        .hm0_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>1110                        .hm1_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>1111                        .hm1_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>1112                        .hm2_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>1113                        .hm2_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>1114                        .hm3_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>1115                        .hm3_hlock  (1'b0                                                           )
<span style="margin-left:8px;"></span>1116                      );
<span style="margin-left:8px;"></span>1117                    
<span style="margin-left:8px;"></span>1118                      defparam bcpu_sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>1119                      defparam bcpu_sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>1120                      bcpu_ahb_sim_control bcpu_sim_control (
<span style="margin-left:8px;"></span>1121                        .hclk   (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk              ),
<span style="margin-left:8px;"></span>1122                        .hresetn(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n          ),
<span style="margin-left:8px;"></span>1123                        .haddr  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr                 ),
<span style="margin-left:8px;"></span>1124                        .htrans (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans                ),
<span style="margin-left:8px;"></span>1125                        .hwrite (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite                ),
<span style="margin-left:8px;"></span>1126                        .hsize  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize                 ),
<span style="margin-left:8px;"></span>1127                        .hburst (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst                ),
<span style="margin-left:8px;"></span>1128                        .hprot  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot                 ),
<span style="margin-left:8px;"></span>1129                        .hwdata (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata                ),
<span style="margin-left:8px;"></span>1130                        .hreadyi(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready                ),
<span style="margin-left:8px;"></span>1131                        .hsel   (1'b1                                                               ),
<span style="margin-left:8px;"></span>1132                        .hmaster(4'h0                                                               ),
<span style="margin-left:8px;"></span>1133                        .hrdata (                                                                   ),
<span style="margin-left:8px;"></span>1134                        .hresp  (                                                                   ),
<span style="margin-left:8px;"></span>1135                        .hready (                                                                   ),
<span style="margin-left:8px;"></span>1136                        .hsplit (                                                                   ),
<span style="margin-left:8px;"></span>1137                        .test_finished(config_ss_env_intf.bcpu_test_finished                        )
<span style="margin-left:8px;"></span>1138                      );
<span style="margin-left:8px;"></span>1139                    
<span style="margin-left:8px;"></span>1140                      defparam bcpu_instn_pipe_mon.XLEN = 32;
<span style="margin-left:8px;"></span>1141                      defparam bcpu_instn_pipe_mon.VALEN = 32;
<span style="margin-left:8px;"></span>1142                      defparam bcpu_instn_pipe_mon.EXTVALEN = 32;
<span style="margin-left:8px;"></span>1143                      defparam bcpu_instn_pipe_mon.PALEN = 32;
<span style="margin-left:8px;"></span>1144                      defparam bcpu_instn_pipe_mon.FLEN  = 0;
<span style="margin-left:8px;"></span>1145                      bcpu_instn_pipe_mon bcpu_instn_pipe_mon();
<span style="margin-left:8px;"></span>1146                    `endif
<span style="margin-left:8px;"></span>1147                    
<span style="margin-left:8px;"></span>1148                    	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>1149                    
<span style="margin-left:8px;"></span>1150                    	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>1151                    
<span style="margin-left:8px;"></span>1152                    bit autoflow_en = 1'b0;
<span style="margin-left:8px;"></span>1153                    bit uart0_1_vip = 1'b0;  // 0 for uart0 and 1 for uart1
<span style="margin-left:8px;"></span>1154                    bit uart0_1_ip = 1'b0; 
<span style="margin-left:8px;"></span>1155                    
<span style="margin-left:8px;"></span>1156                    initial begin
<span style="margin-left:8px;"></span>1157                    
<span style="margin-left:8px;"></span>1158                    
<span style="margin-left:8px;"></span>1159                    `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1160                    
<span style="margin-left:8px;"></span>1161       1/1                 force DUT.config_ss.uart0.uart_sin  = (!uart0_1_vip) ? uart_if.sin : 1'b1;
<span style="margin-left:8px;"></span>1162       1/1                 force uart_if.sout  = (!uart0_1_vip) ? DUT.config_ss.uart0.uart_sout : DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>1163       1/1                 force DUT.config_ss.uart0.uart_ctsn = (!uart0_1_vip) ? uart_if.rts : 1'b0;
<span style="margin-left:8px;"></span>1164       1/1                 force DUT.config_ss.uart1.uart_sin  = uart0_1_vip ? uart_if.sin : 1'b1;
<span style="margin-left:8px;"></span>1165       1/1                 force DUT.config_ss.uart1.uart_ctsn = uart0_1_vip ? uart_if.rts : 1'b0;
<span style="margin-left:8px;"></span>1166       1/1                 force uart_if.cts = (!uart0_1_vip) ? ((autoflow_en)? DUT.config_ss.uart0.uart_rtsn : ~DUT.config_ss.uart0.uart_rtsn) : ((autoflow_en)? DUT.config_ss.uart1.uart_rtsn : ~DUT.config_ss.uart1.uart_rtsn);
<span style="margin-left:8px;"></span>1167                    
<span style="margin-left:8px;"></span>1168                    `else
<span style="margin-left:8px;"></span>1169                    
<span style="margin-left:8px;"></span>1170                          force lb0_sout = DUT.config_ss.uart0.uart_sout;
<span style="margin-left:8px;"></span>1171                          force DUT.config_ss.uart0.uart_sin = lb1_sout;
<span style="margin-left:8px;"></span>1172                          force DUT.config_ss.uart0.uart_ctsn= lb1_rts ;
<span style="margin-left:8px;"></span>1173                          force lb0_rts = DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>1174                    
<span style="margin-left:8px;"></span>1175                          force lb1_sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>1176                          force DUT.config_ss.uart1.uart_sin  = lb0_sout;
<span style="margin-left:8px;"></span>1177                          force DUT.config_ss.uart1.uart_ctsn = lb0_rts;
<span style="margin-left:8px;"></span>1178                          force lb1_rts = DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>1179                    
<span style="margin-left:8px;"></span>1180                    `endif
<span style="margin-left:8px;"></span>1181                    
<span style="margin-left:8px;"></span>1182                    
<span style="margin-left:8px;"></span>1183                    end
<span style="margin-left:8px;"></span>1184                    
<span style="margin-left:8px;"></span>1185                    
<span style="margin-left:8px;"></span>1186                    `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>1187                    always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>1188                    begin
<span style="margin-left:8px;"></span>1189                      if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>1190                     	 $assertkill;
<span style="margin-left:8px;"></span>1191                    end
<span style="margin-left:8px;"></span>1192                      `endif
<span style="margin-left:8px;"></span>1193                    
<span style="margin-left:8px;"></span>1194                      reg   [ 3:0] rgmii_rxd_buff   ;
<span style="margin-left:8px;"></span>1195                      reg          rgmii_rx_ctl_buff;
<span style="margin-left:8px;"></span>1196                      bit          buffer_en = 0    ;
<span style="margin-left:8px;"></span>1197                    
<span style="margin-left:8px;"></span>1198                    	logic [ 3:0] rgmii_txd        ;
<span style="margin-left:8px;"></span>1199                    	logic        rgmii_tx_ctl     ;
<span style="margin-left:8px;"></span>1200                    	logic [ 3:0] rgmii_rxd        ;
<span style="margin-left:8px;"></span>1201                    	logic        rgmii_rx_ctl     ;
<span style="margin-left:8px;"></span>1202                      logic        rgmii_rxc        ;
<span style="margin-left:8px;"></span>1203                    
<span style="margin-left:8px;"></span>1204                    	logic        rgmii_rx_ctl_vip ;
<span style="margin-left:8px;"></span>1205                      logic [ 3:0] rgmii_rxd_vip    ;
<span style="margin-left:8px;"></span>1206                      bit          clk_skew_en = 0  ;
<span style="margin-left:8px;"></span>1207                    
<span style="margin-left:8px;"></span>1208                      bit          rgmii_rxc_125mhz ;
<span style="margin-left:8px;"></span>1209                    
<span style="margin-left:8px;"></span>1210                      assign rgmii_rxc_125mhz = clk_skew_en ? clk_125mhz_d : clk_125mhz;
<span style="margin-left:8px;"></span>1211                    
<span style="margin-left:8px;"></span>1212                      assign rgmii_rxc     =  (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 )        ? rgmii_rxc_125mhz  :
<span style="margin-left:8px;"></span>1213                                              (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
<span style="margin-left:8px;"></span>1214                                                                                                        clk_2_5mhz        ;
<span style="margin-left:8px;"></span>1215                      assign rgmii_rxd     =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     :
<span style="margin-left:8px;"></span>1216                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rxd_buff    :
<span style="margin-left:8px;"></span>1217                                                                                                        rgmii_txd         ;
<span style="margin-left:8px;"></span>1218                      assign rgmii_rx_ctl  =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
<span style="margin-left:8px;"></span>1219                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rx_ctl_buff :
<span style="margin-left:8px;"></span>1220                                                                                                        rgmii_tx_ctl      ;
<span style="margin-left:8px;"></span>1221                    
<span style="margin-left:8px;"></span>1222                      assign rgmii_txd    = DUT.config_ss.rgmii_txd;
<span style="margin-left:8px;"></span>1223                      assign rgmii_tx_ctl = DUT.config_ss.rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1224                      initial begin
<span style="margin-left:8px;"></span>1225       1/1              force DUT.config_ss.rgmii_rxc    = rgmii_rxc   ;
<span style="margin-left:8px;"></span>1226       1/1              force DUT.config_ss.rgmii_rxd    = rgmii_rxd   ;
<span style="margin-left:8px;"></span>1227       1/1              force DUT.config_ss.rgmii_rx_ctl = rgmii_rx_ctl;
<span style="margin-left:8px;"></span>1228                      end
<span style="margin-left:8px;"></span>1229                    
<span style="margin-left:8px;"></span>1230                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1231                      assign phy_ethernet_if.rx_lane[3:0]    = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_txd    : '0;
<span style="margin-left:8px;"></span>1232                      assign phy_ethernet_if.rx_lane[4]      = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_tx_ctl : '0;
<span style="margin-left:8px;"></span>1233                    
<span style="margin-left:8px;"></span>1234                      assign rgmii_rxd_vip    = phy_ethernet_if.tx_lane[3:0];
<span style="margin-left:8px;"></span>1235                      assign rgmii_rx_ctl_vip = phy_ethernet_if.tx_lane[4]  ;
<span style="margin-left:8px;"></span>1236                    `else
<span style="margin-left:8px;"></span>1237                      assign rgmii_rxd_vip    = '0;
<span style="margin-left:8px;"></span>1238                      assign rgmii_rx_ctl_vip = '0;
<span style="margin-left:8px;"></span>1239                    `endif
<span style="margin-left:8px;"></span>1240                    
<span style="margin-left:8px;"></span>1241                    bit [3:0] ethpkt_Queue[$];
<span style="margin-left:8px;"></span>1242                    bit [31:0] cnt;
<span style="margin-left:8px;"></span>1243                    reg rgmii_tx_ctl_reg;
<span style="margin-left:8px;"></span>1244                    bit tx_done;
<span style="margin-left:8px;"></span>1245                    reg rx_send_en;
<span style="margin-left:8px;"></span>1246                    
<span style="margin-left:8px;"></span>1247                    assign tx_done = rgmii_tx_ctl_reg &amp; !rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1248                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1249       1/1            rgmii_tx_ctl_reg &lt;= rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1250                    
<span style="margin-left:8px;"></span>1251                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1252       1/1            if(tx_done)
<span style="margin-left:8px;"></span>1253       1/1              cnt &lt;= 100;
<span style="margin-left:8px;"></span>1254       1/1            else if (cnt &gt; '0)
<span style="margin-left:8px;"></span>1255       1/1              cnt &lt;= cnt - 1'b1;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1256                    
<span style="margin-left:8px;"></span>1257                    
<span style="margin-left:8px;"></span>1258                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1259       1/1            if ((cnt == 32'd1) &amp;&amp; (ethpkt_Queue.size()&gt;0) &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1260       1/1              rx_send_en &lt;= 1'b1;
<span style="margin-left:8px;"></span>1261       1/1            else if(ethpkt_Queue.size() == 0)
<span style="margin-left:8px;"></span>1262       1/1              rx_send_en &lt;= 1'b0;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1263                    
<span style="margin-left:8px;"></span>1264                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1265       1/1            if(rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1266       1/1              ethpkt_Queue.push_back(rgmii_txd);
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1267                    
<span style="margin-left:8px;"></span>1268                    
<span style="margin-left:8px;"></span>1269                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1270       1/1            if(rx_send_en &amp;&amp; ethpkt_Queue.size()&gt;0 &amp;&amp; !rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1271                      begin
<span style="margin-left:8px;"></span>1272       1/1              rgmii_rxd_buff    &lt;= ethpkt_Queue.pop_front();
<span style="margin-left:8px;"></span>1273       1/1              rgmii_rx_ctl_buff &lt;= 1'b1;
<span style="margin-left:8px;"></span>1274                      end
<span style="margin-left:8px;"></span>1275                      else
<span style="margin-left:8px;"></span>1276                      begin
<span style="margin-left:8px;"></span>1277       1/1              rgmii_rxd_buff    &lt;= 4'h0;
<span style="margin-left:8px;"></span>1278       1/1              rgmii_rx_ctl_buff &lt;= 1'b0;
<span style="margin-left:8px;"></span>1279                      end
<span style="margin-left:8px;"></span>1280                    
<span style="margin-left:8px;"></span>1281                    wire mdio_in,mdio_en,mdio_out,mdio_mdc;
<span style="margin-left:8px;"></span>1282                    assign mdio_out = DUT.config_ss.gbe_u.mdio_out;
<span style="margin-left:8px;"></span>1283                    assign mdio_en  = DUT.config_ss.gbe_u.mdio_en;
<span style="margin-left:8px;"></span>1284                    assign mdio_mdc = DUT.config_ss.gbe_u.mdc;
<span style="margin-left:8px;"></span>1285                    
<span style="margin-left:8px;"></span>1286                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1287                    `ifdef GBE_MDIO_VECTOR_TEST
<span style="margin-left:8px;"></span>1288                    wire mdio_done,mdio_fail;
<span style="margin-left:8px;"></span>1289                    tb_mdio tb_mdio_inst(
<span style="margin-left:8px;"></span>1290                       .reset_tb   ( config_ss_env_intf.rs_pll_intf.rst_por ) ,
<span style="margin-left:8px;"></span>1291                       .mdc        ( mdio_mdc  ) ,
<span style="margin-left:8px;"></span>1292                       .mdio_in    ( mdio_in   ) ,
<span style="margin-left:8px;"></span>1293                       .mdio_out   ( mdio_out  ) ,
<span style="margin-left:8px;"></span>1294                       .mdio_en    ( mdio_en   ) ,
<span style="margin-left:8px;"></span>1295                       .mdio_done  ( mdio_done ) ,
<span style="margin-left:8px;"></span>1296                       .mdio_fail  ( mdio_fail )
<span style="margin-left:8px;"></span>1297                    );
<span style="margin-left:8px;"></span>1298                    `else
<span style="margin-left:8px;"></span>1299                    tb_inout_pad mdio_pad (.O(mdio_in), .I(mdio_out), .IO(phy_ethernet_if.mdio_dinout), .E(mdio_en), .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>1300                    assign phy_ethernet_if.mdio_clk = mdio_mdc;
<span style="margin-left:8px;"></span>1301                    assign mdio_in = phy_ethernet_if.mdio_dinout;
<span style="margin-left:8px;"></span>1302                    `endif
<span style="margin-left:8px;"></span>1303       1/1          initial force DUT.config_ss.gbe_u.mdio_in = mdio_in;
<span style="margin-left:8px;"></span>1304                    `else
<span style="margin-left:8px;"></span>1305                    initial force DUT.config_ss.gbe_u.mdio_in = 1'b1;
<span style="margin-left:8px;"></span>1306                    `endif
<span style="margin-left:8px;"></span>1307                    
<span style="margin-left:8px;"></span>1308                    wire CLKSEL_0;
<span style="margin-left:8px;"></span>1309                    wire CLKSEL_1;
<span style="margin-left:8px;"></span>1310                    wire XIN;
<span style="margin-left:8px;"></span>1311                    wire RST_N;
<span style="margin-left:8px;"></span>1312                    wire BOOTM0, BOOTM1, BOOTM2;
<span style="margin-left:8px;"></span>1313                    wire TESTMODE;
<span style="margin-left:8px;"></span>1314                    
<span style="margin-left:8px;"></span>1315                    
<span style="margin-left:8px;"></span>1316                    assign CLKSEL_0 = bit'(config_ss_env_intf.clk_sel[0]);
<span style="margin-left:8px;"></span>1317                    assign CLKSEL_1 = bit'(config_ss_env_intf.clk_sel[1]);
<span style="margin-left:8px;"></span>1318                    assign XIN = config_ss_env_intf.rs_pll_intf.fref;
<span style="margin-left:8px;"></span>1319                    assign RST_N = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1320                    assign BOOTM0 = bit'(config_ss_env_intf.boot_mode[0]);
<span style="margin-left:8px;"></span>1321                    assign BOOTM1 = bit'(config_ss_env_intf.boot_mode[1]);
<span style="margin-left:8px;"></span>1322                    assign BOOTM2 = bit'(config_ss_env_intf.boot_mode[2]);
<span style="margin-left:8px;"></span>1323                    assign TESTMODE = config_ss_env_intf.test_mode;
<span style="margin-left:8px;"></span>1324                    assign config_ss_env_intf.clk_osc_intf.clock  = DUT.config_ss.clk_osc;
<span style="margin-left:8px;"></span>1325                    
<span style="margin-left:8px;"></span>1326                    
<span style="margin-left:8px;"></span>1327                    wire [31:0] fpga_ahb_s0_haddr;
<span style="margin-left:8px;"></span>1328                    wire [2:0] fpga_ahb_s0_hburst;
<span style="margin-left:8px;"></span>1329                    wire fpga_ahb_s0_hmastlock; // 
<span style="margin-left:8px;"></span>1330                    wire [3:0] fpga_ahb_s0_hprot;
<span style="margin-left:8px;"></span>1331                    wire [31:0] fpga_ahb_s0_hrdata;
<span style="margin-left:8px;"></span>1332                    wire fpga_ahb_s0_hready;
<span style="margin-left:8px;"></span>1333                    wire fpga_ahb_s0_hresp;
<span style="margin-left:8px;"></span>1334                    wire fpga_ahb_s0_hsel;
<span style="margin-left:8px;"></span>1335                    wire [2:0] fpga_ahb_s0_hsize;
<span style="margin-left:8px;"></span>1336                    wire [1:0] fpga_ahb_s0_htrans;
<span style="margin-left:8px;"></span>1337                    wire [3:0] fpga_ahb_s0_hwbe;
<span style="margin-left:8px;"></span>1338                    wire [31:0]fpga_ahb_s0_hwdata;
<span style="margin-left:8px;"></span>1339                    wire fpga_ahb_s0_hwrite;
<span style="margin-left:8px;"></span>1340                    
<span style="margin-left:8px;"></span>1341                    // AHB Slave- FPGA
<span style="margin-left:8px;"></span>1342                    
<span style="margin-left:8px;"></span>1343                    logic wr_en1;     
<span style="margin-left:8px;"></span>1344                    logic [`ADDR_WIDTH-1:0] addr1;
<span style="margin-left:8px;"></span>1345                    logic [`DATA_WIDTH-1:0] w_data1;
<span style="margin-left:8px;"></span>1346                    logic [3:0] mem_mask1;
<span style="margin-left:8px;"></span>1347                    logic [`DATA_WIDTH-1:0] r_data1;
<span style="margin-left:8px;"></span>1348                    
<span style="margin-left:8px;"></span>1349                      // // AHB Slave 1 instance
<span style="margin-left:8px;"></span>1350                    AhbSlave u_AhbSlave1(
<span style="margin-left:8px;"></span>1351                      .h_clk       (config_ss_env_intf.clk_fpga_s_intf.clock       ),
<span style="margin-left:8px;"></span>1352                      .h_reset_n   (config_ss_env_intf.rs_pll_intf.rst_por    ),
<span style="margin-left:8px;"></span>1353                      .h_addr      (fpga_ahb_s0_haddr),
<span style="margin-left:8px;"></span>1354                      .h_write     (fpga_ahb_s0_hwrite),
<span style="margin-left:8px;"></span>1355                      .h_size      (fpga_ahb_s0_hsize ),
<span style="margin-left:8px;"></span>1356                      .h_burst     (fpga_ahb_s0_hburst),
<span style="margin-left:8px;"></span>1357                      .h_trans     (fpga_ahb_s0_htrans),
<span style="margin-left:8px;"></span>1358                       //  .h_mast_lock (h_mastr_lock_m),
<span style="margin-left:8px;"></span>1359                      .h_ready     (  '1   ),
<span style="margin-left:8px;"></span>1360                      .h_sel_0     (fpga_ahb_s0_hsel     ),
<span style="margin-left:8px;"></span>1361                      .ahb_slverr  (ahb_slverr  ),
<span style="margin-left:8px;"></span>1362                      .h_wdata     (fpga_ahb_s0_hwdata   ),
<span style="margin-left:8px;"></span>1363                      .h_rdata     (fpga_ahb_s0_hrdata    ),
<span style="margin-left:8px;"></span>1364                      .h_resp      (fpga_ahb_s0_hresp      ),
<span style="margin-left:8px;"></span>1365                      .h_ready_out (fpga_ahb_s0_hready ),
<span style="margin-left:8px;"></span>1366                      .wr_en       (wr_en1       ),
<span style="margin-left:8px;"></span>1367                      .mem_mask    (mem_mask1    ),
<span style="margin-left:8px;"></span>1368                      .addr        (addr1        ),
<span style="margin-left:8px;"></span>1369                      .w_data      (w_data1      ),
<span style="margin-left:8px;"></span>1370                      .r_data      (r_data1      )           
<span style="margin-left:8px;"></span>1371                      );
<span style="margin-left:8px;"></span>1372                    
<span style="margin-left:8px;"></span>1373                    // // AHB Slave 1 memory instance 
<span style="margin-left:8px;"></span>1374                      SlaveMem u_SlaveMem1(
<span style="margin-left:8px;"></span>1375                        .h_clk     (config_ss_env_intf.clk_fpga_s_intf.clock     ),
<span style="margin-left:8px;"></span>1376                        .h_reset_n (config_ss_env_intf.rs_pll_intf.rst_por ),
<span style="margin-left:8px;"></span>1377                        .wr_en     (wr_en1     ),
<span style="margin-left:8px;"></span>1378                        .addr      (addr1      ),
<span style="margin-left:8px;"></span>1379                        .w_data    (w_data1    ),
<span style="margin-left:8px;"></span>1380                        .mem_mask  (mem_mask1  ),
<span style="margin-left:8px;"></span>1381                        .r_data    (r_data1    )
<span style="margin-left:8px;"></span>1382                      );
<span style="margin-left:8px;"></span>1383                    
<span style="margin-left:8px;"></span>1384                    
<span style="margin-left:8px;"></span>1385                      soc_ss DUT (
<span style="margin-left:8px;"></span>1386                        .CLKSEL_0                   (CLKSEL_0),
<span style="margin-left:8px;"></span>1387                        .CLKSEL_1                   (CLKSEL_1),
<span style="margin-left:8px;"></span>1388                        .XIN                        (XIN),
<span style="margin-left:8px;"></span>1389                        // .REF_CLK_1                  (),
<span style="margin-left:8px;"></span>1390                        // .REF_CLK_2                  (),
<span style="margin-left:8px;"></span>1391                        // .REF_CLK_3                  (),
<span style="margin-left:8px;"></span>1392                        // .REF_CLK_4                  (),
<span style="margin-left:8px;"></span>1393                        .RST_N                      (RST_N),
<span style="margin-left:8px;"></span>1394                    `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1395                          // input FPGA clocks
<span style="margin-left:8px;"></span>1396                          .clk_fpga_fabric_m0     (fpga_clk0),
<span style="margin-left:8px;"></span>1397                          .clk_fpga_fabric_m1     (fpga_clk1),
<span style="margin-left:8px;"></span>1398                    `else
<span style="margin-left:8px;"></span>1399                          // input FPGA clocks
<span style="margin-left:8px;"></span>1400                          .clk_fpga_fabric_m0     (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>1401                          .clk_fpga_fabric_m1     (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>1402                    `endif
<span style="margin-left:8px;"></span>1403                          .clk_fpga_fabric_s0     (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>1404                          // .clk_fpga_fabric_fcb_pcb(fpga_clk0),
<span style="margin-left:8px;"></span>1405                          .clk_fpga_fabric_irq    (fpga_clk0),
<span style="margin-left:8px;"></span>1406                          .clk_fpga_fabric_dma    (fpga_clk0),
<span style="margin-left:8px;"></span>1407                          .clk_fpga_fabric_ace    (fpga_clk0),
<span style="margin-left:8px;"></span>1408                          .rst_n_fpga_fabric_m0   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1409                          .rst_n_fpga_fabric_m1   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1410                          .rst_n_fpga_fabric_s0   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1411                          // .rst_n_fpga_fabric_fcb_pcb(config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1412                          .rst_n_fpga_fabric_irq  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1413                          .rst_n_fpga_fabric_dma  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1414                          .rst_n_fpga_fabric_ace  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1415                          //
<span style="margin-left:8px;"></span>1416                          .TESTMODE               (TESTMODE),
<span style="margin-left:8px;"></span>1417                          .BOOTM0                      (BOOTM0),
<span style="margin-left:8px;"></span>1418                          .BOOTM1                      (BOOTM1),
<span style="margin-left:8px;"></span>1419                          .BOOTM2                      (BOOTM2),
<span style="margin-left:8px;"></span>1420                    
<span style="margin-left:8px;"></span>1421                          // I2C interface signals
<span style="margin-left:8px;"></span>1422                          .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>1423                          //.scl_i                      (scl_i),
<span style="margin-left:8px;"></span>1424                          .I2C_SCL                    (),
<span style="margin-left:8px;"></span>1425                          // QSPI interface signals
<span style="margin-left:8px;"></span>1426                          //.spi_clk_in                 (spi_clk_in  ),
<span style="margin-left:8px;"></span>1427                          // .spi_clk_oe                 (spi_clk_oe  ),
<span style="margin-left:8px;"></span>1428                          // .spi_clk_out                (spi_clk_out ),
<span style="margin-left:8px;"></span>1429                          .SPI_SCLK                   (),
<span style="margin-left:8px;"></span>1430                          // GPIO interface signals
<span style="margin-left:8px;"></span>1431                          // TBD pull down/up 
<span style="margin-left:8px;"></span>1432                          // .gpio_pulldown              (gpio_vif.gpio_pulldown ),
<span style="margin-left:8px;"></span>1433                          // .gpio_pullup                (gpio_vif.gpio_pullup ),
<span style="margin-left:8px;"></span>1434                          .GPIO_A_0(),
<span style="margin-left:8px;"></span>1435                          .GPIO_A_1(),
<span style="margin-left:8px;"></span>1436                          .GPIO_A_2(),
<span style="margin-left:8px;"></span>1437                          .GPIO_A_3(),
<span style="margin-left:8px;"></span>1438                          .GPIO_A_4(),
<span style="margin-left:8px;"></span>1439                          .GPIO_A_5(),
<span style="margin-left:8px;"></span>1440                          .GPIO_A_6(),
<span style="margin-left:8px;"></span>1441                          .GPIO_A_7(),
<span style="margin-left:8px;"></span>1442                          .GPIO_A_8(),
<span style="margin-left:8px;"></span>1443                          .GPIO_A_9(),
<span style="margin-left:8px;"></span>1444                          .GPIO_A_10(),
<span style="margin-left:8px;"></span>1445                          .GPIO_A_11(),
<span style="margin-left:8px;"></span>1446                          .GPIO_A_12(),
<span style="margin-left:8px;"></span>1447                          .GPIO_A_13(),
<span style="margin-left:8px;"></span>1448                          .GPIO_A_14(),
<span style="margin-left:8px;"></span>1449                          .GPIO_A_15(),
<span style="margin-left:8px;"></span>1450                          .GPIO_B_0   (PAD[0]),
<span style="margin-left:8px;"></span>1451                          .GPIO_B_1   (PAD[1]),
<span style="margin-left:8px;"></span>1452                          .GPIO_B_2   (PAD[2]),
<span style="margin-left:8px;"></span>1453                          .GPIO_B_3   (PAD[3]),
<span style="margin-left:8px;"></span>1454                          .GPIO_B_4   (PAD[4]),
<span style="margin-left:8px;"></span>1455                          .GPIO_B_5   (PAD[5]),
<span style="margin-left:8px;"></span>1456                          .GPIO_B_6   (PAD[6]),
<span style="margin-left:8px;"></span>1457                          .GPIO_B_7   (PAD[7]),
<span style="margin-left:8px;"></span>1458                          .GPIO_B_8   (PAD[8]),
<span style="margin-left:8px;"></span>1459                          .GPIO_B_9   (PAD[9]),
<span style="margin-left:8px;"></span>1460                          .GPIO_B_10  (PAD[10]),
<span style="margin-left:8px;"></span>1461                          .GPIO_B_11  (PAD[11]),
<span style="margin-left:8px;"></span>1462                          .GPIO_B_12  (PAD[12]),
<span style="margin-left:8px;"></span>1463                          .GPIO_B_13  (PAD[13]),
<span style="margin-left:8px;"></span>1464                          .GPIO_B_14  (PAD[14]),
<span style="margin-left:8px;"></span>1465                          .GPIO_B_15  (PAD[15]),
<span style="margin-left:8px;"></span>1466                          .GPIO_C_0   (PAD[16]),
<span style="margin-left:8px;"></span>1467                          .GPIO_C_1   (PAD[17]),
<span style="margin-left:8px;"></span>1468                          .GPIO_C_2   (PAD[18]),
<span style="margin-left:8px;"></span>1469                          .GPIO_C_3   (PAD[19]),
<span style="margin-left:8px;"></span>1470                          .GPIO_C_4   (PAD[20]),
<span style="margin-left:8px;"></span>1471                          .GPIO_C_5   (PAD[21]),
<span style="margin-left:8px;"></span>1472                          .GPIO_C_6   (PAD[22]),
<span style="margin-left:8px;"></span>1473                          .GPIO_C_7   (PAD[23]),
<span style="margin-left:8px;"></span>1474                          .GPIO_C_8   (PAD[24]),
<span style="margin-left:8px;"></span>1475                          .GPIO_C_9   (PAD[25]),
<span style="margin-left:8px;"></span>1476                          .GPIO_C_10  (PAD[26]),
<span style="margin-left:8px;"></span>1477                          .GPIO_C_11  (PAD[27]),
<span style="margin-left:8px;"></span>1478                          .GPIO_C_12  (PAD[28]),
<span style="margin-left:8px;"></span>1479                          .GPIO_C_13  (PAD[29]),
<span style="margin-left:8px;"></span>1480                          .GPIO_C_14  (PAD[30]),
<span style="margin-left:8px;"></span>1481                          .GPIO_C_15  (PAD[31]),
<span style="margin-left:8px;"></span>1482                          .pit_pause                  (gpt_if.gpt_pause ),
<span style="margin-left:8px;"></span>1483                          //.rtc_clk                    (gpt_if.extclk),
<span style="margin-left:8px;"></span>1484                          .GPT_RTC                    (),
<span style="margin-left:8px;"></span>1485                          // GbE interface signals
<span style="margin-left:8px;"></span>1486                          //.rgmii_txd                  (rgmii_txd    ),
<span style="margin-left:8px;"></span>1487                          //.rgmii_tx_ctl               (rgmii_tx_ctl ),
<span style="margin-left:8px;"></span>1488                          //.rgmii_rxd                  (rgmii_rxd    ),
<span style="margin-left:8px;"></span>1489                          //.rgmii_rx_ctl               (rgmii_rx_ctl ),
<span style="margin-left:8px;"></span>1490                          //.rgmii_rxc                  (rgmii_rxc    ),
<span style="margin-left:8px;"></span>1491                          .RGMII_TXD0                 (),
<span style="margin-left:8px;"></span>1492                          .RGMII_TXD1                 (),
<span style="margin-left:8px;"></span>1493                          .RGMII_TXD2                 (),
<span style="margin-left:8px;"></span>1494                          .RGMII_TXD3                 (),
<span style="margin-left:8px;"></span>1495                          .RGMII_TX_CTL               (),
<span style="margin-left:8px;"></span>1496                          .RGMII_TXC                  (),
<span style="margin-left:8px;"></span>1497                          .RGMII_RXD0                 (),
<span style="margin-left:8px;"></span>1498                          .RGMII_RXD1                 (),
<span style="margin-left:8px;"></span>1499                          .RGMII_RXD2                 (),
<span style="margin-left:8px;"></span>1500                          .RGMII_RXD3                 (),
<span style="margin-left:8px;"></span>1501                          .RGMII_RX_CTL               (),
<span style="margin-left:8px;"></span>1502                          .RGMII_RXC                  (),
<span style="margin-left:8px;"></span>1503                    
<span style="margin-left:8px;"></span>1504                          //.mdio_mdc                   (mdio_mdc),
<span style="margin-left:8px;"></span>1505                          //.mdio_in                    (mdio_in),
<span style="margin-left:8px;"></span>1506                          //.mdio_out                   (mdio_out),
<span style="margin-left:8px;"></span>1507                          //.mdio_en                    (mdio_en),
<span style="margin-left:8px;"></span>1508                          .MDIO_MDC                   (),
<span style="margin-left:8px;"></span>1509                          .MDIO_DATA                  (),
<span style="margin-left:8px;"></span>1510                    
<span style="margin-left:8px;"></span>1511                          // USB interface signals
<span style="margin-left:8px;"></span>1512                          `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>1513                          .usb_dp                     (config_ss_env_intf.usb_serial_if.usb_20_serial_if.dp),
<span style="margin-left:8px;"></span>1514                          .usb_dn                     (config_ss_env_intf.usb_serial_if.usb_20_serial_if.dm),
<span style="margin-left:8px;"></span>1515                          .usb_id                     (),
<span style="margin-left:8px;"></span>1516                          .usb_vbus                   (config_ss_env_intf.usb_serial_if.usb_20_serial_if.vbus),
<span style="margin-left:8px;"></span>1517                          .usb_rtrim                  ( 1'b1), 
<span style="margin-left:8px;"></span>1518                          `else
<span style="margin-left:8px;"></span>1519                          .usb_dp                     (),
<span style="margin-left:8px;"></span>1520                          .usb_dn                     (),
<span style="margin-left:8px;"></span>1521                          .usb_id                     (),
<span style="margin-left:8px;"></span>1522                          .usb_vbus                   (),
<span style="margin-left:8px;"></span>1523                          .usb_rtrim                  (), 
<span style="margin-left:8px;"></span>1524                          `endif
<span style="margin-left:8px;"></span>1525                          
<span style="margin-left:8px;"></span>1526                          // configuration interface signals
<span style="margin-left:8px;"></span>1527                           //FCB
<span style="margin-left:8px;"></span>1528                           .fcb_clk_o                 (),
<span style="margin-left:8px;"></span>1529                           .fcb_data_o                (),
<span style="margin-left:8px;"></span>1530                           .fcb_cmd_o                 (),
<span style="margin-left:8px;"></span>1531                           .fcb_clk_i                 ('{default : 'h0}),
<span style="margin-left:8px;"></span>1532                           .fcb_data_i                (fcb_data_i/*'{default : 'h0}*/),
<span style="margin-left:8px;"></span>1533                           .fcb_rst_n                 (),
<span style="margin-left:8px;"></span>1534                           //ICB
<span style="margin-left:8px;"></span>1535                           .icb_clk_o                 (),
<span style="margin-left:8px;"></span>1536                           .icb_data_o                (),
<span style="margin-left:8px;"></span>1537                           .icb_cmd_o                 (),
<span style="margin-left:8px;"></span>1538                           .icb_clk_i                 ('{default : 'h0}),
<span style="margin-left:8px;"></span>1539                           .icb_data_i                ('{default : 'h0}),
<span style="margin-left:8px;"></span>1540                           .icb_rst_n                 (),
<span style="margin-left:8px;"></span>1541                           //PCB
<span style="margin-left:8px;"></span>1542                           .pl_data_o                 (pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>1543                           .pl_addr_o                 (pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>1544                           .pl_ena_o                  (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>1545                           .pl_clk_o                  (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>1546                           .pl_ren_o                  (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>1547                           .pl_wen_o                  (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>1548                           .pl_data_i                 (pcb_if.pl_data_i),
<span style="margin-left:8px;"></span>1549                           .pl_init_o                 (pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>1550                          // ccb
<span style="margin-left:8px;"></span>1551                           .ccb_pll0_dskewcalin       (),
<span style="margin-left:8px;"></span>1552                           .ccb_pll0_pllen            (),
<span style="margin-left:8px;"></span>1553                           .ccb_pll0_dsmen            (),
<span style="margin-left:8px;"></span>1554                           .ccb_pll0_dskewfastcal     (),
<span style="margin-left:8px;"></span>1555                           .ccb_pll0_dskewcalen       (),
<span style="margin-left:8px;"></span>1556                           .ccb_pll0_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1557                           .ccb_pll0_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1558                           .ccb_pll0_dacen            (),
<span style="margin-left:8px;"></span>1559                           .ccb_pll0_refdiv           (),
<span style="margin-left:8px;"></span>1560                           .ccb_pll0_foutvcoen        (),
<span style="margin-left:8px;"></span>1561                           .ccb_pll0_foutvcobyp       (),
<span style="margin-left:8px;"></span>1562                           .ccb_pll0_fouten           (),
<span style="margin-left:8px;"></span>1563                           .ccb_pll0_frac             (),
<span style="margin-left:8px;"></span>1564                           .ccb_pll0_fbdiv            (),
<span style="margin-left:8px;"></span>1565                           .ccb_pll0_postdiv3         (),
<span style="margin-left:8px;"></span>1566                           .ccb_pll0_postdiv2         (),
<span style="margin-left:8px;"></span>1567                           .ccb_pll0_postdiv1         (),
<span style="margin-left:8px;"></span>1568                           .ccb_pll0_postdiv0         (),
<span style="margin-left:8px;"></span>1569                           .ccb_pll0_lock             ('h0),
<span style="margin-left:8px;"></span>1570                           .ccb_pll0_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1571                           .ccb_pll0_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1572                           .ccb_pll1_dskewcalin       (),
<span style="margin-left:8px;"></span>1573                           .ccb_pll1_pllen            (),
<span style="margin-left:8px;"></span>1574                           .ccb_pll1_dsmen            (),
<span style="margin-left:8px;"></span>1575                           .ccb_pll1_dskewfastcal     (),
<span style="margin-left:8px;"></span>1576                           .ccb_pll1_dskewcalen       (),
<span style="margin-left:8px;"></span>1577                           .ccb_pll1_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1578                           .ccb_pll1_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1579                           .ccb_pll1_dacen            (),
<span style="margin-left:8px;"></span>1580                           .ccb_pll1_refdiv           (),
<span style="margin-left:8px;"></span>1581                           .ccb_pll1_foutvcoen        (),
<span style="margin-left:8px;"></span>1582                           .ccb_pll1_foutvcobyp       (),
<span style="margin-left:8px;"></span>1583                           .ccb_pll1_fouten           (),
<span style="margin-left:8px;"></span>1584                           .ccb_pll1_frac             (),
<span style="margin-left:8px;"></span>1585                           .ccb_pll1_fbdiv            (),
<span style="margin-left:8px;"></span>1586                           .ccb_pll1_postdiv3         (),
<span style="margin-left:8px;"></span>1587                           .ccb_pll1_postdiv2         (),
<span style="margin-left:8px;"></span>1588                           .ccb_pll1_postdiv1         (),
<span style="margin-left:8px;"></span>1589                           .ccb_pll1_postdiv0         (),
<span style="margin-left:8px;"></span>1590                           .ccb_pll1_lock             ('h0),
<span style="margin-left:8px;"></span>1591                           .ccb_pll1_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1592                           .ccb_pll1_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1593                           .ccb_pll2_dskewcalin       (),
<span style="margin-left:8px;"></span>1594                           .ccb_pll2_pllen            (),
<span style="margin-left:8px;"></span>1595                           .ccb_pll2_dsmen            (),
<span style="margin-left:8px;"></span>1596                           .ccb_pll2_dskewfastcal     (),
<span style="margin-left:8px;"></span>1597                           .ccb_pll2_dskewcalen       (),
<span style="margin-left:8px;"></span>1598                           .ccb_pll2_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1599                           .ccb_pll2_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1600                           .ccb_pll2_dacen            (),
<span style="margin-left:8px;"></span>1601                           .ccb_pll2_refdiv           (),
<span style="margin-left:8px;"></span>1602                           .ccb_pll2_foutvcoen        (),
<span style="margin-left:8px;"></span>1603                           .ccb_pll2_foutvcobyp       (),
<span style="margin-left:8px;"></span>1604                           .ccb_pll2_fouten           (),
<span style="margin-left:8px;"></span>1605                           .ccb_pll2_frac             (),
<span style="margin-left:8px;"></span>1606                           .ccb_pll2_fbdiv            (),
<span style="margin-left:8px;"></span>1607                           .ccb_pll2_postdiv3         (),
<span style="margin-left:8px;"></span>1608                           .ccb_pll2_postdiv2         (),
<span style="margin-left:8px;"></span>1609                           .ccb_pll2_postdiv1         (),
<span style="margin-left:8px;"></span>1610                           .ccb_pll2_postdiv0         (),
<span style="margin-left:8px;"></span>1611                           .ccb_pll2_lock             ('h0),
<span style="margin-left:8px;"></span>1612                           .ccb_pll2_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1613                           .ccb_pll2_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1614                           .ccb_pll3_dskewcalin       (),
<span style="margin-left:8px;"></span>1615                           .ccb_pll3_pllen            (),
<span style="margin-left:8px;"></span>1616                           .ccb_pll3_dsmen            (),
<span style="margin-left:8px;"></span>1617                           .ccb_pll3_dskewfastcal     (),
<span style="margin-left:8px;"></span>1618                           .ccb_pll3_dskewcalen       (),
<span style="margin-left:8px;"></span>1619                           .ccb_pll3_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1620                           .ccb_pll3_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1621                           .ccb_pll3_dacen            (),
<span style="margin-left:8px;"></span>1622                           .ccb_pll3_refdiv           (),
<span style="margin-left:8px;"></span>1623                           .ccb_pll3_foutvcoen        (),
<span style="margin-left:8px;"></span>1624                           .ccb_pll3_foutvcobyp       (),
<span style="margin-left:8px;"></span>1625                           .ccb_pll3_fouten           (),
<span style="margin-left:8px;"></span>1626                           .ccb_pll3_frac             (),
<span style="margin-left:8px;"></span>1627                           .ccb_pll3_fbdiv            (),
<span style="margin-left:8px;"></span>1628                           .ccb_pll3_postdiv3         (),
<span style="margin-left:8px;"></span>1629                           .ccb_pll3_postdiv2         (),
<span style="margin-left:8px;"></span>1630                           .ccb_pll3_postdiv1         (),
<span style="margin-left:8px;"></span>1631                           .ccb_pll3_postdiv0         (),
<span style="margin-left:8px;"></span>1632                           .ccb_pll3_lock             ('h0),
<span style="margin-left:8px;"></span>1633                           .ccb_pll3_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1634                           .ccb_pll3_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1635                    
<span style="margin-left:8px;"></span>1636                       // .cfg_blsr_region_0_o     (fcb_config_if.cfg_blsr_region_0_i),
<span style="margin-left:8px;"></span>1637                       // .cfg_wlsr_region_0_o     (fcb_config_if.cfg_wlsr_region_0_i),
<span style="margin-left:8px;"></span>1638                       // .cfg_done_o              (fcb_config_if.cfg_done_i),
<span style="margin-left:8px;"></span>1639                       // .cfg_rst_no              (fcb_config_if.cfg_rst_ni),
<span style="margin-left:8px;"></span>1640                       // .cfg_blsr_region_0_clk_o (fcb_config_if.cfg_blsr_region_0_clk_i),
<span style="margin-left:8px;"></span>1641                       // .cfg_wlsr_region_0_clk_o (fcb_config_if.cfg_wlsr_region_0_clk_i),
<span style="margin-left:8px;"></span>1642                       // .cfg_blsr_region_0_wen_o (fcb_config_if.cfg_blsr_region_0_wen_i),
<span style="margin-left:8px;"></span>1643                       // .cfg_blsr_region_0_ren_o (fcb_config_if.cfg_blsr_region_0_ren_i),
<span style="margin-left:8px;"></span>1644                       // .cfg_wlsr_region_0_wen_o (fcb_config_if.cfg_wlsr_region_0_wen_i),
<span style="margin-left:8px;"></span>1645                       // .cfg_wlsr_region_0_ren_o (fcb_config_if.cfg_wlsr_region_0_ren_i),
<span style="margin-left:8px;"></span>1646                       // //Inputs
<span style="margin-left:8px;"></span>1647                       // .cfg_blsr_region_0_i     (fcb_config_if.cfg_blsr_region_0_o),
<span style="margin-left:8px;"></span>1648                       // .cfg_wlsr_region_0_i     (fcb_config_if.cfg_wlsr_region_0_o),
<span style="margin-left:8px;"></span>1649                    
<span style="margin-left:8px;"></span>1650                          // JTAG intf
<span style="margin-left:8px;"></span>1651                          .JTAG_TDI(),
<span style="margin-left:8px;"></span>1652                          .JTAG_TDO(),
<span style="margin-left:8px;"></span>1653                          .JTAG_TMS(),
<span style="margin-left:8px;"></span>1654                          .JTAG_TCK(),
<span style="margin-left:8px;"></span>1655                          .JTAG_TRSTN(),
<span style="margin-left:8px;"></span>1656                        // ATB interface
<span style="margin-left:8px;"></span>1657                       /* .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>1658                        .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>1659                        .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>1660                        .atbytes                    ( ),
<span style="margin-left:8px;"></span>1661                        .atdata                     ( ),
<span style="margin-left:8px;"></span>1662                        .atid                       ( ),
<span style="margin-left:8px;"></span>1663                        .atready                    ( '0 ),
<span style="margin-left:8px;"></span>1664                        .atvalid                    ( ),
<span style="margin-left:8px;"></span>1665                        .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>1666                        .afready                    ( ),*/
<span style="margin-left:8px;"></span>1667                        // DDR interface
<span style="margin-left:8px;"></span>1668                        .pad_mem_ctl  		(ddr_model.mem_CTL),
<span style="margin-left:8px;"></span>1669                        .pad_mem_clk  		(ddr_model.mem_CLK),
<span style="margin-left:8px;"></span>1670                        .pad_mem_clk_n		(ddr_model.mem_CLK_N),
<span style="margin-left:8px;"></span>1671                        .pad_mem_dm   		(ddr_model.mem_DM),
<span style="margin-left:8px;"></span>1672                        .pad_mem_dq   		(ddr_model.mem_DQ),
<span style="margin-left:8px;"></span>1673                        .pad_mem_dqs  		(ddr_model.mem_DQS),
<span style="margin-left:8px;"></span>1674                        .pad_mem_dqs_n		(ddr_model.mem_DQS_N),
<span style="margin-left:8px;"></span>1675                        `ifdef DDR3
<span style="margin-left:8px;"></span>1676                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1677                        `elsif LPDDR3
<span style="margin-left:8px;"></span>1678                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1679                        `else
<span style="margin-left:8px;"></span>1680                        .dti_ext_vref               ( '0 ),
<span style="margin-left:8px;"></span>1681                        `endif
<span style="margin-left:8px;"></span>1682                        .clockdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1683                        .clockdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1684                        .clockdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1685                        .clockdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1686                        .clockdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1687                        .jtag_si_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1688                        .jtag_si_clk                ( '0 ),
<span style="margin-left:8px;"></span>1689                        .jtag_si_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1690                        .jtag_si_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1691                        .jtag_si_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1692                        .jtag_so_ctl                (),
<span style="margin-left:8px;"></span>1693                        .jtag_so_clk                (),
<span style="margin-left:8px;"></span>1694                        .jtag_so_dm                 (),
<span style="margin-left:8px;"></span>1695                        .jtag_so_dq                 (),
<span style="margin-left:8px;"></span>1696                        .jtag_so_dqs                (),
<span style="margin-left:8px;"></span>1697                        .si_clk                     ( '0 ),
<span style="margin-left:8px;"></span>1698                        .si_ctl                     ( '0 ),
<span style="margin-left:8px;"></span>1699                        .si_dm                      ( '0 ),
<span style="margin-left:8px;"></span>1700                        .si_dq                      ( '0 ),
<span style="margin-left:8px;"></span>1701                        .si_rd                      ( '0 ),
<span style="margin-left:8px;"></span>1702                        .si_wr                      ( '0 ),
<span style="margin-left:8px;"></span>1703                        .so_clk                     (),
<span style="margin-left:8px;"></span>1704                        .so_ctl                     (),
<span style="margin-left:8px;"></span>1705                        .so_dm                      (),
<span style="margin-left:8px;"></span>1706                        .so_dq                      (),
<span style="margin-left:8px;"></span>1707                        .so_rd                      (),
<span style="margin-left:8px;"></span>1708                        .so_wr                      (),
<span style="margin-left:8px;"></span>1709                        .t_cgctl_ctl                ( '0  ),
<span style="margin-left:8px;"></span>1710                        .t_cgctl_dq                 ( '0  ),
<span style="margin-left:8px;"></span>1711                        .t_rctl_ctl                 ( '0  ),
<span style="margin-left:8px;"></span>1712                        .t_rctl_dq                  ( '0  ),
<span style="margin-left:8px;"></span>1713                        .mode_ctl                   ( '0 ),
<span style="margin-left:8px;"></span>1714                        .mode_clk                   ( '0 ),
<span style="margin-left:8px;"></span>1715                        .mode_dm                    ( '0 ),
<span style="margin-left:8px;"></span>1716                        .mode_dq                    ( '0 ),
<span style="margin-left:8px;"></span>1717                        .mode_dqs                   ( '0 ),
<span style="margin-left:8px;"></span>1718                        .mode_i_dm                  ( '0 ),
<span style="margin-left:8px;"></span>1719                        .mode_i_dq                  ( '0 ),
<span style="margin-left:8px;"></span>1720                        .mode_i_dqs                 ( '0 ),
<span style="margin-left:8px;"></span>1721                        .pad_ref                    ( '0 ),
<span style="margin-left:8px;"></span>1722                        .se                         ( '0 ),
<span style="margin-left:8px;"></span>1723                        .se_ck                      ( '0 ),
<span style="margin-left:8px;"></span>1724                        .shiftdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1725                        .shiftdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1726                        .shiftdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1727                        .shiftdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1728                        .shiftdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1729                        .updatedr_ctl               ( '0 ),
<span style="margin-left:8px;"></span>1730                        .updatedr_clk               ( '0 ),
<span style="margin-left:8px;"></span>1731                        .updatedr_dm                ( '0 ),
<span style="margin-left:8px;"></span>1732                        .updatedr_dq                ( '0 ),
<span style="margin-left:8px;"></span>1733                        .updatedr_dqs               ( '0 ),
<span style="margin-left:8px;"></span>1734                        .pad_comp                   (),
<span style="margin-left:8px;"></span>1735                        .yc_clk                     (),
<span style="margin-left:8px;"></span>1736                        .yc_ctl                     (),
<span style="margin-left:8px;"></span>1737                        .y_dm                       (),
<span style="margin-left:8px;"></span>1738                        .y_dq                       (),
<span style="margin-left:8px;"></span>1739                        .y_dqs                      (),
<span style="margin-left:8px;"></span>1740                        .vdd                        ( '1 ),
<span style="margin-left:8px;"></span>1741                        .vddo                       ( '1 ),
<span style="margin-left:8px;"></span>1742                        .vss                        ( '0 ),
<span style="margin-left:8px;"></span>1743                    
<span style="margin-left:8px;"></span>1744                    
<span style="margin-left:8px;"></span>1745                    
<span style="margin-left:8px;"></span>1746                        // FPGA signals
<span style="margin-left:8px;"></span>1747                        //interrupts
<span style="margin-left:8px;"></span>1748                        .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>1749                        .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>1750                        // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>1751                        .dma_req_fpga               ( dma_req_fpga ),
<span style="margin-left:8px;"></span>1752                        .dma_ack_fpga               ( dma_ack_fpga ),
<span style="margin-left:8px;"></span>1753                        `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1754                        // FPGA AHB Slave
<span style="margin-left:8px;"></span>1755                        .fpga_ahb_s0_haddr          ( fpga_ahb_s0_haddr ),
<span style="margin-left:8px;"></span>1756                        .fpga_ahb_s0_hburst         ( fpga_ahb_s0_hburst ),
<span style="margin-left:8px;"></span>1757                        .fpga_ahb_s0_hmastlock      ( fpga_ahb_s0_hmastlock ),
<span style="margin-left:8px;"></span>1758                        .fpga_ahb_s0_hprot          ( fpga_ahb_s0_hprot ),
<span style="margin-left:8px;"></span>1759                        .fpga_ahb_s0_hrdata         ( fpga_ahb_s0_hrdata ),
<span style="margin-left:8px;"></span>1760                        .fpga_ahb_s0_hready         ( fpga_ahb_s0_hready ),
<span style="margin-left:8px;"></span>1761                        .fpga_ahb_s0_hresp          ( fpga_ahb_s0_hresp ),
<span style="margin-left:8px;"></span>1762                        .fpga_ahb_s0_hsel           ( fpga_ahb_s0_hsel ),
<span style="margin-left:8px;"></span>1763                        .fpga_ahb_s0_hsize          ( fpga_ahb_s0_hsize ),
<span style="margin-left:8px;"></span>1764                        .fpga_ahb_s0_htrans         ( fpga_ahb_s0_htrans ),
<span style="margin-left:8px;"></span>1765                        .fpga_ahb_s0_hwbe           ( fpga_ahb_s0_hwbe ),
<span style="margin-left:8px;"></span>1766                        .fpga_ahb_s0_hwdata         ( fpga_ahb_s0_hwdata ),
<span style="margin-left:8px;"></span>1767                        .fpga_ahb_s0_hwrite         ( fpga_ahb_s0_hwrite ),
<span style="margin-left:8px;"></span>1768                    
<span style="margin-left:8px;"></span>1769                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1770                        .fpga_axi_m0_ar_addr        ( fpga_axi0_if.araddr ),
<span style="margin-left:8px;"></span>1771                        .fpga_axi_m0_ar_burst       ( fpga_axi0_if.arburst ),
<span style="margin-left:8px;"></span>1772                        .fpga_axi_m0_ar_cache       ( fpga_axi0_if.arcache ),
<span style="margin-left:8px;"></span>1773                        .fpga_axi_m0_ar_id          ( fpga_axi0_if.arid    ),
<span style="margin-left:8px;"></span>1774                        .fpga_axi_m0_ar_len         ( fpga_axi0_if.arlen   ),
<span style="margin-left:8px;"></span>1775                        .fpga_axi_m0_ar_lock        ( fpga_axi0_if.arlock  ),
<span style="margin-left:8px;"></span>1776                        .fpga_axi_m0_ar_prot        ( fpga_axi0_if.arprot  ),
<span style="margin-left:8px;"></span>1777                        .fpga_axi_m0_ar_ready       ( fpga_axi0_if.arready ),
<span style="margin-left:8px;"></span>1778                        .fpga_axi_m0_ar_size        ( fpga_axi0_if.arsize  ),
<span style="margin-left:8px;"></span>1779                        .fpga_axi_m0_ar_valid       ( fpga_axi0_if.arvalid ),
<span style="margin-left:8px;"></span>1780                        .fpga_axi_m0_aw_addr        ( fpga_axi0_if.awaddr  ),
<span style="margin-left:8px;"></span>1781                        .fpga_axi_m0_aw_burst       ( fpga_axi0_if.awburst ),
<span style="margin-left:8px;"></span>1782                        .fpga_axi_m0_aw_cache       ( fpga_axi0_if.awcache ),
<span style="margin-left:8px;"></span>1783                        .fpga_axi_m0_aw_id          ( fpga_axi0_if.awid    ),
<span style="margin-left:8px;"></span>1784                        .fpga_axi_m0_aw_len         ( fpga_axi0_if.awlen   ),
<span style="margin-left:8px;"></span>1785                        .fpga_axi_m0_aw_lock        ( fpga_axi0_if.awlock  ),
<span style="margin-left:8px;"></span>1786                        .fpga_axi_m0_aw_prot        ( fpga_axi0_if.awprot  ),
<span style="margin-left:8px;"></span>1787                        .fpga_axi_m0_aw_ready       ( fpga_axi0_if.awready ),
<span style="margin-left:8px;"></span>1788                        .fpga_axi_m0_aw_size        ( fpga_axi0_if.awsize  ),
<span style="margin-left:8px;"></span>1789                        .fpga_axi_m0_aw_valid       ( fpga_axi0_if.awvalid ),
<span style="margin-left:8px;"></span>1790                        .fpga_axi_m0_b_id           ( fpga_axi0_if.bid     ),
<span style="margin-left:8px;"></span>1791                        .fpga_axi_m0_b_ready        ( fpga_axi0_if.bready  ),
<span style="margin-left:8px;"></span>1792                        .fpga_axi_m0_b_resp         ( fpga_axi0_if.bresp   ),
<span style="margin-left:8px;"></span>1793                        .fpga_axi_m0_b_valid        ( fpga_axi0_if.bvalid  ),
<span style="margin-left:8px;"></span>1794                        .fpga_axi_m0_r_data         ( fpga_axi0_if.rdata   ),
<span style="margin-left:8px;"></span>1795                        .fpga_axi_m0_r_id           ( fpga_axi0_if.rid     ),
<span style="margin-left:8px;"></span>1796                        .fpga_axi_m0_r_last         ( fpga_axi0_if.rlast   ),
<span style="margin-left:8px;"></span>1797                        .fpga_axi_m0_r_ready        ( fpga_axi0_if.rready  ),
<span style="margin-left:8px;"></span>1798                        .fpga_axi_m0_r_resp         ( fpga_axi0_if.rresp   ),
<span style="margin-left:8px;"></span>1799                        .fpga_axi_m0_r_valid        ( fpga_axi0_if.rvalid  ),
<span style="margin-left:8px;"></span>1800                        .fpga_axi_m0_w_data         ( fpga_axi0_if.wdata   ),
<span style="margin-left:8px;"></span>1801                        .fpga_axi_m0_w_last         ( fpga_axi0_if.wlast   ),
<span style="margin-left:8px;"></span>1802                        .fpga_axi_m0_w_ready        ( fpga_axi0_if.wready  ),
<span style="margin-left:8px;"></span>1803                        .fpga_axi_m0_w_strb         ( fpga_axi0_if.wstrb   ),
<span style="margin-left:8px;"></span>1804                        .fpga_axi_m0_w_valid        ( fpga_axi0_if.wvalid  ),
<span style="margin-left:8px;"></span>1805                        // FPGA AXI Master 1
<span style="margin-left:8px;"></span>1806                        .fpga_axi_m1_ar_addr        (  fpga_axi1_if.araddr  ),
<span style="margin-left:8px;"></span>1807                        .fpga_axi_m1_ar_burst       (  fpga_axi1_if.arburst ),
<span style="margin-left:8px;"></span>1808                        .fpga_axi_m1_ar_cache       (  fpga_axi1_if.arcache ),
<span style="margin-left:8px;"></span>1809                        .fpga_axi_m1_ar_id          (  fpga_axi1_if.arid    ),
<span style="margin-left:8px;"></span>1810                        .fpga_axi_m1_ar_len         (  fpga_axi1_if.arlen   ),
<span style="margin-left:8px;"></span>1811                        .fpga_axi_m1_ar_lock        (  fpga_axi1_if.arlock  ),
<span style="margin-left:8px;"></span>1812                        .fpga_axi_m1_ar_prot        (  fpga_axi1_if.arprot  ),
<span style="margin-left:8px;"></span>1813                        .fpga_axi_m1_ar_ready       (  fpga_axi1_if.arready  ),
<span style="margin-left:8px;"></span>1814                        .fpga_axi_m1_ar_size        (  fpga_axi1_if.arsize  ),
<span style="margin-left:8px;"></span>1815                        .fpga_axi_m1_ar_valid       (  fpga_axi1_if.arvalid ),
<span style="margin-left:8px;"></span>1816                        .fpga_axi_m1_aw_addr        (  fpga_axi1_if.awaddr  ),
<span style="margin-left:8px;"></span>1817                        .fpga_axi_m1_aw_burst       (  fpga_axi1_if.awburst ),
<span style="margin-left:8px;"></span>1818                        .fpga_axi_m1_aw_cache       (  fpga_axi1_if.awcache ),
<span style="margin-left:8px;"></span>1819                        .fpga_axi_m1_aw_id          (  fpga_axi1_if.awid    ),
<span style="margin-left:8px;"></span>1820                        .fpga_axi_m1_aw_len         (  fpga_axi1_if.awlen   ),
<span style="margin-left:8px;"></span>1821                        .fpga_axi_m1_aw_lock        (  fpga_axi1_if.awlock  ),
<span style="margin-left:8px;"></span>1822                        .fpga_axi_m1_aw_prot        (  fpga_axi1_if.awprot  ),
<span style="margin-left:8px;"></span>1823                        .fpga_axi_m1_aw_ready       (  fpga_axi1_if.awready ),
<span style="margin-left:8px;"></span>1824                        .fpga_axi_m1_aw_size        (  fpga_axi1_if.awsize  ),
<span style="margin-left:8px;"></span>1825                        .fpga_axi_m1_aw_valid       (  fpga_axi1_if.awvalid ),
<span style="margin-left:8px;"></span>1826                        .fpga_axi_m1_b_id           (  fpga_axi1_if.bid     ),
<span style="margin-left:8px;"></span>1827                        .fpga_axi_m1_b_ready        (  fpga_axi1_if.bready  ),
<span style="margin-left:8px;"></span>1828                        .fpga_axi_m1_b_resp         (  fpga_axi1_if.bresp   ),
<span style="margin-left:8px;"></span>1829                        .fpga_axi_m1_b_valid        (  fpga_axi1_if.bvalid  ),
<span style="margin-left:8px;"></span>1830                        .fpga_axi_m1_r_data         (  fpga_axi1_if.rdata   ),
<span style="margin-left:8px;"></span>1831                        .fpga_axi_m1_r_id           (  fpga_axi1_if.rid     ),
<span style="margin-left:8px;"></span>1832                        .fpga_axi_m1_r_last         (  fpga_axi1_if.rlast   ),
<span style="margin-left:8px;"></span>1833                        .fpga_axi_m1_r_ready        (  fpga_axi1_if.rready  ),
<span style="margin-left:8px;"></span>1834                        .fpga_axi_m1_r_resp         (  fpga_axi1_if.rresp   ),
<span style="margin-left:8px;"></span>1835                        .fpga_axi_m1_r_valid        (  fpga_axi1_if.rvalid  ),
<span style="margin-left:8px;"></span>1836                        .fpga_axi_m1_w_data         (  fpga_axi1_if.wdata   ),
<span style="margin-left:8px;"></span>1837                        .fpga_axi_m1_w_last         (  fpga_axi1_if.wlast   ),
<span style="margin-left:8px;"></span>1838                        .fpga_axi_m1_w_ready        (  fpga_axi1_if.wready  ),
<span style="margin-left:8px;"></span>1839                        .fpga_axi_m1_w_strb         (  fpga_axi1_if.wstrb   ),
<span style="margin-left:8px;"></span>1840                        .fpga_axi_m1_w_valid        (  fpga_axi1_if.wvalid  )
<span style="margin-left:8px;"></span>1841                    `else        
<span style="margin-left:8px;"></span>1842                        // FPGA AHB Slave
<span style="margin-left:8px;"></span>1843                        .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>1844                        .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>1845                        .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>1846                        .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>1847                        .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>1848                        .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>1849                        .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>1850                        .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>1851                        .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>1852                        .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>1853                        .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>1854                        .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>1855                        .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>1856                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1857                        .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1858                        .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1859                        .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1860                        .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1861                        .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1862                        .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1863                        .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1864                        .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>1865                        .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1866                        .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1867                        .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1868                        .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1869                        .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1870                        .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1871                        .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1872                        .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1873                        .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1874                        .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>1875                        .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1876                        .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1877                        .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>1878                        .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1879                        .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>1880                        .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>1881                        .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>1882                        .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>1883                        .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>1884                        .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1885                        .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>1886                        .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>1887                        .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1888                        .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1889                        .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>1890                        .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1891                        .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>1892                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1893                        .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1894                        .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1895                        .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1896                        .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1897                        .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1898                        .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1899                        .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1900                        .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>1901                        .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1902                        .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1903                        .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1904                        .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1905                        .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1906                        .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1907                        .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1908                        .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1909                        .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1910                        .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>1911                        .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1912                        .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1913                        .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>1914                        .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1915                        .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>1916                        .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>1917                        .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>1918                        .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>1919                        .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>1920                        .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1921                        .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>1922                        .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>1923                        .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1924                        .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1925                        .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>1926                        .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1927                        .fpga_axi_m1_w_valid        ( '0 )
<span style="margin-left:8px;"></span>1928                    `endif
<span style="margin-left:8px;"></span>1929                        // .pad_c                      (C   ),
<span style="margin-left:8px;"></span>1930                        // .pad_st                     (ST  ),
<span style="margin-left:8px;"></span>1931                        // .pad_pull_en                (PE  ),
<span style="margin-left:8px;"></span>1932                        // .pad_pull_dir               (PS  ),
<span style="margin-left:8px;"></span>1933                        // .pad_i                      (I   ),
<span style="margin-left:8px;"></span>1934                        // .pad_ie                     (    ),
<span style="margin-left:8px;"></span>1935                        // .pad_oen                    (OEN ),
<span style="margin-left:8px;"></span>1936                        // .pad_ds0                    (DS0 ),
<span style="margin-left:8px;"></span>1937                        // .pad_ds1                    (DS1 ),
<span style="margin-left:8px;"></span>1938                        // .pad_ds2                    (DS2 )
<span style="margin-left:8px;"></span>1939                      );
<span style="margin-left:8px;"></span>1940                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1941                    // PL outputs
<span style="margin-left:8px;"></span>1942                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1943                      logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
<span style="margin-left:8px;"></span>1944                      logic [1:0]  PL_WEN_o;
<span style="margin-left:8px;"></span>1945                      logic [31:0] PL_ADDR_o;
<span style="margin-left:8px;"></span>1946                    
<span style="margin-left:8px;"></span>1947                      bit pad_io_mux_ctrl = 1'b1;
<span style="margin-left:8px;"></span>1948                      // PADs Configuration and Integration As per TMSC-GPIO Model
<span style="margin-left:8px;"></span>1949                      assign HE 	= `he_PadStatus;
<span style="margin-left:8px;"></span>1950                      assign ST1 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1951                      assign ST0 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1952                      assign SL 	= `sl_PadStatus;
<span style="margin-left:8px;"></span>1953                      assign IE   = `ie_PadStatus;
<span style="margin-left:8px;"></span>1954                    
<span style="margin-left:8px;"></span>1955                      // GPIO Model Instantiation as per 32 - GPIO PADs Registers
<span style="margin-left:8px;"></span>1956                      reg [31:0] pads;
<span style="margin-left:8px;"></span>1957                      reg uart0_sin, uart1_sin;
<span style="margin-left:8px;"></span>1958                    
<span style="margin-left:8px;"></span>1959                      `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1960                        `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1961                        assign spi_flash_model_inst.CS   = PAD[4];
<span style="margin-left:8px;"></span>1962                        assign spi_flash_model_inst.SI   = PAD[6];
<span style="margin-left:8px;"></span>1963                        assign spi_flash_model_inst.SO   = PAD[7];
<span style="margin-left:8px;"></span>1964                        assign spi_flash_model_inst.WP   = PAD[8];
<span style="margin-left:8px;"></span>1965                        assign spi_flash_model_inst.SIO3 = PAD[9];
<span style="margin-left:8px;"></span>1966                    
<span style="margin-left:8px;"></span>1967                        `endif
<span style="margin-left:8px;"></span>1968                          
<span style="margin-left:8px;"></span>1969                      always @ (*) begin
<span style="margin-left:8px;"></span>1970                        if (pad_io_mux_ctrl == 1) begin
<span style="margin-left:8px;"></span>1971                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1972                            `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1973                    //          pads[0] = uart0_if.sout;
<span style="margin-left:8px;"></span>1974                              uart0_sin = PAD[1];
<span style="margin-left:8px;"></span>1975                    //          pads[2] = uart1_if.sout;
<span style="margin-left:8px;"></span>1976                              uart1_sin = PAD[3];
<span style="margin-left:8px;"></span>1977                            `endif
<span style="margin-left:8px;"></span>1978                            `ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>1979                              pads[11] = i2c_if.sda;
<span style="margin-left:8px;"></span>1980                              i2c_if.sda = PAD[11];
<span style="margin-left:8px;"></span>1981                            `endif
<span style="margin-left:8px;"></span>1982                            `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1983                              pads[4] = spi_flash_model_inst.CS;
<span style="margin-left:8px;"></span>1984                              pads[6] = spi_flash_model_inst.SI;
<span style="margin-left:8px;"></span>1985                              pads[7] = spi_flash_model_inst.SO;
<span style="margin-left:8px;"></span>1986                              pads[8] = spi_flash_model_inst.WP;
<span style="margin-left:8px;"></span>1987                              pads[9] = spi_flash_model_inst.SIO3;
<span style="margin-left:8px;"></span>1988                            `endif
<span style="margin-left:8px;"></span>1989                          `endif
<span style="margin-left:8px;"></span>1990                        end
<span style="margin-left:8px;"></span>1991                        else begin
<span style="margin-left:8px;"></span>1992                          for (int j = 0; j &lt; 32; j++) begin
<span style="margin-left:8px;"></span>1993                            pads[j] = gpio_vif.o_gpio_pads[j];
<span style="margin-left:8px;"></span>1994                            gpio_vif.i_gpio_pads[j] = PAD[j];
<span style="margin-left:8px;"></span>1995                          end
<span style="margin-left:8px;"></span>1996                        end
<span style="margin-left:8px;"></span>1997                      end
<span style="margin-left:8px;"></span>1998                    
<span style="margin-left:8px;"></span>1999                        `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>2000                    //      assign uart0_if.sin = uart0_sin;
<span style="margin-left:8px;"></span>2001                    //      assign uart1_if.sin = uart1_sin;
<span style="margin-left:8px;"></span>2002                        `endif
<span style="margin-left:8px;"></span>2003                      `endif
<span style="margin-left:8px;"></span>2004                    
<span style="margin-left:8px;"></span>2005                      // ? generate
<span style="margin-left:8px;"></span>2006                      // ?   for (genvar i = 0; i &lt; 32; i=i+1) begin: mod_gen
<span style="margin-left:8px;"></span>2007                      // ?     // PRWDWUWHWSWDGE_H_G gpio_pads( .PAD(PAD[i]),.PE(PE[i]),.IE(IE[i]),.C(C[i]),.DS0(DS0[i]),.DS1(DS1[i]),
<span style="margin-left:8px;"></span>2008                      // ?     //                               .I(I[i]),.OEN(OEN[i]),.PS(PS[i]),.SL(SL[i]),.ST0(ST0[i]),.ST1(ST1[i]),
<span style="margin-left:8px;"></span>2009                      // ?     //                               .HE(HE[i]));
<span style="margin-left:8px;"></span>2010                      // ?     // assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
<span style="margin-left:8px;"></span>2011                      // ?     // assign gpio_vif.i_gpio_pads[i] =  pad_io_mux_ctrl ? gpio_vif.i_gpio_pads[i] : PAD[i];
<span style="margin-left:8px;"></span>2012                      // ?   end
<span style="margin-left:8px;"></span>2013                      // ? endgenerate
<span style="margin-left:8px;"></span>2014                    
<span style="margin-left:8px;"></span>2015                      // for gpio pads GPIO_B_0 - GPIO_B_15
<span style="margin-left:8px;"></span>2016                      generate
<span style="margin-left:8px;"></span>2017                        for (genvar b=0; b&lt;16; b=b+1) begin
<span style="margin-left:8px;"></span>2018                          assign PAD[b] = DUT.config_ss.pads_inst.gpio_b_oe[b] ? 'z : pads[b] ;
<span style="margin-left:8px;"></span>2019                        end
<span style="margin-left:8px;"></span>2020                      endgenerate
<span style="margin-left:8px;"></span>2021                    
<span style="margin-left:8px;"></span>2022                      // for gpio pads GPIO_C_0 - GPIO_C_15
<span style="margin-left:8px;"></span>2023                      generate
<span style="margin-left:8px;"></span>2024                        for (genvar c=0; c&lt;16; c=c+1) begin
<span style="margin-left:8px;"></span>2025                          assign PAD[c+16] = DUT.config_ss.pads_inst.gpio_c_oe[c] ? 'z : pads[c+16] ;
<span style="margin-left:8px;"></span>2026                        end
<span style="margin-left:8px;"></span>2027                      endgenerate
<span style="margin-left:8px;"></span>2028                    
<span style="margin-left:8px;"></span>2029                      // GPIO PAD pin assignment force for test bcpu_bfm_gpio_config_loopback_test
<span style="margin-left:8px;"></span>2030                      bit switch_loopback;
<span style="margin-left:8px;"></span>2031                      bit [15:0] temp_gpio_pad_data;
<span style="margin-left:8px;"></span>2032                    
<span style="margin-left:8px;"></span>2033                      initial begin
<span style="margin-left:8px;"></span>2034       2/2              wait(switch_loopback);
<span style="margin-left:8px;"></span>2035       1/1              force DUT.config_ss.gpio.gpio_out = PAD[15:0] &lt;&lt; 16;
<span style="margin-left:8px;"></span>2036       <font color = "red">1/2     ==>      wait(!switch_loopback);</font>
<span style="margin-left:8px;"></span>2037       <font color = "red">0/1     ==>      release DUT.config_ss.gpio.gpio_out;</font>
<span style="margin-left:8px;"></span>2038                      end
<span style="margin-left:8px;"></span>2039                    
<span style="margin-left:8px;"></span>2040                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2041                    // Failing bist
<span style="margin-left:8px;"></span>2042                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2043                      bit fail_bist=0;
<span style="margin-left:8px;"></span>2044                      logic [35:0] PL_DATA_o;
<span style="margin-left:8px;"></span>2045                      assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
<span style="margin-left:8px;"></span>2046                    
<span style="margin-left:8px;"></span>2047                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2048                    // Providing paddr and pclk to pcb assertions
<span style="margin-left:8px;"></span>2049                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2050                      `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>2051                      logic [7:0] wait_states = 0;
<span style="margin-left:8px;"></span>2052                      assign pcb_if.paddr = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>2053                      assign pcb_if.pclk = DUT.soc_fpga_intf_u.config_controller_u.clk;
<span style="margin-left:8px;"></span>2054                      assign pcb_if.wait_states = wait_states;
<span style="margin-left:8px;"></span>2055                      always @(posedge pcb_if.pclk) begin
<span style="margin-left:8px;"></span>2056       1/1              if(DUT.soc_fpga_intf_u.config_controller_u.apb_en)begin
<span style="margin-left:8px;"></span>2057       1/1                if(!DUT.soc_fpga_intf_u.config_controller_u.apb_ready)
<span style="margin-left:8px;"></span>2058       1/1                  wait_states++;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>2059                        end
                        MISSING_ELSE
<span style="margin-left:8px;"></span>2060       2/2              if(svt_ahb_vif_inst.master_if[0].hready) wait_states &lt;= 0;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>2061                      end
<span style="margin-left:8px;"></span>2062                      `endif
<span style="margin-left:8px;"></span>2063                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2064                    // BRAM Model
<span style="margin-left:8px;"></span>2065                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2066                      bram_dchain2x2_model brams(
<span style="margin-left:8px;"></span>2067                        .GRESET_i(~DUT.soc_fpga_intf_u.config_controller_u.fcb_rst_n),
<span style="margin-left:8px;"></span>2068                    	  .PL_DATA_i(pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>2069                    	  .PL_ADDR_i(pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>2070                    	  .PL_ENA_i (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>2071                    	  .PL_CLK_i (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>2072                    	  .PL_REN_i (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>2073                    	  .PL_WEN_i (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>2074                    	  .PL_INIT_i(pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>2075                    	  .PL_DATA_o(PL_DATA_o)
<span style="margin-left:8px;"></span>2076                    );
<span style="margin-left:8px;"></span>2077                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2078                    // USB 2.0 Assertions
<span style="margin-left:8px;"></span>2079                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>2080                    `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>2081                      usb_assertions USB_ASSERT(
<span style="margin-left:8px;"></span>2082                        `include &quot;usr_envs/USB/includes/usb_assertion_interface.sv&quot;
<span style="margin-left:8px;"></span>2083                      );
<span style="margin-left:8px;"></span>2084                      bit usb_in_hs = 0;
<span style="margin-left:8px;"></span>2085                      bit usb_upstr_scaledown = 0;
<span style="margin-left:8px;"></span>2086                      bit usb_top_cfg = 0;
<span style="margin-left:8px;"></span>2087                      initial begin
<span style="margin-left:8px;"></span>2088                        fork
<span style="margin-left:8px;"></span>2089       2/2                wait(usb_top_cfg);
<span style="margin-left:8px;"></span>2090                          begin
<span style="margin-left:8px;"></span>2091       2/2                  wait(config_ss_tb.DUT.config_ss.usb_ctl_phy.areset);
<span style="margin-left:8px;"></span>2092       2/2                  #800ns;
<span style="margin-left:8px;"></span>2093                          end
<span style="margin-left:8px;"></span>2094                        join_any
<span style="margin-left:8px;"></span>2095       1/1              if(usb_in_hs)
<span style="margin-left:8px;"></span>2096       1/1                force config_ss_tb.DUT.config_ss.usb_ctl_phy.tsmode[0] = 'b0;
<span style="margin-left:8px;"></span>2097                        else
<span style="margin-left:8px;"></span>2098       1/1                force config_ss_tb.DUT.config_ss.usb_ctl_phy.tsmode[0] = 'b1;
<span style="margin-left:8px;"></span>2099                    
<span style="margin-left:8px;"></span>2100       1/1              if(usb_upstr_scaledown)
<span style="margin-left:8px;"></span>2101       <font color = "red">0/1     ==>        force config_ss_tb.DUT.config_ss.usb_ctl_phy.tsmode[1] = 'b1;</font>
<span style="margin-left:8px;"></span>2102                        else
<span style="margin-left:8px;"></span>2103       1/1                force config_ss_tb.DUT.config_ss.usb_ctl_phy.tsmode[1] = 'b0;
<span style="margin-left:8px;"></span>2104                      end
<span style="margin-left:8px;"></span>2105                    `endif
<span style="margin-left:8px;"></span>2106                    
<span style="margin-left:8px;"></span>2107                    `ifdef VCD
<span style="margin-left:8px;"></span>2108                    initial
<span style="margin-left:8px;"></span>2109                    begin
<span style="margin-left:8px;"></span>2110                      $dumpfile(&quot;tb_waves.vcd&quot;);
<span style="margin-left:8px;"></span>2111                      $dumpvars();
<span style="margin-left:8px;"></span>2112                    end
<span style="margin-left:8px;"></span>2113                    `endif
<span style="margin-left:8px;"></span>2114                    
<span style="margin-left:8px;"></span>2115                    `ifdef FSDB
<span style="margin-left:8px;"></span>2116                    initial begin
<span style="margin-left:8px;"></span>2117                      $fsdbDumpfile(&quot;tb_waves.fsdb&quot;);
<span style="margin-left:8px;"></span>2118                      $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>2119                    end
<span style="margin-left:8px;"></span>2120                    `endif
<span style="margin-left:8px;"></span>2121                    
<span style="margin-left:8px;"></span>2122                    `ifdef VPD
<span style="margin-left:8px;"></span>2123                    initial
<span style="margin-left:8px;"></span>2124                    begin
<span style="margin-left:8px;"></span>2125                      $vcdplusfile(&quot;tb_waves.vpd&quot;);
<span style="margin-left:8px;"></span>2126                      $vcdpluson(0,config_ss_tb);
<span style="margin-left:8px;"></span>2127                    end
<span style="margin-left:8px;"></span>2128                    `endif
<span style="margin-left:8px;"></span>2129                    // integer i;
<span style="margin-left:8px;"></span>2130                    
<span style="margin-left:8px;"></span>2131                    initial begin
<span style="margin-left:8px;"></span>2132                      //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>2133       1/1            for (int i = 0; i &lt; 128 ; i=i+1)
<span style="margin-left:8px;"></span>2134       1/1              config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
<span style="margin-left:8px;"></span>2135                    end
<span style="margin-left:8px;"></span>2136                    
<span style="margin-left:8px;"></span>2137                    //bind AF_IO_H pad_model pad_model_u (.*);
<span style="margin-left:8px;"></span>2138                    
<span style="margin-left:8px;"></span>2139                    // PUfcc assertion module instatiate
<span style="margin-left:8px;"></span>2140                    pufcc_assertions PUFcc_ASSERT (`include `PUFCC_INTF_PATH);
<span style="margin-left:8px;"></span>2141                    // PUFcc internal memories load files
<span style="margin-left:8px;"></span>2142                    defparam `PUF_OTP_CORE.EMTC_write_file = 0;
<span style="margin-left:8px;"></span>2143                    initial begin
<span style="margin-left:8px;"></span>2144       2/2            #10;
<span style="margin-left:8px;"></span>2145                      //BLANK CHIP WITHOUT FAULT
<span style="margin-left:8px;"></span>2146       1/1            if($test$plusargs(&quot;PUF_BLANK_GOOD&quot;)) begin
<span style="margin-left:8px;"></span>2147       <font color = "red">0/1     ==>      $display(&quot;BLANK CHIP WITHOUT FAULT&quot;);</font>
<span style="margin-left:8px;"></span>2148       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2149       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2150       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2151       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF.dat&quot;       },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2152       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2153       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF.dat&quot;      },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2154       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUFORG.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2155                      end
<span style="margin-left:8px;"></span>2156                       //BLANK CHIP WITH FAULT
<span style="margin-left:8px;"></span>2157       1/1            else if($test$plusargs(&quot;PUF_BLANK_FAULT&quot;)) begin
<span style="margin-left:8px;"></span>2158       <font color = "red">0/1     ==>      $display(&quot;BLANK CHIP WITH FAULT&quot;);</font>
<span style="margin-left:8px;"></span>2159       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_F2.dat&quot;       },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2160       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2161       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2162       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF.dat&quot;       },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2163       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2164       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_F2.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2165       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUFORG.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2166                      end
<span style="margin-left:8px;"></span>2167                       //GOOD CHIP WITH REPAIR
<span style="margin-left:8px;"></span>2168                       //GOOD CHIP WITHOUT LOCK
<span style="margin-left:8px;"></span>2169       1/1             else if($test$plusargs(&quot;PUF_GOOD_WOLCK&quot;)) begin
<span style="margin-left:8px;"></span>2170       <font color = "red">0/1     ==>      $display(&quot;GOOD CHIP WITHOUT LOCK&quot;);</font>
<span style="margin-left:8px;"></span>2171       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2172       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2173       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2174       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF_ULK.dat&quot;   },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2175       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2176       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2177       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2178                      end
<span style="margin-left:8px;"></span>2179                       //GOOD CHIP WITHOUT FAULT
<span style="margin-left:8px;"></span>2180                       else begin
<span style="margin-left:8px;"></span>2181       1/1              $display(&quot;Good Chip Without Fault&quot;);
<span style="margin-left:8px;"></span>2182       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);
<span style="margin-left:8px;"></span>2183       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);
<span style="margin-left:8px;"></span>2184       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);
<span style="margin-left:8px;"></span>2185       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF_LCK.dat&quot;   },`PUF_OTP_CORE.MEM_IF);
<span style="margin-left:8px;"></span>2186       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP_OK.dat&quot;   },`PUF_OTP_CORE.MEM_REP);
<span style="margin-left:8px;"></span>2187       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);
<span style="margin-left:8px;"></span>2188       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
