
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Tue Mar 14 13:07:48 2023
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat fullchip
#% Begin load design ... (date=03/14 13:08:13, mem=489.0M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Tue Mar 14 13:00:48 2023'.
% Begin Load MMMC data ... (date=03/14 13:08:13, mem=490.9M)
% End Load MMMC data ... (date=03/14 13:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.0M, current mem=491.0M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Mar 14 13:08:14 2023
viaInitial ends at Tue Mar 14 13:08:14 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.05min, real=0.03min, mem=28.0M, fe_cpu=0.35min, fe_real=0.47min, fe_mem=750.4M) ***
% Begin Load netlist data ... (date=03/14 13:08:16, mem=515.4M)
*** Begin netlist parsing (mem=750.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 760.371M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=760.4M) ***
% End Load netlist data ... (date=03/14 13:08:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=535.8M, current mem=535.8M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 19683 stdCell insts.

*** Memory Usage v#1 (Current mem = 830.297M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc' ...
Current (total cpu=0:00:22.6, real=0:00:30.0, peak res=768.3M, current mem=768.3M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=786.1M, current mem=786.1M)
Current (total cpu=0:00:22.7, real=0:00:30.0, peak res=786.1M, current mem=786.1M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/14 13:08:18, mem=808.9M)
% End Load MMMC data post ... (date=03/14 13:08:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.9M, current mem=807.2M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.fp.gz (mem = 1050.5M).
% Begin Load floorplan data ... (date=03/14 13:08:18, mem=807.3M)
*info: reset 21123 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 940000 932800)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:45 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=808.5M, current mem=808.5M)
Set (core_instance) in guide (20000 14400 878000 842400)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/14 13:08:19, total cpu=0:00:00.2, real=0:00:01.0, peak res=810.6M, current mem=810.6M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/14 13:08:19, mem=810.8M)
% End Load SymbolTable ... (date=03/14 13:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=813.6M, current mem=813.6M)
Loading place ...
% Begin Load placement data ... (date=03/14 13:08:19, mem=813.6M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:46 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1053.5M) ***
Total net length = 2.082e+01 (1.041e+01 1.041e+01) (ext = 0.000e+00)
% End Load placement data ... (date=03/14 13:08:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=813.9M, current mem=813.7M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1050.5M) ***
% Begin Load routing data ... (date=03/14 13:08:19, mem=814.0M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Tue Mar 14 13:00:46 2023 Format: 19.1) ...
*** Total 21019 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1054.5M) ***
% End Load routing data ... (date=03/14 13:08:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=819.7M, current mem=818.7M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/fullchip.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1059.5M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/14 13:08:20, mem=847.9M)
% End Load power constraints ... (date=03/14 13:08:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=848.0M, current mem=848.0M)
% Begin load AAE data ... (date=03/14 13:08:20, mem=848.0M)
AAE DB initialization (MEM=1102.41 CPU=0:00:00.6 REAL=0:00:00.0) 
% End load AAE data ... (date=03/14 13:08:21, total cpu=0:00:00.9, real=0:00:01.0, peak res=855.5M, current mem=855.5M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/14 13:08:21, total cpu=0:00:07.4, real=0:00:08.0, peak res=855.6M, current mem=853.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1637 warning(s), 0 error(s)

<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/14 13:08:25, mem=865.0M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    195 |     83 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    195 |     83 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/14 13:08:26, total cpu=0:00:01.1, real=0:00:01.0, peak res=892.5M, current mem=892.0M)
<CMD> legalizePin
#% Begin legalizePin (date=03/14 13:08:30, mem=892.0M)

Start pin legalization for the partition [fullchip]:
Moving Pin [out[95]] to LEGAL location ( 159.900    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 162.900    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 165.900    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 168.900    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 171.900    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 174.900    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 177.900    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 180.900    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 183.900    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 186.900    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 189.900    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 192.900    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 195.900    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 198.900    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 201.900    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 204.900    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 207.900    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 210.900    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 213.900    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 216.900    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 219.900    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 222.900    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 225.900    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 228.900    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 231.900    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 234.900    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 237.900    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 240.900    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 243.900    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 246.900    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 249.900    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 252.900    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 255.900    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 258.900    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 261.900    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 264.900    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 267.900    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 270.900    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 273.900    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 276.900    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 279.900    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 282.900    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 285.900    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 288.900    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 291.900    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 294.900    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 297.900    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 300.900    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 303.900    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 309.900    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 312.900    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 315.900    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 321.900    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 324.900    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 327.900    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 333.900    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 336.900    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 339.900    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 345.900    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 348.900    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 351.900    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 354.900    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 357.900    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 360.900    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 363.900    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 366.900    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 369.900    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 372.900    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 375.900    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 378.900    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 381.900    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 384.900    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 387.900    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 390.900    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 393.900    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 396.900    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 399.900    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 402.900    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 405.900    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 408.900    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 411.900    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 414.900    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 417.900    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 420.900    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 423.900    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 426.900    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 429.900    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 432.900    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 435.900    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 438.900    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 441.900    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 444.900    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location ( 111.900    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 114.900    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 117.900    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 120.900    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 123.900    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 126.900    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 129.900    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 132.900    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 135.900    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 138.900    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 141.900    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 144.900    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 147.900    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 150.900    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 153.900    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 156.900    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 195
	Legally Assigned Pins              : 195
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
112 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

#% End legalizePin (date=03/14 13:08:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.7M, current mem=892.3M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/14 13:08:36, mem=892.3M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    195 |    195 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    195 |    195 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/14 13:08:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.9M, current mem=892.4M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/14 13:08:43, mem=892.6M)
% Begin Save ccopt configuration ... (date=03/14 13:08:43, mem=895.6M)
% End Save ccopt configuration ... (date=03/14 13:08:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.4M, current mem=896.4M)
% Begin Save netlist data ... (date=03/14 13:08:43, mem=896.4M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 13:08:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=898.4M, current mem=896.7M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 13:08:44, mem=897.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.2M, current mem=897.2M)
% Begin Save clock tree data ... (date=03/14 13:08:44, mem=898.5M)
% End Save clock tree data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.5M, current mem=898.5M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 13:08:44, mem=898.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 13:08:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=899.4M, current mem=899.3M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1157.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 13:08:44, mem=899.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 13:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.7M, current mem=899.7M)
% Begin Save routing data ... (date=03/14 13:08:44, mem=899.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1158.2M) ***
% End Save routing data ... (date=03/14 13:08:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=901.0M, current mem=900.0M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1161.2M) ***
% Begin Save power constraints data ... (date=03/14 13:08:45, mem=900.4M)
% End Save power constraints data ... (date=03/14 13:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.5M, current mem=900.5M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/14 13:08:47, total cpu=0:00:02.1, real=0:00:04.0, peak res=904.7M, current mem=903.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
Estimated cell power/ground rail width = 0.365 um
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 190 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD6' removed
*       :      4 instances of type 'INVD4' removed
*       :      1 instance  of type 'INVD2' removed
*       :     33 instances of type 'INVD1' removed
*       :     19 instances of type 'INVD0' removed
*       :      8 instances of type 'CKND4' removed
*       :     12 instances of type 'CKND2' removed
*       :     12 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD2' removed
*       :      9 instances of type 'CKBD1' removed
*       :      7 instances of type 'BUFFD6' removed
*       :      6 instances of type 'BUFFD3' removed
*       :      8 instances of type 'BUFFD2' removed
*       :     55 instances of type 'BUFFD1' removed
*       :     14 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT)
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 10%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 20%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 30%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 40%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 50%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 60%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 70%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 80%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 90%

Finished Levelizing
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT)

Starting Activity Propagation
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 10%
2023-Mar-14 13:08:51 (2023-Mar-14 20:08:51 GMT): 20%

Finished Activity Propagation
2023-Mar-14 13:08:52 (2023-Mar-14 20:08:52 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 15427 (74.0%) nets
3		: 2816 (13.5%) nets
4     -	14	: 2184 (10.5%) nets
15    -	39	: 289 (1.4%) nets
40    -	79	: 92 (0.4%) nets
80    -	159	: 41 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=19516 (0 fixed + 19516 movable) #buf cell=0 #inv cell=941 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=20850 #term=75739 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=195
stdCell: 19516 single + 0 double + 0 multi
Total standard cell length = 55.6106 (mm), area = 0.1001 (mm^2)
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 278053 sites (100099 um^2) / alloc_area 553838 sites (199382 um^2).
Pin Density = 0.1357.
            = total # of pins 75739 / total area 558000.

=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.086e+05 (5.67e+04 5.19e+04)
              Est.  stn bbox = 1.389e+05 (7.76e+04 6.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1382.6M
Iteration  2: Total net bbox = 1.086e+05 (5.67e+04 5.19e+04)
              Est.  stn bbox = 1.389e+05 (7.76e+04 6.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1382.6M
*** Finished SKP initialization (cpu=0:00:08.2, real=0:00:08.0)***
Iteration  3: Total net bbox = 1.082e+05 (5.33e+04 5.49e+04)
              Est.  stn bbox = 1.478e+05 (7.42e+04 7.37e+04)
              cpu = 0:00:10.4 real = 0:00:10.0 mem = 1544.3M
Iteration  4: Total net bbox = 1.871e+05 (8.45e+04 1.03e+05)
              Est.  stn bbox = 2.533e+05 (1.13e+05 1.40e+05)
              cpu = 0:00:32.1 real = 0:00:32.0 mem = 1592.5M
Iteration  5: Total net bbox = 1.871e+05 (8.45e+04 1.03e+05)
              Est.  stn bbox = 2.533e+05 (1.13e+05 1.40e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1592.5M
Iteration  6: Total net bbox = 2.507e+05 (1.20e+05 1.30e+05)
              Est.  stn bbox = 3.486e+05 (1.67e+05 1.82e+05)
              cpu = 0:00:21.2 real = 0:00:21.0 mem = 1545.5M
Iteration  7: Total net bbox = 2.644e+05 (1.34e+05 1.31e+05)
              Est.  stn bbox = 3.624e+05 (1.80e+05 1.82e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1545.3M
Iteration  8: Total net bbox = 2.644e+05 (1.34e+05 1.31e+05)
              Est.  stn bbox = 3.624e+05 (1.80e+05 1.82e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1545.3M
Iteration  9: Total net bbox = 2.844e+05 (1.46e+05 1.38e+05)
              Est.  stn bbox = 3.885e+05 (1.97e+05 1.92e+05)
              cpu = 0:00:22.3 real = 0:00:22.0 mem = 1535.9M
Iteration 10: Total net bbox = 2.844e+05 (1.46e+05 1.38e+05)
              Est.  stn bbox = 3.885e+05 (1.97e+05 1.92e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1535.9M
Iteration 11: Total net bbox = 2.894e+05 (1.47e+05 1.42e+05)
              Est.  stn bbox = 3.950e+05 (1.98e+05 1.97e+05)
              cpu = 0:00:18.2 real = 0:00:18.0 mem = 1532.5M
Iteration 12: Total net bbox = 2.894e+05 (1.47e+05 1.42e+05)
              Est.  stn bbox = 3.950e+05 (1.98e+05 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1532.5M
Iteration 13: Total net bbox = 3.000e+05 (1.48e+05 1.52e+05)
              Est.  stn bbox = 4.012e+05 (1.96e+05 2.05e+05)
              cpu = 0:00:56.9 real = 0:00:57.0 mem = 1541.8M
Iteration 14: Total net bbox = 3.000e+05 (1.48e+05 1.52e+05)
              Est.  stn bbox = 4.012e+05 (1.96e+05 2.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1541.8M
Finished Global Placement (cpu=0:02:43, real=0:02:44, mem=1541.8M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
*** Starting refinePlace (0:03:21 mem=1541.8M) ***
Total net bbox length = 3.000e+05 (1.483e+05 1.517e+05) (ext = 8.010e+03)
Move report: Detail placement moves 19516 insts, mean move: 1.15 um, max move: 22.27 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_13_): (382.22, 11.89) --> (404.40, 11.80)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1541.8MB
Summary Report:
Instances move: 19516 (out of 19516 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 22.27 um (Instance: core_instance/psum_mem_instance/Q_reg_13_) (382.223, 11.8915) -> (404.4, 11.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 2.840e+05 (1.309e+05 1.532e+05) (ext = 7.702e+03)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1541.8MB
*** Finished refinePlace (0:03:25 mem=1541.8M) ***
*** Finished Initial Placement (cpu=0:02:47, real=0:02:48, mem=1539.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1539.66 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20850 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.692574e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.43 seconds, mem = 1539.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75544
[NR-eGR]     M2  (2V) length: 1.644256e+05um, number of vias: 111955
[NR-eGR]     M3  (3H) length: 1.746153e+05um, number of vias: 3272
[NR-eGR]     M4  (4V) length: 3.687079e+04um, number of vias: 288
[NR-eGR]     M5  (5H) length: 5.422500e+03um, number of vias: 44
[NR-eGR]     M6  (6V) length: 3.340000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.816682e+05um, number of vias: 191103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.201910e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.52 seconds, mem = 1448.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 2:53, real = 0: 2:54, mem = 1441.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1050.0M, totSessionCpu=0:03:27 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1137.1M, totSessionCpu=0:03:34 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1502.31 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1515.18 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1515.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20850  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20850 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20850 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.733740e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        13( 0.02%)   ( 0.02%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 75544
[NR-eGR]     M2  (2V) length: 1.648406e+05um, number of vias: 112094
[NR-eGR]     M3  (3H) length: 1.760806e+05um, number of vias: 3284
[NR-eGR]     M4  (4V) length: 3.756221e+04um, number of vias: 338
[NR-eGR]     M5  (5H) length: 7.119700e+03um, number of vias: 41
[NR-eGR]     M6  (6V) length: 3.298000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.859329e+05um, number of vias: 191301
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.309350e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.99 sec, Curr Mem: 1508.51 MB )
Extraction called for design 'fullchip' of instances=19516 and nets=20956 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1501.512M)
** Profile ** Start :  cpu=0:00:00.0, mem=1501.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1503.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1512.71)
Total number of fetched objects 20872
End delay calculation. (MEM=1606.99 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1579.91 CPU=0:00:04.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:03:41 mem=1579.9M)
** Profile ** Overall slacks :  cpu=0:00:06.0, mem=1579.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1579.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.361  |
|           TNS (ns):|-12581.9 |
|    Violating Paths:|  8798   |
|          All Paths:|  11656  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    197 (197)     |   -0.301   |    197 (197)     |
|   max_tran     |   804 (12473)    |  -10.204   |   804 (12474)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.830%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1579.9M
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1162.8M, totSessionCpu=0:03:42 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1532.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1532.9M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.24MB/2675.36MB/1192.73MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.25MB/2675.36MB/1192.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1173.26MB/2675.36MB/1192.73MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT)
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 10%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 20%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 30%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 40%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 50%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 60%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 70%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 80%
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT): 90%

Finished Levelizing
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT)

Starting Activity Propagation
2023-Mar-14 13:11:58 (2023-Mar-14 20:11:58 GMT)
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 10%
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 20%

Finished Activity Propagation
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1173.68MB/2675.36MB/1192.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT)
 ... Calculating switching power
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 10%
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 20%
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 30%
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 40%
2023-Mar-14 13:11:59 (2023-Mar-14 20:11:59 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 13:12:00 (2023-Mar-14 20:12:00 GMT): 60%
2023-Mar-14 13:12:00 (2023-Mar-14 20:12:00 GMT): 70%
2023-Mar-14 13:12:01 (2023-Mar-14 20:12:01 GMT): 80%
2023-Mar-14 13:12:01 (2023-Mar-14 20:12:01 GMT): 90%

Finished Calculating power
2023-Mar-14 13:12:01 (2023-Mar-14 20:12:01 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1174.73MB/2675.36MB/1192.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1174.73MB/2675.36MB/1192.73MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1174.79MB/2675.36MB/1192.73MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1174.80MB/2675.36MB/1192.73MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 13:12:01 (2023-Mar-14 20:12:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       69.79182399 	   81.3070%
Total Switching Power:      15.32139487 	   17.8493%
Total Leakage Power:         0.72423312 	    0.8437%
Total Power:                85.83745218
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.23        2.16       0.378       58.77       68.46
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.417e-05
Combinational                      13.56       13.16      0.3462       27.07       31.54
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              69.79       15.32      0.7242       85.84         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      69.79       15.32      0.7242       85.84         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U794 (XNR2D4):          0.08078
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U778 (FA1D4):        0.0002613
*                Total Cap:      1.13845e-10 F
*                Total instances in design: 19516
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1180.36MB/2678.86MB/1192.73MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -7.361 ns

 145 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        145          0        145

 145 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:06.9 real=0:00:07.0 mem=1582.6M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:50.1/0:04:14.7 (0.9), mem = 1582.6M
(I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1689.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1689.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1689.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1689.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1689.1M)
CPU of: netlist preparation :0:00:00.0 (mem :1689.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1689.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
*** AreaOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:03:54.1/0:04:18.8 (0.9), mem = 1670.1M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:54.8/0:04:19.4 (0.9), mem = 1606.1M
(I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
(I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:03:59.3/0:04:23.9 (0.9), mem = 1606.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:59.3/0:04:24.0 (0.9), mem = 1606.1M
(I,S,L,T): WC_VIEW: 69.4429, 14.9565, 0.714202, 85.1136
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   950| 14692|   -10.35|   356|   356|    -0.30|     0|     0|     0|     0|    -7.36|-12691.26|       0|       0|       0|  49.67|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.68| -3753.77|     146|       0|     318|  49.97| 0:00:05.0|  1683.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.68| -3753.77|       0|       0|       0|  49.97| 0:00:00.0|  1683.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1683.3M) ***

(I,S,L,T): WC_VIEW: 68.7298, 15.0027, 0.722752, 84.4553
*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:04:08.5/0:04:33.1 (0.9), mem = 1664.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1275.0M, totSessionCpu=0:04:09 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:08.9/0:04:33.5 (0.9), mem = 1626.2M
(I,S,L,T): WC_VIEW: 68.7298, 15.0027, 0.722752, 84.4553
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 106 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.677  TNS Slack -3753.771 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.677|-3753.771|    49.97%|   0:00:00.0| 1661.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.497|-2243.933|    50.25%|   0:00:14.0| 1735.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.334|-1758.612|    50.54%|   0:00:10.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.334|-1758.612|    50.54%|   0:00:01.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.097|-1256.318|    50.99%|   0:00:20.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.094|-1217.099|    51.12%|   0:00:10.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.093|-1189.312|    51.22%|   0:00:04.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.093|-1189.312|    51.22%|   0:00:01.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.025|-1119.736|    51.47%|   0:00:07.0| 1777.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.025|-1113.891|    51.50%|   0:00:04.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.025|-1113.579|    51.51%|   0:00:02.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.025|-1113.579|    51.51%|   0:00:01.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1088.543|    51.66%|   0:00:04.0| 1772.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1088.028|    51.66%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1087.796|    51.66%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1087.796|    51.66%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1082.968|    51.75%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1082.968|    51.75%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1082.968|    51.75%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1082.968|    51.75%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1081.257|    51.79%|   0:00:02.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1081.257|    51.79%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1081.257|    51.79%|   0:00:01.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1081.257|    51.79%|   0:00:00.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1080.583|    51.81%|   0:00:02.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.017|-1080.046|    51.81%|   0:00:03.0| 1761.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:41 real=0:01:40 mem=1761.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:41 real=0:01:40 mem=1761.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.017  TNS Slack -1080.046 
(I,S,L,T): WC_VIEW: 71.1641, 16.0464, 0.827931, 88.0385
*** SetupOpt [finish] : cpu/real = 0:01:50.9/0:01:50.9 (1.0), totSession cpu/real = 0:05:59.8/0:06:24.4 (0.9), mem = 1726.7M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.017
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:01.4/0:06:26.0 (0.9), mem = 1702.8M
(I,S,L,T): WC_VIEW: 71.1641, 16.0464, 0.827931, 88.0385
Reclaim Optimization WNS Slack -1.017  TNS Slack -1080.046 Density 51.81
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    51.81%|        -|  -1.017|-1080.046|   0:00:00.0| 1702.8M|
|    51.79%|       37|  -1.017|-1077.279|   0:00:03.0| 1742.5M|
|    51.79%|        0|  -1.017|-1077.279|   0:00:00.0| 1742.5M|
|    51.78%|       13|  -1.017|-1077.286|   0:00:01.0| 1742.5M|
|    51.43%|      494|  -1.015|-1077.052|   0:00:06.0| 1742.5M|
|    51.38%|       89|  -1.015|-1077.065|   0:00:01.0| 1742.5M|
|    51.38%|        9|  -1.015|-1077.065|   0:00:00.0| 1742.5M|
|    51.38%|        0|  -1.015|-1077.065|   0:00:01.0| 1742.5M|
|    51.38%|        0|  -1.015|-1077.065|   0:00:00.0| 1742.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.015  TNS Slack -1077.065 Density 51.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 71.0732, 15.9547, 0.811954, 87.8398
*** AreaOpt [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:06:15.1/0:06:39.6 (0.9), mem = 1742.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1669.39M, totSessionCpu=0:06:15).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1684.27 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21274  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21274 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21274 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.700530e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1691.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.8, real=0:00:03.0)***
Iteration  7: Total net bbox = 2.792e+05 (1.38e+05 1.41e+05)
              Est.  stn bbox = 3.855e+05 (1.91e+05 1.94e+05)
              cpu = 0:00:14.9 real = 0:00:14.0 mem = 1815.8M
Iteration  8: Total net bbox = 2.873e+05 (1.42e+05 1.45e+05)
              Est.  stn bbox = 3.959e+05 (1.97e+05 1.99e+05)
              cpu = 0:00:28.0 real = 0:00:28.0 mem = 1792.8M
Iteration  9: Total net bbox = 2.948e+05 (1.46e+05 1.49e+05)
              Est.  stn bbox = 4.048e+05 (2.01e+05 2.04e+05)
              cpu = 0:00:54.8 real = 0:00:55.0 mem = 1795.6M
Iteration 10: Total net bbox = 3.083e+05 (1.52e+05 1.56e+05)
              Est.  stn bbox = 4.161e+05 (2.05e+05 2.11e+05)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 1800.9M
Iteration 11: Total net bbox = 3.136e+05 (1.54e+05 1.59e+05)
              Est.  stn bbox = 4.212e+05 (2.07e+05 2.14e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1801.6M
Move report: Timing Driven Placement moves 19940 insts, mean move: 13.19 um, max move: 190.13 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC170_n68): (328.20, 197.20) --> (332.61, 382.92)

Finished Incremental Placement (cpu=0:02:16, real=0:02:16, mem=1799.4M)
*** Starting refinePlace (0:08:33 mem=1801.6M) ***
Total net bbox length = 3.230e+05 (1.633e+05 1.597e+05) (ext = 8.229e+03)
Move report: Detail placement moves 19940 insts, mean move: 0.89 um, max move: 22.69 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_49_): (330.60, 10.09) --> (353.20, 10.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1801.6MB
Summary Report:
Instances move: 19940 (out of 19940 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 22.69 um (Instance: core_instance/psum_mem_instance/Q_reg_49_) (330.605, 10.0945) -> (353.2, 10)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 3.047e+05 (1.438e+05 1.609e+05) (ext = 7.961e+03)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1801.6MB
*** Finished refinePlace (0:08:36 mem=1801.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1801.62 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1801.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21274  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21274 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21274 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.815100e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.42 seconds, mem = 1801.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 76387
[NR-eGR]     M2  (2V) length: 1.686231e+05um, number of vias: 113713
[NR-eGR]     M3  (3H) length: 1.786451e+05um, number of vias: 3351
[NR-eGR]     M4  (4V) length: 3.895272e+04um, number of vias: 323
[NR-eGR]     M5  (5H) length: 7.029600e+03um, number of vias: 50
[NR-eGR]     M6  (6V) length: 3.338000e+02um, number of vias: 16
[NR-eGR]     M7  (7H) length: 6.780000e+01um, number of vias: 23
[NR-eGR]     M8  (8V) length: 2.144000e+02um, number of vias: 0
[NR-eGR] Total length: 3.938665e+05um, number of vias: 193863
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.229050e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.55 seconds, mem = 1766.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:22, real=0:02:22)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1764.4M)
Extraction called for design 'fullchip' of instances=19940 and nets=21385 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1764.445M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:12, real = 0:05:12, mem = 1264.5M, totSessionCpu=0:08:39 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1700.52)
Total number of fetched objects 21296
End delay calculation. (MEM=1759.73 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1759.73 CPU=0:00:04.4 REAL=0:00:04.0)
*** Timing NOT met, worst failing slack is -0.985
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:47.3/0:09:11.5 (1.0), mem = 1759.7M
(I,S,L,T): WC_VIEW: 71.0818, 16.0703, 0.811954, 87.964
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1103.222 Density 51.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.072|   -6.799|
|reg2reg   |-0.985|-1097.031|
|HEPG      |-0.985|-1097.031|
|All Paths |-0.985|-1103.222|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.985|   -0.985|-1097.031|-1103.222|    51.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.960|   -0.960|-1087.513|-1093.703|    51.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.937|   -0.937|-1084.597|-1090.788|    51.40%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.924|   -0.924|-1070.811|-1077.002|    51.42%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.908|   -0.908|-1065.584|-1071.774|    51.44%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.898|   -0.898|-1057.876|-1064.067|    51.46%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.890|   -0.890|-1045.205|-1051.396|    51.50%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.886|   -0.886|-1040.542|-1046.733|    51.52%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.878|   -0.878|-1035.066|-1041.257|    51.55%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.874|   -0.874|-1030.325|-1036.516|    51.59%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.867|   -0.867|-1026.720|-1032.911|    51.63%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.863|   -0.863|-1023.870|-1030.061|    51.64%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.861|   -0.861|-1017.755|-1023.946|    51.66%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.856|   -0.856|-1014.079|-1020.270|    51.67%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.856|   -0.856|-1011.061|-1017.252|    51.69%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.856|   -0.856|-1010.667|-1016.858|    51.69%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.844|   -0.844|-1006.628|-1012.819|    51.72%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.841|   -0.841|-1004.087|-1010.278|    51.75%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.839|   -0.839|-1001.097|-1007.288|    51.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.839|   -0.839| -999.978|-1006.169|    51.77%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.839|   -0.839| -999.953|-1006.144|    51.77%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.833|   -0.833| -995.212|-1001.403|    51.81%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.833|   -0.833| -992.775| -998.970|    51.83%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.833|   -0.833| -992.711| -998.906|    51.83%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.829|   -0.829| -987.792| -993.987|    51.88%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.825|   -0.825| -985.307| -991.502|    51.89%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.822|   -0.822| -982.527| -988.722|    51.90%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.822|   -0.822| -982.317| -988.512|    51.90%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.820|   -0.820| -980.758| -986.953|    51.93%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.820|   -0.820| -980.296| -986.491|    51.94%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.819|   -0.819| -978.801| -984.997|    51.95%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.819|   -0.819| -977.417| -983.613|    51.96%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.815|   -0.815| -976.132| -982.327|    51.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.815|   -0.815| -975.513| -981.709|    51.97%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.815|   -0.815| -975.507| -981.702|    51.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.813|   -0.813| -975.334| -981.530|    51.99%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.813|   -0.813| -974.428| -980.623|    51.99%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.812|   -0.812| -973.325| -979.520|    52.01%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.812|   -0.812| -973.008| -979.203|    52.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.811|   -0.811| -972.314| -978.510|    52.02%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.811|   -0.811| -971.965| -978.160|    52.03%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.810|   -0.810| -970.349| -976.545|    52.04%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.810|   -0.810| -969.629| -975.825|    52.05%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.807|   -0.807| -968.268| -974.464|    52.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.807|   -0.807| -967.063| -973.258|    52.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.804|   -0.804| -966.450| -972.646|    52.08%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.804|   -0.804| -966.403| -972.598|    52.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.804|   -0.804| -966.350| -972.545|    52.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.802|   -0.802| -965.129| -971.325|    52.09%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.802|   -0.802| -964.630| -970.830|    52.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.802|   -0.802| -962.675| -968.875|    52.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.800|   -0.800| -962.145| -968.344|    52.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.800|   -0.800| -961.179| -967.383|    52.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.800|   -0.800| -961.066| -967.270|    52.14%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.799|   -0.799| -960.515| -966.719|    52.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.799|   -0.799| -960.394| -966.598|    52.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.798|   -0.798| -959.311| -965.516|    52.18%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.798|   -0.798| -958.837| -965.041|    52.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.797|   -0.797| -958.346| -964.550|    52.20%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.797|   -0.797| -958.119| -964.323|    52.20%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.795|   -0.795| -957.095| -963.300|    52.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.794|   -0.794| -955.511| -961.716|    52.22%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.794|   -0.794| -954.583| -960.787|    52.24%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.794|   -0.794| -954.411| -960.615|    52.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.794|   -0.794| -953.023| -959.227|    52.28%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.791|   -0.791| -952.602| -958.807|    52.29%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.791|   -0.791| -952.144| -958.348|    52.30%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.790|   -0.790| -951.299| -957.508|    52.33%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -950.036| -956.245|    52.34%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -949.897| -956.106|    52.34%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -948.357| -954.569|    52.38%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -948.184| -954.396|    52.38%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -947.564| -953.777|    52.39%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -946.843| -953.056|    52.41%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -946.811| -953.024|    52.41%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.790|   -0.790| -945.109| -951.321|    52.43%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.790|   -0.790| -944.887| -951.099|    52.43%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.790|   -0.790| -942.980| -949.192|    52.49%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -941.911| -948.127|    52.51%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -941.830| -948.045|    52.51%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -940.672| -946.888|    52.54%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -940.507| -946.723|    52.55%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -940.471| -946.688|    52.55%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -940.384| -946.600|    52.56%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.790|   -0.790| -936.942| -943.160|    52.57%|   0:00:03.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.790|   -0.790| -936.846| -943.064|    52.57%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.790|   -0.790| -934.950| -941.167|    52.58%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.790|   -0.790| -933.657| -939.875|    52.62%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.790|   -0.790| -933.303| -939.521|    52.63%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.790|   -0.790| -933.084| -939.302|    52.64%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.790|   -0.790| -932.977| -939.194|    52.67%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.790|   -0.790| -931.562| -937.779|    52.67%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.790|   -0.790| -931.372| -937.589|    52.68%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.790|   -0.790| -930.756| -936.973|    52.69%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.790|   -0.790| -929.753| -935.970|    52.70%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.790|   -0.790| -929.652| -935.869|    52.71%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.790|   -0.790| -927.921| -934.141|    52.72%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -927.474| -933.693|    52.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -927.245| -933.464|    52.76%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -926.924| -933.144|    52.77%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -926.905| -933.125|    52.77%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -925.119| -931.339|    52.80%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -924.477| -930.697|    52.81%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -923.997| -930.217|    52.82%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -923.995| -930.217|    52.84%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.790|   -0.790| -922.060| -928.283|    52.86%|   0:00:02.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.790|   -0.790| -921.942| -928.165|    52.86%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.790|   -0.790| -921.125| -927.347|    52.89%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.790|   -0.790| -920.838| -927.061|    52.89%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.790|   -0.790| -920.776| -926.999|    52.90%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.790|   -0.790| -920.158| -926.381|    52.92%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.790|   -0.790| -920.152| -926.375|    52.92%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.790|   -0.790| -919.835| -926.058|    52.93%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.790|   -0.790| -918.055| -924.278|    52.94%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.790|   -0.790| -918.004| -924.227|    52.94%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.790|   -0.790| -917.693| -923.916|    52.96%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.790|   -0.790| -917.533| -923.756|    52.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.790|   -0.790| -917.510| -923.733|    52.97%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.790|   -0.790| -916.111| -922.334|    52.98%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.790|   -0.790| -915.860| -922.083|    52.98%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.790|   -0.790| -915.335| -921.558|    52.98%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.790|   -0.790| -913.922| -920.145|    52.99%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.790|   -0.790| -913.900| -920.123|    53.00%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.790|   -0.790| -913.677| -919.901|    53.00%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.790|   -0.790| -913.417| -919.640|    53.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.790|   -0.790| -913.187| -919.410|    53.01%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.790|   -0.790| -912.588| -918.813|    53.02%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.790|   -0.790| -912.221| -918.445|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.790|   -0.790| -911.883| -918.108|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.790|   -0.790| -911.805| -918.029|    53.03%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.790|   -0.790| -911.745| -917.969|    53.03%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.790|   -0.790| -910.046| -916.271|    53.04%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.790|   -0.790| -909.792| -916.018|    53.05%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.790|   -0.790| -909.720| -915.946|    53.05%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.790|   -0.790| -909.699| -915.925|    53.06%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.790|   -0.790| -908.525| -914.751|    53.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.790|   -0.790| -908.461| -914.687|    53.07%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.790|   -0.790| -908.358| -914.584|    53.07%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.790|   -0.790| -907.508| -913.734|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.790|   -0.790| -907.449| -913.675|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.790|   -0.790| -907.392| -913.618|    53.08%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.790|   -0.790| -906.427| -912.653|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.790|   -0.790| -906.425| -912.651|    53.08%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.790|   -0.790| -906.001| -912.227|    53.09%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.790|   -0.790| -905.788| -912.014|    53.09%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.790|   -0.790| -904.879| -911.105|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.790|   -0.790| -904.804| -911.030|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.790|   -0.790| -904.774| -910.999|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.790|   -0.790| -904.745| -910.971|    53.10%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.790|   -0.790| -904.271| -910.497|    53.11%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.790|   -0.790| -904.159| -910.385|    53.11%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.790|   -0.790| -903.776| -910.002|    53.11%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.790|   -0.790| -903.660| -909.886|    53.11%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.790|   -0.790| -903.516| -909.741|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.790|   -0.790| -903.511| -909.737|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.790|   -0.790| -903.489| -909.715|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.790|   -0.790| -903.107| -909.333|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.790|   -0.790| -902.761| -908.987|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.790|   -0.790| -902.717| -908.942|    53.12%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.790|   -0.790| -901.641| -907.872|    53.12%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.790|   -0.790| -901.080| -907.317|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -900.224| -906.472|    53.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -900.197| -906.444|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -899.977| -906.224|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.790|   -0.790| -899.490| -905.737|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.790|   -0.790| -899.015| -905.263|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -898.991| -905.239|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -897.682| -903.930|    53.13%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.790|   -0.790| -897.522| -903.770|    53.13%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.790|   -0.790| -897.375| -903.622|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.790|   -0.790| -897.311| -903.558|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.790|   -0.790| -895.309| -901.587|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.790|   -0.790| -893.579| -899.857|    53.14%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.790|   -0.790| -892.227| -898.513|    53.14%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.790|   -0.790| -890.902| -897.187|    53.15%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.790|   -0.790| -889.938| -896.223|    53.15%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -888.992| -895.278|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.790|   -0.790| -887.944| -894.229|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -887.256| -893.542|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -887.206| -893.491|    53.16%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -886.993| -893.278|    53.16%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.790|   -0.790| -886.249| -892.534|    53.17%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -886.238| -892.523|    53.17%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -886.184| -892.469|    53.17%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -885.806| -892.091|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -885.031| -891.317|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -884.812| -891.098|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.790|   -0.790| -884.580| -890.865|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -883.456| -889.804|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -883.296| -889.644|    53.18%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -883.152| -889.500|    53.18%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.790|   -0.790| -882.574| -888.922|    53.19%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.790|   -0.790| -881.616| -887.965|    53.19%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.790|   -0.790| -883.231| -889.580|    53.20%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.790|   -0.790| -883.267| -889.615|    53.21%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.790|   -0.790| -882.916| -889.264|    53.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.790|   -0.790| -882.303| -888.652|    53.21%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -881.452| -887.839|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.790|   -0.790| -880.976| -887.373|    53.22%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -880.287| -886.684|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.790|   -0.790| -879.531| -885.928|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.790|   -0.790| -879.296| -885.695|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.790|   -0.790| -878.886| -885.285|    53.22%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.790|   -0.790| -878.610| -885.010|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.790|   -0.790| -878.123| -884.530|    53.23%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.790|   -0.790| -877.961| -884.367|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -877.750| -884.157|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -877.500| -883.908|    53.23%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.790|   -0.790| -877.081| -883.489|    53.23%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.790|   -0.790| -876.949| -883.357|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -876.831| -883.239|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.790|   -0.790| -876.543| -882.952|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.790|   -0.790| -876.079| -882.488|    53.24%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.790|   -0.790| -875.980| -882.389|    53.25%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.790|   -0.790| -875.653| -882.063|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.790|   -0.790| -875.540| -881.956|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.790|   -0.790| -875.505| -881.922|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.790|   -0.790| -875.442| -881.859|    53.25%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.790|   -0.790| -874.198| -879.623|    53.26%|   0:00:01.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_70_/D  |
|  -0.790|   -0.790| -873.903| -879.328|    53.27%|   0:00:00.0| 1805.0M|        NA|       NA| NA                                                 |
|  -0.790|   -0.790| -873.903| -879.328|    53.27%|   0:00:00.0| 1805.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1805.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:40 mem=1805.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.072|  -5.545|
|reg2reg   |-0.790|-873.903|
|HEPG      |-0.790|-873.903|
|All Paths |-0.790|-879.328|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.790 TNS Slack -879.328 Density 53.27
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:37.8/0:11:01.8 (1.0), mem = 1805.0M
(I,S,L,T): WC_VIEW: 72.9758, 17.4251, 0.874307, 91.2751
Reclaim Optimization WNS Slack -0.790  TNS Slack -879.328 Density 53.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.27%|        -|  -0.790|-879.328|   0:00:00.0| 1805.0M|
|    53.26%|       10|  -0.790|-878.757|   0:00:02.0| 1805.0M|
|    53.08%|      356|  -0.788|-879.003|   0:00:04.0| 1805.0M|
|    53.08%|        0|  -0.788|-879.003|   0:00:00.0| 1805.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.788  TNS Slack -879.003 Density 53.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:07.0) **
(I,S,L,T): WC_VIEW: 72.8487, 17.3605, 0.868153, 91.0774
*** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:10:45.1/0:11:09.1 (1.0), mem = 1805.0M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1794.00M, totSessionCpu=0:10:45).
** GigaOpt Optimizer WNS Slack -0.788 TNS Slack -879.003 Density 53.08
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.072|  -4.997|
|reg2reg   |-0.788|-874.092|
|HEPG      |-0.788|-874.092|
|All Paths |-0.788|-879.003|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:48 real=0:01:47 mem=1794.0M) ***

(I,S,L,T): WC_VIEW: 72.8487, 17.3605, 0.868153, 91.0774
*** SetupOpt [finish] : cpu/real = 0:01:58.2/0:01:58.1 (1.0), totSession cpu/real = 0:10:45.5/0:11:09.6 (1.0), mem = 1758.9M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1731.79 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21913  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21912 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21912 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.840174e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.01%)         4( 0.01%)         3( 0.00%)         7( 0.01%)   ( 0.03%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total                8( 0.00%)         4( 0.00%)         3( 0.00%)         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.45 seconds, mem = 1739.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
Iteration  7: Total net bbox = 2.857e+05 (1.41e+05 1.44e+05)
              Est.  stn bbox = 3.905e+05 (1.93e+05 1.97e+05)
              cpu = 0:00:15.5 real = 0:00:15.0 mem = 1842.1M
Iteration  8: Total net bbox = 2.919e+05 (1.44e+05 1.48e+05)
              Est.  stn bbox = 3.989e+05 (1.97e+05 2.02e+05)
              cpu = 0:00:24.6 real = 0:00:24.0 mem = 1820.1M
Iteration  9: Total net bbox = 3.008e+05 (1.48e+05 1.52e+05)
              Est.  stn bbox = 4.099e+05 (2.02e+05 2.08e+05)
              cpu = 0:00:56.4 real = 0:00:57.0 mem = 1816.6M
Iteration 10: Total net bbox = 3.142e+05 (1.54e+05 1.60e+05)
              Est.  stn bbox = 4.207e+05 (2.06e+05 2.14e+05)
              cpu = 0:00:21.9 real = 0:00:22.0 mem = 1819.2M
Iteration 11: Total net bbox = 3.196e+05 (1.56e+05 1.63e+05)
              Est.  stn bbox = 4.258e+05 (2.08e+05 2.18e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1821.0M
Move report: Timing Driven Placement moves 20582 insts, mean move: 9.36 um, max move: 116.49 um
	Max move on inst (core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OCPC1153_array_out_29): (267.00, 208.00) --> (365.07, 189.58)

Finished Incremental Placement (cpu=0:02:17, real=0:02:17, mem=1818.9M)
*** Starting refinePlace (0:13:04 mem=1821.0M) ***
Total net bbox length = 3.303e+05 (1.668e+05 1.635e+05) (ext = 8.195e+03)
Move report: Detail placement moves 20581 insts, mean move: 0.91 um, max move: 22.40 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC279_N181): (223.51, 12.09) --> (201.40, 11.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1821.0MB
Summary Report:
Instances move: 20581 (out of 20591 movable)
Instances flipped: 10
Mean displacement: 0.91 um
Max displacement: 22.40 um (Instance: core_instance/psum_mem_instance/FE_OFC279_N181) (223.512, 12.0865) -> (201.4, 11.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 3.108e+05 (1.461e+05 1.648e+05) (ext = 7.942e+03)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1821.0MB
*** Finished refinePlace (0:13:07 mem=1821.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1821.04 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=21913  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21913 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21913 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.882456e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1821.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 78069
[NR-eGR]     M2  (2V) length: 1.735121e+05um, number of vias: 116241
[NR-eGR]     M3  (3H) length: 1.820983e+05um, number of vias: 3219
[NR-eGR]     M4  (4V) length: 3.819075e+04um, number of vias: 295
[NR-eGR]     M5  (5H) length: 6.165700e+03um, number of vias: 47
[NR-eGR]     M6  (6V) length: 1.888000e+02um, number of vias: 17
[NR-eGR]     M7  (7H) length: 7.420000e+01um, number of vias: 24
[NR-eGR]     M8  (8V) length: 2.168000e+02um, number of vias: 0
[NR-eGR] Total length: 4.004466e+05um, number of vias: 197912
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.210430e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.56 seconds, mem = 1800.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:22, real=0:02:23)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1797.9M)
Extraction called for design 'fullchip' of instances=20591 and nets=22024 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1797.859M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:43, real = 0:09:43, mem = 1300.3M, totSessionCpu=0:13:10 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1742.04)
Total number of fetched objects 21935
End delay calculation. (MEM=1801.25 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1801.25 CPU=0:00:04.4 REAL=0:00:04.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.830
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:17.3/0:13:41.2 (1.0), mem = 1801.2M
(I,S,L,T): WC_VIEW: 72.854, 17.507, 0.868153, 91.2292
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.830 TNS Slack -933.403 Density 53.08
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.090|  -5.506|
|reg2reg   |-0.830|-928.467|
|HEPG      |-0.830|-928.467|
|All Paths |-0.830|-933.403|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.830|   -0.830|-928.467| -933.403|    53.08%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.817|   -0.817|-923.269| -928.205|    53.09%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.803|   -0.803|-921.904| -926.840|    53.09%|   0:00:00.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.798|   -0.798|-919.765| -924.701|    53.09%|   0:00:01.0| 1838.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.793|   -0.793|-916.997| -921.933|    53.10%|   0:00:09.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.785|   -0.785|-914.323| -919.259|    53.10%|   0:00:02.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.780|   -0.780|-910.379| -915.316|    53.13%|   0:00:32.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.775|   -0.775|-905.726| -910.663|    53.14%|   0:00:18.0| 1846.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.773|   -0.773|-902.974| -907.911|    53.15%|   0:00:25.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.773|   -0.773|-901.398| -906.334|    53.15%|   0:00:18.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.773|   -0.773|-901.021| -905.957|    53.15%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.768|   -0.768|-898.924| -903.860|    53.17%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.768|   -0.768|-897.803| -902.736|    53.18%|   0:00:39.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.768|   -0.768|-897.787| -902.720|    53.18%|   0:00:10.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.761|   -0.761|-896.702| -901.635|    53.21%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.761|   -0.761|-894.004| -898.937|    53.22%|   0:00:05.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.761|   -0.761|-893.824| -898.757|    53.22%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.758|   -0.758|-892.345| -897.278|    53.26%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.758|   -0.758|-891.292| -896.229|    53.27%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.758|   -0.758|-891.094| -896.030|    53.27%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.753|   -0.753|-890.043| -894.979|    53.29%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.754|   -0.754|-889.315| -894.253|    53.31%|   0:00:02.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.750|   -0.750|-888.736| -893.675|    53.33%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.750|   -0.750|-886.966| -891.904|    53.34%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.750|   -0.750|-886.954| -891.893|    53.34%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.749|   -0.749|-885.013| -889.952|    53.38%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.749|   -0.749|-884.980| -889.919|    53.39%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.745|   -0.745|-883.974| -888.912|    53.39%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.745|   -0.745|-883.234| -888.173|    53.40%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.743|   -0.743|-881.924| -886.863|    53.42%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.743|   -0.743|-881.441| -886.380|    53.43%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.742|   -0.742|-881.618| -886.557|    53.45%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.742|   -0.742|-881.026| -885.964|    53.45%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.742|   -0.742|-880.987| -885.926|    53.45%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.740|   -0.740|-879.851| -884.790|    53.48%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.740|   -0.740|-879.195| -884.138|    53.49%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.739|   -0.739|-878.744| -883.687|    53.50%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.738|   -0.738|-877.316| -882.259|    53.52%|   0:00:03.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.738|   -0.738|-877.061| -882.005|    53.52%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.737|   -0.737|-876.769| -881.713|    53.54%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.737|   -0.737|-875.589| -880.534|    53.54%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.737|   -0.737|-875.565| -880.510|    53.54%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.735|   -0.735|-874.971| -879.916|    53.55%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.735|   -0.735|-874.637| -879.582|    53.55%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.734|   -0.734|-874.340| -879.285|    53.56%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.734|   -0.734|-874.216| -879.161|    53.56%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.734|   -0.734|-874.194| -879.140|    53.56%|   0:00:00.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.733|   -0.733|-873.656| -878.602|    53.58%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.733|   -0.733|-873.575| -878.520|    53.59%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.731|   -0.731|-872.653| -877.598|    53.60%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-871.468| -876.414|    53.63%|   0:00:05.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-870.539| -875.484|    53.64%|   0:00:02.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-870.466| -875.412|    53.64%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-868.761| -873.707|    53.67%|   0:00:07.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-868.680| -873.626|    53.67%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.731|   -0.731|-868.632| -873.578|    53.70%|   0:00:02.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.729|   -0.729|-868.341| -873.286|    53.72%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-868.266| -873.211|    53.72%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.729|   -0.729|-868.266| -873.211|    53.73%|   0:00:01.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:29 real=0:03:28 mem=1847.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.090|   -0.729|  -5.513| -873.211|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.068|   -0.729|  -4.548| -872.434|    53.73%|   0:00:01.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_18_/D        |
|  -0.055|   -0.729|  -4.480| -872.365|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
|  -0.045|   -0.729|  -1.482| -869.367|    53.73%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_50_/D            |
|  -0.037|   -0.729|  -1.156| -869.099|    53.74%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
|  -0.027|   -0.729|  -0.590| -868.793|    53.74%|   0:00:00.0| 1847.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
|  -0.018|   -0.729|  -0.416| -868.592|    53.74%|   0:00:01.0| 1847.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_14_/D        |
|  -0.016|   -0.729|  -0.310| -868.485|    53.75%|   0:00:00.0| 1866.3M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_53_/D            |
|  -0.008|   -0.729|  -0.228| -868.403|    53.75%|   0:00:00.0| 1866.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_1_/D         |
|  -0.008|   -0.729|  -0.058| -868.229|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_28_/D            |
|   0.002|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_31_/D            |
|   0.007|   -0.729|   0.000| -868.171|    53.76%|   0:00:01.0| 1885.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_48_/D            |
|   0.016|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
|   0.016|   -0.729|   0.000| -868.171|    53.76%|   0:00:00.0| 1885.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_58_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1885.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:31 real=0:03:31 mem=1885.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.016|   0.000|
|reg2reg   |-0.729|-868.171|
|HEPG      |-0.729|-868.171|
|All Paths |-0.729|-868.171|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.729 TNS Slack -868.171 Density 53.76
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:58.9/0:17:22.7 (1.0), mem = 1885.4M
(I,S,L,T): WC_VIEW: 73.4958, 17.7988, 0.890073, 92.1847
Reclaim Optimization WNS Slack -0.729  TNS Slack -868.171 Density 53.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.76%|        -|  -0.729|-868.171|   0:00:00.0| 1885.4M|
|    53.75%|       18|  -0.729|-868.275|   0:00:02.0| 1885.4M|
|    53.61%|      342|  -0.728|-868.958|   0:00:04.0| 1885.4M|
|    53.60%|       10|  -0.728|-868.968|   0:00:01.0| 1885.4M|
|    53.60%|        0|  -0.728|-868.968|   0:00:00.0| 1885.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.728  TNS Slack -868.968 Density 53.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 32 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
(I,S,L,T): WC_VIEW: 73.3851, 17.7292, 0.884016, 91.9983
*** AreaOpt [finish] : cpu/real = 0:00:08.2/0:00:08.1 (1.0), totSession cpu/real = 0:17:07.1/0:17:30.8 (1.0), mem = 1885.4M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1847.36M, totSessionCpu=0:17:07).
*** Starting refinePlace (0:17:07 mem=1847.4M) ***
Total net bbox length = 3.122e+05 (1.470e+05 1.652e+05) (ext = 7.942e+03)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1847.4MB
Move report: Detail placement moves 1569 insts, mean move: 0.56 um, max move: 3.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0): (293.40, 355.60) --> (291.40, 353.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1850.1MB
Summary Report:
Instances move: 1569 (out of 20796 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1033_0) (293.4, 355.6) -> (291.4, 353.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 3.126e+05 (1.473e+05 1.653e+05) (ext = 7.940e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1850.1MB
*** Finished refinePlace (0:17:08 mem=1850.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1850.1M)


Density : 0.5360
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1850.1M) ***
** GigaOpt Optimizer WNS Slack -0.728 TNS Slack -868.968 Density 53.60
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.004|   0.000|
|reg2reg   |-0.728|-868.968|
|HEPG      |-0.728|-868.968|
|All Paths |-0.728|-868.968|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.728|   -0.728|-868.968| -868.968|    53.60%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.722|   -0.722|-866.847| -866.847|    53.62%|   0:00:59.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.722|   -0.722|-865.127| -865.127|    53.64%|   0:02:55.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.721|   -0.721|-864.139| -864.139|    53.64%|   0:00:28.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.722|   -0.722|-864.015| -864.015|    53.64%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.720|   -0.720|-864.291| -864.291|    53.72%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.719|   -0.719|-863.466| -863.466|    53.72%|   0:00:39.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.719|   -0.719|-863.240| -863.240|    53.73%|   0:00:10.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.718|   -0.718|-860.894| -860.894|    53.81%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.718|   -0.718|-860.305| -860.305|    53.80%|   0:00:20.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.718|   -0.718|-860.267| -860.267|    53.81%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.714|   -0.714|-859.548| -859.548|    53.85%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.711|   -0.711|-858.396| -858.396|    53.87%|   0:01:24.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.711|   -0.711|-856.970| -856.970|    53.87%|   0:01:38.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.711|   -0.711|-856.924| -856.924|    53.88%|   0:00:09.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.711|   -0.711|-854.833| -854.833|    54.01%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.711|   -0.711|-854.437| -854.437|    54.01%|   0:00:13.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.711|   -0.711|-854.317| -854.317|    54.01%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.707|   -0.707|-853.045| -853.045|    54.06%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.707|   -0.707|-852.232| -852.232|    54.07%|   0:01:21.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.707|   -0.707|-852.217| -852.217|    54.07%|   0:00:08.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.706|   -0.706|-851.727| -851.727|    54.19%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.706|   -0.706|-850.892| -850.892|    54.19%|   0:00:21.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.706|   -0.706|-850.552| -850.552|    54.19%|   0:00:04.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.703|   -0.703|-848.601| -848.601|    54.26%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.703|   -0.703|-847.982| -847.982|    54.27%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.703|   -0.703|-847.917| -847.917|    54.27%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.702|   -0.702|-846.459| -846.459|    54.35%|   0:00:08.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.701|   -0.701|-845.947| -845.947|    54.36%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.701|   -0.701|-845.900| -845.900|    54.36%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.700|   -0.700|-845.206| -845.206|    54.41%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.700|   -0.700|-845.163| -845.163|    54.41%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.699|   -0.699|-843.756| -843.756|    54.45%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.699|   -0.699|-843.549| -843.549|    54.46%|   0:00:01.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.698|   -0.698|-842.232| -842.232|    54.51%|   0:00:06.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.698|   -0.698|-842.173| -842.173|    54.50%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.697|   -0.697|-841.690| -841.690|    54.53%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.697|   -0.697|-841.302| -841.302|    54.57%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.698|   -0.698|-840.203| -840.203|    54.61%|   0:00:09.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.696|   -0.696|-840.036| -840.036|    54.62%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.696|   -0.696|-837.168| -837.168|    54.63%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.696|   -0.696|-837.159| -837.159|    54.63%|   0:00:00.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.695|   -0.695|-836.570| -836.570|    54.67%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.695|   -0.695|-836.481| -836.481|    54.67%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.694|   -0.694|-834.980| -834.980|    54.73%|   0:00:05.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.694|   -0.694|-834.927| -834.927|    54.74%|   0:00:02.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.693|   -0.693|-834.279| -834.279|    54.79%|   0:00:04.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.693|   -0.693|-834.174| -834.174|    54.80%|   0:00:03.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.692|   -0.692|-833.183| -833.183|    54.87%|   0:00:10.0| 1850.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.692|   -0.692|-833.138| -833.138|    54.88%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.691|   -0.691|-833.096| -833.096|    54.96%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.691|   -0.691|-832.862| -832.862|    54.96%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.689|   -0.689|-832.384| -832.384|    55.01%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.689|   -0.689|-832.366| -832.366|    55.01%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.688|   -0.688|-831.046| -831.046|    55.10%|   0:00:05.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.688|   -0.688|-830.477| -830.477|    55.11%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.688|   -0.688|-830.354| -830.354|    55.11%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.686|   -0.686|-830.374| -830.374|    55.22%|   0:00:10.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.686|   -0.686|-829.966| -829.966|    55.22%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.686|   -0.686|-829.772| -829.772|    55.28%|   0:00:04.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.686|   -0.686|-829.442| -829.442|    55.32%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.686|   -0.686|-829.432| -829.432|    55.32%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.686|   -0.686|-828.466| -828.466|    55.38%|   0:00:03.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.686|   -0.686|-828.460| -828.460|    55.42%|   0:00:02.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.686|   -0.686|-828.450| -828.450|    55.42%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.686|   -0.686|-828.384| -828.384|    55.43%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.686|   -0.686|-828.335| -828.335|    55.45%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.686|   -0.686|-828.304| -828.304|    55.48%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.686|   -0.686|-828.261| -828.261|    55.49%|   0:00:01.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.686|   -0.686|-828.261| -828.261|    55.49%|   0:00:00.0| 1848.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:16 real=0:13:15 mem=1848.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.686|   0.000| -828.261|    55.49%|   0:00:01.0| 1848.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_1_/D                                        |
|   0.011|   -0.686|   0.000| -828.243|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_45_/D        |
|   0.019|   -0.686|   0.000| -828.225|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_51_/E |
|   0.019|   -0.686|   0.000| -828.225|    55.50%|   0:00:00.0| 1886.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_51_/E |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1886.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:17 real=0:13:16 mem=1886.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.019|   0.000|
|reg2reg   |-0.686|-828.225|
|HEPG      |-0.686|-828.225|
|All Paths |-0.686|-828.225|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.686 TNS Slack -828.225 Density 55.50
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:26.0/0:30:49.2 (1.0), mem = 1886.2M
(I,S,L,T): WC_VIEW: 74.8893, 18.4803, 0.940977, 94.3106
Reclaim Optimization WNS Slack -0.686  TNS Slack -828.225 Density 55.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.50%|        -|  -0.686|-828.225|   0:00:00.0| 1886.2M|
|    55.44%|       67|  -0.686|-828.653|   0:00:02.0| 1886.2M|
|    55.24%|      467|  -0.687|-828.236|   0:00:05.0| 1886.2M|
|    55.24%|        1|  -0.687|-828.236|   0:00:00.0| 1886.2M|
|    55.24%|        0|  -0.687|-828.236|   0:00:00.0| 1886.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.687  TNS Slack -828.236 Density 55.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 133 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 74.7163, 18.4007, 0.93163, 94.0486
*** AreaOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:30:35.2/0:30:58.3 (1.0), mem = 1886.2M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1848.22M, totSessionCpu=0:30:35).
*** Starting refinePlace (0:30:36 mem=1848.2M) ***
Total net bbox length = 3.172e+05 (1.500e+05 1.672e+05) (ext = 7.940e+03)
Move report: Timing Driven Placement moves 1910 insts, mean move: 7.39 um, max move: 44.40 um
	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36): (332.40, 233.20) --> (342.60, 199.00)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1921.7MB
Move report: Detail placement moves 4343 insts, mean move: 0.77 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U720): (287.40, 361.00) --> (290.80, 359.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1921.7MB
Summary Report:
Instances move: 5498 (out of 21764 movable)
Instances flipped: 14
Mean displacement: 3.12 um
Max displacement: 44.60 um (Instance: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFC267_array_out_36) (332.4, 233.2) -> (342.8, 199)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 3.210e+05 (1.516e+05 1.694e+05) (ext = 7.940e+03)
Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1921.7MB
*** Finished refinePlace (0:30:40 mem=1921.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1921.7M)


Density : 0.5524
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.5 real=0:00:05.0 mem=1921.7M) ***
** GigaOpt Optimizer WNS Slack -0.702 TNS Slack -832.586 Density 55.24
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2reg   |-0.702|-832.586|
|HEPG      |-0.702|-832.586|
|All Paths |-0.702|-832.586|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.702|   -0.702|-832.586| -832.586|    55.24%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.693|   -0.693|-831.493| -831.493|    55.24%|   0:00:16.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.693|   -0.693|-830.799| -830.799|    55.24%|   0:00:29.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.693|   -0.693|-830.703| -830.703|    55.24%|   0:00:12.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.693|   -0.693|-830.638| -830.638|    55.25%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.692|   -0.692|-830.656| -830.656|    55.25%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.692|   -0.692|-830.467| -830.467|    55.25%|   0:00:14.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.693|   -0.693|-830.424| -830.424|    55.26%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.691|   -0.691|-830.133| -830.133|    55.26%|   0:00:00.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.691|   -0.691|-830.063| -830.063|    55.26%|   0:00:24.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.690|   -0.690|-829.784| -829.784|    55.27%|   0:00:02.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.689|   -0.689|-829.724| -829.724|    55.31%|   0:00:50.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.689|   -0.689|-829.700| -829.700|    55.32%|   0:00:06.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.690|   -0.690|-829.686| -829.686|    55.39%|   0:00:22.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.689|   -0.689|-829.764| -829.764|    55.39%|   0:00:01.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.689|   -0.689|-829.624| -829.624|    55.39%|   0:00:02.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.690|   -0.690|-829.662| -829.662|    55.39%|   0:00:03.0| 1921.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:03 real=0:03:03 mem=1921.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.690|   0.000| -829.662|    55.39%|   0:00:00.0| 1921.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|   0.014|   -0.690|   0.000| -829.662|    55.40%|   0:00:00.0| 1940.8M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_40_/D            |
|   0.018|   -0.690|   0.000| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
|   0.018|   -0.690|   0.000| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1959.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:03:04 mem=1959.9M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.690|-829.646|
|HEPG      |-0.690|-829.646|
|All Paths |-0.690|-829.646|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.690 TNS Slack -829.646 Density 55.40
*** Starting refinePlace (0:33:46 mem=1959.9M) ***
Total net bbox length = 3.213e+05 (1.518e+05 1.696e+05) (ext = 7.940e+03)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1959.9MB
Move report: Detail placement moves 1194 insts, mean move: 0.74 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686): (239.40, 267.40) --> (243.20, 265.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1959.9MB
Summary Report:
Instances move: 1194 (out of 21831 movable)
Instances flipped: 0
Mean displacement: 0.74 um
Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U686) (239.4, 267.4) -> (243.2, 265.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
Total net bbox length = 3.219e+05 (1.521e+05 1.697e+05) (ext = 7.940e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1959.9MB
*** Finished refinePlace (0:33:46 mem=1959.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1959.9M)


Density : 0.5540
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1959.9M) ***
** GigaOpt Optimizer WNS Slack -0.690 TNS Slack -829.646 Density 55.40
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.690|-829.646|
|HEPG      |-0.690|-829.646|
|All Paths |-0.690|-829.646|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.690|   -0.690|-829.646| -829.646|    55.40%|   0:00:00.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.684|   -0.684|-827.961| -827.961|    55.45%|   0:02:57.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.684|   -0.684|-826.173| -826.173|    55.46%|   0:02:03.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.684|   -0.684|-826.129| -826.129|    55.45%|   0:00:08.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.683|   -0.683|-825.875| -825.875|    55.59%|   0:00:27.0| 1959.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-825.702| -825.702|    55.59%|   0:01:11.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-825.368| -825.368|    55.59%|   0:00:17.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.685|   -0.685|-825.241| -825.241|    55.66%|   0:00:06.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-824.632| -824.632|    55.66%|   0:00:00.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-824.511| -824.511|    55.67%|   0:00:00.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-824.479| -824.479|    55.74%|   0:01:16.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.683|   -0.683|-824.310| -824.310|    55.76%|   0:00:08.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.683|   -0.683|-824.252| -824.252|    55.77%|   0:00:01.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515146)
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.676|   -0.676|-818.671| -822.405|    55.77%|   0:05:45.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.676|   -0.676|-818.392| -822.126|    55.77%|   0:00:22.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.675|   -0.675|-816.713| -820.447|    55.92%|   0:00:05.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.674|   -0.674|-815.562| -819.296|    55.98%|   0:00:17.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.673|   -0.673|-815.108| -818.842|    55.97%|   0:00:34.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.673|   -0.673|-815.079| -818.813|    55.98%|   0:00:16.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.673|   -0.673|-814.467| -818.201|    56.05%|   0:00:02.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.673|   -0.673|-814.348| -818.082|    56.06%|   0:00:03.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.673|   -0.673|-814.337| -818.071|    56.09%|   0:00:06.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.672|   -0.672|-814.212| -817.946|    56.11%|   0:00:02.0| 1957.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.672|   -0.672|-814.015| -817.749|    56.11%|   0:00:34.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.672|   -0.672|-813.958| -817.692|    56.11%|   0:00:04.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.672|   -0.672|-813.317| -817.052|    56.16%|   0:00:02.0| 1923.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.672|   -0.672|-813.309| -817.043|    56.18%|   0:00:03.0| 1926.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.673|   -0.673|-811.720| -815.454|    56.23%|   0:01:05.0| 1939.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.673|   -0.673|-811.494| -815.228|    56.25%|   0:00:08.0| 1939.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.665|   -0.665|-806.239| -816.047|    56.26%|   0:03:08.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-806.186| -815.994|    56.27%|   0:00:10.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-806.169| -815.977|    56.27%|   0:00:01.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-804.679| -814.487|    56.40%|   0:00:04.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-803.977| -813.785|    56.48%|   0:00:12.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-803.500| -813.309|    56.49%|   0:00:00.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-803.252| -813.060|    56.53%|   0:00:12.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.665|   -0.665|-803.241| -813.049|    56.56%|   0:00:07.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.659|   -0.659|-798.270| -813.221|    56.56%|   0:01:41.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.659|   -0.659|-797.899| -812.849|    56.56%|   0:00:15.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.659|   -0.659|-796.521| -811.472|    56.70%|   0:00:04.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.660|   -0.660|-796.448| -811.398|    56.75%|   0:00:15.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.659|   -0.659|-795.622| -810.572|    56.75%|   0:00:00.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.659|   -0.659|-795.258| -810.208|    56.78%|   0:00:09.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.659|   -0.659|-795.238| -810.188|    56.79%|   0:00:03.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.653|   -0.653|-792.856| -811.014|    56.80%|   0:00:23.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.653|   -0.653|-792.837| -810.995|    56.80%|   0:00:01.0| 1963.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.652|   -0.652|-792.973| -811.132|    56.95%|   0:00:04.0| 1961.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.652|   -0.652|-791.215| -809.374|    56.96%|   0:00:06.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.652|   -0.652|-791.171| -809.330|    56.96%|   0:00:00.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.652|   -0.652|-791.016| -809.174|    57.02%|   0:00:02.0| 1958.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.647|   -0.647|-785.835| -809.122|    57.16%|   0:00:23.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.647|   -0.647|-784.967| -808.254|    57.28%|   0:00:04.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.647|   -0.647|-784.933| -808.220|    57.31%|   0:00:01.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.647|   -0.647|-784.835| -808.122|    57.31%|   0:00:01.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.648|   -0.648|-784.194| -807.481|    57.35%|   0:00:02.0| 1963.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.642|   -0.642|-780.034| -807.703|    57.38%|   0:00:27.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.642|   -0.642|-780.026| -807.695|    57.38%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.643|   -0.643|-779.199| -806.868|    57.47%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.641|   -0.641|-778.285| -805.953|    57.49%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.641|   -0.641|-777.126| -804.794|    57.50%|   0:00:04.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.641|   -0.641|-777.016| -804.684|    57.50%|   0:00:00.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.641|   -0.641|-776.290| -803.958|    57.62%|   0:00:05.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.641|   -0.641|-776.289| -803.957|    57.65%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.641|   -0.641|-776.002| -803.670|    57.69%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.634|   -0.634|-773.125| -805.002|    57.69%|   0:00:19.0| 1969.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.634|   -0.634|-772.470| -804.347|    57.69%|   0:00:07.0| 1965.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.634|   -0.634|-772.133| -804.010|    57.80%|   0:00:03.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.633|   -0.633|-770.987| -802.863|    57.84%|   0:00:04.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.633|   -0.633|-770.792| -802.669|    57.84%|   0:00:09.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.633|   -0.633|-770.532| -802.409|    57.87%|   0:00:01.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.633|   -0.633|-770.370| -802.247|    57.88%|   0:00:00.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.633|   -0.633|-770.336| -802.213|    57.88%|   0:00:00.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.634|   -0.634|-769.714| -801.591|    57.93%|   0:00:02.0| 1966.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.634|   -0.634|-769.820| -801.697|    57.96%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.629|   -0.629|-766.750| -801.030|    57.95%|   0:00:17.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.629|   -0.629|-766.746| -801.026|    57.95%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.628|   -0.628|-767.659| -801.939|    58.02%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.628|   -0.628|-766.034| -800.314|    58.02%|   0:00:04.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.627|   -0.627|-765.781| -800.061|    58.07%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.627|   -0.627|-765.183| -799.463|    58.07%|   0:00:27.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.627|   -0.627|-765.138| -799.418|    58.07%|   0:00:00.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.626|   -0.626|-764.591| -798.871|    58.11%|   0:00:01.0| 1978.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.626|   -0.626|-763.820| -798.100|    58.11%|   0:00:20.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.626|   -0.626|-762.881| -797.161|    58.16%|   0:00:03.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.625|   -0.625|-762.144| -796.424|    58.18%|   0:00:02.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.625|   -0.625|-762.115| -796.396|    58.19%|   0:00:03.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.625|   -0.625|-761.975| -796.255|    58.19%|   0:00:00.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.626|   -0.626|-761.604| -795.885|    58.21%|   0:00:01.0| 1974.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.620|   -0.620|-759.926| -797.018|    58.22%|   0:00:18.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.620|   -0.620|-759.438| -796.530|    58.22%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.619|   -0.619|-758.581| -795.673|    58.30%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.619|   -0.619|-757.833| -794.925|    58.28%|   0:00:07.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.619|   -0.619|-757.826| -794.917|    58.28%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-757.260| -794.352|    58.33%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-756.660| -793.752|    58.32%|   0:00:05.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-756.571| -793.663|    58.32%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-756.309| -793.401|    58.36%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-756.023| -793.115|    58.37%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-755.255| -792.347|    58.38%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-755.245| -792.337|    58.39%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-755.231| -792.323|    58.39%|   0:00:00.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.618|   -0.618|-755.213| -792.305|    58.40%|   0:00:01.0| 1983.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.612|   -0.612|-753.348| -793.211|    58.40%|   0:00:18.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.612|   -0.612|-753.158| -793.021|    58.40%|   0:00:02.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.611|   -0.611|-753.171| -793.034|    58.52%|   0:00:03.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.611|   -0.611|-752.452| -792.315|    58.52%|   0:00:16.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.610|   -0.610|-751.807| -791.670|    58.57%|   0:00:04.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-751.197| -791.060|    58.57%|   0:00:11.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-750.940| -790.803|    58.61%|   0:00:01.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-750.893| -790.756|    58.63%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-750.760| -790.623|    58.65%|   0:00:02.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-750.628| -790.492|    58.68%|   0:00:01.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.610|   -0.610|-750.612| -790.475|    58.68%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.604|   -0.604|-747.712| -789.937|    58.67%|   0:00:36.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.604|   -0.604|-747.662| -789.888|    58.67%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.604|   -0.604|-746.553| -788.779|    58.76%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.604|   -0.604|-745.988| -788.214|    58.80%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.603|   -0.603|-745.413| -787.639|    58.81%|   0:00:04.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.603|   -0.603|-745.231| -787.456|    58.81%|   0:00:09.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.603|   -0.603|-744.574| -786.800|    58.86%|   0:00:15.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.603|   -0.603|-743.421| -785.646|    58.87%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.604|   -0.604|-743.022| -785.248|    58.90%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.603|   -0.603|-742.839| -785.065|    58.92%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.603|   -0.603|-742.791| -785.016|    58.94%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.598|   -0.598|-740.458| -784.952|    58.92%|   0:00:20.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-739.767| -784.260|    58.91%|   0:00:00.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-739.735| -784.228|    58.91%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-738.233| -782.726|    59.00%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-738.172| -782.665|    59.02%|   0:00:01.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-738.000| -782.494|    59.02%|   0:00:00.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.598|   -0.598|-737.872| -782.366|    59.05%|   0:00:02.0| 2000.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.592|   -0.592|-734.663| -782.145|    59.07%|   0:00:15.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.592|   -0.592|-734.419| -781.902|    59.07%|   0:00:05.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.592|   -0.592|-734.412| -781.894|    59.07%|   0:00:07.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.591|   -0.591|-733.146| -780.629|    59.13%|   0:00:02.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.591|   -0.591|-732.419| -779.902|    59.17%|   0:00:03.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.591|   -0.591|-732.314| -779.797|    59.17%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.591|   -0.591|-732.247| -779.729|    59.17%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.590|   -0.590|-731.428| -778.910|    59.19%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.590|   -0.590|-730.563| -778.045|    59.18%|   0:00:06.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.590|   -0.590|-730.501| -777.983|    59.18%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.589|   -0.589|-729.843| -777.326|    59.21%|   0:00:01.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.588|   -0.588|-729.461| -776.944|    59.23%|   0:00:00.0| 2001.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.588|   -0.588|-729.389| -776.871|    59.22%|   0:00:06.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.588|   -0.588|-729.141| -776.623|    59.26%|   0:00:01.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.588|   -0.588|-728.949| -776.431|    59.28%|   0:00:01.0| 1999.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.583|   -0.583|-726.148| -775.569|    59.28%|   0:00:22.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.583|   -0.583|-726.078| -775.498|    59.28%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-724.761| -774.182|    59.34%|   0:00:02.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-724.555| -773.975|    59.33%|   0:00:09.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-724.187| -773.608|    59.37%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-724.149| -773.570|    59.37%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-724.046| -773.467|    59.37%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-723.954| -773.375|    59.40%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.582|   -0.582|-723.895| -773.316|    59.41%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.577|   -0.577|-720.365| -772.311|    59.41%|   0:00:13.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.577|   -0.577|-720.320| -772.266|    59.41%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.577|   -0.577|-719.500| -771.446|    59.46%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.577|   -0.577|-719.286| -771.232|    59.48%|   0:00:02.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.577|   -0.577|-719.086| -771.032|    59.48%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.577|   -0.577|-718.986| -770.932|    59.49%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.571|   -0.571|-716.203| -770.456|    59.48%|   0:00:26.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.571|   -0.571|-715.994| -770.246|    59.49%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.572|   -0.572|-714.829| -769.081|    59.50%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.570|   -0.570|-714.010| -768.262|    59.52%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.570|   -0.570|-713.532| -767.784|    59.52%|   0:00:13.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.570|   -0.570|-713.126| -767.378|    59.54%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.570|   -0.570|-712.707| -766.959|    59.54%|   0:00:00.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.570|   -0.570|-712.698| -766.950|    59.54%|   0:00:01.0| 2006.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.562|   -0.562|-697.854| -754.909|    59.54%|   0:00:19.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.562|   -0.562|-697.570| -754.625|    59.53%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.562|   -0.562|-696.714| -753.769|    59.56%|   0:00:01.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.562|   -0.562|-696.040| -753.095|    59.56%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.562|   -0.562|-695.610| -752.666|    59.57%|   0:00:00.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.562|   -0.562|-694.717| -751.772|    59.60%|   0:00:02.0| 2010.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.551|   -0.551|-677.148| -736.207|    59.60%|   0:00:01.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.549|   -0.549|-676.351| -735.409|    59.60%|   0:00:00.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.548|   -0.548|-672.872| -731.931|    59.60%|   0:00:05.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.547|   -0.547|-671.384| -730.443|    59.60%|   0:00:01.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.545|   -0.545|-670.699| -729.758|    59.60%|   0:00:03.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.545|   -0.545|-669.960| -729.019|    59.62%|   0:00:03.0| 2013.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.545|   -0.545|-669.407| -728.466|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.545|   -0.545|-669.031| -728.090|    59.62%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.543|   -0.543|-668.824| -727.883|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_16_/Q                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.532|   -0.532|-635.247| -695.712|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.530|   -0.530|-631.174| -691.638|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.529|   -0.529|-630.502| -690.967|    59.62%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.526|   -0.526|-629.787| -690.252|    59.62%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.523|   -0.523|-627.882| -688.346|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.522|   -0.522|-626.761| -687.226|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.522|   -0.522|-625.868| -686.333|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.522|   -0.522|-623.931| -684.396|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.517|   -0.517|-620.997| -681.461|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.514|   -0.514|-618.898| -679.363|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.513|   -0.513|-618.182| -678.646|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.512|   -0.512|-615.969| -676.434|    59.62%|   0:00:03.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.512|   -0.512|-614.701| -675.166|    59.62%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.509|   -0.509|-611.618| -672.083|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.509|   -0.509|-611.371| -671.836|    59.62%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.506|   -0.506|-608.797| -669.262|    59.63%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.506|   -0.506|-608.418| -668.883|    59.63%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.502|   -0.502|-606.146| -666.611|    59.63%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.502|   -0.502|-604.750| -665.215|    59.63%|   0:00:02.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.502|   -0.502|-603.538| -664.003|    59.64%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.535| -664.000|    59.64%|   0:00:05.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.369| -663.834|    59.64%|   0:00:02.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.125| -663.590|    59.64%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.068| -663.532|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.066| -663.531|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.042| -663.507|    59.65%|   0:00:01.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.501|   -0.501|-603.184| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.501|   -0.501|-603.184| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:34:57 real=0:34:55 mem=2009.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.177|   -0.501| -94.734| -663.649|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|  -0.152|   -0.501| -86.587| -655.502|    59.65%|   0:00:01.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.140|   -0.501| -77.577| -647.958|    59.65%|   0:00:00.0| 2009.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.125|   -0.501| -61.147| -631.440|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
|  -0.118|   -0.501| -53.397| -625.997|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.105|   -0.501| -48.884| -621.484|    59.65%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/E                             |
|  -0.088|   -0.501| -28.618| -599.753|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.077|   -0.501| -21.619| -592.774|    59.66%|   0:00:01.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
|  -0.069|   -0.501| -16.589| -587.744|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.057|   -0.501| -11.404| -582.443|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.043|   -0.501|  -9.292| -580.246|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.035|   -0.501|  -5.323| -576.277|    59.66%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_7_/D                              |
|  -0.027|   -0.501|  -3.452| -575.028|    59.67%|   0:00:00.0| 2028.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.017|   -0.501|  -1.659| -573.161|    59.67%|   0:00:01.0| 2026.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.010|   -0.501|  -0.700| -570.659|    59.67%|   0:00:00.0| 2026.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/E                             |
|  -0.002|   -0.501|  -0.003| -566.168|    59.68%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_49_/D                             |
|   0.002|   -0.501|   0.000| -566.166|    59.68%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|   0.005|   -0.501|   0.000| -566.149|    59.69%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_1_/D                                        |
|   0.014|   -0.501|   0.000| -561.721|    59.69%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/E                             |
|   0.020|   -0.501|   0.000| -561.633|    59.70%|   0:00:01.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_0_/D                                       |
|   0.020|   -0.501|   0.000| -561.633|    59.70%|   0:00:00.0| 2027.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_0_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:06.0 mem=2027.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:35:03 real=0:35:01 mem=2027.5M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.501|-561.633|
|HEPG      |-0.501|-561.633|
|All Paths |-0.501|-561.633|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.501 TNS Slack -561.633 Density 59.70
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:49.8/1:09:10.8 (1.0), mem = 2027.5M
(I,S,L,T): WC_VIEW: 77.5668, 20.1518, 1.06188, 98.7805
Reclaim Optimization WNS Slack -0.501  TNS Slack -561.633 Density 59.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.70%|        -|  -0.501|-561.633|   0:00:00.0| 2027.5M|
|    59.46%|      245|  -0.501|-561.578|   0:00:03.0| 2027.5M|
|    58.57%|     1630|  -0.500|-554.929|   0:00:10.0| 2027.5M|
|    58.57%|       10|  -0.500|-554.933|   0:00:00.0| 2027.5M|
|    58.57%|        0|  -0.500|-554.933|   0:00:01.0| 2027.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.500  TNS Slack -554.933 Density 58.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 358 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:15.7) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 76.9885, 19.859, 1.02907, 97.8766
*** AreaOpt [finish] : cpu/real = 0:00:15.9/0:00:15.9 (1.0), totSession cpu/real = 1:09:05.7/1:09:26.7 (1.0), mem = 2027.5M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2008.51M, totSessionCpu=1:09:06).
*** Starting refinePlace (1:09:06 mem=2008.5M) ***
Total net bbox length = 3.313e+05 (1.574e+05 1.739e+05) (ext = 7.940e+03)
Move report: Timing Driven Placement moves 12142 insts, mean move: 11.43 um, max move: 154.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92): (245.40, 425.80) --> (173.60, 343.00)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2101.6MB
Move report: Detail placement moves 5319 insts, mean move: 0.55 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2450_0): (265.80, 362.80) --> (270.00, 364.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2101.6MB
Summary Report:
Instances move: 12920 (out of 23946 movable)
Instances flipped: 29
Mean displacement: 10.81 um
Max displacement: 154.60 um (Instance: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1395_array_out_92) (245.4, 425.8) -> (173.6, 343)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
Total net bbox length = 3.466e+05 (1.693e+05 1.772e+05) (ext = 7.937e+03)
Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 2101.6MB
*** Finished refinePlace (1:09:18 mem=2101.6M) ***
Finished re-routing un-routed nets (0:00:00.3 2101.6M)


Density : 0.5857
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.8 real=0:00:15.0 mem=2101.6M) ***
** GigaOpt Optimizer WNS Slack -0.624 TNS Slack -589.635 Density 58.57
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.004|   0.000|
|reg2reg   |-0.624|-589.635|
|HEPG      |-0.624|-589.635|
|All Paths |-0.624|-589.635|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.624|   -0.624|-589.635| -589.635|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.612|   -0.612|-588.736| -588.736|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.597|   -0.597|-588.010| -588.010|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.580|   -0.580|-587.496| -587.496|    58.57%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.571|   -0.571|-587.239| -587.239|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.563|   -0.563|-586.480| -586.480|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.556|   -0.556|-583.709| -583.709|    58.57%|   0:00:05.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.551|   -0.551|-582.803| -582.803|    58.57%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.542|   -0.542|-580.279| -580.279|    58.57%|   0:00:12.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.537|   -0.537|-579.864| -579.864|    58.57%|   0:00:07.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.533|   -0.533|-578.867| -578.867|    58.57%|   0:00:13.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.533|   -0.533|-578.729| -578.729|    58.57%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.530|   -0.530|-578.089| -578.089|    58.58%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.529|   -0.529|-577.974| -577.974|    58.58%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.527|   -0.527|-577.701| -577.701|    58.60%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.527|   -0.527|-576.550| -576.550|    58.60%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.526|   -0.526|-576.054| -576.054|    58.62%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.526|   -0.526|-576.049| -576.049|    58.62%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.521|   -0.521|-575.823| -575.823|    58.63%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.521|   -0.521|-575.349| -575.349|    58.63%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.521|   -0.521|-575.339| -575.339|    58.63%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.515|   -0.515|-573.062| -573.062|    58.65%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.514|   -0.514|-573.044| -573.044|    58.65%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.512|   -0.512|-571.995| -571.995|    58.68%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.512|   -0.512|-571.726| -571.726|    58.69%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.509|   -0.509|-570.954| -570.954|    58.72%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.509|   -0.509|-570.791| -570.791|    58.72%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.510|   -0.510|-569.987| -569.987|    58.75%|   0:00:13.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.508|   -0.508|-569.989| -569.989|    58.75%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.508|   -0.508|-569.757| -569.757|    58.76%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.506|   -0.506|-568.941| -568.941|    58.77%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.506|   -0.506|-568.734| -568.734|    58.78%|   0:00:00.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.502|   -0.502|-568.084| -568.084|    58.79%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.498|   -0.498|-566.536| -566.536|    58.79%|   0:00:02.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.498|   -0.498|-565.842| -565.842|    58.79%|   0:00:04.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.497|   -0.497|-564.929| -564.929|    58.85%|   0:00:08.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.497|   -0.497|-562.067| -562.067|    58.86%|   0:00:01.0| 2101.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.495|   -0.495|-560.779| -560.779|    58.88%|   0:00:06.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.495|   -0.495|-560.460| -560.460|    58.88%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.494|   -0.494|-559.913| -559.913|    58.91%|   0:00:05.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.493|   -0.493|-559.501| -559.501|    58.91%|   0:00:01.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.491|   -0.491|-558.753| -558.753|    58.96%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.491|   -0.491|-557.929| -557.929|    58.96%|   0:00:02.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.490|   -0.490|-556.676| -556.676|    59.01%|   0:00:12.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.490|   -0.490|-556.361| -556.361|    59.00%|   0:00:03.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.489|   -0.489|-555.508| -555.508|    59.07%|   0:00:15.0| 2099.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.489|   -0.489|-555.257| -555.257|    59.07%|   0:00:02.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.488|   -0.488|-554.517| -554.517|    59.11%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.488|   -0.488|-554.262| -554.262|    59.11%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.487|   -0.487|-554.223| -554.223|    59.16%|   0:00:10.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.487|   -0.487|-553.859| -553.859|    59.15%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.486|   -0.486|-552.888| -552.888|    59.18%|   0:00:11.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.485|   -0.485|-552.510| -552.510|    59.21%|   0:00:11.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.485|   -0.485|-551.055| -551.055|    59.23%|   0:00:03.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.487|   -0.487|-550.715| -550.715|    59.34%|   0:00:07.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.485|   -0.485|-550.535| -550.535|    59.35%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.485|   -0.485|-550.510| -550.510|    59.36%|   0:00:01.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.485|   -0.485|-550.450| -550.450|    59.36%|   0:00:00.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.485|   -0.485|-550.697| -550.697|    59.54%|   0:00:06.0| 2096.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:06 real=0:03:06 mem=2096.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.485|   0.000| -550.697|    59.54%|   0:00:00.0| 2096.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|   0.013|   -0.485|   0.000| -550.697|    59.54%|   0:00:01.0| 2096.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_0_/D                                        |
|   0.018|   -0.485|   0.000| -550.230|    59.55%|   0:00:00.0| 2115.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
|   0.018|   -0.485|   0.000| -550.230|    59.55%|   0:00:00.0| 2115.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2115.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=2115.7M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.485|-550.230|
|HEPG      |-0.485|-550.230|
|All Paths |-0.485|-550.230|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.485 TNS Slack -550.230 Density 59.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:28.2/1:12:49.0 (1.0), mem = 2115.7M
(I,S,L,T): WC_VIEW: 77.7087, 20.5652, 1.05602, 99.3299
Reclaim Optimization WNS Slack -0.485  TNS Slack -550.230 Density 59.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.55%|        -|  -0.485|-550.230|   0:00:00.0| 2115.7M|
|    59.34%|      215|  -0.485|-550.276|   0:00:03.0| 2115.7M|
|    58.96%|      917|  -0.485|-549.048|   0:00:07.0| 2115.7M|
|    58.96%|        4|  -0.485|-549.050|   0:00:01.0| 2115.7M|
|    58.96%|        0|  -0.485|-549.050|   0:00:00.0| 2115.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.485  TNS Slack -549.050 Density 58.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 383 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:13.0) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 77.3405, 20.3971, 1.03781, 98.7753
*** AreaOpt [finish] : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 1:12:41.4/1:13:02.2 (1.0), mem = 2115.7M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2026.72M, totSessionCpu=1:12:41).
*** Starting refinePlace (1:12:42 mem=2026.7M) ***
Total net bbox length = 3.482e+05 (1.703e+05 1.779e+05) (ext = 7.937e+03)
Move report: Timing Driven Placement moves 2804 insts, mean move: 7.32 um, max move: 46.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424): (342.20, 348.40) --> (345.40, 305.20)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2099.5MB
Move report: Detail placement moves 3164 insts, mean move: 0.69 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/U42): (353.20, 438.40) --> (357.00, 436.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2099.5MB
Summary Report:
Instances move: 5096 (out of 24253 movable)
Instances flipped: 4
Mean displacement: 4.38 um
Max displacement: 46.40 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC501_q_temp_424) (342.2, 348.4) -> (345.4, 305.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.510e+05 (1.723e+05 1.788e+05) (ext = 7.937e+03)
Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 2099.5MB
*** Finished refinePlace (1:12:46 mem=2099.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2099.5M)


Density : 0.5896
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.7 real=0:00:06.0 mem=2099.5M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -552.217 Density 58.96
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.000|   0.000|
|reg2reg   |-0.494|-552.217|
|HEPG      |-0.494|-552.217|
|All Paths |-0.494|-552.217|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.494|-552.217| -552.217|    58.96%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.497|   -0.497|-551.897| -551.897|    58.96%|   0:00:16.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.496|   -0.496|-551.975| -551.975|    58.96%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.494|   -0.494|-551.681| -551.681|    58.97%|   0:00:00.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.495|   -0.495|-551.211| -551.211|    59.00%|   0:00:33.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.493|   -0.493|-551.086| -551.086|    59.02%|   0:00:18.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.494|   -0.494|-550.248| -550.248|    59.02%|   0:00:07.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.488|   -0.488|-550.008| -550.008|    59.02%|   0:00:01.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.484|   -0.484|-549.583| -549.583|    59.02%|   0:00:24.0| 2099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.484|   -0.484|-548.717| -548.717|    59.01%|   0:01:15.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.484|   -0.484|-548.400| -548.400|    59.01%|   0:00:24.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.484|   -0.484|-547.672| -547.672|    59.08%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.484|   -0.484|-546.654| -546.654|    59.13%|   0:00:09.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.480|   -0.480|-546.381| -546.381|    59.14%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.478|   -0.478|-545.678| -545.678|    59.12%|   0:01:30.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.478|   -0.478|-545.295| -545.295|    59.12%|   0:01:03.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-544.419| -544.419|    59.12%|   0:00:15.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.476|   -0.476|-543.278| -543.278|    59.19%|   0:00:13.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.476|   -0.476|-542.279| -542.279|    59.18%|   0:00:44.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.476|   -0.476|-542.247| -542.247|    59.18%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.475|   -0.475|-541.612| -541.612|    59.20%|   0:00:03.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.474|   -0.474|-541.028| -541.028|    59.19%|   0:00:20.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.473|   -0.473|-540.286| -540.286|    59.19%|   0:00:08.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.472|   -0.472|-540.149| -540.149|    59.19%|   0:00:02.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.472|   -0.472|-539.793| -539.793|    59.19%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.473|   -0.473|-538.568| -538.568|    59.30%|   0:00:02.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_6_/D                                       |
|  -0.472|   -0.472|-537.943| -537.943|    59.32%|   0:00:08.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.472|   -0.472|-537.751| -537.751|    59.36%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.472|   -0.472|-537.724| -537.724|    59.40%|   0:00:01.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.472|   -0.472|-537.536| -537.536|    59.41%|   0:00:00.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.472|   -0.472|-538.212| -538.212|    59.47%|   0:00:04.0| 2097.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.472|   -0.472|-538.278| -538.278|    59.48%|   0:00:01.0| 2095.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:15 real=0:08:15 mem=2095.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2095.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|   0.007|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2095.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|   0.015|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2114.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
|   0.015|   -0.472|   0.000| -538.278|    59.48%|   0:00:00.0| 2114.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2114.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:16 real=0:08:15 mem=2114.6M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.015|   0.000|
|reg2reg   |-0.472|-538.278|
|HEPG      |-0.472|-538.278|
|All Paths |-0.472|-538.278|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.472 TNS Slack -538.278 Density 59.48
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:03.7/1:21:24.0 (1.0), mem = 2114.6M
(I,S,L,T): WC_VIEW: 77.7377, 20.8755, 1.04985, 99.6631
Reclaim Optimization WNS Slack -0.472  TNS Slack -538.278 Density 59.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.48%|        -|  -0.472|-538.278|   0:00:00.0| 2114.6M|
|    59.38%|       99|  -0.472|-536.786|   0:00:03.0| 2114.6M|
|    59.17%|      634|  -0.474|-536.733|   0:00:06.0| 2114.6M|
|    59.17%|        0|  -0.474|-536.733|   0:00:01.0| 2114.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.474  TNS Slack -536.733 Density 59.17
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 395 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 77.5446, 20.7666, 1.04047, 99.3516
*** AreaOpt [finish] : cpu/real = 0:00:11.6/0:00:11.5 (1.0), totSession cpu/real = 1:21:15.3/1:21:35.6 (1.0), mem = 2114.6M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=2054.57M, totSessionCpu=1:21:15).
*** Starting refinePlace (1:21:16 mem=2054.6M) ***
Total net bbox length = 3.524e+05 (1.729e+05 1.795e+05) (ext = 7.937e+03)
Move report: Timing Driven Placement moves 557 insts, mean move: 3.31 um, max move: 22.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399): (291.20, 316.00) --> (277.80, 325.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2134.3MB
Move report: Detail placement moves 2946 insts, mean move: 0.68 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U780): (246.20, 366.40) --> (241.00, 366.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2134.3MB
Summary Report:
Instances move: 3290 (out of 24454 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 22.40 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC1448_q_temp_399) (291.2, 316) -> (277.8, 325)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 3.537e+05 (1.736e+05 1.800e+05) (ext = 7.937e+03)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2134.3MB
*** Finished refinePlace (1:21:18 mem=2134.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2134.3M)


Density : 0.5917
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2134.3M) ***
** GigaOpt Optimizer WNS Slack -0.474 TNS Slack -536.884 Density 59.17
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.005|   0.000|
|reg2reg   |-0.474|-536.884|
|HEPG      |-0.474|-536.884|
|All Paths |-0.474|-536.884|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.474|   -0.474|-536.884| -536.884|    59.17%|   0:00:00.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.471|   -0.471|-535.739| -535.739|    59.16%|   0:02:58.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.471|   -0.471|-535.724| -535.724|    59.16%|   0:00:03.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.469|   -0.469|-535.118| -535.118|    59.21%|   0:00:09.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.469|   -0.469|-534.800| -534.800|    59.20%|   0:01:35.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.469|   -0.469|-534.559| -534.559|    59.26%|   0:00:06.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.469|   -0.469|-534.336| -534.336|    59.28%|   0:00:07.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.470|   -0.470|-533.355| -533.355|    59.36%|   0:01:37.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.470|   -0.470|-532.780| -532.780|    59.41%|   0:00:18.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.469|   -0.469|-533.616| -533.616|    59.42%|   0:00:01.0| 2134.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.469|   -0.469|-533.080| -533.080|    59.42%|   0:00:02.0| 2134.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_58_/Q                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.470|   -0.470|-532.899| -532.899|    59.52%|   0:00:40.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.470|   -0.470|-532.803| -532.803|    59.53%|   0:00:04.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.471|   -0.471|-532.798| -532.798|    59.53%|   0:00:00.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.471|   -0.471|-532.798| -532.798|    59.53%|   0:00:00.0| 2122.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:41 real=0:07:40 mem=2122.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.471|   0.000| -532.798|    59.53%|   0:00:01.0| 2122.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|   0.014|   -0.471|   0.000| -532.798|    59.54%|   0:00:00.0| 2122.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory10_reg_24_/E     |
|   0.018|   -0.471|   0.000| -531.591|    59.54%|   0:00:00.0| 2141.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
|   0.018|   -0.471|   0.000| -531.591|    59.54%|   0:00:00.0| 2141.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_10_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2141.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:42 real=0:07:41 mem=2141.4M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.471|-531.591|
|HEPG      |-0.471|-531.591|
|All Paths |-0.471|-531.591|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.471 TNS Slack -531.591 Density 59.54
*** Starting refinePlace (1:29:02 mem=2141.4M) ***
Total net bbox length = 3.546e+05 (1.740e+05 1.805e+05) (ext = 7.937e+03)
Move report: Timing Driven Placement moves 2992 insts, mean move: 3.50 um, max move: 32.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6425_0): (186.20, 292.60) --> (181.00, 265.60)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2164.0MB
Move report: Detail placement moves 5535 insts, mean move: 1.49 um, max move: 8.80 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC1535_q_temp_213): (232.80, 240.40) --> (239.80, 238.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2164.0MB
Summary Report:
Instances move: 6815 (out of 24651 movable)
Instances flipped: 4935
Mean displacement: 2.56 um
Max displacement: 32.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6395_0) (131.4, 211.6) -> (127.4, 240.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 2164.0MB
*** Finished refinePlace (1:29:07 mem=2164.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2164.0M)


Density : 0.5954
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.1 real=0:00:07.0 mem=2164.0M) ***
** GigaOpt Optimizer WNS Slack -0.493 TNS Slack -538.275 Density 59.54
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.493|   -0.493|-538.275| -538.275|    59.54%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.480|   -0.480|-536.523| -536.523|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.480|   -0.480|-534.746| -534.746|    59.55%|   0:00:03.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-534.357| -534.357|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-533.986| -533.986|    59.55%|   0:00:01.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2164.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=2164.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=2164.0M) ***
*** Starting refinePlace (1:29:13 mem=2164.0M) ***
Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2164.0MB
Summary Report:
Instances move: 0 (out of 24653 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.399e+05 (1.593e+05 1.806e+05) (ext = 7.935e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2164.0MB
*** Finished refinePlace (1:29:13 mem=2164.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2164.0M)


Density : 0.5955
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2164.0M) ***
** GigaOpt Optimizer WNS Slack -0.477 TNS Slack -533.936 Density 59.55
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.477|-533.936|
|HEPG      |-0.477|-533.936|
|All Paths |-0.477|-533.936|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 397 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:15:47 real=1:15:42 mem=2164.0M) ***

(I,S,L,T): WC_VIEW: 77.8151, 21.0685, 1.04884, 99.9325
*** SetupOpt [finish] : cpu/real = 1:15:57.4/1:15:53.3 (1.0), totSession cpu/real = 1:29:14.7/1:29:34.5 (1.0), mem = 2128.9M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.477
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:29:15.1/1:29:35.0 (1.0), mem = 2028.9M
(I,S,L,T): WC_VIEW: 77.8151, 21.0685, 1.04884, 99.9325
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 113 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.477 TNS Slack -533.936 Density 59.55
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.018|   0.000|
|reg2reg   |-0.477|-533.936|
|HEPG      |-0.477|-533.936|
|All Paths |-0.477|-533.936|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.477|   -0.477|-533.936| -533.936|    59.55%|   0:00:00.0| 2066.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.477|   -0.477|-531.464| -531.464|    59.56%|   0:02:33.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.472|   -0.472|-530.582| -530.582|    59.57%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.472|   -0.472|-530.108| -530.108|    59.57%|   0:00:49.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.470|   -0.470|-527.974| -527.974|    59.61%|   0:00:06.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.470|   -0.470|-527.491| -527.491|    59.60%|   0:01:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.468|   -0.468|-527.268| -527.268|    59.68%|   0:00:18.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.468|   -0.468|-526.528| -526.528|    59.68%|   0:00:17.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.467|   -0.467|-526.360| -526.360|    59.68%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.468|   -0.468|-525.178| -525.178|    59.68%|   0:00:13.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.466|   -0.466|-524.230| -524.230|    59.70%|   0:00:11.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.466|   -0.466|-524.221| -524.221|    59.70%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.465|   -0.465|-523.968| -523.968|    59.72%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.577| -523.577|    59.72%|   0:00:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.538| -523.538|    59.72%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.393| -523.393|    59.74%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.328| -523.328|    59.75%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.258| -523.258|    59.75%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.192| -523.192|    59.75%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-523.182| -523.182|    59.75%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.464|   -0.464|-521.985| -521.985|    59.75%|   0:00:33.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-521.938| -521.938|    59.75%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-521.145| -521.145|    59.77%|   0:00:14.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-521.052| -521.052|    59.77%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-520.887| -520.887|    59.79%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-520.881| -520.881|    59.79%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-520.804| -520.804|    59.80%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.464|   -0.464|-519.241| -519.241|    59.80%|   0:00:09.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.465|   -0.465|-518.735| -518.735|    59.83%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.465|   -0.465|-518.726| -518.726|    59.83%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.465|   -0.465|-518.688| -518.688|    59.83%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.465|   -0.465|-518.607| -518.607|    59.84%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.465|   -0.465|-516.334| -516.334|    59.85%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-516.022| -516.022|    59.85%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.479| -515.479|    59.86%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.472| -515.472|    59.86%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.353| -515.353|    59.86%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.224| -515.224|    59.87%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.180| -515.180|    59.87%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-515.148| -515.148|    59.87%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.465|   -0.465|-513.488| -513.488|    59.87%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.465|   -0.465|-513.430| -513.430|    59.88%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.465|   -0.465|-513.354| -513.354|    59.88%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.465|   -0.465|-513.330| -513.330|    59.88%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.465|   -0.465|-513.317| -513.317|    59.89%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.465|   -0.465|-512.791| -512.791|    59.89%|   0:00:09.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.465|   -0.465|-512.667| -512.667|    59.89%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.465|   -0.465|-511.768| -511.768|    59.92%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.465|   -0.465|-511.566| -511.566|    59.93%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.465|   -0.465|-511.387| -511.387|    59.93%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.465|   -0.465|-511.343| -511.343|    59.94%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.465|   -0.465|-510.776| -510.776|    59.95%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-510.082| -510.082|    59.97%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-509.916| -509.916|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-509.876| -509.876|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-509.862| -509.862|    59.97%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-509.853| -509.853|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.465|   -0.465|-509.587| -509.587|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -0.465|   -0.465|-509.388| -509.388|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.465|   -0.465|-509.246| -509.246|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-509.046| -509.046|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.849| -508.849|    59.97%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.757| -508.757|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.322| -508.322|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.168| -508.168|    59.98%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.060| -508.060|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-508.023| -508.023|    59.98%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.465|   -0.465|-507.312| -507.312|    59.99%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.465|   -0.465|-507.302| -507.302|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.465|   -0.465|-507.013| -507.013|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-506.598| -506.598|    59.99%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.465|   -0.465|-506.177| -506.177|    59.99%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.465|   -0.465|-505.938| -505.938|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.465|   -0.465|-505.913| -505.913|    60.00%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.465|   -0.465|-505.897| -505.897|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.465|   -0.465|-505.877| -505.877|    60.00%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.465|   -0.465|-504.837| -504.837|    60.00%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.465|   -0.465|-504.523| -504.523|    60.02%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.465|   -0.465|-504.515| -504.515|    60.02%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.465|   -0.465|-504.359| -504.359|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.465|   -0.465|-504.265| -504.265|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.465|   -0.465|-504.258| -504.258|    60.03%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.465|   -0.465|-503.720| -503.720|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.465|   -0.465|-503.584| -503.584|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.465|   -0.465|-503.426| -503.426|    60.03%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.465|   -0.465|-503.419| -503.419|    60.03%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.465|   -0.465|-503.073| -503.073|    60.04%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-502.817| -502.817|    60.05%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-502.618| -502.618|    60.05%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-502.605| -502.605|    60.06%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-502.574| -502.574|    60.06%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-502.182| -502.182|    60.06%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.465|   -0.465|-501.942| -501.942|    60.07%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.465|   -0.465|-501.902| -501.902|    60.06%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.465|   -0.465|-501.814| -501.814|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.465|   -0.465|-501.789| -501.789|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.465|   -0.465|-501.435| -501.435|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-501.251| -501.251|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-501.194| -501.194|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.465|   -0.465|-500.862| -500.862|    60.08%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-500.721| -500.721|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.465|   -0.465|-500.493| -500.493|    60.08%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.465|   -0.465|-500.126| -500.126|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.465|   -0.465|-500.033| -500.033|    60.08%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.465|   -0.465|-499.843| -499.843|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.465|   -0.465|-499.814| -499.814|    60.09%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.465|   -0.465|-499.804| -499.804|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.465|   -0.465|-498.353| -498.353|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.465|   -0.465|-498.311| -498.311|    60.09%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.465|   -0.465|-497.529| -497.529|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-496.381| -496.381|    60.09%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-496.368| -496.368|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-496.030| -496.030|    60.09%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-495.719| -495.719|    60.10%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.465|   -0.465|-495.249| -495.249|    60.10%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-494.971| -494.971|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.465|   -0.465|-494.461| -494.461|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-493.818| -493.818|    60.11%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-493.738| -493.738|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.465|   -0.465|-493.663| -493.663|    60.11%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-493.631| -493.631|    60.12%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.465|   -0.465|-493.196| -493.196|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.465|   -0.465|-493.194| -493.194|    60.12%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.465|   -0.465|-493.184| -493.184|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.465|   -0.465|-493.075| -493.075|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.465|   -0.465|-492.970| -492.970|    60.12%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.465|   -0.465|-492.904| -492.904|    60.12%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-492.494| -492.494|    60.13%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-492.396| -492.396|    60.13%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.465|   -0.465|-492.123| -492.123|    60.14%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-491.944| -491.944|    60.14%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-491.266| -491.266|    60.15%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-491.136| -491.136|    60.15%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-490.662| -490.662|    60.16%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-490.650| -490.650|    60.16%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.465|   -0.465|-490.198| -490.198|    60.16%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-490.044| -490.044|    60.17%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-489.530| -489.530|    60.17%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.465|   -0.465|-489.296| -489.296|    60.17%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.465|   -0.465|-489.275| -489.275|    60.18%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-489.271| -489.271|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-489.181| -489.181|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-489.163| -489.163|    60.18%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-489.060| -489.060|    60.19%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-489.057| -489.057|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-489.008| -489.008|    60.19%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-488.998| -488.998|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-488.987| -488.987|    60.19%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.465|   -0.465|-488.384| -488.384|    60.20%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-488.371| -488.371|    60.20%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.465|   -0.465|-488.238| -488.238|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-488.226| -488.226|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.465|   -0.465|-487.227| -487.227|    60.20%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-487.057| -487.057|    60.20%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.465|   -0.465|-486.907| -486.907|    60.21%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.465|   -0.465|-486.887| -486.887|    60.21%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.465|   -0.465|-486.830| -486.830|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.465|   -0.465|-486.757| -486.757|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.465|   -0.465|-486.687| -486.687|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.465|   -0.465|-486.357| -486.357|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.465|   -0.465|-486.177| -486.177|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-485.754| -485.754|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.465|   -0.465|-485.364| -485.364|    60.22%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.465|   -0.465|-485.034| -485.034|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.465|   -0.465|-484.543| -484.543|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.465|   -0.465|-484.453| -484.453|    60.22%|   0:00:05.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.465|   -0.465|-484.234| -484.234|    60.22%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.465|   -0.465|-483.716| -483.716|    60.23%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.465|   -0.465|-483.623| -483.623|    60.23%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-483.325| -483.325|    60.23%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.465|   -0.465|-482.831| -482.831|    60.24%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.465|   -0.465|-482.686| -482.686|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.465|   -0.465|-482.681| -482.681|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.465|   -0.465|-482.663| -482.663|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.465|   -0.465|-482.255| -482.255|    60.25%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-482.188| -482.188|    60.25%|   0:00:04.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.465|   -0.465|-481.924| -481.924|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.465|   -0.465|-481.820| -481.820|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.465|   -0.465|-481.634| -481.634|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.465|   -0.465|-481.630| -481.630|    60.27%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.465|   -0.465|-481.509| -481.509|    60.26%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.465|   -0.465|-481.308| -481.308|    60.26%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.465|   -0.465|-481.158| -481.158|    60.26%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-481.057| -481.057|    60.26%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-481.044| -481.044|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-480.946| -480.946|    60.27%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-480.919| -480.919|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.465|   -0.465|-480.780| -480.780|    60.27%|   0:00:02.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.727| -480.727|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.643| -480.643|    60.27%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.634| -480.634|    60.27%|   0:00:08.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.807| -480.807|    60.28%|   0:00:03.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.465|   -0.465|-480.794| -480.794|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.465|   -0.465|-480.786| -480.786|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.783| -480.783|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.779| -480.779|    60.28%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.770| -480.770|    60.29%|   0:00:01.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.766| -480.766|    60.29%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.465|   -0.465|-480.398| -480.398|    60.29%|   0:00:00.0| 2105.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.465|   -0.465|-476.289| -476.289|    60.29%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.465|   -0.465|-475.679| -475.679|    60.29%|   0:00:02.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.465|   -0.465|-475.322| -475.322|    60.31%|   0:00:01.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.465|   -0.465|-475.138| -475.138|    60.31%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -0.465|   -0.465|-475.112| -475.112|    60.32%|   0:00:01.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.465|   -0.465|-475.111| -475.111|    60.34%|   0:00:03.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.465|   -0.465|-475.111| -475.111|    60.34%|   0:00:00.0| 2124.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:18 real=0:10:17 mem=2124.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:18 real=0:10:17 mem=2124.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.465|-475.111|
|HEPG      |-0.465|-475.111|
|All Paths |-0.465|-475.111|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.465 TNS Slack -475.111 Density 60.34
*** Starting refinePlace (1:39:43 mem=2124.7M) ***
Total net bbox length = 3.420e+05 (1.608e+05 1.812e+05) (ext = 7.935e+03)
Move report: Timing Driven Placement moves 3776 insts, mean move: 5.86 um, max move: 58.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600): (342.80, 341.20) --> (389.00, 353.80)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 2185.5MB
Move report: Detail placement moves 6123 insts, mean move: 1.06 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC1604_q_temp_81): (120.40, 235.00) --> (129.40, 235.00)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2185.5MB
Summary Report:
Instances move: 8163 (out of 25255 movable)
Instances flipped: 260
Mean displacement: 3.30 um
Max displacement: 58.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600) (342.8, 341.2) -> (389, 353.8)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 3.427e+05 (1.611e+05 1.816e+05) (ext = 7.936e+03)
Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 2185.5MB
*** Finished refinePlace (1:39:51 mem=2185.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2185.5M)


Density : 0.6034
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.9 real=0:00:09.0 mem=2185.5M) ***
** GigaOpt Optimizer WNS Slack -0.498 TNS Slack -480.571 Density 60.34
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.498|   -0.498|-480.571| -480.571|    60.34%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.488|   -0.488|-479.012| -479.012|    60.34%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.484|   -0.484|-480.058| -480.058|    60.34%|   0:00:04.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.481|   -0.481|-480.028| -480.028|    60.35%|   0:00:02.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.481|   -0.481|-479.473| -479.473|    60.35%|   0:00:02.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.481|   -0.481|-479.657| -479.657|    60.35%|   0:00:01.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.481|   -0.481|-479.646| -479.646|    60.36%|   0:00:00.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.481|   -0.481|-480.129| -480.129|    60.36%|   0:00:01.0| 2185.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.8 real=0:00:10.0 mem=2185.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:10.0 mem=2185.5M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -480.129 Density 60.36
*** Starting refinePlace (1:40:02 mem=2185.5M) ***
Total net bbox length = 3.429e+05 (1.612e+05 1.817e+05) (ext = 7.936e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2185.5MB
Summary Report:
Instances move: 0 (out of 25280 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.429e+05 (1.612e+05 1.817e+05) (ext = 7.936e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2185.5MB
*** Finished refinePlace (1:40:03 mem=2185.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2185.5M)


Density : 0.6036
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2185.5M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -480.129 Density 60.36
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.017|   0.000|
|reg2reg   |-0.481|-480.129|
|HEPG      |-0.481|-480.129|
|All Paths |-0.481|-480.129|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 473 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:10:39 real=0:10:38 mem=2185.5M) ***

(I,S,L,T): WC_VIEW: 78.4003, 21.4054, 1.06644, 100.872
*** SetupOpt [finish] : cpu/real = 0:10:48.8/0:10:48.3 (1.0), totSession cpu/real = 1:40:04.0/1:40:23.2 (1.0), mem = 2150.4M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:04.6/1:40:23.8 (1.0), mem = 2060.5M
(I,S,L,T): WC_VIEW: 78.4003, 21.4054, 1.06644, 100.872
Reclaim Optimization WNS Slack -0.481  TNS Slack -480.129 Density 60.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.36%|        -|  -0.481|-480.129|   0:00:00.0| 2060.5M|
|    60.36%|       37|  -0.481|-480.025|   0:00:00.0| 2098.7M|
|    60.24%|      125|  -0.485|-479.057|   0:00:04.0| 2098.7M|
|    59.90%|      821|  -0.481|-480.291|   0:00:07.0| 2098.7M|
|    59.90%|       10|  -0.481|-480.280|   0:00:01.0| 2098.7M|
|    59.90%|        0|  -0.481|-480.280|   0:00:00.0| 2098.7M|
|    59.90%|        0|  -0.481|-480.280|   0:00:01.0| 2098.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.481  TNS Slack -480.280 Density 59.90
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 433 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:15.0) **
*** Starting refinePlace (1:40:20 mem=2114.7M) ***
Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2114.7MB
Summary Report:
Instances move: 0 (out of 25147 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2114.7MB
*** Finished refinePlace (1:40:20 mem=2114.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2114.7M)


Density : 0.5990
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2114.7M) ***
(I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
*** AreaOpt [finish] : cpu/real = 0:00:16.4/0:00:16.3 (1.0), totSession cpu/real = 1:40:20.9/1:40:40.2 (1.0), mem = 2114.7M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2041.59M, totSessionCpu=1:40:21).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:21.6/1:40:40.9 (1.0), mem = 2041.6M
(I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|  -480.28|       0|       0|       0|  59.90|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|  -480.28|       0|       0|       0|  59.90| 0:00:00.0|  2060.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 433 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2060.7M) ***

(I,S,L,T): WC_VIEW: 78.0419, 21.1987, 1.05116, 100.292
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 1:40:26.1/1:40:45.4 (1.0), mem = 2041.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:37:01, real = 1:36:56, mem = 1694.5M, totSessionCpu=1:40:27 **
**optDesign ... cpu = 1:37:01, real = 1:36:56, mem = 1695.7M, totSessionCpu=1:40:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=2041.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2041.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2051.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2051.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.481  |  0.004  |
|           TNS (ns):|-480.281 |-480.281 |  0.000  |
|    Violating Paths:|  1289   |  1289   |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.899%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2051.6M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.14MB/3194.45MB/1760.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.40MB/3194.45MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1696.40MB/3194.45MB/1760.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT)
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 10%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 20%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 30%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 40%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 50%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 60%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 70%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 80%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 90%

Finished Levelizing
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT)

Starting Activity Propagation
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT)
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 10%
2023-Mar-14 14:48:39 (2023-Mar-14 21:48:39 GMT): 20%

Finished Activity Propagation
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1697.20MB/3194.45MB/1760.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT)
 ... Calculating switching power
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT): 10%
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT): 20%
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT): 30%
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT): 40%
2023-Mar-14 14:48:40 (2023-Mar-14 21:48:40 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 14:48:41 (2023-Mar-14 21:48:41 GMT): 60%
2023-Mar-14 14:48:41 (2023-Mar-14 21:48:41 GMT): 70%
2023-Mar-14 14:48:42 (2023-Mar-14 21:48:42 GMT): 80%
2023-Mar-14 14:48:42 (2023-Mar-14 21:48:42 GMT): 90%

Finished Calculating power
2023-Mar-14 14:48:42 (2023-Mar-14 21:48:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1697.21MB/3194.45MB/1760.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 14:48:42 (2023-Mar-14 21:48:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.73676281 	   77.2579%
Total Switching Power:      22.09995819 	   21.6849%
Total Leakage Power:         1.07744050 	    1.0572%
Total Power:               101.91416182
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.43       1.953      0.4204        58.8        57.7
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.193e-05
Combinational                      22.31       20.15      0.6571       43.11        42.3
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.74        22.1       1.077       101.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.74        22.1       1.077       101.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1581_array_out_90 (BUFFD16):           0.1027
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.52061e-10 F
*                Total instances in design: 25147
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1704.43MB/3194.45MB/1760.04MB)


Phase 1 finished in (cpu = 0:00:04.2) (real = 0:00:04.0) **
Finished Timing Update in (cpu = 0:00:07.0) (real = 0:00:07.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (1:40:43 mem=2124.8M) ***
Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2124.8MB
Summary Report:
Instances move: 0 (out of 25147 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.430e+05 (1.614e+05 1.815e+05) (ext = 7.935e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2124.8MB
*** Finished refinePlace (1:40:44 mem=2124.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2124.8M)


Density : 0.5986
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:44.1/1:41:03.3 (1.0), mem = 2124.8M
(I,S,L,T): WC_VIEW: 79.0957, 22.0881, 1.04908, 102.233
Reclaim Optimization WNS Slack -0.481  TNS Slack -486.186 Density 59.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.86%|        -|  -0.481|-486.186|   0:00:00.0| 2124.8M|
|    59.86%|        0|  -0.481|-486.186|   0:00:01.0| 2124.8M|
|    59.86%|      211|  -0.481|-487.138|   0:00:09.0| 2171.0M|
|    59.80%|       67|  -0.481|-487.076|   0:00:12.0| 2164.5M|
|    59.80%|        1|  -0.481|-487.076|   0:00:01.0| 2164.5M|
|    59.80%|        0|  -0.481|-487.076|   0:00:05.0| 2169.6M|
|    59.80%|        0|  -0.481|-487.076|   0:00:05.0| 2173.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.481  TNS Slack -487.076 Density 59.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 433 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:34.7) (real = 0:00:34.0) **
(I,S,L,T): WC_VIEW: 79.0766, 22.0404, 1.04801, 102.165
*** PowerOpt [finish] : cpu/real = 0:00:34.8/0:00:34.8 (1.0), totSession cpu/real = 1:41:18.9/1:41:38.1 (1.0), mem = 2173.1M
*** Starting refinePlace (1:41:19 mem=2173.1M) ***
Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
Move report: Detail placement moves 60 insts, mean move: 1.31 um, max move: 4.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0): (310.80, 267.40) --> (308.60, 265.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2173.1MB
Summary Report:
Instances move: 60 (out of 25046 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4652_0) (310.8, 267.4) -> (308.6, 265.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2173.1MB
*** Finished refinePlace (1:41:20 mem=2173.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2173.1M)


Density : 0.5980
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=2173.1M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:21.4/1:41:40.5 (1.0), mem = 2173.1M
(I,S,L,T): WC_VIEW: 79.0766, 22.0407, 1.04801, 102.165
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.481|-487.076| -487.076|    59.80%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2201.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2201.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 433 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 79.0766, 22.0407, 1.04801, 102.165
*** SetupOpt [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 1:41:30.2/1:41:49.4 (1.0), mem = 2192.2M
Executing incremental physical updates
*** Starting refinePlace (1:41:31 mem=2192.2M) ***
Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2192.2MB
Summary Report:
Instances move: 0 (out of 25046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.430e+05 (1.616e+05 1.814e+05) (ext = 7.950e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2192.2MB
*** Finished refinePlace (1:41:31 mem=2192.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2192.2M)


Density : 0.5980
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2192.2M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.88MB/3335.17MB/1760.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 14:49:41 (2023-Mar-14 21:49:41 GMT)
2023-Mar-14 14:49:41 (2023-Mar-14 21:49:41 GMT): 10%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 20%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 30%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 40%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 50%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 60%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 70%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 80%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 90%

Finished Levelizing
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT)

Starting Activity Propagation
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT)
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 10%
2023-Mar-14 14:49:42 (2023-Mar-14 21:49:42 GMT): 20%

Finished Activity Propagation
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT)
 ... Calculating switching power
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 10%
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 20%
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 30%
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 40%
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 14:49:43 (2023-Mar-14 21:49:43 GMT): 60%
2023-Mar-14 14:49:44 (2023-Mar-14 21:49:44 GMT): 70%
2023-Mar-14 14:49:44 (2023-Mar-14 21:49:44 GMT): 80%
2023-Mar-14 14:49:45 (2023-Mar-14 21:49:45 GMT): 90%

Finished Calculating power
2023-Mar-14 14:49:45 (2023-Mar-14 21:49:45 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1725.93MB/3335.17MB/1760.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 14:49:45 (2023-Mar-14 21:49:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.66152352 	   77.2829%
Total Switching Power:      22.04834161 	   21.6619%
Total Leakage Power:         1.07399656 	    1.0552%
Total Power:               101.78386203
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.44       1.953      0.4203       58.81       57.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.195e-05
Combinational                      22.23       20.09      0.6537       42.97       42.22
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.66       22.05       1.074       101.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.66       22.05       1.074       101.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC1581_array_out_90 (BUFFD16):           0.1027
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.5172e-10 F
*                Total instances in design: 25046
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1726.18MB/3335.17MB/1760.04MB)

** Power Reclaim End WNS Slack -0.481  TNS Slack -487.076 
End: Power Optimization (cpu=0:01:02, real=0:01:02, mem=2051.12M, totSessionCpu=1:41:37).
**optDesign ... cpu = 1:38:10, real = 1:38:05, mem = 1694.3M, totSessionCpu=1:41:37 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=25046 and nets=26349 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2034.602M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:1024   (Analysis view: WC_VIEW)
 Advancing count:1024, Max:-200.0(ps) Min:-200.0(ps) Total:-204800.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2057.57 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2057.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=26236  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26236 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.411460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 25803 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        13( 0.02%)   ( 0.02%) 
[NR-eGR]      M8  (8)         7( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.58 sec, Curr Mem: 2066.09 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2056.09)
Total number of fetched objects 26258
End delay calculation. (MEM=2115.3 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2115.3 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=1:41:45 mem=2115.3M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1732.93MB/3258.27MB/1760.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT)
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 10%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 20%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 30%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 40%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 50%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 60%
2023-Mar-14 14:49:55 (2023-Mar-14 21:49:55 GMT): 70%
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT): 80%
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT): 90%

Finished Levelizing
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT)

Starting Activity Propagation
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT)
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT): 10%
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT): 20%

Finished Activity Propagation
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1733.77MB/3258.27MB/1760.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 14:49:56 (2023-Mar-14 21:49:56 GMT)
 ... Calculating switching power
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 10%
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 20%
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 30%
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 40%
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 14:49:57 (2023-Mar-14 21:49:57 GMT): 60%
2023-Mar-14 14:49:58 (2023-Mar-14 21:49:58 GMT): 70%
2023-Mar-14 14:49:58 (2023-Mar-14 21:49:58 GMT): 80%
2023-Mar-14 14:49:59 (2023-Mar-14 21:49:59 GMT): 90%

Finished Calculating power
2023-Mar-14 14:49:59 (2023-Mar-14 21:49:59 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1733.78MB/3258.27MB/1760.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 14:49:59 (2023-Mar-14 21:49:59 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.66153975 	   77.2829%
Total Switching Power:      22.04834161 	   21.6619%
Total Leakage Power:         1.07399656 	    1.0552%
Total Power:               101.78387826
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.44       1.953      0.4203       58.81       57.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.195e-05
Combinational                      22.23       20.09      0.6537       42.97       42.22
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.66       22.05       1.074       101.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.66       22.05       1.074       101.8         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1734.74MB/3258.27MB/1760.04MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 1:38:24, real = 1:38:19, mem = 1690.2M, totSessionCpu=1:41:50 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:38:24, real = 1:38:19, mem = 1684.5M, totSessionCpu=1:41:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=2048.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2048.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2058.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2050.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2048.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  | -0.079  |
|           TNS (ns):|-486.995 |-484.497 | -2.499  |
|    Violating Paths:|  1594   |  1511   |   83    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.796%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2048.3M
**optDesign ... cpu = 1:38:26, real = 1:38:22, mem = 1679.4M, totSessionCpu=1:41:53 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.12465' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:41:20, real = 1:41:16, mem = 1985.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/14 14:50:03, mem=1598.0M)
% Begin Save ccopt configuration ... (date=03/14 14:50:03, mem=1598.0M)
% End Save ccopt configuration ... (date=03/14 14:50:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.2M, current mem=1598.2M)
% Begin Save netlist data ... (date=03/14 14:50:03, mem=1598.2M)
Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 14:50:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=1598.2M, current mem=1598.2M)
Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 14:50:04, mem=1599.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 14:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.0M, current mem=1599.0M)
Saving scheduling_file.cts.12465 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 14:50:04, mem=1599.3M)
% End Save clock tree data ... (date=03/14 14:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.3M, current mem=1599.3M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 14:50:05, mem=1599.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 14:50:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1599.4M, current mem=1599.4M)
Saving PG file placement.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1985.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 14:50:05, mem=1599.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 14:50:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.4M, current mem=1599.4M)
% Begin Save routing data ... (date=03/14 14:50:05, mem=1599.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1985.1M) ***
% End Save routing data ... (date=03/14 14:50:06, total cpu=0:00:00.3, real=0:00:01.0, peak res=1599.6M, current mem=1599.6M)
Saving property file placement.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1988.1M) ***
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 14:50:06, mem=1599.6M)
% End Save power constraints data ... (date=03/14 14:50:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.6M, current mem=1599.6M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/14 14:50:08, total cpu=0:00:02.9, real=0:00:05.0, peak res=1600.7M, current mem=1600.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: .//constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/14 14:51:30, mem=1576.7M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 6512 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2004.9M, init mem=2007.1M)
*info: Placed = 25046         
*info: Unplaced = 0           
Placement Density:59.80%(120119/200880)
Placement Density (including fixed std cells):59.80%(120119/200880)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2004.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       6512
  Delay constrained sinks:     6512
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 6512 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.9)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.1 real=0:00:02.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.1 real=0:00:02.1)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-14 14:51:36 (2023-Mar-14 21:51:36 GMT)
2023-Mar-14 14:51:37 (2023-Mar-14 21:51:37 GMT): 10%
2023-Mar-14 14:51:37 (2023-Mar-14 21:51:37 GMT): 20%

Finished Activity Propagation
2023-Mar-14 14:51:37 (2023-Mar-14 21:51:37 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 1024 advancing pin insertion delay (15.725% of 6512 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 6512 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2077.26 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.26 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=26236  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26236 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.411460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 25803 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.204710e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        13( 0.02%)   ( 0.02%) 
[NR-eGR]      M8  (8)         7( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90317
[NR-eGR]     M2  (2V) length: 1.728115e+05um, number of vias: 129279
[NR-eGR]     M3  (3H) length: 1.888159e+05um, number of vias: 5758
[NR-eGR]     M4  (4V) length: 4.114799e+04um, number of vias: 2340
[NR-eGR]     M5  (5H) length: 7.007200e+03um, number of vias: 2063
[NR-eGR]     M6  (6V) length: 8.222900e+02um, number of vias: 2017
[NR-eGR]     M7  (7H) length: 8.906800e+03um, number of vias: 2490
[NR-eGR]     M8  (8V) length: 1.552482e+04um, number of vias: 0
[NR-eGR] Total length: 4.350365e+05um, number of vias: 234264
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.231730e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 2035.26 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 200880.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       6512
  Delay constrained sinks:     6512
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 6512 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:04.1)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
      hp wire lengths  : top=0.000um, trunk=1714.200um, leaf=6449.400um, total=8163.600um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 76 CKBD12: 1 
    Bottom-up phase done. (took cpu=0:00:03.7 real=0:00:03.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:42:29 mem=2090.0M) ***
Total net bbox length = 3.509e+05 (1.654e+05 1.855e+05) (ext = 8.474e+03)
Move report: Detail placement moves 964 insts, mean move: 1.07 um, max move: 6.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_): (268.60, 290.80) --> (265.40, 287.20)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2090.0MB
Summary Report:
Instances move: 964 (out of 25123 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 6.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_) (268.6, 290.8) -> (265.4, 287.2)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 3.513e+05 (1.657e+05 1.857e+05) (ext = 8.474e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2090.0MB
*** Finished refinePlace (1:42:30 mem=2090.0M) ***
    Moved 337, flipped 76 and cell swapped 0 of 6589 clock instance(s) during refinement.
    The largest move was 6.8 microns for core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.6,3.636)             3
    [3.636,3.672)           0
    [3.672,3.708)           0
    [3.708,3.744)           0
    [3.744,3.78)            0
    [3.78,3.816)            0
    [3.816,3.852)           0
    [3.852,3.888)           0
    [3.888,3.924)           0
    [3.924,3.96)            0
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (271.000,155.800)    (271.000,152.200)    CTS_ccl_a_buf_00234 (a lib_cell CKBD16) at (271.000,152.200), in power domain auto-default
         3.6         (271.000,289.000)    (271.000,285.400)    CTS_ccl_a_buf_00244 (a lib_cell CKBD16) at (271.000,285.400), in power domain auto-default
         3.6         (271.000,289.000)    (271.000,292.600)    CTS_ccl_a_buf_00249 (a lib_cell CKBD16) at (271.000,292.600), in power domain auto-default
         0           (291.108,289.717)    (291.108,289.717)    CTS_ccl_a_buf_00246 (a lib_cell CKBD16) at (288.600,289.000), in power domain auto-default
         0           (156.692,291.883)    (156.692,291.883)    CTS_ccl_a_buf_00218 (a lib_cell CKBD16) at (153.600,290.800), in power domain auto-default
         0           (106.108,228.518)    (106.108,228.518)    CTS_ccl_a_buf_00214 (a lib_cell CKBD16) at (103.600,227.800), in power domain auto-default
         0           (200.107,307.717)    (200.107,307.717)    CTS_ccl_a_buf_00210 (a lib_cell CKBD16) at (197.600,307.000), in power domain auto-default
         0           (211.893,219.882)    (211.893,219.882)    CTS_ccl_a_buf_00204 (a lib_cell CKBD16) at (208.800,218.800), in power domain auto-default
         0           (273.508,286.118)    (273.508,286.118)    CTS_ccl_a_buf_00244 (a lib_cell CKBD16) at (271.000,285.400), in power domain auto-default
         0           (273.508,293.317)    (273.508,293.317)    CTS_ccl_a_buf_00249 (a lib_cell CKBD16) at (271.000,292.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.3 real=0:00:02.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
      cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.465pF, leaf=3.848pF, total=4.313pF
      wire lengths     : top=0.000um, trunk=3102.298um, leaf=23046.946um, total=26149.244um
      hp wire lengths  : top=0.000um, trunk=1725.000um, leaf=6480.000um, total=8205.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=9 avg=0.064ns sd=0.023ns min=0.021ns max=0.091ns {4 <= 0.063ns, 3 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.090ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 8 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 76 CKBD12: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.377, max=0.437, avg=0.396, sd=0.015], skew [0.060 vs 0.057*], 99.6% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.062)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.377, max=0.437, avg=0.396, sd=0.015], skew [0.060 vs 0.057*], 99.6% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.062)
    Legalizer API calls during this step: 1093 succeeded with high effort: 1093 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:06.3 real=0:00:06.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        78 (unrouted=78, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 78 nets for routing of which 78 have one or more fixed wires.
(ccopt eGR): Start to route 78 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2087.78 MB )
[NR-eGR] Read 5148 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.78 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5148
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=26313  numIgnoredNets=26235
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 78 clock nets ( 78 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 78 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 78 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.523240e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 42 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 42 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.867120e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 38 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 38 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.087880e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 15 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.047820e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90471
[NR-eGR]     M2  (2V) length: 1.665109e+05um, number of vias: 125093
[NR-eGR]     M3  (3H) length: 1.903016e+05um, number of vias: 9190
[NR-eGR]     M4  (4V) length: 4.920758e+04um, number of vias: 2437
[NR-eGR]     M5  (5H) length: 7.397800e+03um, number of vias: 2101
[NR-eGR]     M6  (6V) length: 9.098900e+02um, number of vias: 2017
[NR-eGR]     M7  (7H) length: 8.906800e+03um, number of vias: 2490
[NR-eGR]     M8  (8V) length: 1.552482e+04um, number of vias: 0
[NR-eGR] Total length: 4.387594e+05um, number of vias: 233799
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.604020e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6666
[NR-eGR]     M2  (2V) length: 5.830000e+03um, number of vias: 7796
[NR-eGR]     M3  (3H) length: 1.164900e+04um, number of vias: 3532
[NR-eGR]     M4  (4V) length: 8.083000e+03um, number of vias: 97
[NR-eGR]     M5  (5H) length: 3.906000e+02um, number of vias: 38
[NR-eGR]     M6  (6V) length: 8.760000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.604020e+04um, number of vias: 18129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.604020e+04um, number of vias: 18129
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 2039.78 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgf2Qmvch
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:00.9)
    Routing using eGR only done.
Net route status summary:
  Clock:        78 (unrouted=0, trialRouted=0, noStatus=0, routed=78, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2052.65 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2052.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 78  Num Prerouted Wires = 18226
[NR-eGR] Read numTotalNets=26313  numIgnoredNets=78
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 26235 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.411460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 25802 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.001904e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        17( 0.03%)   ( 0.03%) 
[NR-eGR]      M8  (8)         8( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               30( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.59 seconds, mem = 2061.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90471
[NR-eGR]     M2  (2V) length: 1.605446e+05um, number of vias: 124383
[NR-eGR]     M3  (3H) length: 1.833115e+05um, number of vias: 10250
[NR-eGR]     M4  (4V) length: 5.481451e+04um, number of vias: 2915
[NR-eGR]     M5  (5H) length: 1.469760e+04um, number of vias: 2130
[NR-eGR]     M6  (6V) length: 1.147370e+03um, number of vias: 2012
[NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[NR-eGR] Total length: 4.389512e+05um, number of vias: 234653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.68 seconds, mem = 2047.2M
End of congRepair (cpu=0:00:01.3, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:02.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=25123 and nets=30485 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2049.348M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
    cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
    cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
    sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.481pF, leaf=3.990pF, total=4.471pF
    wire lengths     : top=0.000um, trunk=3102.298um, leaf=23046.946um, total=26149.244um
    hp wire lengths  : top=0.000um, trunk=1725.000um, leaf=6480.000um, total=8205.000um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF sum=0.001pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 76 CKBD12: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.379, max=0.437, avg=0.398, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.060)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.379, max=0.437, avg=0.398, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.380, 0.437} (wid=0.052 ws=0.024) (gid=0.405 gs=0.060)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.9 real=0:00:04.0)
  Stage::Clustering done. (took cpu=0:00:10.3 real=0:00:10.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
      cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.479pF, leaf=3.990pF, total=4.469pF
      wire lengths     : top=0.000um, trunk=3088.498um, leaf=23046.946um, total=26135.444um
      hp wire lengths  : top=0.000um, trunk=1729.000um, leaf=6480.000um, total=8209.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 76 CKBD12: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.378, max=0.436], skew [0.058 vs 0.057*]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=77, i=0, icg=0, nicg=0, l=0, total=77
      cell areas       : b=774.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=774.000um^2
      cell capacitance : b=0.422pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.422pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.479pF, leaf=3.990pF, total=4.469pF
      wire lengths     : top=0.000um, trunk=3088.498um, leaf=23046.946um, total=26135.444um
      hp wire lengths  : top=0.000um, trunk=1729.000um, leaf=6480.000um, total=8209.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=9 avg=0.065ns sd=0.024ns min=0.021ns max=0.093ns {4 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 76 CKBD12: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.378, max=0.436, avg=0.397, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.379, 0.436} (wid=0.051 ws=0.024) (gid=0.405 gs=0.060)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.378, max=0.436, avg=0.397, sd=0.014], skew [0.058 vs 0.057*], 99.8% {0.379, 0.436} (wid=0.051 ws=0.024) (gid=0.405 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
      wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
      hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
      wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
      hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
      wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
      hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.505pF, leaf=3.990pF, total=4.495pF
      wire lengths     : top=0.000um, trunk=3297.198um, leaf=23046.946um, total=26344.144um
      hp wire lengths  : top=0.000um, trunk=1926.600um, leaf=6480.000um, total=8406.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=8 avg=0.076ns sd=0.023ns min=0.033ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 7 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.350, max=0.402], skew [0.052 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.998um, leaf=23067.645um, total=26259.643um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=8 avg=0.073ns sd=0.020ns min=0.034ns max=0.093ns {2 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.344, max=0.396, avg=0.362, sd=0.012], skew [0.053 vs 0.057], 100% {0.344, 0.396} (wid=0.060 ws=0.024) (gid=0.362 gs=0.062)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.344, max=0.396, avg=0.362, sd=0.012], skew [0.053 vs 0.057], 100% {0.344, 0.396} (wid=0.060 ws=0.024) (gid=0.362 gs=0.062)
    Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.7 real=0:00:12.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=763.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=763.920um^2
      cell capacitance : b=0.417pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.417pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.998um, leaf=23067.645um, total=26259.643um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=8 avg=0.073ns sd=0.020ns min=0.034ns max=0.093ns {2 <= 0.063ns, 3 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 75 CKBD12: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.344, max=0.396], skew [0.053 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.344, max=0.396], skew [0.053 vs 0.057]
    Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 78 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
          wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
          hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
          wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
          hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.8 real=0:00:00.8)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
          wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
          hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.2 real=0:00:02.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
    cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
    cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
    sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
    wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
    hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
          wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
          hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.403, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.5 real=0:00:03.5)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Tried: 78 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.4 real=0:00:00.4)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=6.533pF fall=6.473pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.2 real=0:00:01.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=3.993pF, total=4.482pF
      wire lengths     : top=0.000um, trunk=3191.798um, leaf=23067.645um, total=26259.443um
      hp wire lengths  : top=0.000um, trunk=1841.400um, leaf=6504.400um, total=8345.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=8 avg=0.082ns sd=0.021ns min=0.033ns max=0.097ns {1 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.390, max=0.413, avg=0.402, sd=0.005], skew [0.023 vs 0.057], 100% {0.390, 0.413} (wid=0.059 ws=0.024) (gid=0.376 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=3, resolved=73, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=54, accepted=12
        Max accepted move=53.800um, total accepted move=193.600um, average move=16.133um
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=9, resolved=65, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=43, accepted=9
        Max accepted move=25.600um, total accepted move=82.200um, average move=9.133um
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=26, resolved=42, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=23, accepted=5
        Max accepted move=15.600um, total accepted move=32.600um, average move=6.520um
        Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.4 real=0:00:02.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=10, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=2.000um, total accepted move=2.000um, average move=2.000um
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=11, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.6 real=0:00:00.6)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 336 succeeded with high effort: 336 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=0, resolved=10, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=77, filtered=77, permitted=76, cannotCompute=0, computed=76, moveTooSmall=0, resolved=9, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
        cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
        cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
        sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.441pF, leaf=3.981pF, total=4.422pF
        wire lengths     : top=0.000um, trunk=2853.399um, leaf=22988.547um, total=25841.945um
        hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=8 avg=0.076ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 57 <= 0.094ns, 7 <= 0.100ns, 5 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.359, max=0.403, avg=0.380, sd=0.011], skew [0.044 vs 0.057], 100% {0.359, 0.403} (wid=0.043 ws=0.024) (gid=0.373 gs=0.037)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.359, max=0.403, avg=0.380, sd=0.011], skew [0.044 vs 0.057], 100% {0.359, 0.403} (wid=0.043 ws=0.024) (gid=0.373 gs=0.037)
      Legalizer API calls during this step: 587 succeeded with high effort: 587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:04.4 real=0:00:04.4)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 78 , Succeeded = 22 , Wirelength increased = 54 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
      cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.431pF, leaf=3.979pF, total=4.410pF
      wire lengths     : top=0.000um, trunk=2784.599um, leaf=22978.346um, total=25762.945um
      hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.091ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 57 <= 0.094ns, 7 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.357, max=0.403, avg=0.378, sd=0.011], skew [0.046 vs 0.057], 100% {0.357, 0.403} (wid=0.043 ws=0.025) (gid=0.373 gs=0.038)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.357, max=0.403, avg=0.378, sd=0.011], skew [0.046 vs 0.057], 100% {0.357, 0.403} (wid=0.043 ws=0.025) (gid=0.373 gs=0.038)
    Legalizer API calls during this step: 587 succeeded with high effort: 587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:05.0 real=0:00:05.0)
  Total capacitance is (rise=10.943pF fall=10.883pF), of which (rise=4.410pF fall=4.410pF) is wire, and (rise=6.533pF fall=6.473pF) is gate.
  Stage::Polishing done. (took cpu=0:00:07.2 real=0:00:07.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:42:51 mem=2085.5M) ***
Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2085.5MB
Summary Report:
Instances move: 0 (out of 25122 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2085.5MB
*** Finished refinePlace (1:42:51 mem=2085.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 6588 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Implementation done. (took cpu=0:00:13.1 real=0:00:13.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        77 (unrouted=77, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 77 nets for routing of which 77 have one or more fixed wires.
(ccopt eGR): Start to route 77 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2085.50 MB )
[NR-eGR] Read 5148 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2085.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5148
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=26312  numIgnoredNets=26235
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 77 clock nets ( 77 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 77 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.496060e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 40 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 40 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774960e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 33 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.835520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 18 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 18 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.993460e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90469
[NR-eGR]     M2  (2V) length: 1.606262e+05um, number of vias: 124411
[NR-eGR]     M3  (3H) length: 1.831346e+05um, number of vias: 10192
[NR-eGR]     M4  (4V) length: 5.460451e+04um, number of vias: 2916
[NR-eGR]     M5  (5H) length: 1.468720e+04um, number of vias: 2129
[NR-eGR]     M6  (6V) length: 1.144970e+03um, number of vias: 2012
[NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[NR-eGR] Total length: 4.386331e+05um, number of vias: 234621
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.572210e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6664
[NR-eGR]     M2  (2V) length: 5.911600e+03um, number of vias: 7824
[NR-eGR]     M3  (3H) length: 1.147210e+04um, number of vias: 3474
[NR-eGR]     M4  (4V) length: 7.873000e+03um, number of vias: 98
[NR-eGR]     M5  (5H) length: 3.802000e+02um, number of vias: 37
[NR-eGR]     M6  (6V) length: 8.520000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.572210e+04um, number of vias: 18097
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.572210e+04um, number of vias: 18097
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.72 sec, Curr Mem: 2044.50 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfbAmA6i
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.9 real=0:00:00.9)
Set FIXED routing status on 77 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=25122 and nets=30484 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2044.504M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
          wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
          hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=755.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=755.280um^2
          cell capacitance : b=0.412pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.412pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
          wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
          hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=8 avg=0.075ns sd=0.017ns min=0.036ns max=0.091ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 72 CKBD12: 3 CKBD8: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.356, max=0.401, avg=0.378, sd=0.011], skew [0.045 vs 0.057], 100% {0.356, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 87 long paths. The largest offset applied was 0.001ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       6512       87         1.336%      0.001ns       0.401ns         0.399ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        3
            0.000      and above     84
          -------------------------------
          
          Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 71, numSkippedDueToCloseToSkewTarget = 3
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
          cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
          wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
          hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.5 real=0:00:00.5)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
          cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
          wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
          hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 4 insts, 8 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
          cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
          cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
          sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.430pF, leaf=4.049pF, total=4.480pF
          wire lengths     : top=0.000um, trunk=2799.100um, leaf=22923.000um, total=25722.100um
          hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.300um, total=8247.700um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 58 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.009], skew [0.041 vs 0.057], 100% {0.359, 0.401} (wid=0.042 ws=0.024) (gid=0.374 gs=0.036)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:42:55 mem=2082.7M) ***
Total net bbox length = 3.513e+05 (1.656e+05 1.856e+05) (ext = 8.270e+03)
Move report: Detail placement moves 324 insts, mean move: 0.91 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15): (270.20, 260.20) --> (272.80, 262.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2082.7MB
Summary Report:
Instances move: 324 (out of 25122 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 4.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U15) (270.2, 260.2) -> (272.8, 262)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.514e+05 (1.657e+05 1.857e+05) (ext = 8.270e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2082.7MB
*** Finished refinePlace (1:42:56 mem=2082.7M) ***
  Moved 69, flipped 1 and cell swapped 0 of 6588 clock instance(s) during refinement.
  The largest move was 2.8 microns for core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.9 real=0:00:04.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 77 nets for routing of which 77 have one or more fixed wires.
(ccopt eGR): Start to route 77 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2082.66 MB )
[NR-eGR] Read 5148 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2082.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5148
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=26312  numIgnoredNets=26235
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 77 clock nets ( 77 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 77 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.496240e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 40 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 40 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.774600e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 34 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.867020e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 18 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 18 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.024960e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 90469
[NR-eGR]     M2  (2V) length: 1.606284e+05um, number of vias: 124413
[NR-eGR]     M3  (3H) length: 1.831370e+05um, number of vias: 10181
[NR-eGR]     M4  (4V) length: 5.459372e+04um, number of vias: 2919
[NR-eGR]     M5  (5H) length: 1.470380e+04um, number of vias: 2129
[NR-eGR]     M6  (6V) length: 1.144970e+03um, number of vias: 2012
[NR-eGR]     M7  (7H) length: 8.906200e+03um, number of vias: 2492
[NR-eGR]     M8  (8V) length: 1.552942e+04um, number of vias: 0
[NR-eGR] Total length: 4.386435e+05um, number of vias: 234615
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.573250e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 6664
[NR-eGR]     M2  (2V) length: 5.913800e+03um, number of vias: 7826
[NR-eGR]     M3  (3H) length: 1.147450e+04um, number of vias: 3463
[NR-eGR]     M4  (4V) length: 7.862200e+03um, number of vias: 101
[NR-eGR]     M5  (5H) length: 3.968000e+02um, number of vias: 37
[NR-eGR]     M6  (6V) length: 8.520000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.573250e+04um, number of vias: 18091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.573250e+04um, number of vias: 18091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 2043.66 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_12465_ieng6-ece-19.ucsd.edu_s1ding_aHlSGx/.rgfclbeYy
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 77 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 77 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/14 14:52:14, mem=1675.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 14 14:52:14 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=30484)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 14 14:52:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 30482 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1702.39 (MB), peak = 1762.73 (MB)
#Merging special wires: starts on Tue Mar 14 14:52:37 2023 with memory = 1702.90 (MB), peak = 1762.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
#reading routing guides ......
#
#Finished routing data preparation on Tue Mar 14 14:52:37 2023
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 25.68 (MB)
#Total memory = 1703.12 (MB)
#Peak memory = 1762.73 (MB)
#
#
#Start global routing on Tue Mar 14 14:52:37 2023
#
#
#Start global routing initialization on Tue Mar 14 14:52:37 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 14 14:52:37 2023
#
#Start routing resource analysis on Tue Mar 14 14:52:37 2023
#
#Routing resource analysis is done on Tue Mar 14 14:52:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2252          79       24335    65.56%
#  M2             V        2266          84       24335     0.65%
#  M3             H        2331           0       24335     0.01%
#  M4             V        2286          64       24335     0.00%
#  M5             H        2331           0       24335     0.00%
#  M6             V        2350           0       24335     0.00%
#  M7             H         583           0       24335     0.00%
#  M8             V         587           0       24335     0.00%
#  --------------------------------------------------------------
#  Total                  14986       1.21%      194680     8.28%
#
#  77 nets (0.25%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 14 14:52:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.09 (MB), peak = 1762.73 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Mar 14 14:52:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.34 (MB), peak = 1762.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1714.70 (MB), peak = 1762.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1715.79 (MB), peak = 1762.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4172 (skipped).
#Total number of selected nets for routing = 77.
#Total number of unselected nets (but routable) for routing = 26235 (skipped).
#Total number of nets in the design = 30484.
#
#26235 skipped nets do not have any wires.
#77 routable nets have only global wires.
#77 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 77               0  
#------------------------------------------------
#        Total                 77               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 77          433           25802  
#-------------------------------------------------------------
#        Total                 77          433           25802  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            3(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 24681 um.
#Total half perimeter of net bounding box = 8858 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5364 um.
#Total wire length on LAYER M3 = 11010 um.
#Total wire length on LAYER M4 = 7815 um.
#Total wire length on LAYER M5 = 402 um.
#Total wire length on LAYER M6 = 90 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14196
#Up-Via Summary (total 14196):
#           
#-----------------------
# M1               6664
# M2               4751
# M3               2649
# M4                 97
# M5                 35
#-----------------------
#                 14196 
#
#Total number of involved priority nets 77
#Maximum src to sink distance for priority net 502.7
#Average of max src_to_sink distance for priority net 96.7
#Average of ave src_to_sink distance for priority net 54.6
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.58 (MB)
#Total memory = 1718.71 (MB)
#Peak memory = 1762.73 (MB)
#
#Finished global routing on Tue Mar 14 14:52:42 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.57 (MB), peak = 1762.73 (MB)
#Start Track Assignment.
#Done with 3043 horizontal wires in 2 hboxes and 3834 vertical wires in 2 hboxes.
#Done with 2959 horizontal wires in 2 hboxes and 3752 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 26945 um.
#Total half perimeter of net bounding box = 8858 um.
#Total wire length on LAYER M1 = 2225 um.
#Total wire length on LAYER M2 = 5281 um.
#Total wire length on LAYER M3 = 10761 um.
#Total wire length on LAYER M4 = 8174 um.
#Total wire length on LAYER M5 = 405 um.
#Total wire length on LAYER M6 = 99 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14196
#Up-Via Summary (total 14196):
#           
#-----------------------
# M1               6664
# M2               4751
# M3               2649
# M4                 97
# M5                 35
#-----------------------
#                 14196 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1724.67 (MB), peak = 1762.73 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:27
#Increased memory = 47.44 (MB)
#Total memory = 1724.73 (MB)
#Peak memory = 1762.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.2% of the total area was rechecked for DRC, and 66.4% required routing.
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1750.05 (MB), peak = 1762.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 25978 um.
#Total half perimeter of net bounding box = 8858 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 361 um.
#Total wire length on LAYER M3 = 12630 um.
#Total wire length on LAYER M4 = 12519 um.
#Total wire length on LAYER M5 = 399 um.
#Total wire length on LAYER M6 = 69 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20470
#Total number of multi-cut vias = 76 (  0.4%)
#Total number of single cut vias = 20394 ( 99.6%)
#Up-Via Summary (total 20470):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6588 ( 98.9%)        76 (  1.1%)       6664
# M2              6663 (100.0%)         0 (  0.0%)       6663
# M3              7045 (100.0%)         0 (  0.0%)       7045
# M4                83 (100.0%)         0 (  0.0%)         83
# M5                15 (100.0%)         0 (  0.0%)         15
#-----------------------------------------------------------
#                20394 ( 99.6%)        76 (  0.4%)      20470 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -5.76 (MB)
#Total memory = 1718.98 (MB)
#Peak memory = 1762.73 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -5.76 (MB)
#Total memory = 1718.98 (MB)
#Peak memory = 1762.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = 51.71 (MB)
#Total memory = 1727.66 (MB)
#Peak memory = 1762.73 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 14:53:17 2023
#
% End globalDetailRoute (date=03/14 14:53:17, total cpu=0:01:03, real=0:01:03, peak res=1750.5M, current mem=1726.8M)
        NanoRoute done. (took cpu=0:01:03 real=0:01:03)
      Clock detailed routing done.
Checking guided vs. routed lengths for 77 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          58
       100.000     200.000          16
       200.000     300.000           2
       300.000     400.000           0
       400.000     500.000           0
       500.000     600.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          57
        0.000      2.000           8
        2.000      4.000           4
        4.000      6.000           3
        6.000      8.000           2
        8.000     10.000           1
       10.000     12.000           1
       12.000     14.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_13 (101 terminals)
    Guided length:  max path =    74.000um, total =   330.000um
    Routed length:  max path =    83.600um, total =   422.340um
    Deviation:      max path =    12.973%,  total =    27.982%

    Net core_instance/CTS_27 (101 terminals)
    Guided length:  max path =    73.000um, total =   337.399um
    Routed length:  max path =    71.600um, total =   417.170um
    Deviation:      max path =    -1.918%,  total =    23.643%

    Net core_instance/psum_mem_instance/CTS_9 (95 terminals)
    Guided length:  max path =    80.601um, total =   314.300um
    Routed length:  max path =    74.200um, total =   387.560um
    Deviation:      max path =    -7.942%,  total =    23.309%

    Net core_instance/psum_mem_instance/CTS_12 (99 terminals)
    Guided length:  max path =    66.600um, total =   314.399um
    Routed length:  max path =    63.400um, total =   387.605um
    Deviation:      max path =    -4.805%,  total =    23.284%

    Net core_instance/CTS_6 (101 terminals)
    Guided length:  max path =    73.800um, total =   333.699um
    Routed length:  max path =    73.000um, total =   411.370um
    Deviation:      max path =    -1.084%,  total =    23.276%

    Net core_instance/CTS_30 (100 terminals)
    Guided length:  max path =    84.200um, total =   328.800um
    Routed length:  max path =    79.600um, total =   404.640um
    Deviation:      max path =    -5.463%,  total =    23.066%

    Net core_instance/CTS_17 (101 terminals)
    Guided length:  max path =    73.600um, total =   351.600um
    Routed length:  max path =    79.000um, total =   430.740um
    Deviation:      max path =     7.337%,  total =    22.509%

    Net core_instance/ofifo_inst/CTS_2 (99 terminals)
    Guided length:  max path =    89.200um, total =   319.200um
    Routed length:  max path =    82.600um, total =   390.790um
    Deviation:      max path =    -7.399%,  total =    22.428%

    Net core_instance/CTS_26 (101 terminals)
    Guided length:  max path =    71.800um, total =   332.400um
    Routed length:  max path =    74.000um, total =   406.875um
    Deviation:      max path =     3.064%,  total =    22.405%

    Net core_instance/CTS_11 (101 terminals)
    Guided length:  max path =    66.400um, total =   308.800um
    Routed length:  max path =    67.200um, total =   376.960um
    Deviation:      max path =     1.205%,  total =    22.073%

Set FIXED routing status on 77 net(s)
Set FIXED placed status on 76 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2066.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2079.07 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2079.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[NR-eGR] Read numTotalNets=26312  numIgnoredNets=77
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 26235 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 433 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 2.410920e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 25802 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.003308e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        17( 0.03%)   ( 0.03%) 
[NR-eGR]      M8  (8)         8( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               34( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 90469
[NR-eGR]     M2  (2V) length: 1.593594e+05um, number of vias: 123633
[NR-eGR]     M3  (3H) length: 1.832481e+05um, number of vias: 13230
[NR-eGR]     M4  (4V) length: 5.515792e+04um, number of vias: 2991
[NR-eGR]     M5  (5H) length: 1.586910e+04um, number of vias: 2095
[NR-eGR]     M6  (6V) length: 1.065090e+03um, number of vias: 2014
[NR-eGR]     M7  (7H) length: 8.898200e+03um, number of vias: 2488
[NR-eGR]     M8  (8V) length: 1.552622e+04um, number of vias: 0
[NR-eGR] Total length: 4.391242e+05um, number of vias: 236920
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.12 sec, Curr Mem: 2071.59 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:05 real=0:01:05)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=25122 and nets=30484 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2066.590M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
    cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
    cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
    sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
    wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
    hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
  CCOpt::Phase::Routing done. (took cpu=0:01:07 real=0:01:06)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
      cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
      wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
      hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 77, tested: 77, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
      cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
      wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
      hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 77, nets tested: 77, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
      cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
      wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
      hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
      cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
      cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
      sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
      wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
      hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 30407 (unrouted=4172, trialRouted=26235, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4172, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
    cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
    cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
    sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
    wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
    hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.2 real=0:00:02.2)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        76      753.120       0.411
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            76      753.120       0.411
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2797.650
  Leaf      23180.200
  Total     25977.850
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1677.400
  Leaf        6570.700
  Total       8248.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.411    0.431     0.842
  Leaf     6.120    4.072    10.193
  Total    6.532    4.503    11.035
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  6512     6.120     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       8       0.077       0.018      0.036    0.093    {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      69       0.092       0.004      0.085    0.104    {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     71       715.680
  CKBD12    buffer      4        31.680
  CKBD8     buffer      1         5.760
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.359     0.401     0.042       0.057         0.023           0.012           0.380        0.008     100% {0.359, 0.401}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.359     0.401     0.042       0.057         0.023           0.012           0.380        0.008     100% {0.359, 0.401}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=76, i=0, icg=0, nicg=0, l=0, total=76
  cell areas       : b=753.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=753.120um^2
  cell capacitance : b=0.411pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.411pF
  sink capacitance : count=6512, total=6.120pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.431pF, leaf=4.072pF, total=4.503pF
  wire lengths     : top=0.000um, trunk=2797.650um, leaf=23180.200um, total=25977.850um
  hp wire lengths  : top=0.000um, trunk=1677.400um, leaf=6570.700um, total=8248.100um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=8 avg=0.077ns sd=0.018ns min=0.036ns max=0.093ns {1 <= 0.063ns, 4 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=69 avg=0.092ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 55 <= 0.094ns, 11 <= 0.100ns, 3 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 71 CKBD12: 4 CKBD8: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.359, max=0.401, avg=0.380, sd=0.008], skew [0.042 vs 0.057], 100% {0.359, 0.401} (wid=0.041 ws=0.023) (gid=0.374 gs=0.035)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.2)
Runtime done. (took cpu=0:01:54 real=0:01:53)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS          31.61 (Init 5.09, Construction 7.69, Implementation 12.74, eGRPC 2.31, PostConditioning 2.24, Other 1.54)
Clock Runtime:  (65%) CTS services      70.66 (RefinePlace 3.23, EarlyGlobalClock 3.07, NanoRoute 62.80, ExtractRC 1.55, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS          5.12 (Init 1.46, CongRepair/EGR-DP 2.80, TimingUpdate 0.86, Other 0.00)
Clock Runtime: (100%) Total            107.38

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1730.3M, totSessionCpu=1:44:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1737.0M, totSessionCpu=1:44:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2077.3M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2208.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2210.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2210.74)
Total number of fetched objects 26334
End delay calculation. (MEM=2222.25 CPU=0:00:03.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2222.25 CPU=0:00:04.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=1:44:22 mem=2222.3M)
** Profile ** Overall slacks :  cpu=0:00:06.5, mem=2222.3M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2222.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.586  | -0.586  |  0.225  |
|           TNS (ns):|-587.552 |-587.552 |  0.000  |
|    Violating Paths:|  1452   |  1452   |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.171%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2222.3M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1820.8M, totSessionCpu=1:44:23 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 25122

Instance distribution across the VT partitions:

 LVT : inst = 9962 (39.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 9962 (39.7%)

 HVT : inst = 15160 (60.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15160 (60.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2157.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2157.3M) ***
*** Starting optimizing excluded clock nets MEM= 2157.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2157.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 77 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:24.2/1:45:51.2 (1.0), mem = 2157.3M
(I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
(I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
*** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.5 (1.0), totSession cpu/real = 1:44:28.7/1:45:55.7 (1.0), mem = 2165.3M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.586
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 77 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:29.8/1:45:56.8 (1.0), mem = 2165.3M
(I,S,L,T): WC_VIEW: 78.4599, 23.2068, 1.04809, 102.715
*info: 77 clock nets excluded
*info: 2 special nets excluded.
*info: 113 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.586 TNS Slack -587.551 Density 60.17
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.586|-587.551|
|HEPG      |-0.586|-587.551|
|All Paths |-0.586|-587.551|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.586ns TNS -587.552ns; HEPG WNS -0.586ns TNS -587.552ns; all paths WNS -0.586ns TNS -587.552ns; Real time 0:02:26
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -0.586|-587.551| -587.551|    60.17%|   0:00:00.0| 2200.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.579|   -0.579|-582.483| -582.483|    60.18%|   0:00:01.0| 2238.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.573|   -0.573|-580.409| -580.409|    60.18%|   0:00:01.0| 2239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.567|   -0.567|-578.373| -578.373|    60.18%|   0:00:01.0| 2239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.567|   -0.567|-575.958| -575.958|    60.19%|   0:00:02.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.561|   -0.561|-573.245| -573.245|    60.24%|   0:00:01.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.558|   -0.558|-571.784| -571.784|    60.25%|   0:00:01.0| 2240.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.558|   -0.558|-571.175| -571.175|    60.25%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.553|   -0.553|-570.209| -570.209|    60.28%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.553|   -0.553|-569.275| -569.275|    60.28%|   0:00:01.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.553|   -0.553|-569.112| -569.112|    60.28%|   0:00:00.0| 2246.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.553|   -0.553|-567.159| -567.159|    60.30%|   0:00:02.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.553|   -0.553|-566.941| -566.941|    60.31%|   0:00:00.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.553|   -0.553|-566.915| -566.915|    60.31%|   0:00:00.0| 2247.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.553|   -0.553|-566.045| -566.045|    60.32%|   0:00:01.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.553|   -0.553|-565.976| -565.976|    60.32%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.553|   -0.553|-565.671| -565.671|    60.33%|   0:00:02.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.553|   -0.553|-565.651| -565.651|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.553|   -0.553|-565.650| -565.650|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.553|   -0.553|-565.646| -565.646|    60.34%|   0:00:00.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.553|   -0.553|-565.096| -565.096|    60.34%|   0:00:02.0| 2248.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.553|   -0.553|-565.033| -565.033|    60.35%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.553|   -0.553|-565.005| -565.005|    60.35%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.553|   -0.553|-564.377| -564.377|    60.36%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.553|   -0.553|-564.308| -564.308|    60.36%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.553|   -0.553|-564.301| -564.301|    60.36%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.553|   -0.553|-564.298| -564.298|    60.36%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.553|   -0.553|-563.608| -563.608|    60.37%|   0:00:01.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-563.532| -563.532|    60.37%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-562.993| -562.993|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-562.990| -562.990|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-562.916| -562.916|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-562.904| -562.904|    60.38%|   0:00:00.0| 2249.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.553|   -0.553|-562.454| -562.454|    60.38%|   0:00:02.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.553|   -0.553|-562.422| -562.422|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.553|   -0.553|-562.390| -562.390|    60.38%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.553|   -0.553|-562.330| -562.330|    60.39%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.553|   -0.553|-562.260| -562.260|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.553|   -0.553|-562.014| -562.014|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.553|   -0.553|-561.861| -561.861|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.553|   -0.553|-561.855| -561.855|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.553|   -0.553|-561.852| -561.852|    60.39%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.553|   -0.553|-561.612| -561.612|    60.40%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.553|   -0.553|-561.555| -561.555|    60.40%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.553|   -0.553|-561.352| -561.352|    60.40%|   0:00:01.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.553|   -0.553|-561.243| -561.243|    60.40%|   0:00:00.0| 2250.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.553|   -0.553|-561.240| -561.240|    60.40%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.553|   -0.553|-561.190| -561.190|    60.42%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.553|   -0.553|-561.128| -561.128|    60.42%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.553|   -0.553|-560.937| -560.937|    60.42%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.553|   -0.553|-560.786| -560.786|    60.43%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.553|   -0.553|-560.531| -560.531|    60.43%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.553|   -0.553|-560.616| -560.616|    60.43%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.553|   -0.553|-560.485| -560.485|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.553|   -0.553|-560.380| -560.380|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.553|   -0.553|-559.935| -559.935|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.553|   -0.553|-559.906| -559.906|    60.44%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.553|   -0.553|-559.309| -559.309|    60.44%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.553|   -0.553|-559.120| -559.120|    60.45%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.553|   -0.553|-559.020| -559.020|    60.45%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.553|   -0.553|-558.953| -558.953|    60.45%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.553|   -0.553|-558.920| -558.920|    60.46%|   0:00:00.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.553|   -0.553|-558.881| -558.881|    60.46%|   0:00:01.0| 2252.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.553|   -0.553|-558.813| -558.813|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.553|   -0.553|-558.472| -558.472|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.553|   -0.553|-558.429| -558.429|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.553|   -0.553|-558.427| -558.427|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.553|   -0.553|-558.272| -558.272|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.553|   -0.553|-558.135| -558.135|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-558.035| -558.035|    60.47%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-557.680| -557.680|    60.47%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-557.267| -557.267|    60.48%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-557.221| -557.221|    60.49%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-557.202| -557.202|    60.49%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.553|   -0.553|-556.865| -556.865|    60.49%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.553|   -0.553|-556.718| -556.718|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.553|   -0.553|-556.233| -556.233|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.553|   -0.553|-556.157| -556.157|    60.50%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.553|   -0.553|-555.520| -555.520|    60.51%|   0:00:01.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.553|   -0.553|-555.382| -555.382|    60.51%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.553|   -0.553|-555.093| -555.093|    60.51%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.553|   -0.553|-554.990| -554.990|    60.52%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.553|   -0.553|-554.713| -554.713|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.553|   -0.553|-554.535| -554.535|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.553|   -0.553|-554.512| -554.512|    60.52%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.553|   -0.553|-554.504| -554.504|    60.53%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.553|   -0.553|-554.488| -554.488|    60.53%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.553|   -0.553|-554.073| -554.073|    60.53%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -0.553|   -0.553|-553.252| -553.252|    60.54%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -0.553|   -0.553|-552.824| -552.824|    60.54%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.553|   -0.553|-552.745| -552.745|    60.54%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.553|   -0.553|-552.300| -552.300|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -0.553|   -0.553|-552.246| -552.246|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.553|   -0.553|-552.037| -552.037|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.553|   -0.553|-551.977| -551.977|    60.55%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.553|   -0.553|-551.952| -551.952|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.553|   -0.553|-551.563| -551.563|    60.56%|   0:00:01.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.553|   -0.553|-551.556| -551.556|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.553|   -0.553|-551.448| -551.448|    60.56%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.553|   -0.553|-551.401| -551.401|    60.57%|   0:00:00.0| 2254.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.553|   -0.553|-551.407| -551.407|    60.57%|   0:00:00.0| 2255.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.0 real=0:00:43.0 mem=2255.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.1 real=0:00:43.0 mem=2255.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-551.407|
|HEPG      |-0.553|-551.407|
|All Paths |-0.553|-551.407|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.553ns TNS -551.408ns; HEPG WNS -0.553ns TNS -551.408ns; all paths WNS -0.553ns TNS -551.408ns; Real time 0:03:10
** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -551.407 Density 60.57
*** Starting refinePlace (1:45:23 mem=2255.0M) ***
Total net bbox length = 3.522e+05 (1.663e+05 1.859e+05) (ext = 8.270e+03)
Density distribution unevenness ratio = 23.759%
Density distribution unevenness ratio = 23.759%
Move report: Timing Driven Placement moves 1622 insts, mean move: 3.40 um, max move: 20.80 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC2611_q_temp_243): (248.40, 271.00) --> (265.60, 274.60)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2273.7MB
Move report: Detail placement moves 2698 insts, mean move: 0.59 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7964_0): (333.60, 364.60) --> (331.00, 366.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2273.7MB
Summary Report:
Instances move: 3599 (out of 25205 movable)
Instances flipped: 6
Mean displacement: 1.88 um
Max displacement: 21.20 um (Instance: core_instance/mac_array_instance/FE_OCPC2611_q_temp_243) (248.4, 271) -> (266, 274.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 3.535e+05 (1.672e+05 1.863e+05) (ext = 8.270e+03)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2273.7MB
*** Finished refinePlace (1:45:26 mem=2273.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2273.7M)


Density : 0.6057
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=2273.7M) ***
** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -550.620 Density 60.57
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-550.620|
|HEPG      |-0.553|-550.620|
|All Paths |-0.553|-550.620|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 77 constrained nets 
Layer 7 has 427 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:48.0 real=0:00:48.0 mem=2273.7M) ***

(I,S,L,T): WC_VIEW: 78.8451, 23.4378, 1.05863, 103.341
*** SetupOpt [finish] : cpu/real = 0:00:57.2/0:00:57.2 (1.0), totSession cpu/real = 1:45:27.0/1:46:54.0 (1.0), mem = 2238.6M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 77 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:27.2/1:46:54.2 (1.0), mem = 2185.6M
(I,S,L,T): WC_VIEW: 78.8451, 23.4378, 1.05863, 103.341
*info: 77 clock nets excluded
*info: 2 special nets excluded.
*info: 114 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -550.620 Density 60.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.225|   0.000|
|reg2reg   |-0.553|-550.620|
|HEPG      |-0.553|-550.620|
|All Paths |-0.553|-550.620|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.553ns TNS -550.621ns; HEPG WNS -0.553ns TNS -550.621ns; all paths WNS -0.553ns TNS -550.621ns; Real time 0:03:24
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.553|   -0.553|-550.620| -550.620|    60.57%|   0:00:00.0| 2224.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.544|   -0.544|-548.928| -548.928|    60.57%|   0:00:55.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.541|   -0.541|-547.598| -547.598|    60.57%|   0:00:10.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.541|   -0.541|-546.643| -546.643|    60.57%|   0:00:21.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.541|   -0.541|-546.351| -546.351|    60.57%|   0:00:01.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.536|   -0.536|-545.173| -545.173|    60.58%|   0:00:02.0| 2265.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.535|   -0.535|-544.752| -544.752|    60.58%|   0:00:19.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.535|   -0.535|-544.459| -544.459|    60.58%|   0:00:13.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.529|   -0.529|-543.860| -543.860|    60.60%|   0:00:01.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.527|   -0.527|-543.005| -543.005|    60.59%|   0:00:31.0| 2270.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.527|   -0.527|-542.199| -542.199|    60.59%|   0:00:22.0| 2272.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.525|   -0.525|-542.674| -542.674|    60.61%|   0:00:00.0| 2272.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.521|   -0.521|-541.898| -541.898|    60.61%|   0:00:31.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.521|   -0.521|-541.677| -541.677|    60.62%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.521|   -0.521|-541.632| -541.632|    60.63%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.521|   -0.521|-543.561| -543.561|    60.67%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.520|   -0.520|-543.445| -543.445|    60.69%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.520|   -0.520|-543.396| -543.396|    60.69%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.518|   -0.518|-543.092| -543.092|    60.70%|   0:00:01.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.518|   -0.518|-542.966| -542.966|    60.70%|   0:00:03.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.516|   -0.516|-542.577| -542.577|    60.73%|   0:00:00.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.516|   -0.516|-542.499| -542.499|    60.72%|   0:00:02.0| 2274.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.515|   -0.515|-541.178| -541.178|    60.75%|   0:00:03.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.514|   -0.514|-541.123| -541.123|    60.75%|   0:00:01.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.515|   -0.515|-541.077| -541.077|    60.75%|   0:00:01.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.514|   -0.514|-541.581| -541.581|    60.77%|   0:00:02.0| 2278.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.513|   -0.513|-540.662| -540.662|    60.78%|   0:00:06.0| 2279.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.513|   -0.513|-540.644| -540.644|    60.78%|   0:00:01.0| 2277.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.511|   -0.511|-540.552| -540.552|    60.80%|   0:00:12.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.511|   -0.511|-540.373| -540.373|    60.80%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.511|   -0.511|-540.348| -540.348|    60.80%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.512|   -0.512|-539.815| -539.815|    60.82%|   0:00:04.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.512|   -0.512|-539.735| -539.735|    60.82%|   0:00:00.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.512|   -0.512|-539.557| -539.557|    60.85%|   0:00:03.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.512|   -0.512|-539.531| -539.531|    60.88%|   0:00:07.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.511|   -0.511|-539.453| -539.453|    60.88%|   0:00:01.0| 2279.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 26653
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.2 REAL=0:00:05.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 1 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.357|   -0.357|-359.988| -359.988|    60.88%|   0:00:19.0| 2356.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.357|   -0.357|-359.454| -359.454|    60.89%|   0:00:00.0| 2356.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 26 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.266|   -0.266|-277.600| -283.944|    60.95%|   0:00:10.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.265|   -0.265|-274.473| -280.816|    60.95%|   0:00:02.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.262|   -0.262|-274.573| -280.916|    60.95%|   0:00:00.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.261|   -0.261|-274.316| -280.660|    60.95%|   0:00:10.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.258|   -0.258|-275.156| -281.499|    60.97%|   0:00:07.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.258|   -0.258|-275.152| -281.496|    60.96%|   0:00:06.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.258|   -0.258|-275.083| -281.426|    60.98%|   0:00:01.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.260|   -0.260|-276.668| -283.011|    61.05%|   0:00:04.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.260|   -0.260|-276.668| -283.011|    61.05%|   0:00:01.0| 2375.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:23 real=0:05:24 mem=2375.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.234|   -0.260|  -6.343| -283.011|    61.05%|   0:00:00.0| 2375.2M|   WC_VIEW|  default| out[94]                                            |
|  -0.211|   -0.260|  -6.194| -282.862|    61.05%|   0:00:00.0| 2375.2M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2375.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:24 real=0:05:24 mem=2375.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.211|  -6.194|
|reg2reg   |-0.260|-276.668|
|HEPG      |-0.260|-276.668|
|All Paths |-0.260|-282.862|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.260ns TNS -276.668ns; HEPG WNS -0.260ns TNS -276.668ns; all paths WNS -0.260ns TNS -282.863ns; Real time 0:08:48
** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -282.862 Density 61.05
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:00.5/1:52:27.8 (1.0), mem = 2375.2M
(I,S,L,T): WC_VIEW: 79.3735, 23.7887, 1.07185, 104.234
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.260  TNS Slack -282.862 Density 61.05
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.05%|        -|  -0.260|-282.862|   0:00:00.0| 2375.2M|
|    60.89%|      171|  -0.259|-281.312|   0:00:04.0| 2375.2M|
|    60.31%|     1212|  -0.253|-281.109|   0:00:10.0| 2375.2M|
|    60.31%|       20|  -0.253|-281.109|   0:00:01.0| 2376.3M|
|    60.30%|        2|  -0.253|-281.112|   0:00:00.0| 2376.3M|
|    60.30%|        0|  -0.253|-281.112|   0:00:01.0| 2376.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.253  TNS Slack -281.112 Density 60.30
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 130 constrained nets 
Layer 7 has 345 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:16.6) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 78.4939, 23.3402, 1.0454, 102.88
*** AreaOpt [finish] : cpu/real = 0:00:16.8/0:00:16.7 (1.0), totSession cpu/real = 1:51:17.3/1:52:44.5 (1.0), mem = 2376.3M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2376.28M, totSessionCpu=1:51:17).
*** Starting refinePlace (1:51:18 mem=2376.3M) ***
Total net bbox length = 3.566e+05 (1.688e+05 1.877e+05) (ext = 8.271e+03)
Density distribution unevenness ratio = 23.730%
Density distribution unevenness ratio = 23.250%
Move report: Timing Driven Placement moves 4506 insts, mean move: 7.43 um, max move: 76.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (146.80, 251.20) --> (158.80, 316.00)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 2386.8MB
Move report: Detail placement moves 2953 insts, mean move: 0.58 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127): (265.80, 373.60) --> (263.40, 377.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2386.8MB
Summary Report:
Instances move: 5811 (out of 25311 movable)
Instances flipped: 28
Mean displacement: 5.93 um
Max displacement: 76.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) (146.8, 251.2) -> (158.8, 316)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 3.610e+05 (1.714e+05 1.897e+05) (ext = 8.267e+03)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 2386.8MB
*** Finished refinePlace (1:51:23 mem=2386.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2386.8M)


Density : 0.6048
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.6 real=0:00:06.0 mem=2386.8M) ***
** GigaOpt Optimizer WNS Slack -0.277 TNS Slack -285.403 Density 60.48
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.211|  -6.194|
|reg2reg   |-0.277|-279.208|
|HEPG      |-0.277|-279.208|
|All Paths |-0.277|-285.403|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.277ns TNS -279.210ns; HEPG WNS -0.277ns TNS -279.210ns; all paths WNS -0.277ns TNS -285.404ns; Real time 0:09:12
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.277|   -0.277|-279.208| -285.403|    60.48%|   0:00:00.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.258|   -0.258|-277.128| -283.322|    60.49%|   0:00:08.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.257|   -0.257|-276.733| -282.928|    60.49%|   0:00:22.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.251|   -0.251|-276.449| -282.643|    60.49%|   0:00:12.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.249|   -0.249|-275.836| -282.031|    60.50%|   0:00:36.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.249|   -0.249|-275.628| -281.822|    60.50%|   0:00:27.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.244|   -0.244|-275.262| -281.456|    60.52%|   0:00:02.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.244|   -0.244|-275.063| -281.257|    60.58%|   0:00:51.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.243|   -0.243|-274.890| -281.084|    60.61%|   0:00:03.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.238|   -0.238|-274.730| -280.924|    60.61%|   0:00:04.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.238|   -0.238|-274.690| -280.884|    60.61%|   0:00:24.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.237|   -0.237|-275.206| -281.400|    60.64%|   0:00:05.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.237|   -0.237|-274.337| -280.531|    60.64%|   0:00:11.0| 2386.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.219|   -0.219|-249.932| -256.862|    60.73%|   0:00:36.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_0_/E                              |
|  -0.216|   -0.216|-240.660| -247.590|    60.73%|   0:00:02.0| 2402.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.215|   -0.215|-238.617| -245.546|    60.74%|   0:00:08.0| 2421.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.214|   -0.214|-238.497| -245.426|    60.74%|   0:00:07.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.213|   -0.213|-237.906| -244.835|    60.74%|   0:00:08.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.214|   -0.214|-237.780| -244.710|    60.74%|   0:00:02.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.212|   -0.212|-238.308| -245.238|    60.76%|   0:00:04.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.213|   -0.213|-238.223| -245.153|    60.77%|   0:00:09.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.209|   -0.211|-238.119| -245.049|    60.77%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.209|   -0.211|-238.110| -245.039|    60.77%|   0:00:02.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.208|   -0.211|-239.204| -246.133|    60.79%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.208|   -0.211|-239.198| -246.128|    60.79%|   0:00:07.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.208|   -0.211|-239.184| -246.114|    60.79%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.207|   -0.211|-239.092| -246.022|    60.80%|   0:00:00.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.206|   -0.211|-239.018| -245.948|    60.82%|   0:00:08.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.206|   -0.211|-238.251| -245.180|    60.83%|   0:00:04.0| 2429.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -0.206|   -0.211|-238.479| -245.408|    60.99%|   0:00:06.0| 2429.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/Q                           |
|  -0.206|   -0.211|-234.168| -241.098|    60.99%|   0:00:01.0| 2429.9M|        NA|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.208|   -0.250|-232.235| -240.280|    60.99%|   0:00:05.0| 2422.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.208|   -0.250|-232.235| -240.280|    61.04%|   0:00:01.0| 2422.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:16 real=0:05:15 mem=2422.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.250|   -0.250|  -8.045| -240.280|    61.04%|   0:00:00.0| 2422.9M|   WC_VIEW|  default| out[95]                                            |
|  -0.250|   -0.250|  -8.045| -240.280|    61.04%|   0:00:00.0| 2422.9M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2422.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:16 real=0:05:15 mem=2422.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.208|-232.235|
|HEPG      |-0.208|-232.235|
|All Paths |-0.250|-240.280|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.208ns TNS -232.233ns; HEPG WNS -0.208ns TNS -232.233ns; all paths WNS -0.250ns TNS -240.278ns; Real time 0:14:27
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.280 Density 61.04
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:40.4/1:58:07.2 (1.0), mem = 2422.9M
(I,S,L,T): WC_VIEW: 79.0172, 23.8054, 1.05953, 103.882
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.250  TNS Slack -240.280 Density 61.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.04%|        -|  -0.250|-240.280|   0:00:00.0| 2422.9M|
|    60.97%|       72|  -0.250|-239.857|   0:00:03.0| 2422.9M|
|    60.78%|      567|  -0.250|-239.340|   0:00:07.0| 2422.9M|
|    60.78%|        5|  -0.250|-239.340|   0:00:00.0| 2422.9M|
|    60.78%|        1|  -0.250|-239.340|   0:00:00.0| 2422.9M|
|    60.78%|        0|  -0.250|-239.340|   0:00:01.0| 2422.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.250  TNS Slack -239.340 Density 60.78
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 326 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:12.4) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 78.7363, 23.6447, 1.05117, 103.432
*** AreaOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 1:56:52.9/1:58:19.8 (1.0), mem = 2422.9M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2422.91M, totSessionCpu=1:56:53).
*** Starting refinePlace (1:56:53 mem=2422.9M) ***
Total net bbox length = 3.629e+05 (1.722e+05 1.907e+05) (ext = 8.267e+03)
Density distribution unevenness ratio = 23.269%
Density distribution unevenness ratio = 23.269%
Move report: Timing Driven Placement moves 1137 insts, mean move: 3.37 um, max move: 26.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76): (154.40, 211.60) --> (129.60, 213.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2431.8MB
Move report: Detail placement moves 2316 insts, mean move: 0.71 um, max move: 6.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8424_0): (186.20, 262.00) --> (183.60, 265.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2431.8MB
Summary Report:
Instances move: 2863 (out of 25585 movable)
Instances flipped: 1
Mean displacement: 1.82 um
Max displacement: 26.20 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC536_q_temp_76) (154.4, 211.6) -> (130, 213.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.635e+05 (1.727e+05 1.908e+05) (ext = 8.267e+03)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2431.8MB
*** Finished refinePlace (1:56:56 mem=2431.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2431.8M)


Density : 0.6087
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2431.8M) ***
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -239.999 Density 60.87
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.206|-231.953|
|HEPG      |-0.206|-231.953|
|All Paths |-0.250|-239.999|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.206ns TNS -231.952ns; HEPG WNS -0.206ns TNS -231.952ns; all paths WNS -0.250ns TNS -239.997ns; Real time 0:14:44
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.206|   -0.250|-231.953| -239.999|    60.87%|   0:00:00.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.203|   -0.250|-232.343| -240.388|    60.92%|   0:02:28.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.203|   -0.250|-232.336| -240.381|    60.94%|   0:00:05.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-232.422| -240.467|    60.97%|   0:00:07.0| 2431.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:40 real=0:02:40 mem=2431.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.250|   -0.250|  -8.045| -240.467|    60.97%|   0:00:00.0| 2431.8M|   WC_VIEW|  default| out[95]                                            |
|  -0.250|   -0.250|  -8.045| -240.467|    60.97%|   0:00:00.0| 2431.8M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2431.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:40 real=0:02:40 mem=2431.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.422|
|HEPG      |-0.204|-232.422|
|All Paths |-0.250|-240.467|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.204ns TNS -232.420ns; HEPG WNS -0.204ns TNS -232.420ns; all paths WNS -0.250ns TNS -240.465ns; Real time 0:17:24
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.467 Density 60.97
*** Starting refinePlace (1:59:37 mem=2431.8M) ***
Total net bbox length = 3.638e+05 (1.729e+05 1.909e+05) (ext = 8.267e+03)
Density distribution unevenness ratio = 23.272%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2431.8MB
Move report: Detail placement moves 1243 insts, mean move: 0.58 um, max move: 6.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup): (149.60, 245.80) --> (152.20, 242.20)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2431.8MB
Summary Report:
Instances move: 1243 (out of 25643 movable)
Instances flipped: 1955
Mean displacement: 0.58 um
Max displacement: 6.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8638_0_dup) (149.6, 245.8) -> (152.2, 242.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D1
Total net bbox length = 3.642e+05 (1.731e+05 1.911e+05) (ext = 8.267e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2431.8MB
*** Finished refinePlace (1:59:39 mem=2431.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2431.8M)


Density : 0.6097
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2431.8M) ***
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.561 Density 60.97
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.516|
|HEPG      |-0.204|-232.516|
|All Paths |-0.250|-240.561|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 323 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:14:03 real=0:14:03 mem=2431.8M) ***

(I,S,L,T): WC_VIEW: 78.7633, 23.7074, 1.05331, 103.524
*** SetupOpt [finish] : cpu/real = 0:14:12.6/0:14:12.2 (1.0), totSession cpu/real = 1:59:39.8/2:01:06.4 (1.0), mem = 2396.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:39.9/2:01:06.6 (1.0), mem = 2304.7M
(I,S,L,T): WC_VIEW: 78.7633, 23.7074, 1.05331, 103.524
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -240.561 Density 60.97
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.204|-232.516|
|HEPG      |-0.204|-232.516|
|All Paths |-0.250|-240.561|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.204ns TNS -232.515ns; HEPG WNS -0.204ns TNS -232.515ns; all paths WNS -0.250ns TNS -240.560ns; Real time 0:17:36
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.204|   -0.250|-232.516| -240.561|    60.97%|   0:00:00.0| 2341.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-222.990| -231.036|    60.98%|   0:01:23.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-222.947| -230.993|    60.98%|   0:00:03.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-222.385| -230.430|    61.00%|   0:00:22.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-222.176| -230.221|    61.04%|   0:00:21.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.204|   -0.250|-216.240| -224.285|    61.05%|   0:00:24.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-216.095| -224.140|    61.05%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-215.696| -223.741|    61.07%|   0:00:04.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-215.261| -223.306|    61.07%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-215.130| -223.175|    61.07%|   0:00:15.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-215.034| -223.079|    61.10%|   0:00:01.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-214.902| -222.947|    61.10%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-214.742| -222.787|    61.10%|   0:00:12.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-214.690| -222.735|    61.11%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-209.491| -217.536|    61.12%|   0:00:17.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.204|   -0.250|-209.482| -217.527|    61.12%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.204|   -0.250|-209.480| -217.525|    61.17%|   0:00:22.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.204|   -0.250|-209.467| -217.512|    61.17%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.204|   -0.250|-196.360| -204.405|    61.18%|   0:00:03.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-196.342| -204.387|    61.19%|   0:00:00.0| 2399.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250|-188.164| -196.209|    61.20%|   0:00:04.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.204|   -0.250|-187.919| -195.964|    61.21%|   0:00:00.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.204|   -0.250|-187.897| -195.942|    61.21%|   0:00:00.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.204|   -0.250|-187.880| -195.925|    61.21%|   0:00:01.0| 2418.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.204|   -0.250|-182.410| -190.455|    61.23%|   0:00:07.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.204|   -0.250|-182.377| -190.422|    61.23%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.204|   -0.250|-181.699| -189.744|    61.27%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.204|   -0.250|-181.641| -189.687|    61.27%|   0:00:01.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.204|   -0.250|-181.606| -189.651|    61.27%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.204|   -0.250|-181.599| -189.644|    61.28%|   0:00:00.0| 2437.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.204|   -0.250|-172.916| -180.961|    61.29%|   0:00:24.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.204|   -0.250|-171.172| -179.217|    61.30%|   0:00:12.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.204|   -0.250|-171.104| -179.149|    61.30%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.204|   -0.250|-170.704| -178.749|    61.33%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.204|   -0.250|-168.935| -176.980|    61.33%|   0:00:11.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.204|   -0.250|-168.813| -176.858|    61.35%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.204|   -0.250|-168.719| -176.764|    61.35%|   0:00:14.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.204|   -0.250|-168.693| -176.738|    61.37%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.204|   -0.250|-155.341| -163.386|    61.37%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.204|   -0.250|-155.331| -163.376|    61.39%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.204|   -0.250|-155.327| -163.372|    61.39%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.204|   -0.250|-155.325| -163.370|    61.39%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.204|   -0.250|-150.458| -158.503|    61.40%|   0:00:21.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.204|   -0.250|-145.694| -153.739|    61.40%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.204|   -0.250|-145.271| -153.316|    61.43%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.204|   -0.250|-145.168| -153.214|    61.43%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.204|   -0.250|-145.140| -153.185|    61.45%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.204|   -0.250|-138.217| -146.262|    61.46%|   0:00:10.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.204|   -0.250|-137.858| -145.903|    61.46%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.204|   -0.250|-137.683| -145.728|    61.47%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.204|   -0.250|-137.593| -145.638|    61.47%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.204|   -0.250|-137.579| -145.624|    61.47%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.204|   -0.250|-129.943| -137.988|    61.48%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.204|   -0.250|-128.979| -137.024|    61.48%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.204|   -0.250|-128.590| -136.635|    61.49%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.204|   -0.250|-128.415| -136.460|    61.49%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.204|   -0.250|-128.381| -136.426|    61.52%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.204|   -0.250|-128.240| -136.285|    61.52%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.204|   -0.250|-128.122| -136.167|    61.53%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.204|   -0.250|-121.161| -129.206|    61.54%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.204|   -0.250|-121.155| -129.200|    61.54%|   0:00:05.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.204|   -0.250|-119.336| -127.381|    61.56%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.204|   -0.250|-119.097| -127.142|    61.56%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.204|   -0.250|-119.090| -127.135|    61.56%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.204|   -0.250|-107.201| -115.247|    61.57%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.204|   -0.250|-104.659| -112.704|    61.58%|   0:00:05.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.204|   -0.250|-104.060| -112.105|    61.58%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.204|   -0.250|-103.939| -111.984|    61.58%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|  -0.204|   -0.250|-103.269| -111.314|    61.58%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.204|   -0.250|-103.125| -111.170|    61.60%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.204|   -0.250|-103.057| -111.102|    61.60%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.204|   -0.250|-103.053| -111.099|    61.61%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.204|   -0.250|-102.422| -110.467|    61.61%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.204|   -0.250|-101.714| -109.759|    61.61%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.204|   -0.250| -98.595| -106.640|    61.62%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.204|   -0.250| -96.419| -104.464|    61.62%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.205|   -0.250| -95.653| -103.698|    61.64%|   0:00:08.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.205|   -0.250| -95.445| -103.490|    61.64%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.205|   -0.250| -94.713| -102.758|    61.64%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.205|   -0.250| -94.401| -102.446|    61.65%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.205|   -0.250| -91.147|  -99.193|    61.66%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.205|   -0.250| -90.731|  -98.777|    61.67%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.205|   -0.250| -89.130|  -97.175|    61.67%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.205|   -0.250| -88.842|  -96.887|    61.67%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.205|   -0.250| -88.816|  -96.861|    61.68%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.205|   -0.250| -87.954|  -95.999|    61.68%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
|  -0.205|   -0.250| -87.877|  -95.922|    61.68%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
|  -0.205|   -0.250| -87.513|  -95.558|    61.69%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
|  -0.205|   -0.250| -86.462|  -94.507|    61.72%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.205|   -0.250| -86.366|  -94.411|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.205|   -0.250| -86.339|  -94.384|    61.72%|   0:00:04.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.205|   -0.250| -86.213|  -94.258|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.205|   -0.250| -86.195|  -94.240|    61.72%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.205|   -0.250| -85.626|  -93.671|    61.74%|   0:00:03.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.205|   -0.250| -85.530|  -93.575|    61.74%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.205|   -0.250| -85.440|  -93.486|    61.75%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.205|   -0.250| -85.425|  -93.470|    61.75%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.205|   -0.250| -85.423|  -93.468|    61.75%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.205|   -0.250| -85.423|  -93.468|    61.75%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.205|   -0.250| -85.165|  -93.210|    61.77%|   0:00:02.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.205|   -0.250| -85.127|  -93.172|    61.77%|   0:00:06.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.205|   -0.250| -85.120|  -93.165|    61.77%|   0:00:01.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.205|   -0.250| -85.098|  -93.143|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.205|   -0.250| -85.097|  -93.142|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.204|   -0.250| -85.097|  -93.142|    61.78%|   0:00:00.0| 2456.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:13 real=0:07:12 mem=2456.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:13 real=0:07:12 mem=2456.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.250| -8.045|
|reg2reg   |-0.204|-85.097|
|HEPG      |-0.204|-85.097|
|All Paths |-0.250|-93.142|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.205ns TNS -85.097ns; HEPG WNS -0.205ns TNS -85.097ns; all paths WNS -0.250ns TNS -93.142ns; Real time 0:24:48
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -93.142 Density 61.78
*** Starting refinePlace (2:07:02 mem=2456.3M) ***
Total net bbox length = 3.668e+05 (1.747e+05 1.921e+05) (ext = 8.267e+03)
Density distribution unevenness ratio = 23.267%
Density distribution unevenness ratio = 23.152%
Move report: Timing Driven Placement moves 5862 insts, mean move: 3.85 um, max move: 56.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0): (145.00, 267.40) --> (155.00, 314.20)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2456.3MB
Move report: Detail placement moves 7142 insts, mean move: 1.11 um, max move: 9.60 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC3396_q_temp_74): (136.80, 190.00) --> (146.40, 190.00)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2456.3MB
Summary Report:
Instances move: 9646 (out of 26105 movable)
Instances flipped: 1185
Mean displacement: 2.89 um
Max displacement: 57.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8153_0) (145, 267.4) -> (155.2, 314.2)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 3.594e+05 (1.680e+05 1.914e+05) (ext = 8.262e+03)
Runtime: CPU: 0:00:07.2 REAL: 0:00:07.0 MEM: 2456.3MB
*** Finished refinePlace (2:07:10 mem=2456.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2456.3M)


Density : 0.6178
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=2456.3M) ***
** GigaOpt Optimizer WNS Slack -0.250 TNS Slack -100.651 Density 61.78
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.250|  -8.045|
|reg2reg   |-0.215| -92.606|
|HEPG      |-0.215| -92.606|
|All Paths |-0.250|-100.651|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 304 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:07:22 real=0:07:21 mem=2456.3M) ***

(I,S,L,T): WC_VIEW: 79.4705, 24.288, 1.07543, 104.834
*** SetupOpt [finish] : cpu/real = 0:07:31.1/0:07:30.6 (1.0), totSession cpu/real = 2:07:11.1/2:08:37.2 (1.0), mem = 2421.2M
End: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:11.7/2:08:37.8 (1.0), mem = 2324.3M
(I,S,L,T): WC_VIEW: 79.4705, 24.288, 1.07543, 104.834
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.250  TNS Slack -100.651 Density 61.78
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.78%|        -|  -0.250|-100.651|   0:00:00.0| 2324.3M|
|    61.76%|       53|  -0.250| -99.862|   0:00:07.0| 2364.0M|
|    61.76%|        0|  -0.250| -99.862|   0:00:00.0| 2364.0M|
|    61.76%|      227|  -0.250| -96.049|   0:00:02.0| 2364.0M|
|    61.66%|      104|  -0.250| -95.479|   0:00:03.0| 2364.0M|
|    61.37%|      815|  -0.250| -95.934|   0:00:08.0| 2364.0M|
|    61.36%|       15|  -0.250| -95.941|   0:00:01.0| 2364.0M|
|    61.36%|        0|  -0.250| -95.941|   0:00:00.0| 2364.0M|
|    61.36%|        6|  -0.250| -95.895|   0:00:01.0| 2364.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.250  TNS Slack -95.895 Density 61.36
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.6) (real = 0:00:24.0) **
*** Starting refinePlace (2:07:36 mem=2380.0M) ***
Total net bbox length = 3.594e+05 (1.682e+05 1.912e+05) (ext = 8.262e+03)
Move report: Detail placement moves 15 insts, mean move: 1.00 um, max move: 2.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0): (271.40, 373.60) --> (270.40, 375.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2383.0MB
Summary Report:
Instances move: 15 (out of 25931 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 2.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9455_0) (271.4, 373.6) -> (270.4, 375.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 3.594e+05 (1.682e+05 1.912e+05) (ext = 8.262e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2383.0MB
*** Finished refinePlace (2:07:36 mem=2383.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2383.0M)


Density : 0.6136
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2383.0M) ***
(I,S,L,T): WC_VIEW: 79.0396, 23.8522, 1.06142, 103.953
*** AreaOpt [finish] : cpu/real = 0:00:25.2/0:00:25.2 (1.0), totSession cpu/real = 2:07:36.9/2:09:03.0 (1.0), mem = 2383.0M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2306.93M, totSessionCpu=2:07:37).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2317.63 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2317.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[NR-eGR] Read numTotalNets=27166  numIgnoredNets=77
[NR-eGR] There are 95 clock nets ( 95 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26994 
[NR-eGR] Rule id: 1  Nets: 95 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.933600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.813800e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 26923 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.078332e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 2.000000e-01um, number of vias: 92895
[NR-eGR]     M2  (2V) length: 1.660697e+05um, number of vias: 127423
[NR-eGR]     M3  (3H) length: 1.911391e+05um, number of vias: 12385
[NR-eGR]     M4  (4V) length: 6.421037e+04um, number of vias: 1639
[NR-eGR]     M5  (5H) length: 1.682700e+04um, number of vias: 688
[NR-eGR]     M6  (6V) length: 1.395335e+03um, number of vias: 607
[NR-eGR]     M7  (7H) length: 2.281400e+03um, number of vias: 837
[NR-eGR]     M8  (8V) length: 4.767800e+03um, number of vias: 0
[NR-eGR] Total length: 4.466909e+05um, number of vias: 236474
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.780000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 1.38 sec, Curr Mem: 2293.82 MB )
Extraction called for design 'fullchip' of instances=26005 and nets=27281 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2287.824M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2287.82)
Total number of fetched objects 27188
End delay calculation. (MEM=2347.04 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2347.04 CPU=0:00:05.4 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:47.4/2:09:13.4 (1.0), mem = 2347.0M
(I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|  -112.14|       0|       0|       0|  61.36|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|  -112.14|       0|       0|       0|  61.36| 0:00:00.0|  2368.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 25 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2368.3M) ***

(I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
*** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 2:07:53.2/2:09:19.2 (1.0), mem = 2349.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.216 -> -0.235 (bump = 0.019)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:53.5/2:09:19.6 (1.0), mem = 2349.2M
(I,S,L,T): WC_VIEW: 79.0432, 23.9191, 1.06142, 104.024
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.235 TNS Slack -112.139 Density 61.36
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.235|-105.176|
|HEPG      |-0.235|-105.176|
|All Paths |-0.235|-112.139|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.235ns TNS -105.176ns; HEPG WNS -0.235ns TNS -105.176ns; all paths WNS -0.235ns TNS -112.139ns; Real time 0:25:48
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.235|   -0.235|-105.176| -112.139|    61.36%|   0:00:00.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.229|   -0.234|-104.795| -111.758|    61.36%|   0:00:01.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.225|   -0.234|-104.293| -111.256|    61.36%|   0:00:00.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.222|   -0.234|-104.248| -111.211|    61.36%|   0:00:02.0| 2384.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.222|   -0.234|-104.201| -111.164|    61.36%|   0:00:02.0| 2382.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.221|   -0.234|-104.825| -111.788|    61.36%|   0:00:00.0| 2382.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.215|   -0.234|-104.480| -111.443|    61.36%|   0:00:02.0| 2380.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.215|   -0.234|-104.049| -111.011|    61.36%|   0:00:07.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.215|   -0.234|-104.034| -110.997|    61.37%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.215|   -0.234|-103.906| -110.869|    61.38%|   0:00:02.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.214|   -0.234|-103.977| -110.940|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:01.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.7 real=0:00:17.0 mem=2375.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.234|   -0.234|  -6.963| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  default| out[95]                                            |
|  -0.234|   -0.234|  -6.963| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2375.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.9 real=0:00:17.0 mem=2375.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.214ns TNS -103.869ns; HEPG WNS -0.214ns TNS -103.869ns; all paths WNS -0.234ns TNS -110.831ns; Real time 0:26:05
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
*** Starting refinePlace (2:08:19 mem=2375.8M) ***
Total net bbox length = 3.598e+05 (1.684e+05 1.914e+05) (ext = 8.262e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2375.8MB
Summary Report:
Instances move: 0 (out of 25946 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.598e+05 (1.684e+05 1.914e+05) (ext = 8.262e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2375.8MB
*** Finished refinePlace (2:08:20 mem=2375.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2375.8M)


Density : 0.6138
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=2375.8M) ***
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=2375.8M) ***

(I,S,L,T): WC_VIEW: 79.0589, 23.9297, 1.06162, 104.05
*** SetupOpt [finish] : cpu/real = 0:00:27.2/0:00:27.2 (1.0), totSession cpu/real = 2:08:20.7/2:09:46.8 (1.0), mem = 2340.7M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.216 -> -0.216 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -95.895 -> -110.831
Begin: GigaOpt TNS recovery
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:21.2/2:09:47.3 (1.0), mem = 2340.7M
(I,S,L,T): WC_VIEW: 79.0589, 23.9297, 1.06162, 104.05
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -110.831 Density 61.38
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -6.963|
|reg2reg   |-0.214|-103.868|
|HEPG      |-0.214|-103.868|
|All Paths |-0.234|-110.831|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.214ns TNS -103.869ns; HEPG WNS -0.214ns TNS -103.869ns; all paths WNS -0.234ns TNS -110.831ns; Real time 0:26:16
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.214|   -0.234|-103.868| -110.831|    61.38%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.216|   -0.234|-102.833| -109.796|    61.39%|   0:00:04.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.216|   -0.234|-102.766| -109.729|    61.39%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.216|   -0.234|-103.013| -109.976|    61.41%|   0:00:03.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.216|   -0.234|-102.617| -109.580|    61.41%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.216|   -0.234|-102.489| -109.452|    61.41%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.216|   -0.234|-102.466| -109.429|    61.41%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.216|   -0.234|-101.607| -108.570|    61.42%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.216|   -0.234|-101.495| -108.457|    61.42%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.216|   -0.234|-100.568| -107.531|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.216|   -0.234|-100.497| -107.460|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.216|   -0.234| -99.802| -106.765|    61.43%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.216|   -0.234| -99.709| -106.672|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.216|   -0.234| -99.472| -106.435|    61.44%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.216|   -0.234| -99.460| -106.423|    61.44%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.216|   -0.234| -99.456| -106.419|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.216|   -0.234| -99.430| -106.393|    61.44%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.216|   -0.234| -99.354| -106.316|    61.44%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.216|   -0.234| -99.237| -106.200|    61.45%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.216|   -0.234| -99.232| -106.195|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.216|   -0.234| -98.810| -105.773|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.216|   -0.234| -97.926| -104.889|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.216|   -0.234| -97.913| -104.876|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.216|   -0.234| -97.816| -104.779|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.216|   -0.234| -97.799| -104.761|    61.45%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.216|   -0.234| -97.650| -104.613|    61.45%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.216|   -0.234| -97.390| -104.352|    61.46%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.216|   -0.234| -97.341| -104.304|    61.46%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.216|   -0.234| -97.402| -104.365|    61.46%|   0:00:02.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.216|   -0.234| -97.398| -104.360|    61.46%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.216|   -0.234| -97.396| -104.358|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.216|   -0.234| -97.374| -104.337|    61.47%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.216|   -0.234| -97.339| -104.301|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.216|   -0.234| -97.339| -104.302|    61.47%|   0:00:01.0| 2377.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=2377.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.234|   -0.234|  -6.963| -104.302|    61.47%|   0:00:00.0| 2377.3M|   WC_VIEW|  default| out[95]                                            |
|  -0.234|   -0.234|  -6.420| -103.759|    61.48%|   0:00:01.0| 2415.5M|   WC_VIEW|  default| out[57]                                            |
|  -0.234|   -0.234|  -6.076| -103.414|    61.49%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
|  -0.234|   -0.234|  -6.024| -103.363|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
|  -0.234|   -0.234|  -6.021| -103.359|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
|  -0.234|   -0.234|  -5.955| -103.293|    61.50%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[53]                                            |
|  -0.234|   -0.234|  -5.571| -102.910|    61.52%|   0:00:01.0| 2415.5M|   WC_VIEW|  default| out[51]                                            |
|  -0.234|   -0.234|  -5.571| -102.910|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2415.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.1 real=0:00:33.0 mem=2415.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.339|
|HEPG      |-0.216| -97.339|
|All Paths |-0.234|-102.910|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.337ns; HEPG WNS -0.216ns TNS -97.337ns; all paths WNS -0.234ns TNS -102.908ns; Real time 0:26:49
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.910 Density 61.52
*** Starting refinePlace (2:09:03 mem=2415.5M) ***
Total net bbox length = 3.601e+05 (1.687e+05 1.914e+05) (ext = 8.341e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2415.5MB
Summary Report:
Instances move: 0 (out of 25961 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.601e+05 (1.687e+05 1.914e+05) (ext = 8.341e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2415.5MB
*** Finished refinePlace (2:09:04 mem=2415.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2415.5M)


Density : 0.6152
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2415.5M) ***
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.964 Density 61.52
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=2415.5M) ***

(I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
*** SetupOpt [finish] : cpu/real = 0:00:43.6/0:00:43.6 (1.0), totSession cpu/real = 2:09:04.8/2:10:30.9 (1.0), mem = 2380.4M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.496%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:05.0/2:10:31.1 (1.0), mem = 2380.4M
(I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
*info: 172 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -102.964 Density 61.52
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.392ns; HEPG WNS -0.216ns TNS -97.392ns; all paths WNS -0.234ns TNS -102.963ns; Real time 0:27:00
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:02.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.216|   -0.234| -97.394| -102.964|    61.52%|   0:00:01.0| 2415.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=2415.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.234|   -0.234|  -5.571| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
|  -0.234|   -0.234|  -5.571| -102.964|    61.52%|   0:00:00.0| 2415.5M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2415.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=2415.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.216ns TNS -97.392ns; HEPG WNS -0.216ns TNS -97.392ns; all paths WNS -0.234ns TNS -102.963ns; Real time 0:27:03
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.234|  -5.571|
|reg2reg   |-0.216| -97.394|
|HEPG      |-0.216| -97.394|
|All Paths |-0.234|-102.964|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2415.5M) ***

(I,S,L,T): WC_VIEW: 79.3492, 24.0121, 1.06884, 104.43
*** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 2:09:16.8/2:10:42.8 (1.0), mem = 2380.4M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:25:12, real = 0:25:11, mem = 1935.6M, totSessionCpu=2:09:18 **
**optDesign ... cpu = 0:25:12, real = 0:25:11, mem = 1933.6M, totSessionCpu=2:09:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=2299.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=2299.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2301.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2301.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.234  | -0.216  | -0.234  |
|           TNS (ns):|-102.963 | -97.392 | -5.571  |
|    Violating Paths:|   910   |   850   |   60    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.520%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2301.4M
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1933.73MB/3452.30MB/2014.30MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT)
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 10%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 20%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 30%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 40%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 50%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 60%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 70%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 80%
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT): 90%

Finished Levelizing
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT)

Starting Activity Propagation
2023-Mar-14 15:18:36 (2023-Mar-14 22:18:36 GMT)
2023-Mar-14 15:18:37 (2023-Mar-14 22:18:37 GMT): 10%
2023-Mar-14 15:18:37 (2023-Mar-14 22:18:37 GMT): 20%

Finished Activity Propagation
2023-Mar-14 15:18:37 (2023-Mar-14 22:18:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1934.41MB/3452.30MB/2014.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 15:18:37 (2023-Mar-14 22:18:37 GMT)
 ... Calculating switching power
2023-Mar-14 15:18:37 (2023-Mar-14 22:18:37 GMT): 10%
2023-Mar-14 15:18:38 (2023-Mar-14 22:18:38 GMT): 20%
2023-Mar-14 15:18:38 (2023-Mar-14 22:18:38 GMT): 30%
2023-Mar-14 15:18:38 (2023-Mar-14 22:18:38 GMT): 40%
2023-Mar-14 15:18:38 (2023-Mar-14 22:18:38 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 15:18:38 (2023-Mar-14 22:18:38 GMT): 60%
2023-Mar-14 15:18:39 (2023-Mar-14 22:18:39 GMT): 70%
2023-Mar-14 15:18:39 (2023-Mar-14 22:18:39 GMT): 80%
2023-Mar-14 15:18:40 (2023-Mar-14 22:18:40 GMT): 90%

Finished Calculating power
2023-Mar-14 15:18:40 (2023-Mar-14 22:18:40 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1934.42MB/3452.30MB/2014.30MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 15:18:40 (2023-Mar-14 22:18:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.02803882 	   70.6680%
Total Switching Power:      33.33574710 	   28.3732%
Total Leakage Power:         1.12654162 	    0.9588%
Total Power:               117.49032743
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.87        2.01      0.4266       58.31       49.63
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.035e-05
Combinational                      22.99       22.05      0.6719       45.71        38.9
Clock (Combinational)              4.172       9.276     0.02801       13.48       11.47
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.03       33.34       1.127       117.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.03       33.34       1.127       117.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.172       9.276     0.02801       13.48       11.47
-----------------------------------------------------------------------------------------
Total                              4.172       9.276     0.02801       13.48       11.47
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00210 (CKBD16):            0.175
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.70946e-10 F
*                Total instances in design: 26035
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1941.88MB/3455.80MB/2014.30MB)


Phase 1 finished in (cpu = 0:00:10.4) (real = 0:00:10.0) **
Finished Timing Update in (cpu = 0:00:13.2) (real = 0:00:14.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 22 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:10:30 mem=2454.6M) ***
Total net bbox length = 3.603e+05 (1.689e+05 1.914e+05) (ext = 8.347e+03)
Move report: Detail placement moves 386 insts, mean move: 2.36 um, max move: 10.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset): (225.40, 184.60) --> (216.40, 186.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2454.6MB
Summary Report:
Instances move: 386 (out of 25971 movable)
Instances flipped: 0
Mean displacement: 2.36 um
Max displacement: 10.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC214_reset) (225.4, 184.6) -> (216.4, 186.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2454.6MB
*** Finished refinePlace (2:10:30 mem=2454.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2454.6M)


Density : 0.6133
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (2:10:58 mem=2483.2M) ***
Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2483.2MB
Summary Report:
Instances move: 0 (out of 25972 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.612e+05 (1.694e+05 1.918e+05) (ext = 8.347e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2483.2MB
*** Finished refinePlace (2:10:59 mem=2483.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2483.2M)


Density : 0.6133
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:59.5/2:12:25.5 (1.0), mem = 2483.2M
(I,S,L,T): WC_VIEW: 78.7111, 23.9092, 1.05711, 103.677
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.349  TNS Slack -66.810 Density 61.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.33%|        -|  -0.349| -66.810|   0:00:00.0| 2483.2M|
|    61.33%|        0|  -0.349| -66.810|   0:00:00.0| 2483.2M|
|    61.24%|      155|  -0.349| -66.812|   0:00:14.0| 2477.2M|
|    61.23%|        8|  -0.349| -66.812|   0:00:01.0| 2477.2M|
|    60.94%|     1420|  -0.349| -66.718|   0:00:16.0| 2477.2M|
|    60.91%|       82|  -0.349| -66.718|   0:00:07.0| 2477.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.349  TNS Slack -66.707 Density 60.91
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:40.4) (real = 0:00:40.0) **
(I,S,L,T): WC_VIEW: 78.2072, 23.5309, 1.03893, 102.777
*** PowerOpt [finish] : cpu/real = 0:00:40.5/0:00:40.5 (1.0), totSession cpu/real = 2:11:40.1/2:13:06.0 (1.0), mem = 2477.2M
*** Starting refinePlace (2:11:40 mem=2477.2M) ***
Total net bbox length = 3.612e+05 (1.696e+05 1.916e+05) (ext = 8.347e+03)
Move report: Detail placement moves 109 insts, mean move: 1.50 um, max move: 8.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79): (224.40, 179.20) --> (227.80, 173.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2477.2MB
Summary Report:
Instances move: 109 (out of 25783 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 8.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/U79) (224.4, 179.2) -> (227.8, 173.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: AOI21D1
Total net bbox length = 3.613e+05 (1.697e+05 1.917e+05) (ext = 8.347e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2477.2MB
*** Finished refinePlace (2:11:41 mem=2477.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2477.2M)


Density : 0.6091
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=2477.2M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:42.7/2:13:08.6 (1.0), mem = 2477.2M
(I,S,L,T): WC_VIEW: 78.2072, 23.5309, 1.03893, 102.777
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.707 Density 60.91
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.149|-52.264|
|HEPG      |-0.149|-52.264|
|All Paths |-0.349|-66.707|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.149ns TNS -52.264ns; HEPG WNS -0.149ns TNS -52.264ns; all paths WNS -0.349ns TNS -66.706ns; Real time 0:29:37
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.149|   -0.349| -52.264|  -66.707|    60.91%|   0:00:00.0| 2486.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:01.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2505.8M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349| -14.443|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  default| out[95]                                            |
|  -0.349|   -0.349| -14.443|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2505.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2505.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -52.187ns; HEPG WNS -0.148ns TNS -52.187ns; all paths WNS -0.349ns TNS -66.630ns; Real time 0:29:38
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.630 Density 60.92
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2505.8M) ***

(I,S,L,T): WC_VIEW: 78.2209, 23.5427, 1.03915, 102.803
*** SetupOpt [finish] : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 2:11:52.4/2:13:18.3 (1.0), mem = 2496.3M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:11:52.8/2:13:18.7 (1.0), mem = 2496.3M
(I,S,L,T): WC_VIEW: 78.2209, 23.5427, 1.03915, 102.803
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.630 Density 60.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.188|
|HEPG      |-0.148|-52.188|
|All Paths |-0.349|-66.630|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.148ns TNS -52.187ns; HEPG WNS -0.148ns TNS -52.187ns; all paths WNS -0.349ns TNS -66.630ns; Real time 0:29:47
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.349| -52.188|  -66.630|    60.92%|   0:00:00.0| 2505.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.148|   -0.349| -52.122|  -66.565|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -52.046|  -66.488|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.148|   -0.349| -51.953|  -66.396|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.148|   -0.349| -51.868|  -66.311|    60.92%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.148|   -0.349| -51.855|  -66.298|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.148|   -0.349| -51.853|  -66.296|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.148|   -0.349| -51.801|  -66.243|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.148|   -0.349| -51.787|  -66.230|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.148|   -0.349| -51.782|  -66.225|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.148|   -0.349| -51.757|  -66.200|    60.93%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.148|   -0.349| -51.757|  -66.200|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.148|   -0.349| -51.686|  -66.128|    60.93%|   0:00:03.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.148|   -0.349| -51.660|  -66.102|    60.93%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/E                              |
|  -0.148|   -0.349| -51.589|  -66.032|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.148|   -0.349| -51.586|  -66.029|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.148|   -0.349| -51.586|  -66.028|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:11.0 mem=2524.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:11.0 mem=2524.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.586|
|HEPG      |-0.148|-51.586|
|All Paths |-0.349|-66.028|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.148ns TNS -51.585ns; HEPG WNS -0.148ns TNS -51.585ns; all paths WNS -0.349ns TNS -66.028ns; Real time 0:29:58
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.028 Density 60.94
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.586|
|HEPG      |-0.148|-51.586|
|All Paths |-0.349|-66.028|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.3 real=0:00:11.0 mem=2524.9M) ***

(I,S,L,T): WC_VIEW: 78.2426, 23.5565, 1.03994, 102.839
*** SetupOpt [finish] : cpu/real = 0:00:19.2/0:00:19.2 (1.0), totSession cpu/real = 2:12:12.0/2:13:37.8 (1.0), mem = 2515.4M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:12:13 mem=2515.4M) ***
Total net bbox length = 3.613e+05 (1.697e+05 1.917e+05) (ext = 8.347e+03)
Move report: Detail placement moves 115 insts, mean move: 2.27 um, max move: 11.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969): (312.60, 177.40) --> (312.20, 188.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2515.4MB
Summary Report:
Instances move: 115 (out of 25783 movable)
Instances flipped: 0
Mean displacement: 2.27 um
Max displacement: 11.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_DBTC14_n969) (312.6, 177.4) -> (312.2, 188.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2515.4MB
*** Finished refinePlace (2:12:14 mem=2515.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2515.4M)


Density : 0.6094
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2515.4M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:14.8/2:13:40.7 (1.0), mem = 2515.4M
(I,S,L,T): WC_VIEW: 78.2421, 23.5565, 1.03994, 102.839
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:09
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:01.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2524.9M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349| -14.443|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  default| out[95]                                            |
|  -0.349|   -0.349| -14.443|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2524.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=2524.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:12
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=2524.9M) ***

(I,S,L,T): WC_VIEW: 78.2419, 23.5561, 1.03993, 102.838
*** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 2:12:26.3/2:13:52.2 (1.0), mem = 2515.4M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:27.4/2:13:53.3 (1.0), mem = 2515.4M
(I,S,L,T): WC_VIEW: 78.2419, 23.5561, 1.03993, 102.838
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -65.997 Density 60.94
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-51.555|
|HEPG      |-0.148|-51.555|
|All Paths |-0.349|-65.997|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -51.554ns; HEPG WNS -0.148ns TNS -51.554ns; all paths WNS -0.349ns TNS -65.997ns; Real time 0:30:21
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.349| -51.555|  -65.997|    60.94%|   0:00:00.0| 2524.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -52.006|  -66.449|    60.94%|   0:00:05.0| 2517.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -0.148|   -0.349| -52.006|  -66.448|    60.94%|   0:00:00.0| 2517.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_8_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2517.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:05.0 mem=2517.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.006|
|HEPG      |-0.148|-52.006|
|All Paths |-0.349|-66.448|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.148ns TNS -52.005ns; HEPG WNS -0.148ns TNS -52.005ns; all paths WNS -0.349ns TNS -66.448ns; Real time 0:30:27
** GigaOpt Optimizer WNS Slack -0.349 TNS Slack -66.448 Density 60.94
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.349|-14.443|
|reg2reg   |-0.148|-52.006|
|HEPG      |-0.148|-52.006|
|All Paths |-0.349|-66.448|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.2 real=0:00:06.0 mem=2517.9M) ***

(I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
*** SetupOpt [finish] : cpu/real = 0:00:14.0/0:00:14.0 (1.0), totSession cpu/real = 2:12:41.4/2:14:07.3 (1.0), mem = 2508.4M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:12:42 mem=2508.4M) ***
Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2508.4MB
Summary Report:
Instances move: 0 (out of 25784 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.616e+05 (1.698e+05 1.918e+05) (ext = 8.347e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2508.4MB
*** Finished refinePlace (2:12:43 mem=2508.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2508.4M)


Density : 0.6094
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2508.4M) ***
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:43.5/2:14:09.4 (1.0), mem = 2508.4M
(I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.349|   -0.349| -66.448|  -66.448|    60.94%|   0:00:00.0| 2517.9M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2517.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2517.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 172 constrained nets 
Layer 7 has 26 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 78.2451, 23.5593, 1.03995, 102.844
*** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 2:12:51.8/2:14:17.7 (1.0), mem = 2508.4M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2017.86MB/3659.37MB/2020.14MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 15:22:08 (2023-Mar-14 22:22:08 GMT)
2023-Mar-14 15:22:08 (2023-Mar-14 22:22:08 GMT): 10%
2023-Mar-14 15:22:08 (2023-Mar-14 22:22:08 GMT): 20%
2023-Mar-14 15:22:08 (2023-Mar-14 22:22:08 GMT): 30%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 40%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 50%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 60%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 70%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 80%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 90%

Finished Levelizing
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT)

Starting Activity Propagation
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT)
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 10%
2023-Mar-14 15:22:09 (2023-Mar-14 22:22:09 GMT): 20%

Finished Activity Propagation
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT)
 ... Calculating switching power
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT): 10%
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT): 20%
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT): 30%
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT): 40%
2023-Mar-14 15:22:10 (2023-Mar-14 22:22:10 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 15:22:11 (2023-Mar-14 22:22:11 GMT): 60%
2023-Mar-14 15:22:11 (2023-Mar-14 22:22:11 GMT): 70%
2023-Mar-14 15:22:12 (2023-Mar-14 22:22:12 GMT): 80%
2023-Mar-14 15:22:12 (2023-Mar-14 22:22:12 GMT): 90%

Finished Calculating power
2023-Mar-14 15:22:12 (2023-Mar-14 22:22:12 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2018.54MB/3659.37MB/2020.14MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 15:22:12 (2023-Mar-14 22:22:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.68582939 	   70.7104%
Total Switching Power:      32.74085663 	   28.3418%
Total Leakage Power:         1.09489935 	    0.9478%
Total Power:               115.52158532
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.48       1.998      0.4126       57.89       50.11
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.053e-05
Combinational                      22.29       21.59       0.656       44.53       38.55
Clock (Combinational)              3.923       9.157     0.02625       13.11       11.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.69       32.74       1.095       115.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.69       32.74       1.095       115.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.923       9.157     0.02625       13.11       11.35
-----------------------------------------------------------------------------------------
Total                              3.923       9.157     0.02625       13.11       11.35
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00210 (CKBD16):           0.1668
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U20 (FA1D4):        0.0002678
*                Total Cap:      1.68952e-10 F
*                Total instances in design: 25848
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2020.08MB/3659.37MB/2020.34MB)

** Power Reclaim End WNS Slack -0.349  TNS Slack -66.448 
End: Power Optimization (cpu=0:03:32, real=0:03:32, mem=2317.04M, totSessionCpu=2:12:57).
**optDesign ... cpu = 0:28:51, real = 0:28:50, mem = 1948.6M, totSessionCpu=2:12:57 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=25848 and nets=27124 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2301.520M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2314.39 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2314.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[NR-eGR] Read numTotalNets=27009  numIgnoredNets=77
[NR-eGR] There are 95 clock nets ( 95 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26837 
[NR-eGR] Rule id: 1  Nets: 95 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.051600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.946200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 26811 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.101156e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2323.07 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2321.07)
Total number of fetched objects 27031
End delay calculation. (MEM=2380.28 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2380.28 CPU=0:00:05.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=2:13:06 mem=2380.3M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.60MB/3531.26MB/2020.34MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT)
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 10%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 20%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 30%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 40%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 50%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 60%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 70%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 80%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 90%

Finished Levelizing
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT)

Starting Activity Propagation
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT)
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 10%
2023-Mar-14 15:22:23 (2023-Mar-14 22:22:23 GMT): 20%

Finished Activity Propagation
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1966.81MB/3531.26MB/2020.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT)
 ... Calculating switching power
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT): 10%
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT): 20%
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT): 30%
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT): 40%
2023-Mar-14 15:22:24 (2023-Mar-14 22:22:24 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-14 15:22:25 (2023-Mar-14 22:22:25 GMT): 60%
2023-Mar-14 15:22:25 (2023-Mar-14 22:22:25 GMT): 70%
2023-Mar-14 15:22:26 (2023-Mar-14 22:22:26 GMT): 80%
2023-Mar-14 15:22:26 (2023-Mar-14 22:22:26 GMT): 90%

Finished Calculating power
2023-Mar-14 15:22:27 (2023-Mar-14 22:22:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1966.82MB/3531.26MB/2020.34MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-14 15:22:27 (2023-Mar-14 22:22:27 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       81.68581603 	   70.7104%
Total Switching Power:      32.74085663 	   28.3418%
Total Leakage Power:         1.09489935 	    0.9478%
Total Power:               115.52157197
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.48       1.998      0.4126       57.89       50.11
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.053e-05
Combinational                      22.29       21.59       0.656       44.53       38.55
Clock (Combinational)              3.923       9.157     0.02625       13.11       11.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              81.69       32.74       1.095       115.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      81.69       32.74       1.095       115.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.923       9.157     0.02625       13.11       11.35
-----------------------------------------------------------------------------------------
Total                              3.923       9.157     0.02625       13.11       11.35
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1967.64MB/3531.27MB/2020.34MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:29:05, real = 0:29:04, mem = 1945.8M, totSessionCpu=2:13:11 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:29:05, real = 0:29:04, mem = 1942.4M, totSessionCpu=2:13:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=2319.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2319.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2329.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2321.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2319.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.523 | -52.062 | -14.461 |
|    Violating Paths:|  1011   |   915   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.942%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2319.3M
**optDesign ... cpu = 0:29:07, real = 0:29:08, mem = 1934.0M, totSessionCpu=2:13:14 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      513  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 533 warning(s), 0 error(s)

#% End ccopt_design (date=03/14 15:22:31, total cpu=0:31:01, real=0:31:01, peak res=2021.5M, current mem=1859.0M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1824.1M, totSessionCpu=2:13:14 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-14 15:22:36 (2023-Mar-14 22:22:36 GMT)
2023-Mar-14 15:22:36 (2023-Mar-14 22:22:36 GMT): 10%
2023-Mar-14 15:22:36 (2023-Mar-14 22:22:36 GMT): 20%

Finished Activity Propagation
2023-Mar-14 15:22:37 (2023-Mar-14 22:22:37 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1880.3M, totSessionCpu=2:13:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2286.3M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:13:27 mem=2288.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4.41797)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27031
End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:14.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:15.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=0.0M
Done building hold timer [76635 node(s), 107191 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.3 real=0:00:12.0 totSessionCpu=0:00:18.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2300.42)
Total number of fetched objects 27031
End delay calculation. (MEM=2356.63 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2356.63 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=2:13:45 mem=2356.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:18.4 real=0:00:19.0 totSessionCpu=2:13:45 mem=2356.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2356.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2356.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2356.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2356.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2356.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.523 | -52.062 | -14.461 |
|    Violating Paths:|  1011   |   915   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.177  | -0.084  | -0.177  |
|           TNS (ns):|-263.064 | -3.505  |-260.237 |
|    Violating Paths:|  4019   |   165   |  3902   |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.942%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1929.8M, totSessionCpu=2:13:48 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:48.0/2:15:15.3 (1.0), mem = 2315.6M
(I,S,L,T): WC_VIEW: 78.2785, 23.5835, 1.03996, 102.902
*info: Run optDesign holdfix with 1 thread.
Info: 77 nets with fixed/cover wires excluded.
Info: 172 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=2:13:52 mem=2455.0M density=60.942% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2455.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2455.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2455.0M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1769
      TNS :    -263.0638
      #VP :         4018
  Density :      60.942%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:26.2 real=0:00:27.0 totSessionCpu=2:13:53 mem=2455.0M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1769
      TNS :    -263.0638
      #VP :         4018
  Density :      60.942%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:00:26.6 real=0:00:27.0 totSessionCpu=2:13:54 mem=2455.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1769
      TNS :    -263.0638
      #VP :         4018
  Density :      60.942%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:26.8 real=0:00:27.0 totSessionCpu=2:13:54 mem=2455.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC3456_mem_in_0 (BUFFD1)

    Added inst FE_PHC3457_mem_in_24 (BUFFD1)

    Added inst FE_PHC3458_mem_in_7 (BUFFD1)

    Added inst FE_PHC3459_mem_in_5 (BUFFD1)

    Added inst FE_PHC3460_mem_in_8 (BUFFD1)

    Added inst FE_PHC3461_mem_in_13 (BUFFD1)

    Added inst FE_PHC3462_mem_in_16 (BUFFD1)

    Added inst FE_PHC3463_mem_in_4 (BUFFD1)

    Added inst FE_PHC3464_mem_in_20 (BUFFD1)

    Added inst FE_PHC3465_mem_in_12 (BUFFD1)

    Added inst FE_PHC3466_mem_in_10 (BUFFD1)

    Added inst FE_PHC3467_mem_in_3 (BUFFD1)

    Added inst core_instance/FE_PHC3468_mem_in_9 (BUFFD1)

    Added inst FE_PHC3469_mem_in_1 (BUFFD1)

    Added inst FE_PHC3470_mem_in_14 (BUFFD1)

    Added inst FE_PHC3471_mem_in_2 (BUFFD1)

    Added inst FE_PHC3472_mem_in_6 (BUFFD1)

    Added inst core_instance/FE_PHC3473_mem_in_15 (BUFFD1)

    Added inst core_instance/FE_PHC3474_mem_in_11 (BUFFD1)

    Added inst core_instance/FE_PHC3475_mem_in_21 (BUFFD1)

    Added inst core_instance/FE_PHC3476_mem_in_22 (BUFFD1)

    Added inst core_instance/FE_PHC3477_mem_in_18 (BUFFD1)

    Added inst core_instance/FE_PHC3478_mem_in_17 (BUFFD1)

    Added inst core_instance/FE_PHC3479_mem_in_19 (BUFFD1)

    Added inst core_instance/FE_PHC3480_mem_in_23 (BUFFD1)

    Added inst FE_PHC3481_mem_in_26 (BUFFD1)

    Added inst FE_PHC3482_mem_in_28 (BUFFD1)

    Added inst core_instance/FE_PHC3483_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC3484_mem_in_49 (BUFFD1)

    Added inst FE_PHC3485_mem_in_57 (BUFFD1)

    Added inst core_instance/FE_PHC3486_mem_in_50 (CKBD0)

    Added inst FE_PHC3487_mem_in_51 (BUFFD1)

    Added inst FE_PHC3488_mem_in_56 (BUFFD1)

    Added inst core_instance/FE_PHC3489_mem_in_43 (BUFFD1)

    Added inst FE_PHC3490_mem_in_47 (BUFFD1)

    Added inst core_instance/FE_PHC3491_mem_in_39 (CKBD0)

    Added inst core_instance/FE_PHC3492_mem_in_35 (BUFFD1)

    Added inst core_instance/FE_PHC3493_mem_in_41 (BUFFD1)

    Added inst FE_PHC3494_mem_in_36 (BUFFD1)

    Added inst FE_PHC3495_mem_in_30 (BUFFD1)

    Added inst FE_PHC3496_mem_in_59 (BUFFD1)

    Added inst FE_PHC3497_mem_in_42 (BUFFD1)

    Added inst FE_PHC3498_mem_in_31 (BUFFD1)

    Added inst FE_PHC3499_mem_in_61 (BUFFD1)

    Added inst FE_PHC3500_mem_in_58 (BUFFD1)

    Added inst FE_PHC3501_mem_in_63 (BUFFD1)

    Added inst core_instance/FE_PHC3502_mem_in_27 (BUFFD1)

    Added inst FE_PHC3503_mem_in_37 (BUFFD1)

    Added inst FE_PHC3504_mem_in_54 (BUFFD1)

    Added inst FE_PHC3505_mem_in_33 (BUFFD1)

    Added inst FE_PHC3506_mem_in_34 (BUFFD1)

    Added inst FE_PHC3507_mem_in_60 (BUFFD1)

    Added inst FE_PHC3508_mem_in_52 (BUFFD1)

    Added inst FE_PHC3509_mem_in_46 (BUFFD1)

    Added inst FE_PHC3510_mem_in_62 (BUFFD1)

    Added inst FE_PHC3511_mem_in_45 (BUFFD1)

    Added inst FE_PHC3512_mem_in_40 (BUFFD1)

    Added inst FE_PHC3513_mem_in_38 (BUFFD1)

    Added inst FE_PHC3514_mem_in_32 (BUFFD1)

    Added inst FE_PHC3515_mem_in_48 (BUFFD1)

    Added inst FE_PHC3516_mem_in_29 (BUFFD1)

    Added inst FE_PHC3517_mem_in_53 (BUFFD1)

    Added inst FE_PHC3518_mem_in_44 (BUFFD1)

    Added inst FE_PHC3519_mem_in_55 (BUFFD1)

    Added inst FE_PHC3520_inst_16 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3521_FE_OFN5_array_out_48 (CKBD0)

    Added inst core_instance/FE_PHC3522_inst_6 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3523_inst_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3524_FE_OFN3_array_out_72 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3525_FE_OFN1148_array_out_25 (BUFFD1)

    Added inst FE_PHC3526_inst_10 (BUFFD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3527_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC3528_inst_1 (BUFFD1)

    Added inst FE_PHC3529_inst_9 (CKBD2)

    Added inst FE_PHC3530_inst_0 (BUFFD1)

    Added inst core_instance/FE_PHC3531_inst_12 (CKBD0)

    Added inst FE_PHC3532_inst_11 (BUFFD2)

    Added inst FE_PHC3533_inst_2 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3534_n890 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3535_array_out_0 (CKBD0)

    Added inst core_instance/FE_PHC3536_inst_13 (BUFFD1)

    Added inst FE_PHC3537_inst_15 (BUFFD1)

    Added inst core_instance/FE_PHC3538_inst_14 (BUFFD1)

    Added inst core_instance/FE_PHC3539_reset (BUFFD16)

    Added inst FE_PHC3540_inst_4 (CKBD0)

    Added inst FE_PHC3541_inst_3 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3542_n925 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3543_n983 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3544_FE_OFN1156_array_out_13 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3545_n941 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3546_n939 (CKBD1)

    Added inst core_instance/mac_array_instance/FE_PHC3547_inst_temp_4 (CKBD4)

    Added inst core_instance/mac_array_instance/FE_PHC3548_inst_temp_5 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3549_FE_OCPN1218_FE_OFN149_n958 (CKBD6)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3550_FE_OCPN1341_array_out_15 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3551_FE_OFN1037_array_out_73 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3552_n254 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3553_n242 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3554_n244 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3555_n218 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3556_n232 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3557_n255 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3558_FE_RN_4125_0 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC3559_N149 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OCPC1229_array_out_49, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1274
      TNS :     -45.2812
      #VP :         1675
      TNS+:     217.7826/105 improved (2.0741 per commit, 82.787%)
  Density :      61.025%
------------------------------------------------------------------------------------------
 104 buffer added (phase total 104, total 104)
 1 inst resized (phase total 1, total 1)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.3 real=0:00:04.0
 accumulated cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=2:13:58 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 94.21 %
    there are 114 full evals passed out of 121 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst core_instance/qmem_instance/FE_PHC3560_mem_in_50 (CKBD0)

    Added inst FE_PHC3561_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC3562_mem_in_23 (CKBD0)

    Added inst FE_PHC3563_mem_in_15 (CKBD0)

    Added inst FE_PHC3564_inst_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3565_mem_in_17 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3566_mem_in_19 (CKBD0)

    Added inst core_instance/FE_PHC3567_inst_6 (CKBD0)

    Added inst FE_PHC3568_mem_in_6 (CKBD0)

    Added inst FE_PHC3569_mem_in_2 (CKBD0)

    Added inst FE_PHC3570_mem_in_14 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3571_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3572_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3573_mem_in_9 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3574_mem_in_41 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3575_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3576_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3577_mem_in_43 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3578_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3579_N149 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3580_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3581_mem_in_35 (CKBD0)

    Added inst FE_PHC3582_mem_in_1 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3583_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3584_mem_in_49 (CKBD0)

    Added inst FE_PHC3585_mem_in_12 (CKBD0)

    Added inst FE_PHC3586_mem_in_20 (CKBD0)

    Added inst FE_PHC3587_mem_in_3 (CKBD0)

    Added inst FE_PHC3588_mem_in_10 (CKBD0)

    Added inst core_instance/FE_PHC3589_reset (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3590_FE_OFN1148_array_out_25 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3591_n983 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3592_inst_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC3593_FE_OFN5_array_out_48 (CKBD0)

    Added inst FE_PHC3594_mem_in_5 (CKBD0)

    Added inst FE_PHC3595_mem_in_7 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC3596_FE_OFN3_array_out_72 (BUFFD2)

    Added inst FE_PHC3597_inst_1 (BUFFD1)

    Added inst FE_PHC3598_inst_10 (BUFFD1)

    Added inst FE_PHC3599_mem_in_28 (CKBD0)

    Added inst FE_PHC3600_inst_9 (CKBD1)

    Added inst FE_PHC3601_inst_11 (BUFFD1)

    Added inst FE_PHC3602_inst_0 (BUFFD1)

    Added inst FE_PHC3603_mem_in_16 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3604_n890 (CKBD0)

    Added inst FE_PHC3605_mem_in_24 (CKBD0)

    Added inst FE_PHC3606_mem_in_13 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC3607_FE_OFN1163_array_out_2 (CKBD4)

    Added inst FE_PHC3608_mem_in_26 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC3609_FE_OFN1156_array_out_13 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3610_n941 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3611_n255 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1229
      TNS :     -18.0506
      #VP :          555
      TNS+:      27.2306/52 improved (0.5237 per commit, 60.137%)
  Density :      61.064%
------------------------------------------------------------------------------------------
 52 buffer added (phase total 156, total 156)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:02.0
 accumulated cpu=0:00:32.2 real=0:00:33.0 totSessionCpu=2:13:59 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 53 full evals passed out of 53 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/FE_PHC3612_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3613_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC3614_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3615_mem_in_17 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3616_mem_in_27 (CKBD0)

    Added inst FE_PHC3617_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3618_mem_in_41 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3619_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3620_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3621_mem_in_43 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3622_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3623_mem_in_23 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3624_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3625_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3626_mem_in_49 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3627_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3628_mem_in_15 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3629_mem_in_9 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3630_N149 (CKBD0)

    Added inst core_instance/FE_PHC3631_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC3632_FE_OFN1150_array_out_61 (CKBD0)

    Added inst FE_PHC3633_inst_16 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3634_inst_11 (BUFFD0)

    Added inst FE_PHC3635_inst_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3636_FE_OFN1148_array_out_25 (CKBD2)

    Added inst FE_PHC3637_inst_1 (BUFFD1)

    Added inst core_instance/FE_PHC3638_reset (BUFFD6)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3639_n983 (CKBD0)

    Added inst FE_PHC3640_inst_9 (CKBD1)

    Added inst FE_PHC3641_inst_10 (CKBD1)

    Added inst FE_PHC3642_inst_0 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3643_n880 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3644_n26 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3645_n15 (BUFFD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3646_N194 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1214
      TNS :     -12.5373
      #VP :          409
      TNS+:       5.5133/35 improved (0.1575 per commit, 30.544%)
  Density :      61.091%
------------------------------------------------------------------------------------------
 35 buffer added (phase total 191, total 191)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.1 real=0:00:01.0
 accumulated cpu=0:00:33.3 real=0:00:34.0 totSessionCpu=2:14:00 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 35 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst core_instance/qmem_instance/FE_PHC3647_mem_in_39 (CKBD0)

    Added inst FE_PHC3648_mem_in_21 (CKBD0)

    Added inst core_instance/FE_PHC3649_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3650_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3651_mem_in_15 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3652_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3653_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3654_mem_in_41 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3655_mem_in_23 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3656_mem_in_9 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3657_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3658_mem_in_17 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3659_mem_in_49 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3660_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3661_mem_in_43 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3662_mem_in_35 (CKBD0)

    Added inst FE_PHC3663_inst_7 (CKBD0)

    Added inst FE_PHC3664_inst_16 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC3665_FE_OFN1148_array_out_25 (CKBD2)

    Added inst core_instance/FE_PHC3666_mem_in_19 (CKBD0)

    Added inst FE_PHC3667_inst_8 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC3668_inst_11 (BUFFD2)

    Added inst FE_PHC3669_inst_9 (BUFFD2)

    Added inst FE_PHC3670_inst_10 (BUFFD1)

    Added inst core_instance/FE_PHC3671_reset (BUFFD16)

    Added inst core_instance/psum_mem_instance/FE_PHC3672_N188 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3673_n17 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3674_n25 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3675_n12 (BUFFD1)
    Committed inst core_instance/psum_mem_instance/U235, resized cell INR2D1 -> cell INR2XD0

    Added inst core_instance/psum_mem_instance/FE_PHC3676_n28 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3677_n22 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3678_n16 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3679_N183 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3680_N189 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1002
      TNS :      -6.7125
      #VP :          257
      TNS+:       5.8248/35 improved (0.1664 per commit, 46.460%)
  Density :      61.121%
------------------------------------------------------------------------------------------
 34 buffer added (phase total 225, total 225)
 1 inst resized (phase total 2, total 2)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=2:14:02 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 35 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst core_instance/FE_PHC3681_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3682_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3683_mem_in_19 (CKBD0)

    Added inst FE_PHC3684_mem_in_9 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3685_mem_in_15 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3686_mem_in_17 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3687_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3688_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3689_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3690_mem_in_22 (CKBD0)

    Added inst core_instance/FE_PHC3691_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3692_mem_in_49 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3693_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3694_mem_in_43 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3695_mem_in_41 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3696_N181 (CKBD0)

    Added inst FE_PHC3697_mem_in_21 (CKBD0)

    Added inst core_instance/FE_PHC3698_mem_in_23 (CKBD0)

    Added inst FE_PHC3699_inst_16 (CKBD0)

    Added inst core_instance/FE_PHC3700_reset (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC3701_inst_9 (CKBD4)

    Added inst core_instance/psum_mem_instance/FE_PHC3702_inst_11 (CKBD2)
    Committed inst FE_PHC3670_inst_10, resized cell BUFFD1 -> cell BUFFD0

    Added inst core_instance/psum_mem_instance/FE_PHC3703_N188 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3704_n27 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3705_n25 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3706_n29 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3707_n793 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1002
      TNS :      -3.3909
      #VP :          119
      TNS+:       3.3216/28 improved (0.1186 per commit, 49.484%)
  Density :      61.142%
------------------------------------------------------------------------------------------
 27 buffer added (phase total 252, total 252)
 1 inst resized (phase total 3, total 3)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:00:35.4 real=0:00:36.0 totSessionCpu=2:14:02 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 29 full evals passed out of 29 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst core_instance/FE_PHC3708_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3709_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC3710_mem_in_25 (CKBD0)

    Added inst core_instance/FE_PHC3711_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3712_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3713_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3714_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3715_mem_in_15 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3716_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3717_mem_in_9 (CKBD0)

    Added inst core_instance/FE_PHC3718_mem_in_27 (CKBD0)

    Added inst FE_PHC3719_mem_in_23 (CKBD0)

    Added inst FE_PHC3720_mem_in_21 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC3721_n24 (CKBD0)

    Added inst FE_PHC3722_inst_16 (CKBD0)

    Added inst core_instance/FE_PHC3723_reset (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1002
      TNS :      -2.6922
      #VP :          100
      TNS+:       0.6987/16 improved (0.0437 per commit, 20.605%)
  Density :      61.153%
------------------------------------------------------------------------------------------
 16 buffer added (phase total 268, total 268)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:35.7 real=0:00:36.0 totSessionCpu=2:14:03 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 17 full evals passed out of 17 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst core_instance/FE_PHC3724_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC3725_mem_in_19 (CKBD0)

    Added inst core_instance/FE_PHC3726_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3727_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3728_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3729_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3730_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3731_mem_in_9 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3732_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3733_mem_in_15 (CKBD0)

    Added inst FE_PHC3734_mem_in_21 (CKBD0)

    Added inst FE_PHC3735_mem_in_23 (CKBD0)

    Added inst core_instance/FE_PHC3736_mem_in_22 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0985
      TNS :      -2.2282
      #VP :           96
      TNS+:       0.4640/13 improved (0.0357 per commit, 17.235%)
  Density :      61.163%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 281, total 281)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:35.9 real=0:00:36.0 totSessionCpu=2:14:03 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 13 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst core_instance/qmem_instance/FE_PHC3737_mem_in_39 (CKBD0)

    Added inst core_instance/FE_PHC3738_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC3739_mem_in_19 (CKBD0)

    Added inst core_instance/FE_PHC3740_mem_in_11 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3741_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3742_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3743_mem_in_50 (CKBD0)

    Added inst FE_PHC3744_mem_in_23 (CKBD0)

    Added inst core_instance/FE_PHC3745_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3746_mem_in_21 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0791
      TNS :      -1.8802
      #VP :           89
      TNS+:       0.3480/10 improved (0.0348 per commit, 15.618%)
  Density :      61.170%
------------------------------------------------------------------------------------------
 10 buffer added (phase total 291, total 291)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:01.0
 accumulated cpu=0:00:36.1 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 10 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst core_instance/FE_PHC3747_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC3748_mem_in_11 (CKBD0)

    Added inst core_instance/FE_PHC3749_mem_in_39 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3750_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3751_mem_in_50 (CKBD0)

    Added inst FE_PHC3752_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3753_mem_in_25 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3754_mem_in_23 (CKBD0)

    Added inst core_instance/FE_PHC3755_mem_in_19 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0459
      TNS :      -0.2952
      #VP :           22
      TNS+:       1.5850/9 improved (0.1761 per commit, 84.300%)
  Density :      61.176%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 300, total 300)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:00.0
 accumulated cpu=0:00:36.3 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 9 full evals passed out of 9 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst core_instance/qmem_instance/FE_PHC3756_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3757_mem_in_50 (CKBD0)

    Added inst core_instance/FE_PHC3758_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC3759_mem_in_11 (CKBD0)

    Added inst FE_PHC3760_mem_in_18 (CKBD0)

    Added inst core_instance/FE_PHC3761_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3762_mem_in_39 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0231
      TNS :      -0.1170
      #VP :           17
      TNS+:       0.1782/7 improved (0.0255 per commit, 60.366%)
  Density :      61.181%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 307, total 307)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:36.5 real=0:00:37.0 totSessionCpu=2:14:03 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst core_instance/FE_PHC3763_mem_in_22 (CKBD0)

    Added inst FE_PHC3764_mem_in_18 (CKBD0)

    Added inst FE_PHC3765_mem_in_19 (CKBD0)

    Added inst core_instance/FE_PHC3766_mem_in_17 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0211
      TNS :      -0.0220
      #VP :            2
      TNS+:       0.0950/4 improved (0.0238 per commit, 81.197%)
  Density :      61.184%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 311, total 311)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:36.6 real=0:00:37.0 totSessionCpu=2:14:04 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst core_instance/qmem_instance/FE_PHC3767_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC3768_mem_in_17 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0003
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0220/2 improved (0.0110 per commit, 100.000%)
  Density :      61.186%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 313, total 313)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:36.8 real=0:00:37.0 totSessionCpu=2:14:04 mem=2511.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================


*info:    Total 313 cells added for Phase I
*info:    Total 3 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2511.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2511.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2511.3M

*** Finished Core Fixing (fixHold) cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=2:14:04 mem=2511.3M density=61.186% ***

*info:
*info: Added a total of 313 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFFD0' used
*info:           78 cells of type 'BUFFD1' used
*info:            2 cells of type 'BUFFD16' used
*info:            4 cells of type 'BUFFD2' used
*info:            1 cell  of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD6' used
*info:          206 cells of type 'CKBD0' used
*info:            6 cells of type 'CKBD1' used
*info:            8 cells of type 'CKBD2' used
*info:            3 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used
*info:
*info: Total 3 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      3 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'INR2D1' to 'INR2XD0'
*** Starting refinePlace (2:14:05 mem=2527.3M) ***
Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2527.3MB
Summary Report:
Instances move: 0 (out of 26097 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.667e+05 (1.721e+05 1.946e+05) (ext = 6.193e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2527.3MB
*** Finished refinePlace (2:14:05 mem=2527.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2527.3M)


Density : 0.6119
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2527.3M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2527.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2527.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2527.3M
*** Finish Post CTS Hold Fixing (cpu=0:00:39.4 real=0:00:40.0 totSessionCpu=2:14:06 mem=2527.3M density=61.186%) ***
(I,S,L,T): WC_VIEW: 78.5058, 24.0344, 1.04418, 103.584
*** HoldOpt [finish] : cpu/real = 0:00:18.6/0:00:18.6 (1.0), totSession cpu/real = 2:14:06.5/2:15:33.9 (1.0), mem = 2492.3M
**INFO: total 315 insts, 0 nets marked don't touch
**INFO: total 315 insts, 0 nets marked don't touch DB property
**INFO: total 315 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 4.125%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.168 -> -0.168 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.168 -> -0.168 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 4.125%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.168 -> -0.168 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2375.13 MB )
[NR-eGR] Read 3044 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2375.13 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3044
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 77  Num Prerouted Wires = 19857
[NR-eGR] Read numTotalNets=27322  numIgnoredNets=77
[NR-eGR] There are 95 clock nets ( 95 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27150 
[NR-eGR] Rule id: 1  Nets: 95 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 28 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.267600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 95 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 7.162200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 27122 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.146840e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.01%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 2383.87 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1941.5M, totSessionCpu=2:14:09 **
** Profile ** Start :  cpu=0:00:00.0, mem=2336.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2336.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=8.39453)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27344
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:25.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:07.9/0:00:07.8 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2344.39)
Total number of fetched objects 27344
End delay calculation. (MEM=2403.61 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2403.61 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=2:14:23 mem=2403.6M)
** Profile ** Overall slacks :  cpu=0:00:14.7, mem=2403.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2354.6M
** Profile ** DRVs :  cpu=0:00:01.4, mem=2352.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.148  | -0.349  |
|           TNS (ns):| -66.142 | -51.681 | -14.461 |
|    Violating Paths:|  1008   |   912   |   96    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11656  |  5678   |  8946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.186%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2352.6M
**optDesign ... cpu = 0:01:11, real = 0:01:14, mem = 1977.7M, totSessionCpu=2:14:25 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/14 15:23:45, mem=1906.8M)
% Begin Save ccopt configuration ... (date=03/14 15:23:45, mem=1906.8M)
% End Save ccopt configuration ... (date=03/14 15:23:45, total cpu=0:00:00.3, real=0:00:00.0, peak res=1907.4M, current mem=1907.4M)
% Begin Save netlist data ... (date=03/14 15:23:45, mem=1907.4M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 15:23:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=1907.4M, current mem=1907.4M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 15:23:46, mem=1907.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 15:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1907.7M, current mem=1907.7M)
Saving scheduling_file.cts.12465 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 15:23:46, mem=1907.7M)
% End Save clock tree data ... (date=03/14 15:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1907.7M, current mem=1907.7M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 15:23:47, mem=1907.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 15:23:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1907.9M, current mem=1907.9M)
Saving PG file cts.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2299.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 15:23:47, mem=1907.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 15:23:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1907.9M, current mem=1907.9M)
% Begin Save routing data ... (date=03/14 15:23:47, mem=1907.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2299.4M) ***
% End Save routing data ... (date=03/14 15:23:48, total cpu=0:00:00.3, real=0:00:01.0, peak res=1908.0M, current mem=1908.0M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2302.4M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 15:23:49, mem=1908.1M)
% End Save power constraints data ... (date=03/14 15:23:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1908.1M, current mem=1908.1M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/14 15:23:51, total cpu=0:00:04.0, real=0:00:06.0, peak res=1908.5M, current mem=1908.5M)
*** Message Summary: 0 warning(s), 0 error(s)

