/dts-v1/;

/* node '/' defined in zephyr\dts\common\skeleton.dtsi:9 */
/ {
	#address-cells = < 0x1 >;           /* in zephyr\dts\common\skeleton.dtsi:10 */
	#size-cells = < 0x1 >;              /* in zephyr\dts\common\skeleton.dtsi:11 */
	model = "AMMORTAL IONODE-A2 board"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:13 */
	compatible = "nxp,mimxrt1176";      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:14 */

	/* node '/chosen' defined in zephyr\dts\common\skeleton.dtsi:13 */
	chosen {
		zephyr,entropy = &caam;                   /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:12 */
		zephyr,sram = &sdram0;                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:22 */
		zephyr,dtcm = &dtcm;                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:23 */
		zephyr,itcm = &itcm;                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:24 */
		zephyr,console = &lpuart1;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:25 */
		zephyr,shell-uart = &lpuart1;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:26 */
		zephyr,canbus = &flexcan3;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:27 */
		zephyr,flash-controller = &is25wp128;     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:28 */
		zephyr,flash = &is25wp128;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:29 */
		zephyr,code-partition = &slot0_partition; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:30 */
		zephyr,uart-mcumgr = &lpuart1;            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:31 */
		zephyr,cpu1-region = &ocram;              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:32 */
		zephyr,ipc = &mailbox_a;                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:33 */
	};

	/* node '/aliases' defined in zephyr\dts\common\skeleton.dtsi:15 */
	aliases {
		led0 = &green_led;              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:14 */
		led1 = &red_led;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:15 */
		sw0 = &user_button;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:16 */
		magn0 = &fxos8700;              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:17 */
		accel0 = &fxos8700;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:18 */
		sdhc0 = &usdhc1;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:19 */
		pwm-led0 = &green_pwm_led;      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:20 */
		mcuboot-button0 = &user_button; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:21 */
		mipi-dsi = &mipi_dsi;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:17 */
		watchdog0 = &wdog1;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:18 */
	};

	/* node '/soc' defined in zephyr\dts\arm\armv7-m.dtsi:6 */
	soc {
		#address-cells = < 0x1 >;     /* in zephyr\dts\arm\armv7-m.dtsi:7 */
		#size-cells = < 0x1 >;        /* in zephyr\dts\arm\armv7-m.dtsi:8 */
		compatible = "simple-bus";    /* in zephyr\dts\arm\armv7-m.dtsi:9 */
		interrupt-parent = < &nvic >; /* in zephyr\dts\arm\armv7-m.dtsi:10 */
		ranges;                       /* in zephyr\dts\arm\armv7-m.dtsi:11 */

		/* node '/soc/interrupt-controller@e000e100' defined in zephyr\dts\arm\armv7-m.dtsi:13 */
		nvic: interrupt-controller@e000e100 {
			#address-cells = < 0x1 >;            /* in zephyr\dts\arm\armv7-m.dtsi:14 */
			compatible = "arm,v7m-nvic";         /* in zephyr\dts\arm\armv7-m.dtsi:15 */
			reg = < 0xe000e100 0xc00 >;          /* in zephyr\dts\arm\armv7-m.dtsi:16 */
			interrupt-controller;                /* in zephyr\dts\arm\armv7-m.dtsi:17 */
			#interrupt-cells = < 0x2 >;          /* in zephyr\dts\arm\armv7-m.dtsi:18 */
			arm,num-irq-priority-bits = < 0x4 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1313 */
			phandle = < 0x1 >;                   /* in zephyr\dts\arm\armv7-m.dtsi:10 */
		};

		/* node '/soc/timer@e000e010' defined in zephyr\dts\arm\armv7-m.dtsi:21 */
		systick: timer@e000e010 {
			compatible = "arm,armv7m-systick"; /* in zephyr\dts\arm\armv7-m.dtsi:22 */
			reg = < 0xe000e010 0x10 >;         /* in zephyr\dts\arm\armv7-m.dtsi:23 */
			status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:151 */
		};

		/* node '/soc/dac@40064000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:60 */
		dac: dac@40064000 {
			dmas = < &edma0 0x0 0xbd >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:124 */
			dma-names = "tx";            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:125 */
			compatible = "nxp,dac12";    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:61 */
			reg = < 0x40064000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:62 */
			interrupts = < 0x3f 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:63 */
			voltage-reference = < 0x2 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:64 */
			#io-channel-cells = < 0x1 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:66 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:87 */
			phandle = < 0x204 >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:80 */
		};

		/* node '/soc/spi@400cc000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:69 */
		flexspi: spi@400cc000 {
			compatible = "nxp,imx-flexspi";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:70 */
			interrupts = < 0x82 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:72 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:73 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:74 */
			clocks = < &ccm 0x1300 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:76 */
			pinctrl-0 = < &pinmux_flexspi1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:254 */
			pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:255 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:265 */
			ahb-prefetch;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:266 */
			ahb-read-addr-opt;                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:267 */
			rx-clock-source = < 0x1 >;        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:268 */
			reg = < 0x400cc000 0x4000 >,
			      < 0x30000000 0x1000000 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:269 */

			/* node '/soc/spi@400cc000/is25wp128@0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:271 */
			is25wp128: is25wp128@0 {
				compatible = "nxp,imx-flexspi-nor"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:272 */
				size = < 0x8000000 >;               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:273 */
				reg = < 0x0 >;                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:274 */
				spi-max-frequency = < 0x632ea00 >;  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:275 */
				status = "okay";                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:276 */
				jedec-id = [ 9D 70 18 ];            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:277 */
				erase-block-size = < 0x1000 >;      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:278 */
				write-block-size = < 0x1 >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:279 */

				/* node '/soc/spi@400cc000/is25wp128@0/partitions' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:281 */
				partitions {
					compatible = "fixed-partitions"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:282 */
					#address-cells = < 0x1 >;        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:283 */
					#size-cells = < 0x1 >;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:284 */

					/* node '/soc/spi@400cc000/is25wp128@0/partitions/partition@0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:290 */
					boot_partition: partition@0 {
						label = "mcuboot";     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:291 */
						reg = < 0x0 0x20000 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:292 */
					};

					/* node '/soc/spi@400cc000/is25wp128@0/partitions/partition@20000' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:295 */
					slot0_partition: partition@20000 {
						label = "image-0";          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:296 */
						reg = < 0x20000 0x700000 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:297 */
					};

					/* node '/soc/spi@400cc000/is25wp128@0/partitions/partition@720000' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:300 */
					slot1_partition: partition@720000 {
						label = "image-1";           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:301 */
						reg = < 0x720000 0x700000 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:302 */
					};

					/* node '/soc/spi@400cc000/is25wp128@0/partitions/partition@E20000' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:305 */
					storage_partition: partition@E20000 {
						label = "storage";           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:306 */
						reg = < 0xe20000 0x1e0000 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:307 */
					};
				};
			};
		};

		/* node '/soc/spi@400d0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:79 */
		flexspi2: spi@400d0000 {
			compatible = "nxp,imx-flexspi";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:80 */
			reg = < 0x400d0000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:81 */
			interrupts = < 0x83 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:82 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:83 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:84 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:85 */
			clocks = < &ccm 0x1301 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:86 */
		};

		/* node '/soc/semc0@400d4000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:89 */
		semc: semc0@400d4000 {
			compatible = "nxp,imx-semc"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:90 */
			reg = < 0x400d4000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:91 */
			interrupts = < 0x84 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:92 */
			#address-cells = < 0x1 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:93 */
			#size-cells = < 0x1 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:94 */
		};

		/* node '/soc/gpt@400ec000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:98 */
		gpt_hw_timer: gpt@400ec000 {
			compatible = "nxp,gpt-hw-timer"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:99 */
			reg = < 0x400ec000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:100 */
			interrupts = < 0x77 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:101 */
			status = "okay";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:147 */
		};

		/* node '/soc/gpt@400f0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:105 */
		gpt2: gpt@400f0000 {
			compatible = "nxp,imx-gpt";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:106 */
			reg = < 0x400f0000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:107 */
			interrupts = < 0x78 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:108 */
			gptfreq = < 0x16e3600 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:109 */
			clocks = < &ccm 0x1000 0x41 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:110 */
		};

		/* node '/soc/gpt@400f4000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:113 */
		gpt3: gpt@400f4000 {
			compatible = "nxp,imx-gpt";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:114 */
			reg = < 0x400f4000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:115 */
			interrupts = < 0x79 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:116 */
			gptfreq = < 0x16e3600 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:117 */
			clocks = < &ccm 0x1000 0x42 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:118 */
		};

		/* node '/soc/gpt@400f8000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:121 */
		gpt4: gpt@400f8000 {
			compatible = "nxp,imx-gpt";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:122 */
			reg = < 0x400f8000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:123 */
			interrupts = < 0x7a 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:124 */
			gptfreq = < 0x16e3600 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:125 */
			clocks = < &ccm 0x1000 0x43 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:126 */
		};

		/* node '/soc/gpt@400fc000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:129 */
		gpt5: gpt@400fc000 {
			compatible = "nxp,imx-gpt";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:130 */
			reg = < 0x400fc000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:131 */
			interrupts = < 0x7b 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:132 */
			gptfreq = < 0x16e3600 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:133 */
			clocks = < &ccm 0x1000 0x44 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:134 */
		};

		/* node '/soc/gpt@40100000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:137 */
		gpt6: gpt@40100000 {
			compatible = "nxp,imx-gpt";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:138 */
			reg = < 0x40100000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:139 */
			interrupts = < 0x7c 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:140 */
			gptfreq = < 0x16e3600 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:141 */
			clocks = < &ccm 0x1000 0x45 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:142 */
		};

		/* node '/soc/qtmr@4015c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:145 */
		qtmr1: qtmr@4015c000 {
			compatible = "nxp,qtmr-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:146 */
			reg = < 0x4015c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:147 */
			interrupts = < 0xab 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:148 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:149 */
			clocks = < &ccm 0x6000 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:150 */
		};

		/* node '/soc/qtmr@40160000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:153 */
		qtmr2: qtmr@40160000 {
			compatible = "nxp,qtmr-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:154 */
			reg = < 0x40160000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:155 */
			interrupts = < 0xac 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:156 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:157 */
			clocks = < &ccm 0x6001 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:158 */
		};

		/* node '/soc/qtmr@40164000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:161 */
		qtmr3: qtmr@40164000 {
			compatible = "nxp,qtmr-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:162 */
			reg = < 0x40164000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:163 */
			interrupts = < 0xad 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:164 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:165 */
			clocks = < &ccm 0x6002 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:166 */
		};

		/* node '/soc/qtmr@40168000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:169 */
		qtmr4: qtmr@40168000 {
			compatible = "nxp,qtmr-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:170 */
			reg = < 0x40168000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:171 */
			interrupts = < 0xae 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:172 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:173 */
			clocks = < &ccm 0x6003 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:174 */
		};

		/* node '/soc/ccm@40cc0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:177 */
		ccm: ccm@40cc0000 {
			compatible = "nxp,imx-ccm-rev2"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:178 */
			reg = < 0x40cc0000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:179 */
			#clock-cells = < 0x3 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:181 */
			phandle = < 0x3 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:76 */

			/* node '/soc/ccm@40cc0000/arm-pll' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:189 */
			arm_pll: arm-pll {
				compatible = "fixed-factor-clock"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:190 */
				#clock-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:191 */
				clock-mult = < 0x53 >;             /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:11 */
				clock-div = < 0x2 >;               /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:12 */
			};
		};

		/* node '/soc/gpio@4012c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:195 */
		gpio1: gpio@4012c000 {
			pinmux = < &iomuxc_gpio_emc_b1_00_gpio_mux1_io00 >,
			         < &iomuxc_gpio_emc_b1_01_gpio_mux1_io01 >,
			         < &iomuxc_gpio_emc_b1_02_gpio_mux1_io02 >,
			         < &iomuxc_gpio_emc_b1_03_gpio_mux1_io03 >,
			         < &iomuxc_gpio_emc_b1_04_gpio_mux1_io04 >,
			         < &iomuxc_gpio_emc_b1_05_gpio_mux1_io05 >,
			         < &iomuxc_gpio_emc_b1_06_gpio_mux1_io06 >,
			         < &iomuxc_gpio_emc_b1_07_gpio_mux1_io07 >,
			         < &iomuxc_gpio_emc_b1_08_gpio_mux1_io08 >,
			         < &iomuxc_gpio_emc_b1_09_gpio_mux1_io09 >,
			         < &iomuxc_gpio_emc_b1_10_gpio_mux1_io10 >,
			         < &iomuxc_gpio_emc_b1_11_gpio_mux1_io11 >,
			         < &iomuxc_gpio_emc_b1_12_gpio_mux1_io12 >,
			         < &iomuxc_gpio_emc_b1_13_gpio_mux1_io13 >,
			         < &iomuxc_gpio_emc_b1_14_gpio_mux1_io14 >,
			         < &iomuxc_gpio_emc_b1_15_gpio_mux1_io15 >,
			         < &iomuxc_gpio_emc_b1_16_gpio_mux1_io16 >,
			         < &iomuxc_gpio_emc_b1_17_gpio_mux1_io17 >,
			         < &iomuxc_gpio_emc_b1_18_gpio_mux1_io18 >,
			         < &iomuxc_gpio_emc_b1_19_gpio_mux1_io19 >,
			         < &iomuxc_gpio_emc_b1_20_gpio_mux1_io20 >,
			         < &iomuxc_gpio_emc_b1_21_gpio_mux1_io21 >,
			         < &iomuxc_gpio_emc_b1_22_gpio_mux1_io22 >,
			         < &iomuxc_gpio_emc_b1_23_gpio_mux1_io23 >,
			         < &iomuxc_gpio_emc_b1_24_gpio_mux1_io24 >,
			         < &iomuxc_gpio_emc_b1_25_gpio_mux1_io25 >,
			         < &iomuxc_gpio_emc_b1_26_gpio_mux1_io26 >,
			         < &iomuxc_gpio_emc_b1_27_gpio_mux1_io27 >,
			         < &iomuxc_gpio_emc_b1_28_gpio_mux1_io28 >,
			         < &iomuxc_gpio_emc_b1_29_gpio_mux1_io29 >,
			         < &iomuxc_gpio_emc_b1_30_gpio_mux1_io30 >,
			         < &iomuxc_gpio_emc_b1_31_gpio_mux1_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			compatible = "nxp,imx-gpio";                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:196 */
			reg = < 0x4012c000 0x4000 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:197 */
			interrupts = < 0x64 0x0 >,
			             < 0x65 0x0 >;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:198 */
			gpio-controller;                                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:199 */
			#gpio-cells = < 0x2 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:200 */
		};

		/* node '/soc/gpio@40138000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:209 */
		gpio4: gpio@40138000 {
			pinmux = < &iomuxc_gpio_ad_33_gpio_mux4_io00 >,
			         < &iomuxc_gpio_ad_34_gpio_mux4_io01 >,
			         < &iomuxc_gpio_ad_35_gpio_mux4_io02 >,
			         < &iomuxc_gpio_sd_b1_00_gpio_mux4_io03 >,
			         < &iomuxc_gpio_sd_b1_01_gpio_mux4_io04 >,
			         < &iomuxc_gpio_sd_b1_02_gpio_mux4_io05 >,
			         < &iomuxc_gpio_sd_b1_03_gpio_mux4_io06 >,
			         < &iomuxc_gpio_sd_b1_04_gpio_mux4_io07 >,
			         < &iomuxc_gpio_sd_b1_05_gpio_mux4_io08 >,
			         < &iomuxc_gpio_sd_b2_00_gpio_mux4_io09 >,
			         < &iomuxc_gpio_sd_b2_01_gpio_mux4_io10 >,
			         < &iomuxc_gpio_sd_b2_02_gpio_mux4_io11 >,
			         < &iomuxc_gpio_sd_b2_03_gpio_mux4_io12 >,
			         < &iomuxc_gpio_sd_b2_04_gpio_mux4_io13 >,
			         < &iomuxc_gpio_sd_b2_05_gpio_mux4_io14 >,
			         < &iomuxc_gpio_sd_b2_06_gpio_mux4_io15 >,
			         < &iomuxc_gpio_sd_b2_07_gpio_mux4_io16 >,
			         < &iomuxc_gpio_sd_b2_08_gpio_mux4_io17 >,
			         < &iomuxc_gpio_sd_b2_09_gpio_mux4_io18 >,
			         < &iomuxc_gpio_sd_b2_10_gpio_mux4_io19 >,
			         < &iomuxc_gpio_sd_b2_11_gpio_mux4_io20 >,
			         < &iomuxc_gpio_disp_b1_00_gpio_mux4_io21 >,
			         < &iomuxc_gpio_disp_b1_01_gpio_mux4_io22 >,
			         < &iomuxc_gpio_disp_b1_02_gpio_mux4_io23 >,
			         < &iomuxc_gpio_disp_b1_03_gpio_mux4_io24 >,
			         < &iomuxc_gpio_disp_b1_04_gpio_mux4_io25 >,
			         < &iomuxc_gpio_disp_b1_05_gpio_mux4_io26 >,
			         < &iomuxc_gpio_disp_b1_06_gpio_mux4_io27 >,
			         < &iomuxc_gpio_disp_b1_07_gpio_mux4_io28 >,
			         < &iomuxc_gpio_disp_b1_08_gpio_mux4_io29 >,
			         < &iomuxc_gpio_disp_b1_09_gpio_mux4_io30 >,
			         < &iomuxc_gpio_disp_b1_10_gpio_mux4_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			compatible = "nxp,imx-gpio";                         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:210 */
			reg = < 0x40138000 0x4000 >;                         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:211 */
			interrupts = < 0x6a 0x0 >,
			             < 0x6b 0x0 >;                           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:212 */
			gpio-controller;                                     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:213 */
			#gpio-cells = < 0x2 >;                               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:214 */
		};

		/* node '/soc/gpio@4013c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:217 */
		gpio5: gpio@4013c000 {
			pinmux = < &iomuxc_gpio_disp_b1_11_gpio_mux5_io00 >,
			         < &iomuxc_gpio_disp_b2_00_gpio_mux5_io01 >,
			         < &iomuxc_gpio_disp_b2_01_gpio_mux5_io02 >,
			         < &iomuxc_gpio_disp_b2_02_gpio_mux5_io03 >,
			         < &iomuxc_gpio_disp_b2_03_gpio_mux5_io04 >,
			         < &iomuxc_gpio_disp_b2_04_gpio_mux5_io05 >,
			         < &iomuxc_gpio_disp_b2_05_gpio_mux5_io06 >,
			         < &iomuxc_gpio_disp_b2_06_gpio_mux5_io07 >,
			         < &iomuxc_gpio_disp_b2_07_gpio_mux5_io08 >,
			         < &iomuxc_gpio_disp_b2_08_gpio_mux5_io09 >,
			         < &iomuxc_gpio_disp_b2_09_gpio_mux5_io10 >,
			         < &iomuxc_gpio_disp_b2_10_gpio_mux5_io11 >,
			         < &iomuxc_gpio_disp_b2_11_gpio_mux5_io12 >,
			         < &iomuxc_gpio_disp_b2_12_gpio_mux5_io13 >,
			         < &iomuxc_gpio_disp_b2_13_gpio_mux5_io14 >,
			         < &iomuxc_gpio_disp_b2_14_gpio_mux5_io15 >,
			         < &iomuxc_gpio_disp_b2_15_gpio_mux5_io16 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			compatible = "nxp,imx-gpio";                         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:218 */
			reg = < 0x4013c000 0x4000 >;                         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:219 */
			interrupts = < 0x6c 0x0 >,
			             < 0x6d 0x0 >;                           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:220 */
			gpio-controller;                                     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:221 */
			#gpio-cells = < 0x2 >;                               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:222 */
			phandle = < 0x173 >;                                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:197 */
		};

		/* node '/soc/gpio@40140000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:225 */
		gpio6: gpio@40140000 {
			interrupts = < 0x3d 0x0 >,
			             < 0x3e 0x0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:229 */
			pinmux = < &iomuxc_lpsr_gpio_lpsr_00_gpio_mux6_io00 >,
			         < &iomuxc_lpsr_gpio_lpsr_01_gpio_mux6_io01 >,
			         < &iomuxc_lpsr_gpio_lpsr_02_gpio_mux6_io02 >,
			         < &iomuxc_lpsr_gpio_lpsr_03_gpio_mux6_io03 >,
			         < &iomuxc_lpsr_gpio_lpsr_04_gpio_mux6_io04 >,
			         < &iomuxc_lpsr_gpio_lpsr_05_gpio_mux6_io05 >,
			         < &iomuxc_lpsr_gpio_lpsr_06_gpio_mux6_io06 >,
			         < &iomuxc_lpsr_gpio_lpsr_07_gpio_mux6_io07 >,
			         < &iomuxc_lpsr_gpio_lpsr_08_gpio_mux6_io08 >,
			         < &iomuxc_lpsr_gpio_lpsr_09_gpio_mux6_io09 >,
			         < &iomuxc_lpsr_gpio_lpsr_10_gpio_mux6_io10 >,
			         < &iomuxc_lpsr_gpio_lpsr_11_gpio_mux6_io11 >,
			         < &iomuxc_lpsr_gpio_lpsr_12_gpio_mux6_io12 >,
			         < &iomuxc_lpsr_gpio_lpsr_13_gpio_mux6_io13 >,
			         < &iomuxc_lpsr_gpio_lpsr_14_gpio_mux6_io14 >,
			         < &iomuxc_lpsr_gpio_lpsr_15_gpio_mux6_io15 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			compatible = "nxp,imx-gpio";                           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:226 */
			reg = < 0x40140000 0x4000 >;                           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:227 */
			gpio-controller;                                       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:228 */
			#gpio-cells = < 0x2 >;                                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:229 */
			phandle = < 0x202 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:53 */
		};

		/* node '/soc/gpio@40c5c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:232 */
		gpio7: gpio@40c5c000 {
			pinmux = < &iomuxc_gpio_emc_b1_00_gpio7_io00 >,
			         < &iomuxc_gpio_emc_b1_01_gpio7_io01 >,
			         < &iomuxc_gpio_emc_b1_02_gpio7_io02 >,
			         < &iomuxc_gpio_emc_b1_03_gpio7_io03 >,
			         < &iomuxc_gpio_emc_b1_04_gpio7_io04 >,
			         < &iomuxc_gpio_emc_b1_05_gpio7_io05 >,
			         < &iomuxc_gpio_emc_b1_06_gpio7_io06 >,
			         < &iomuxc_gpio_emc_b1_07_gpio7_io07 >,
			         < &iomuxc_gpio_emc_b1_08_gpio7_io08 >,
			         < &iomuxc_gpio_emc_b1_09_gpio7_io09 >,
			         < &iomuxc_gpio_emc_b1_10_gpio7_io10 >,
			         < &iomuxc_gpio_emc_b1_11_gpio7_io11 >,
			         < &iomuxc_gpio_emc_b1_12_gpio7_io12 >,
			         < &iomuxc_gpio_emc_b1_13_gpio7_io13 >,
			         < &iomuxc_gpio_emc_b1_14_gpio7_io14 >,
			         < &iomuxc_gpio_emc_b1_15_gpio7_io15 >,
			         < &iomuxc_gpio_emc_b1_16_gpio7_io16 >,
			         < &iomuxc_gpio_emc_b1_17_gpio7_io17 >,
			         < &iomuxc_gpio_emc_b1_18_gpio7_io18 >,
			         < &iomuxc_gpio_emc_b1_19_gpio7_io19 >,
			         < &iomuxc_gpio_emc_b1_20_gpio7_io20 >,
			         < &iomuxc_gpio_emc_b1_21_gpio7_io21 >,
			         < &iomuxc_gpio_emc_b1_22_gpio7_io22 >,
			         < &iomuxc_gpio_emc_b1_23_gpio7_io23 >,
			         < &iomuxc_gpio_emc_b1_24_gpio7_io24 >,
			         < &iomuxc_gpio_emc_b1_25_gpio7_io25 >,
			         < &iomuxc_gpio_emc_b1_26_gpio7_io26 >,
			         < &iomuxc_gpio_emc_b1_27_gpio7_io27 >,
			         < &iomuxc_gpio_emc_b1_28_gpio7_io28 >,
			         < &iomuxc_gpio_emc_b1_29_gpio7_io29 >,
			         < &iomuxc_gpio_emc_b1_30_gpio7_io30 >,
			         < &iomuxc_gpio_emc_b1_31_gpio7_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			compatible = "nxp,imx-gpio";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:233 */
			reg = < 0x40c5c000 0x4000 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:234 */
			gpio-controller;                                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:235 */
			#gpio-cells = < 0x2 >;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:236 */
		};

		/* node '/soc/gpio@40c60000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:239 */
		gpio8: gpio@40c60000 {
			pinmux = < &iomuxc_gpio_emc_b1_32_gpio8_io00 >,
			         < &iomuxc_gpio_emc_b1_33_gpio8_io01 >,
			         < &iomuxc_gpio_emc_b1_34_gpio8_io02 >,
			         < &iomuxc_gpio_emc_b1_35_gpio8_io03 >,
			         < &iomuxc_gpio_emc_b1_36_gpio8_io04 >,
			         < &iomuxc_gpio_emc_b1_37_gpio8_io05 >,
			         < &iomuxc_gpio_emc_b1_38_gpio8_io06 >,
			         < &iomuxc_gpio_emc_b1_39_gpio8_io07 >,
			         < &iomuxc_gpio_emc_b1_40_gpio8_io08 >,
			         < &iomuxc_gpio_emc_b1_41_gpio8_io09 >,
			         < &iomuxc_gpio_emc_b2_00_gpio8_io10 >,
			         < &iomuxc_gpio_emc_b2_01_gpio8_io11 >,
			         < &iomuxc_gpio_emc_b2_02_gpio8_io12 >,
			         < &iomuxc_gpio_emc_b2_03_gpio8_io13 >,
			         < &iomuxc_gpio_emc_b2_04_gpio8_io14 >,
			         < &iomuxc_gpio_emc_b2_05_gpio8_io15 >,
			         < &iomuxc_gpio_emc_b2_06_gpio8_io16 >,
			         < &iomuxc_gpio_emc_b2_07_gpio8_io17 >,
			         < &iomuxc_gpio_emc_b2_08_gpio8_io18 >,
			         < &iomuxc_gpio_emc_b2_09_gpio8_io19 >,
			         < &iomuxc_gpio_emc_b2_10_gpio8_io20 >,
			         < &iomuxc_gpio_emc_b2_11_gpio8_io21 >,
			         < &iomuxc_gpio_emc_b2_12_gpio8_io22 >,
			         < &iomuxc_gpio_emc_b2_13_gpio8_io23 >,
			         < &iomuxc_gpio_emc_b2_14_gpio8_io24 >,
			         < &iomuxc_gpio_emc_b2_15_gpio8_io25 >,
			         < &iomuxc_gpio_emc_b2_16_gpio8_io26 >,
			         < &iomuxc_gpio_emc_b2_17_gpio8_io27 >,
			         < &iomuxc_gpio_emc_b2_18_gpio8_io28 >,
			         < &iomuxc_gpio_emc_b2_19_gpio8_io29 >,
			         < &iomuxc_gpio_emc_b2_20_gpio8_io30 >,
			         < &iomuxc_gpio_ad_00_gpio8_io31 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			compatible = "nxp,imx-gpio";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:240 */
			reg = < 0x40c60000 0x4000 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:241 */
			gpio-controller;                                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:242 */
			#gpio-cells = < 0x2 >;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:243 */
			phandle = < 0x201 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:71 */
		};

		/* node '/soc/gpio@40c64000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:246 */
		gpio9: gpio@40c64000 {
			pinmux = < &iomuxc_gpio_ad_01_gpio9_io00 >,
			         < &iomuxc_gpio_ad_02_gpio9_io01 >,
			         < &iomuxc_gpio_ad_03_gpio9_io02 >,
			         < &iomuxc_gpio_ad_04_gpio9_io03 >,
			         < &iomuxc_gpio_ad_05_gpio9_io04 >,
			         < &iomuxc_gpio_ad_06_gpio9_io05 >,
			         < &iomuxc_gpio_ad_07_gpio9_io06 >,
			         < &iomuxc_gpio_ad_08_gpio9_io07 >,
			         < &iomuxc_gpio_ad_09_gpio9_io08 >,
			         < &iomuxc_gpio_ad_10_gpio9_io09 >,
			         < &iomuxc_gpio_ad_11_gpio9_io10 >,
			         < &iomuxc_gpio_ad_12_gpio9_io11 >,
			         < &iomuxc_gpio_ad_13_gpio9_io12 >,
			         < &iomuxc_gpio_ad_14_gpio9_io13 >,
			         < &iomuxc_gpio_ad_15_gpio9_io14 >,
			         < &iomuxc_gpio_ad_16_gpio9_io15 >,
			         < &iomuxc_gpio_ad_17_gpio9_io16 >,
			         < &iomuxc_gpio_ad_18_gpio9_io17 >,
			         < &iomuxc_gpio_ad_19_gpio9_io18 >,
			         < &iomuxc_gpio_ad_20_gpio9_io19 >,
			         < &iomuxc_gpio_ad_21_gpio9_io20 >,
			         < &iomuxc_gpio_ad_22_gpio9_io21 >,
			         < &iomuxc_gpio_ad_23_gpio9_io22 >,
			         < &iomuxc_gpio_ad_24_gpio9_io23 >,
			         < &iomuxc_gpio_ad_25_gpio9_io24 >,
			         < &iomuxc_gpio_ad_26_gpio9_io25 >,
			         < &iomuxc_gpio_ad_27_gpio9_io26 >,
			         < &iomuxc_gpio_ad_28_gpio9_io27 >,
			         < &iomuxc_gpio_ad_29_gpio9_io28 >,
			         < &iomuxc_gpio_ad_30_gpio9_io29 >,
			         < &iomuxc_gpio_ad_31_gpio9_io30 >,
			         < &iomuxc_gpio_ad_32_gpio9_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			compatible = "nxp,imx-gpio";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:247 */
			reg = < 0x40c64000 0x4000 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:248 */
			gpio-controller;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:249 */
			#gpio-cells = < 0x2 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:250 */
			phandle = < 0x16c >;                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:167 */
		};

		/* node '/soc/gpio@40c68000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:253 */
		gpio10: gpio@40c68000 {
			pinmux = < &iomuxc_gpio_ad_33_gpio10_io00 >,
			         < &iomuxc_gpio_ad_34_gpio10_io01 >,
			         < &iomuxc_gpio_ad_35_gpio10_io02 >,
			         < &iomuxc_gpio_sd_b1_00_gpio10_io03 >,
			         < &iomuxc_gpio_sd_b1_01_gpio10_io04 >,
			         < &iomuxc_gpio_sd_b1_02_gpio10_io05 >,
			         < &iomuxc_gpio_sd_b1_03_gpio10_io06 >,
			         < &iomuxc_gpio_sd_b1_04_gpio10_io07 >,
			         < &iomuxc_gpio_sd_b1_05_gpio10_io08 >,
			         < &iomuxc_gpio_sd_b2_00_gpio10_io09 >,
			         < &iomuxc_gpio_sd_b2_01_gpio10_io10 >,
			         < &iomuxc_gpio_sd_b2_02_gpio10_io11 >,
			         < &iomuxc_gpio_sd_b2_03_gpio10_io12 >,
			         < &iomuxc_gpio_sd_b2_04_gpio10_io13 >,
			         < &iomuxc_gpio_sd_b2_05_gpio10_io14 >,
			         < &iomuxc_gpio_sd_b2_06_gpio10_io15 >,
			         < &iomuxc_gpio_sd_b2_07_gpio10_io16 >,
			         < &iomuxc_gpio_sd_b2_08_gpio10_io17 >,
			         < &iomuxc_gpio_sd_b2_09_gpio10_io18 >,
			         < &iomuxc_gpio_sd_b2_10_gpio10_io19 >,
			         < &iomuxc_gpio_sd_b2_11_gpio10_io20 >,
			         < &iomuxc_gpio_disp_b1_00_gpio10_io21 >,
			         < &iomuxc_gpio_disp_b1_01_gpio10_io22 >,
			         < &iomuxc_gpio_disp_b1_02_gpio10_io23 >,
			         < &iomuxc_gpio_disp_b1_03_gpio10_io24 >,
			         < &iomuxc_gpio_disp_b1_04_gpio10_io25 >,
			         < &iomuxc_gpio_disp_b1_05_gpio10_io26 >,
			         < &iomuxc_gpio_disp_b1_06_gpio10_io27 >,
			         < &iomuxc_gpio_disp_b1_07_gpio10_io28 >,
			         < &iomuxc_gpio_disp_b1_08_gpio10_io29 >,
			         < &iomuxc_gpio_disp_b1_09_gpio10_io30 >,
			         < &iomuxc_gpio_disp_b1_10_gpio10_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			compatible = "nxp,imx-gpio";                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:254 */
			reg = < 0x40c68000 0x4000 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:255 */
			gpio-controller;                                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:256 */
			#gpio-cells = < 0x2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:257 */
			phandle = < 0x179 >;                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:129 */
		};

		/* node '/soc/gpio@40c6c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:260 */
		gpio11: gpio@40c6c000 {
			pinmux = < &iomuxc_gpio_disp_b1_11_gpio11_io00 >,
			         < &iomuxc_gpio_disp_b2_00_gpio11_io01 >,
			         < &iomuxc_gpio_disp_b2_01_gpio11_io02 >,
			         < &iomuxc_gpio_disp_b2_02_gpio11_io03 >,
			         < &iomuxc_gpio_disp_b2_03_gpio11_io04 >,
			         < &iomuxc_gpio_disp_b2_04_gpio11_io05 >,
			         < &iomuxc_gpio_disp_b2_05_gpio11_io06 >,
			         < &iomuxc_gpio_disp_b2_06_gpio11_io07 >,
			         < &iomuxc_gpio_disp_b2_07_gpio11_io08 >,
			         < &iomuxc_gpio_disp_b2_08_gpio11_io09 >,
			         < &iomuxc_gpio_disp_b2_09_gpio11_io10 >,
			         < &iomuxc_gpio_disp_b2_10_gpio11_io11 >,
			         < &iomuxc_gpio_disp_b2_11_gpio11_io12 >,
			         < &iomuxc_gpio_disp_b2_12_gpio11_io13 >,
			         < &iomuxc_gpio_disp_b2_13_gpio11_io14 >,
			         < &iomuxc_gpio_disp_b2_14_gpio11_io15 >,
			         < &iomuxc_gpio_disp_b2_15_gpio11_io16 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			compatible = "nxp,imx-gpio";                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:261 */
			reg = < 0x40c6c000 0x4000 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:262 */
			gpio-controller;                                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:263 */
			#gpio-cells = < 0x2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:264 */
			phandle = < 0x116 >;                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:110 */
		};

		/* node '/soc/gpio@40c70000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:267 */
		gpio12: gpio@40c70000 {
			pinmux = < &iomuxc_lpsr_gpio_lpsr_00_gpio12_io00 >,
			         < &iomuxc_lpsr_gpio_lpsr_01_gpio12_io01 >,
			         < &iomuxc_lpsr_gpio_lpsr_02_gpio12_io02 >,
			         < &iomuxc_lpsr_gpio_lpsr_03_gpio12_io03 >,
			         < &iomuxc_lpsr_gpio_lpsr_04_gpio12_io04 >,
			         < &iomuxc_lpsr_gpio_lpsr_05_gpio12_io05 >,
			         < &iomuxc_lpsr_gpio_lpsr_06_gpio12_io06 >,
			         < &iomuxc_lpsr_gpio_lpsr_07_gpio12_io07 >,
			         < &iomuxc_lpsr_gpio_lpsr_08_gpio12_io08 >,
			         < &iomuxc_lpsr_gpio_lpsr_09_gpio12_io09 >,
			         < &iomuxc_lpsr_gpio_lpsr_10_gpio12_io10 >,
			         < &iomuxc_lpsr_gpio_lpsr_11_gpio12_io11 >,
			         < &iomuxc_lpsr_gpio_lpsr_12_gpio12_io12 >,
			         < &iomuxc_lpsr_gpio_lpsr_13_gpio12_io13 >,
			         < &iomuxc_lpsr_gpio_lpsr_14_gpio12_io14 >,
			         < &iomuxc_lpsr_gpio_lpsr_15_gpio12_io15 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			compatible = "nxp,imx-gpio";                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:268 */
			reg = < 0x40c70000 0x4000 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:269 */
			gpio-controller;                                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:270 */
			#gpio-cells = < 0x2 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:271 */
			phandle = < 0x16b >;                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:166 */
		};

		/* node '/soc/gpio@40ca0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:274 */
		gpio13: gpio@40ca0000 {
			pinmux = < &iomuxc_snvs_wakeup_dig_gpio13_io00 >,
			         < &iomuxc_snvs_pmic_on_req_dig_gpio13_io01 >,
			         < &iomuxc_snvs_pmic_stby_req_dig_gpio13_io02 >,
			         < &iomuxc_snvs_gpio_snvs_00_dig_gpio13_io03 >,
			         < &iomuxc_snvs_gpio_snvs_01_dig_gpio13_io04 >,
			         < &iomuxc_snvs_gpio_snvs_02_dig_gpio13_io05 >,
			         < &iomuxc_snvs_gpio_snvs_03_dig_gpio13_io06 >,
			         < &iomuxc_snvs_gpio_snvs_04_dig_gpio13_io07 >,
			         < &iomuxc_snvs_gpio_snvs_05_dig_gpio13_io08 >,
			         < &iomuxc_snvs_gpio_snvs_06_dig_gpio13_io09 >,
			         < &iomuxc_snvs_gpio_snvs_07_dig_gpio13_io10 >,
			         < &iomuxc_snvs_gpio_snvs_08_dig_gpio13_io11 >,
			         < &iomuxc_snvs_gpio_snvs_09_dig_gpio13_io12 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			compatible = "nxp,imx-gpio";                             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:275 */
			reg = < 0x40ca0000 0x4000 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:276 */
			interrupts = < 0x5d 0x0 >;                               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:277 */
			gpio-controller;                                         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:278 */
			#gpio-cells = < 0x2 >;                                   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:279 */
		};

		/* node '/soc/i2c@40104000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:282 */
		lpi2c1: i2c@40104000 {
			compatible = "nxp,lpi2c";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:283 */
			clock-frequency = < 0x186a0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:284 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:285 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:286 */
			reg = < 0x40104000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:287 */
			interrupts = < 0x20 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:288 */
			clocks = < &ccm 0x400 0x70 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:289 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:290 */
			pinctrl-0 = < &pinmux_lpi2c1 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:228 */
			pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:229 */
		};

		/* node '/soc/i2c@40108000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:293 */
		lpi2c2: i2c@40108000 {
			compatible = "nxp,lpi2c";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:294 */
			clock-frequency = < 0x186a0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:295 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:296 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:297 */
			reg = < 0x40108000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:298 */
			interrupts = < 0x21 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:299 */
			clocks = < &ccm 0x401 0x70 0x8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:300 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:301 */
		};

		/* node '/soc/i2c@4010c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:304 */
		lpi2c3: i2c@4010c000 {
			compatible = "nxp,lpi2c";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:305 */
			clock-frequency = < 0x186a0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:306 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:307 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:308 */
			reg = < 0x4010c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:309 */
			interrupts = < 0x22 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:310 */
			clocks = < &ccm 0x402 0x70 0xa >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:311 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:312 */
		};

		/* node '/soc/i2c@40110000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:315 */
		lpi2c4: i2c@40110000 {
			compatible = "nxp,lpi2c";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:316 */
			clock-frequency = < 0x186a0 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:317 */
			#address-cells = < 0x1 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:318 */
			#size-cells = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:319 */
			reg = < 0x40110000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:320 */
			interrupts = < 0x23 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:321 */
			clocks = < &ccm 0x403 0x80 0x18 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:322 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:323 */
		};

		/* node '/soc/i2c@40c34000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:326 */
		lpi2c5: arduino_i2c: nxp_mipi_i2c: i2c@40c34000 {
			compatible = "nxp,lpi2c";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:327 */
			clock-frequency = < 0x186a0 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:328 */
			reg = < 0x40c34000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:331 */
			interrupts = < 0x24 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:332 */
			clocks = < &ccm 0x404 0x80 0x18 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:333 */
			status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:97 */
			pinctrl-0 = < &pinmux_lpi2c5 >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:116 */
			pinctrl-names = "default";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:117 */
			#address-cells = < 0x1 >;          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:118 */
			#size-cells = < 0x0 >;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:119 */

			/* node '/soc/i2c@40c34000/fxos8700@1f' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:101 */
			fxos8700: fxos8700@1f {
				compatible = "nxp,fxos8700";      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:102 */
				reg = < 0x1f >;                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:103 */
				int1-gpios = < &gpio11 0xe 0x1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:110 */
				int2-gpios = < &gpio11 0xf 0x1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:111 */
			};
		};

		/* node '/soc/i2c@40c38000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:337 */
		lpi2c6: nxp_cam_i2c: i2c@40c38000 {
			compatible = "nxp,lpi2c";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:338 */
			clock-frequency = < 0x186a0 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:339 */
			#address-cells = < 0x1 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:340 */
			#size-cells = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:341 */
			reg = < 0x40c38000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:342 */
			interrupts = < 0x25 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:343 */
			clocks = < &ccm 0x405 0x80 0x18 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:344 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:345 */
			pinctrl-0 = < &pinmux_lpi2c6 >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:213 */
			pinctrl-names = "default";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:214 */
		};

		/* node '/soc/iomuxc@400e8000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:348 */
		iomuxc: iomuxc@400e8000 {
			compatible = "nxp,imx-iomuxc"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:349 */
			reg = < 0x400e8000 0x4000 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:350 */
			status = "okay";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:351 */

			/* node '/soc/iomuxc@400e8000/pinctrl' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:353 */
			pinctrl: pinctrl {
				status = "okay";                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:354 */
				compatible = "nxp,mcux-rt11xx-pinctrl"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:355 */

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_csi' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:13 */
				pinmux_csi: pinmux_csi {
					phandle = < 0x17a >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:208 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_csi/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:14 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_14_gpio11_io15 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:15 */
						drive-strength = "high";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:16 */
						bias-pull-down;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:17 */
						slew-rate = "fast";                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:18 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_csi/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:21 */
					group1 {
						pinmux = < &iomuxc_gpio_ad_26_gpio9_io25 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:22 */
						drive-strength = "high";                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:23 */
						bias-pull-up;                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:24 */
						slew-rate = "fast";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:25 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c6' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:29 */
				pinmux_lpi2c6: pinmux_lpi2c6 {
					phandle = < 0x117 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:213 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c6/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:30 */
					group0 {
						pinmux = < &iomuxc_lpsr_gpio_lpsr_07_lpi2c6_scl >,
						         < &iomuxc_lpsr_gpio_lpsr_06_lpi2c6_sda >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:31 */
						drive-strength = "high";                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:33 */
						slew-rate = "fast";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:34 */
						input-enable;                                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:35 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:39 */
				pinmux_enet: pinmux_enet {
					phandle = < 0x168 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:150 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:40 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_12_gpio9_io11 >,
						         < &iomuxc_gpio_disp_b2_08_enet_rx_en >,
						         < &iomuxc_gpio_disp_b2_09_enet_rx_er >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:41 */
						drive-strength = "high";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:44 */
						bias-pull-down;                                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:45 */
						slew-rate = "fast";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:46 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:49 */
					group1 {
						pinmux = < &iomuxc_gpio_disp_b2_06_enet_rdata00 >,
						         < &iomuxc_gpio_disp_b2_07_enet_rdata01 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:50 */
						drive-strength = "high";                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:52 */
						bias-pull-down;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:53 */
						slew-rate = "fast";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:54 */
						input-enable;                                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:55 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet/group2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:58 */
					group2 {
						pinmux = < &iomuxc_lpsr_gpio_lpsr_12_gpio12_io12 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:59 */
						drive-strength = "high";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:60 */
						bias-pull-up;                                       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:61 */
						slew-rate = "fast";                                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:62 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet/group3' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:65 */
					group3 {
						pinmux = < &iomuxc_gpio_disp_b2_02_enet_tdata00 >,
						         < &iomuxc_gpio_disp_b2_03_enet_tdata01 >,
						         < &iomuxc_gpio_disp_b2_04_enet_tx_en >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:66 */
						drive-strength = "high";                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:69 */
						slew-rate = "fast";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:70 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet/group4' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:73 */
					group4 {
						pinmux = < &iomuxc_gpio_disp_b2_05_enet_ref_clk >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:74 */
						drive-strength = "high";                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:75 */
						slew-rate = "slow";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:76 */
						input-enable;                                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:77 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet_mdio' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:81 */
				pinmux_enet_mdio: pinmux_enet_mdio {
					phandle = < 0x16a >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:159 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet_mdio/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:82 */
					group0 {
						pinmux = < &iomuxc_gpio_emc_b2_19_enet_mdc >,
						         < &iomuxc_gpio_emc_b2_20_enet_mdio >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:83 */
						drive-strength = "high";                       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:85 */
						slew-rate = "fast";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:86 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_ptp' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:90 */
				pinmux_ptp: pinmux_ptp {
					phandle = < 0x16d >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:174 */
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:92 */
				pinmux_enet1g: pinmux_enet1g {
					phandle = < 0x170 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:180 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:93 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b1_11_enet_1g_tx_clk_io >,
						         < &iomuxc_gpio_disp_b1_01_enet_1g_rx_clk >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:94 */
						bias-disable;                                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:96 */
						drive-strength = "high";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:97 */
						slew-rate = "fast";                                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:98 */
						input-enable;                                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:99 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:102 */
					group1 {
						pinmux = < &iomuxc_gpio_disp_b1_09_enet_1g_tdata00 >,
						         < &iomuxc_gpio_disp_b1_08_enet_1g_tdata01 >,
						         < &iomuxc_gpio_disp_b1_07_enet_1g_tdata02 >,
						         < &iomuxc_gpio_disp_b1_06_enet_1g_tdata03 >,
						         < &iomuxc_gpio_disp_b1_10_enet_1g_tx_en >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
						drive-strength = "high";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:108 */
						bias-pull-up;                                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:109 */
						slew-rate = "fast";                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:110 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g/group2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:113 */
					group2 {
						pinmux = < &iomuxc_gpio_disp_b1_02_enet_1g_rdata00 >,
						         < &iomuxc_gpio_disp_b1_03_enet_1g_rdata01 >,
						         < &iomuxc_gpio_disp_b1_04_enet_1g_rdata02 >,
						         < &iomuxc_gpio_disp_b1_05_enet_1g_rdata03 >,
						         < &iomuxc_gpio_disp_b1_00_enet_1g_rx_en >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
						drive-strength = "high";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:119 */
						bias-pull-down;                                       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:120 */
						slew-rate = "fast";                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:121 */
						input-enable;                                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:122 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g_mdio' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:126 */
				pinmux_enet1g_mdio: pinmux_enet1g_mdio {
					phandle = < 0x172 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:189 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g_mdio/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:127 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_13_gpio11_io14 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:128 */
						drive-strength = "high";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:129 */
						bias-pull-down;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:130 */
						slew-rate = "slow";                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:131 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g_mdio/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:134 */
					group1 {
						pinmux = < &iomuxc_gpio_disp_b2_12_gpio_mux5_io13 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:135 */
						drive-strength = "high";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:136 */
						bias-pull-down;                                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:137 */
						slew-rate = "fast";                                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:138 */
						input-enable;                                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:139 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g_mdio/group2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:142 */
					group2 {
						pinmux = < &iomuxc_gpio_ad_16_enet_1g_mdc >,
						         < &iomuxc_gpio_ad_17_enet_1g_mdio >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:143 */
						drive-strength = "high";                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:145 */
						bias-pull-down;                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:146 */
						slew-rate = "fast";                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:147 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_enet1g_ptp' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:151 */
				pinmux_enet1g_ptp: pinmux_enet1g_ptp {
					phandle = < 0x174 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:203 */
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexcan3' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:153 */
				pinmux_flexcan3: pinmux_flexcan3 {
					phandle = < 0x17b >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:218 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexcan3/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:154 */
					group0 {
						pinmux = < &iomuxc_lpsr_gpio_lpsr_01_can3_rx >,
						         < &iomuxc_lpsr_gpio_lpsr_00_can3_tx >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:155 */
						drive-strength = "high";                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:157 */
						slew-rate = "fast";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:158 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexpwm1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:162 */
				pinmux_flexpwm1: pinmux_flexpwm1 {
					phandle = < 0x165 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:144 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexpwm1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:163 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_04_flexpwm1_pwm2_a >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:164 */
						drive-strength = "high";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:165 */
						slew-rate = "fast";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:166 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexspi1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:170 */
				pinmux_flexspi1: pinmux_flexspi1 {
					phandle = < 0x4 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:254 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_flexspi1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:171 */
					group0 {
						pinmux = < &iomuxc_gpio_sd_b2_05_flexspi1_a_dqs >,
						         < &iomuxc_gpio_sd_b2_06_flexspi1_a_ss0_b >,
						         < &iomuxc_gpio_sd_b2_07_flexspi1_a_sclk >,
						         < &iomuxc_gpio_sd_b2_08_flexspi1_a_data00 >,
						         < &iomuxc_gpio_sd_b2_09_flexspi1_a_data01 >,
						         < &iomuxc_gpio_sd_b2_10_flexspi1_a_data02 >,
						         < &iomuxc_gpio_sd_b2_11_flexspi1_a_data03 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
						bias-pull-down;                                       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:179 */
						input-enable;                                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:180 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_fxos8700_int' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:185 */
				pinmux_fxos8700_int: pinmux_fxos8700_int {

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_fxos8700_int/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:186 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_14_gpio11_io15 >,
						         < &iomuxc_gpio_disp_b2_13_gpio11_io14 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:187 */
						drive-strength = "high";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:189 */
						slew-rate = "fast";                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:190 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lcdif' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:195 */
				pinmux_lcdif: pinmux_lcdif {
					phandle = < 0x15f >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:223 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lcdif/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:196 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_30_gpio9_io29 >,
						         < &iomuxc_gpio_ad_02_gpio9_io01 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:197 */
						drive-strength = "high";                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:199 */
						bias-pull-down;                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:200 */
						slew-rate = "fast";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:201 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lcdif/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:204 */
					group1 {
						pinmux = < &iomuxc_gpio_disp_b2_15_gpio11_io16 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:205 */
						drive-strength = "high";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:206 */
						bias-pull-up;                                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:207 */
						slew-rate = "fast";                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:208 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpadc1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:212 */
				pinmux_lpadc1: pinmux_lpadc1 {
					phandle = < 0x17c >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:249 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpadc1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:213 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_06_adc1_ch0a >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:214 */
						drive-strength = "high";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:215 */
						bias-pull-down;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:216 */
						slew-rate = "fast";                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:217 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:221 */
				pinmux_lpi2c1: pinmux_lpi2c1 {
					phandle = < 0x114 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:228 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:222 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_08_lpi2c1_scl >,
						         < &iomuxc_gpio_ad_09_lpi2c1_sda >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:223 */
						drive-strength = "normal";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:225 */
						drive-open-drain;                           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:226 */
						slew-rate = "fast";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:227 */
						input-enable;                               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:228 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c5' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:233 */
				pinmux_lpi2c5: pinmux_lpi2c5 {
					phandle = < 0x115 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:116 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpi2c5/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:234 */
					group0 {
						pinmux = < &iomuxc_lpsr_gpio_lpsr_05_lpi2c5_scl >,
						         < &iomuxc_lpsr_gpio_lpsr_04_lpi2c5_sda >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:235 */
						drive-strength = "normal";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:237 */
						drive-open-drain;                                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:238 */
						slew-rate = "fast";                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:239 */
						input-enable;                                      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:240 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpspi1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:244 */
				pinmux_lpspi1: pinmux_lpspi1 {
					phandle = < 0x160 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:233 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpspi1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:245 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_29_lpspi1_pcs0 >,
						         < &iomuxc_gpio_ad_28_lpspi1_sck >,
						         < &iomuxc_gpio_ad_31_lpspi1_sdi >,
						         < &iomuxc_gpio_ad_30_lpspi1_sdo >;  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:246 */
						drive-strength = "high";                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:250 */
						slew-rate = "fast";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:251 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:255 */
				pinmux_lpuart1: pinmux_lpuart1 {
					phandle = < 0x161 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:117 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:256 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_25_lpuart1_rx >,
						         < &iomuxc_gpio_ad_24_lpuart1_tx >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:257 */
						drive-strength = "high";                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:259 */
						slew-rate = "fast";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:260 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart1_sleep' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:264 */
				pinmux_lpuart1_sleep: pinmux_lpuart1_sleep {
					phandle = < 0x162 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:118 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart1_sleep/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:265 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_25_gpio_mux3_io24 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:266 */
						drive-strength = "high";                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:267 */
						bias-pull-up;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:268 */
						slew-rate = "fast";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:269 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart1_sleep/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:272 */
					group1 {
						pinmux = < &iomuxc_gpio_ad_24_lpuart1_tx >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:273 */
						drive-strength = "high";                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:274 */
						slew-rate = "fast";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:275 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:279 */
				pinmux_lpuart2: pinmux_lpuart2 {
					phandle = < 0x163 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:238 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:280 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_11_lpuart2_rx >,
						         < &iomuxc_gpio_disp_b2_10_lpuart2_tx >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:281 */
						drive-strength = "high";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:283 */
						slew-rate = "fast";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:284 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2_sleep' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:288 */
				pinmux_lpuart2_sleep: pinmux_lpuart2_sleep {
					phandle = < 0x164 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:239 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2_sleep/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:289 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_11_gpio_mux5_io12 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:290 */
						drive-strength = "high";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:291 */
						bias-pull-up;                                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:292 */
						slew-rate = "fast";                                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:293 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2_sleep/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:296 */
					group1 {
						pinmux = < &iomuxc_gpio_disp_b2_10_lpuart2_tx >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:297 */
						drive-strength = "high";                         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:298 */
						slew-rate = "fast";                              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:299 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2_flowcontrol' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:303 */
				pinmux_lpuart2_flowcontrol: pinmux_lpuart2_flowcontrol {

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_lpuart2_flowcontrol/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:304 */
					group0 {
						pinmux = < &iomuxc_gpio_disp_b2_11_lpuart2_rx >,
						         < &iomuxc_gpio_disp_b2_10_lpuart2_tx >,
						         < &iomuxc_gpio_disp_b2_12_lpuart2_cts_b >,
						         < &iomuxc_gpio_disp_b2_13_lpuart2_rts_b >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:305 */
						drive-strength = "high";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:309 */
						slew-rate = "fast";                                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:310 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_sai1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:314 */
				pinmux_sai1: pinmux_sai1 {
					phandle = < 0x17f >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:244 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_sai1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:315 */
					group0 {
						pinmux = < &iomuxc_gpio_ad_17_sai1_mclk >,
						         < &iomuxc_gpio_ad_18_sai1_rx_sync >,
						         < &iomuxc_gpio_ad_19_sai1_rx_bclk >,
						         < &iomuxc_gpio_ad_20_sai1_rx_data00 >,
						         < &iomuxc_gpio_ad_21_sai1_tx_data00 >,
						         < &iomuxc_gpio_ad_22_sai1_tx_bclk >,
						         < &iomuxc_gpio_ad_23_sai1_tx_sync >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
						drive-strength = "high";                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:323 */
						slew-rate = "fast";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:324 */
						input-enable;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:325 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_sai4' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:329 */
				pinmux_sai4: pinmux_sai4 {

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_sai4/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:330 */
					group0 {
						pinmux = < &iomuxc_lpsr_gpio_lpsr_09_sai4_tx_data >,
						         < &iomuxc_lpsr_gpio_lpsr_10_sai4_tx_sync >,
						         < &iomuxc_lpsr_gpio_lpsr_12_sai4_tx_bclk >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:331 */
						drive-strength = "high";                             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:334 */
						slew-rate = "fast";                                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:335 */
						input-enable;                                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:336 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:341 */
				pinmux_usdhc1: pinmux_usdhc1 {
					phandle = < 0x177 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:259 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:342 */
					group0 {
						pinmux = < &iomuxc_gpio_sd_b1_00_usdhc1_cmd >,
						         < &iomuxc_gpio_sd_b1_01_usdhc1_clk >,
						         < &iomuxc_gpio_sd_b1_02_usdhc1_data0 >,
						         < &iomuxc_gpio_sd_b1_03_usdhc1_data1 >,
						         < &iomuxc_gpio_sd_b1_04_usdhc1_data2 >,
						         < &iomuxc_gpio_sd_b1_05_usdhc1_data3 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
						bias-pull-up;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:349 */
						input-enable;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:350 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:353 */
					group1 {
						pinmux = < &iomuxc_gpio_ad_34_usdhc1_vselect >,
						         < &iomuxc_gpio_ad_32_gpio_mux3_io31_cm7 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:354 */
						drive-strength = "high";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:356 */
						bias-pull-down;                                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:357 */
						slew-rate = "fast";                                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:358 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1/group2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:361 */
					group2 {
						pinmux = < &iomuxc_gpio_ad_35_gpio10_io02 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:362 */
						drive-strength = "high";                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:363 */
						bias-pull-up;                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:364 */
						slew-rate = "fast";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:365 */
					};
				};

				/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1_dat3_nopull' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:370 */
				pinmux_usdhc1_dat3_nopull: pinmux_usdhc1_dat3_nopull {
					phandle = < 0x178 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:260 */

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1_dat3_nopull/group0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:371 */
					group0 {
						pinmux = < &iomuxc_gpio_sd_b1_05_usdhc1_data3 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:372 */
						bias-disable;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:373 */
						input-enable;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:374 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1_dat3_nopull/group1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:377 */
					group1 {
						pinmux = < &iomuxc_gpio_sd_b1_00_usdhc1_cmd >,
						         < &iomuxc_gpio_sd_b1_01_usdhc1_clk >,
						         < &iomuxc_gpio_sd_b1_02_usdhc1_data0 >,
						         < &iomuxc_gpio_sd_b1_03_usdhc1_data1 >,
						         < &iomuxc_gpio_sd_b1_04_usdhc1_data2 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:378 */
						bias-pull-up;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:383 */
						input-enable;                                    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:384 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1_dat3_nopull/group2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:387 */
					group2 {
						pinmux = < &iomuxc_gpio_ad_34_usdhc1_vselect >,
						         < &iomuxc_gpio_ad_32_gpio_mux3_io31_cm7 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:388 */
						drive-strength = "high";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:390 */
						bias-pull-down;                                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:391 */
						slew-rate = "fast";                                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:392 */
					};

					/* node '/soc/iomuxc@400e8000/pinctrl/pinmux_usdhc1_dat3_nopull/group3' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:395 */
					group3 {
						pinmux = < &iomuxc_gpio_ad_35_gpio10_io02 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:396 */
						drive-strength = "high";                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:397 */
						bias-pull-up;                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:398 */
						slew-rate = "fast";                          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:399 */
					};
				};
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_00_GPIO8_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:45 */
			iomuxc_gpio_ad_00_gpio8_io31: IOMUXC_GPIO_AD_00_GPIO8_IO31 {
				pinmux = < 0x400e810c 0xa 0x0 0x0 0x400e8350 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:46 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:47 */
				phandle = < 0xa5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_00_GPIO_MUX2_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:49 */
			iomuxc_gpio_ad_00_gpio_mux2_io31: IOMUXC_GPIO_AD_00_GPIO_MUX2_IO31 {
				pinmux = < 0x400e810c 0x5 0x0 0x0 0x400e8350 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:50 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:51 */
				gpr = < 0x400e40a4 0xf 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:52 */
				phandle = < 0x19f >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_00_GPIO_MUX2_IO31_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:54 */
			iomuxc_gpio_ad_00_gpio_mux2_io31_cm7: IOMUXC_GPIO_AD_00_GPIO_MUX2_IO31_CM7 {
				pinmux = < 0x400e810c 0x5 0x0 0x0 0x400e8350 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:55 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:56 */
				gpr = < 0x400e40a4 0xf 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:57 */
				phandle = < 0x1de >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_01_GPIO9_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:95 */
			iomuxc_gpio_ad_01_gpio9_io00: IOMUXC_GPIO_AD_01_GPIO9_IO00 {
				pinmux = < 0x400e8110 0xa 0x0 0x0 0x400e8354 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:96 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:97 */
				phandle = < 0xa6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:99 */
			iomuxc_gpio_ad_01_gpio_mux3_io00: IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00 {
				pinmux = < 0x400e8110 0x5 0x0 0x0 0x400e8354 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:100 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:101 */
				gpr = < 0x400e40a8 0x0 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:102 */
				phandle = < 0x1a0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:104 */
			iomuxc_gpio_ad_01_gpio_mux3_io00_cm7: IOMUXC_GPIO_AD_01_GPIO_MUX3_IO00_CM7 {
				pinmux = < 0x400e8110 0x5 0x0 0x0 0x400e8354 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:105 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:106 */
				gpr = < 0x400e40a8 0x0 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:107 */
				phandle = < 0x1df >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_02_GPIO9_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:137 */
			iomuxc_gpio_ad_02_gpio9_io01: IOMUXC_GPIO_AD_02_GPIO9_IO01 {
				pinmux = < 0x400e8114 0xa 0x0 0x0 0x400e8358 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:138 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:139 */
				phandle = < 0xa7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_02_GPIO_MUX3_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:141 */
			iomuxc_gpio_ad_02_gpio_mux3_io01: IOMUXC_GPIO_AD_02_GPIO_MUX3_IO01 {
				pinmux = < 0x400e8114 0x5 0x0 0x0 0x400e8358 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:142 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:143 */
				gpr = < 0x400e40a8 0x1 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:144 */
				phandle = < 0x1a1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_02_GPIO_MUX3_IO01_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:146 */
			iomuxc_gpio_ad_02_gpio_mux3_io01_cm7: IOMUXC_GPIO_AD_02_GPIO_MUX3_IO01_CM7 {
				pinmux = < 0x400e8114 0x5 0x0 0x0 0x400e8358 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:147 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:148 */
				gpr = < 0x400e40a8 0x1 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:149 */
				phandle = < 0x1e0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_03_GPIO9_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:187 */
			iomuxc_gpio_ad_03_gpio9_io02: IOMUXC_GPIO_AD_03_GPIO9_IO02 {
				pinmux = < 0x400e8118 0xa 0x0 0x0 0x400e835c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:188 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:189 */
				phandle = < 0xa8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:191 */
			iomuxc_gpio_ad_03_gpio_mux3_io02: IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02 {
				pinmux = < 0x400e8118 0x5 0x0 0x0 0x400e835c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:192 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:193 */
				gpr = < 0x400e40a8 0x2 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:194 */
				phandle = < 0x1a2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:196 */
			iomuxc_gpio_ad_03_gpio_mux3_io02_cm7: IOMUXC_GPIO_AD_03_GPIO_MUX3_IO02_CM7 {
				pinmux = < 0x400e8118 0x5 0x0 0x0 0x400e835c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:197 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:198 */
				gpr = < 0x400e40a8 0x2 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:199 */
				phandle = < 0x1e1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_04_FLEXPWM1_PWM2_A' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:233 */
			iomuxc_gpio_ad_04_flexpwm1_pwm2_a: IOMUXC_GPIO_AD_04_FLEXPWM1_PWM2_A {
				pinmux = < 0x400e811c 0x4 0x400e8508 0x1 0x400e8360 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:234 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:235 */
				phandle = < 0x134 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:164 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_04_GPIO9_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:237 */
			iomuxc_gpio_ad_04_gpio9_io03: IOMUXC_GPIO_AD_04_GPIO9_IO03 {
				pinmux = < 0x400e811c 0xa 0x0 0x0 0x400e8360 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:238 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:239 */
				phandle = < 0xa9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:241 */
			iomuxc_gpio_ad_04_gpio_mux3_io03: IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03 {
				pinmux = < 0x400e811c 0x5 0x0 0x0 0x400e8360 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:242 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:243 */
				gpr = < 0x400e40a8 0x3 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:244 */
				phandle = < 0x1a3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:246 */
			iomuxc_gpio_ad_04_gpio_mux3_io03_cm7: IOMUXC_GPIO_AD_04_GPIO_MUX3_IO03_CM7 {
				pinmux = < 0x400e811c 0x5 0x0 0x0 0x400e8360 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:247 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:248 */
				gpr = < 0x400e40a8 0x3 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:249 */
				phandle = < 0x1e2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_05_GPIO9_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:288 */
			iomuxc_gpio_ad_05_gpio9_io04: IOMUXC_GPIO_AD_05_GPIO9_IO04 {
				pinmux = < 0x400e8120 0xa 0x0 0x0 0x400e8364 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:289 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:290 */
				phandle = < 0xaa >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:292 */
			iomuxc_gpio_ad_05_gpio_mux3_io04: IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04 {
				pinmux = < 0x400e8120 0x5 0x0 0x0 0x400e8364 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:293 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:294 */
				gpr = < 0x400e40a8 0x4 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:295 */
				phandle = < 0x1a4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:297 */
			iomuxc_gpio_ad_05_gpio_mux3_io04_cm7: IOMUXC_GPIO_AD_05_GPIO_MUX3_IO04_CM7 {
				pinmux = < 0x400e8120 0x5 0x0 0x0 0x400e8364 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:298 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:299 */
				gpr = < 0x400e40a8 0x4 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:300 */
				phandle = < 0x1e3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_06_ADC1_CH0A' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:323 */
			iomuxc_gpio_ad_06_adc1_ch0a: IOMUXC_GPIO_AD_06_ADC1_CH0A {
				pinmux = < 0x400e8124 0x5 0x0 0x0 0x400e8368 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:324 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:325 */
				phandle = < 0x13c >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:214 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_06_GPIO9_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:343 */
			iomuxc_gpio_ad_06_gpio9_io05: IOMUXC_GPIO_AD_06_GPIO9_IO05 {
				pinmux = < 0x400e8124 0xa 0x0 0x0 0x400e8368 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:344 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:345 */
				phandle = < 0xab >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:347 */
			iomuxc_gpio_ad_06_gpio_mux3_io05: IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05 {
				pinmux = < 0x400e8124 0x5 0x0 0x0 0x400e8368 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:348 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:349 */
				gpr = < 0x400e40a8 0x5 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:350 */
				phandle = < 0x1a5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:352 */
			iomuxc_gpio_ad_06_gpio_mux3_io05_cm7: IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05_CM7 {
				pinmux = < 0x400e8124 0x5 0x0 0x0 0x400e8368 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:353 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:354 */
				gpr = < 0x400e40a8 0x5 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:355 */
				phandle = < 0x1e4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_07_GPIO9_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:398 */
			iomuxc_gpio_ad_07_gpio9_io06: IOMUXC_GPIO_AD_07_GPIO9_IO06 {
				pinmux = < 0x400e8128 0xa 0x0 0x0 0x400e836c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:399 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:400 */
				phandle = < 0xac >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:402 */
			iomuxc_gpio_ad_07_gpio_mux3_io06: IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06 {
				pinmux = < 0x400e8128 0x5 0x0 0x0 0x400e836c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:403 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:404 */
				gpr = < 0x400e40a8 0x6 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:405 */
				phandle = < 0x1a6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:407 */
			iomuxc_gpio_ad_07_gpio_mux3_io06_cm7: IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06_CM7 {
				pinmux = < 0x400e8128 0x5 0x0 0x0 0x400e836c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:408 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:409 */
				gpr = < 0x400e40a8 0x6 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:410 */
				phandle = < 0x1e5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_08_GPIO9_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:449 */
			iomuxc_gpio_ad_08_gpio9_io07: IOMUXC_GPIO_AD_08_GPIO9_IO07 {
				pinmux = < 0x400e812c 0xa 0x0 0x0 0x400e8370 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:450 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:451 */
				phandle = < 0xad >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:453 */
			iomuxc_gpio_ad_08_gpio_mux3_io07: IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07 {
				pinmux = < 0x400e812c 0x5 0x0 0x0 0x400e8370 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:454 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:455 */
				gpr = < 0x400e40a8 0x7 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:456 */
				phandle = < 0x1a7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:458 */
			iomuxc_gpio_ad_08_gpio_mux3_io07_cm7: IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07_CM7 {
				pinmux = < 0x400e812c 0x5 0x0 0x0 0x400e8370 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:459 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:460 */
				gpr = < 0x400e40a8 0x7 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:461 */
				phandle = < 0x1e6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_08_LPI2C1_SCL' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:467 */
			iomuxc_gpio_ad_08_lpi2c1_scl: IOMUXC_GPIO_AD_08_LPI2C1_SCL {
				pinmux = < 0x400e812c 0x1 0x400e85ac 0x0 0x400e8370 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:468 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:469 */
				phandle = < 0x13d >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:223 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_09_GPIO9_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:499 */
			iomuxc_gpio_ad_09_gpio9_io08: IOMUXC_GPIO_AD_09_GPIO9_IO08 {
				pinmux = < 0x400e8130 0xa 0x0 0x0 0x400e8374 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:500 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:501 */
				phandle = < 0xae >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:503 */
			iomuxc_gpio_ad_09_gpio_mux3_io08: IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08 {
				pinmux = < 0x400e8130 0x5 0x0 0x0 0x400e8374 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:504 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:505 */
				gpr = < 0x400e40a8 0x8 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:506 */
				phandle = < 0x1a8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:508 */
			iomuxc_gpio_ad_09_gpio_mux3_io08_cm7: IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08_CM7 {
				pinmux = < 0x400e8130 0x5 0x0 0x0 0x400e8374 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:509 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:510 */
				gpr = < 0x400e40a8 0x8 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:511 */
				phandle = < 0x1e7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_09_LPI2C1_SDA' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:517 */
			iomuxc_gpio_ad_09_lpi2c1_sda: IOMUXC_GPIO_AD_09_LPI2C1_SDA {
				pinmux = < 0x400e8130 0x1 0x400e85b0 0x0 0x400e8374 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:518 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:519 */
				phandle = < 0x13e >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:223 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_10_GPIO9_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:549 */
			iomuxc_gpio_ad_10_gpio9_io09: IOMUXC_GPIO_AD_10_GPIO9_IO09 {
				pinmux = < 0x400e8134 0xa 0x0 0x0 0x400e8378 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:550 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:551 */
				phandle = < 0xaf >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:553 */
			iomuxc_gpio_ad_10_gpio_mux3_io09: IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09 {
				pinmux = < 0x400e8134 0x5 0x0 0x0 0x400e8378 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:554 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:555 */
				gpr = < 0x400e40a8 0x9 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:556 */
				phandle = < 0x1a9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:558 */
			iomuxc_gpio_ad_10_gpio_mux3_io09_cm7: IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09_CM7 {
				pinmux = < 0x400e8134 0x5 0x0 0x0 0x400e8378 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:559 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:560 */
				gpr = < 0x400e40a8 0x9 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:561 */
				phandle = < 0x1e8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_11_GPIO9_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:599 */
			iomuxc_gpio_ad_11_gpio9_io10: IOMUXC_GPIO_AD_11_GPIO9_IO10 {
				pinmux = < 0x400e8138 0xa 0x0 0x0 0x400e837c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:600 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:601 */
				phandle = < 0xb0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:603 */
			iomuxc_gpio_ad_11_gpio_mux3_io10: IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10 {
				pinmux = < 0x400e8138 0x5 0x0 0x0 0x400e837c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:604 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:605 */
				gpr = < 0x400e40a8 0xa 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:606 */
				phandle = < 0x1aa >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:608 */
			iomuxc_gpio_ad_11_gpio_mux3_io10_cm7: IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10_CM7 {
				pinmux = < 0x400e8138 0x5 0x0 0x0 0x400e837c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:609 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:610 */
				gpr = < 0x400e40a8 0xa 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:611 */
				phandle = < 0x1e9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_12_GPIO9_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:661 */
			iomuxc_gpio_ad_12_gpio9_io11: IOMUXC_GPIO_AD_12_GPIO9_IO11 {
				pinmux = < 0x400e813c 0xa 0x0 0x0 0x400e8380 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:662 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:663 */
				phandle = < 0xb1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:665 */
			iomuxc_gpio_ad_12_gpio_mux3_io11: IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11 {
				pinmux = < 0x400e813c 0x5 0x0 0x0 0x400e8380 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:666 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:667 */
				gpr = < 0x400e40a8 0xb 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:668 */
				phandle = < 0x1ab >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:670 */
			iomuxc_gpio_ad_12_gpio_mux3_io11_cm7: IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11_CM7 {
				pinmux = < 0x400e813c 0x5 0x0 0x0 0x400e8380 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:671 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:672 */
				gpr = < 0x400e40a8 0xb 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:673 */
				phandle = < 0x1ea >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_13_GPIO9_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:715 */
			iomuxc_gpio_ad_13_gpio9_io12: IOMUXC_GPIO_AD_13_GPIO9_IO12 {
				pinmux = < 0x400e8140 0xa 0x0 0x0 0x400e8384 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:716 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:717 */
				phandle = < 0xb2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:719 */
			iomuxc_gpio_ad_13_gpio_mux3_io12: IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12 {
				pinmux = < 0x400e8140 0x5 0x0 0x0 0x400e8384 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:720 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:721 */
				gpr = < 0x400e40a8 0xc 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:722 */
				phandle = < 0x1ac >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:724 */
			iomuxc_gpio_ad_13_gpio_mux3_io12_cm7: IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12_CM7 {
				pinmux = < 0x400e8140 0x5 0x0 0x0 0x400e8384 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:725 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:726 */
				gpr = < 0x400e40a8 0xc 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:727 */
				phandle = < 0x1eb >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_14_GPIO9_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:773 */
			iomuxc_gpio_ad_14_gpio9_io13: IOMUXC_GPIO_AD_14_GPIO9_IO13 {
				pinmux = < 0x400e8144 0xa 0x0 0x0 0x400e8388 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:774 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:775 */
				phandle = < 0xb3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:777 */
			iomuxc_gpio_ad_14_gpio_mux3_io13: IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13 {
				pinmux = < 0x400e8144 0x5 0x0 0x0 0x400e8388 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:778 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:779 */
				gpr = < 0x400e40a8 0xd 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:780 */
				phandle = < 0x1ad >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:782 */
			iomuxc_gpio_ad_14_gpio_mux3_io13_cm7: IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13_CM7 {
				pinmux = < 0x400e8144 0x5 0x0 0x0 0x400e8388 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:783 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:784 */
				gpr = < 0x400e40a8 0xd 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:785 */
				phandle = < 0x1ec >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_15_GPIO9_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:823 */
			iomuxc_gpio_ad_15_gpio9_io14: IOMUXC_GPIO_AD_15_GPIO9_IO14 {
				pinmux = < 0x400e8148 0xa 0x0 0x0 0x400e838c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:824 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:825 */
				phandle = < 0xb4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:827 */
			iomuxc_gpio_ad_15_gpio_mux3_io14: IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14 {
				pinmux = < 0x400e8148 0x5 0x0 0x0 0x400e838c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:828 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:829 */
				gpr = < 0x400e40a8 0xe 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:830 */
				phandle = < 0x1ae >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:832 */
			iomuxc_gpio_ad_15_gpio_mux3_io14_cm7: IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14_CM7 {
				pinmux = < 0x400e8148 0x5 0x0 0x0 0x400e838c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:833 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:834 */
				gpr = < 0x400e40a8 0xe 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:835 */
				phandle = < 0x1ed >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_16_ENET_1G_MDC' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:861 */
			iomuxc_gpio_ad_16_enet_1g_mdc: IOMUXC_GPIO_AD_16_ENET_1G_MDC {
				pinmux = < 0x400e814c 0x9 0x0 0x0 0x400e8390 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:862 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:863 */
				phandle = < 0x130 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:143 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_16_GPIO9_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:881 */
			iomuxc_gpio_ad_16_gpio9_io15: IOMUXC_GPIO_AD_16_GPIO9_IO15 {
				pinmux = < 0x400e814c 0xa 0x0 0x0 0x400e8390 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:882 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:883 */
				phandle = < 0xb5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:885 */
			iomuxc_gpio_ad_16_gpio_mux3_io15: IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15 {
				pinmux = < 0x400e814c 0x5 0x0 0x0 0x400e8390 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:886 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:887 */
				gpr = < 0x400e40a8 0xf 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:888 */
				phandle = < 0x1af >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:890 */
			iomuxc_gpio_ad_16_gpio_mux3_io15_cm7: IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15_CM7 {
				pinmux = < 0x400e814c 0x5 0x0 0x0 0x400e8390 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:891 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:892 */
				gpr = < 0x400e40a8 0xf 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:893 */
				phandle = < 0x1ee >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_17_ENET_1G_MDIO' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:923 */
			iomuxc_gpio_ad_17_enet_1g_mdio: IOMUXC_GPIO_AD_17_ENET_1G_MDIO {
				pinmux = < 0x400e8150 0x9 0x400e84c8 0x2 0x400e8394 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:924 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:925 */
				phandle = < 0x131 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:143 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_17_GPIO9_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:943 */
			iomuxc_gpio_ad_17_gpio9_io16: IOMUXC_GPIO_AD_17_GPIO9_IO16 {
				pinmux = < 0x400e8150 0xa 0x0 0x0 0x400e8394 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:944 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:945 */
				phandle = < 0xb6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:947 */
			iomuxc_gpio_ad_17_gpio_mux3_io16: IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16 {
				pinmux = < 0x400e8150 0x5 0x0 0x0 0x400e8394 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:948 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:949 */
				gpr = < 0x400e40ac 0x0 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:950 */
				phandle = < 0x1b0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:952 */
			iomuxc_gpio_ad_17_gpio_mux3_io16_cm7: IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16_CM7 {
				pinmux = < 0x400e8150 0x5 0x0 0x0 0x400e8394 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:953 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:954 */
				gpr = < 0x400e40ac 0x0 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:955 */
				phandle = < 0x1ef >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_17_SAI1_MCLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:961 */
			iomuxc_gpio_ad_17_sai1_mclk: IOMUXC_GPIO_AD_17_SAI1_MCLK {
				pinmux = < 0x400e8150 0x0 0x400e866c 0x0 0x400e8394 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:962 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:963 */
				phandle = < 0x14c >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_18_GPIO9_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:993 */
			iomuxc_gpio_ad_18_gpio9_io17: IOMUXC_GPIO_AD_18_GPIO9_IO17 {
				pinmux = < 0x400e8154 0xa 0x0 0x0 0x400e8398 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:994 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:995 */
				phandle = < 0xb7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:997 */
			iomuxc_gpio_ad_18_gpio_mux3_io17: IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17 {
				pinmux = < 0x400e8154 0x5 0x0 0x0 0x400e8398 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:998 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:999 */
				gpr = < 0x400e40ac 0x1 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1000 */
				phandle = < 0x1b1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1002 */
			iomuxc_gpio_ad_18_gpio_mux3_io17_cm7: IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17_CM7 {
				pinmux = < 0x400e8154 0x5 0x0 0x0 0x400e8398 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1003 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1004 */
				gpr = < 0x400e40ac 0x1 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1005 */
				phandle = < 0x1f0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_18_SAI1_RX_SYNC' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1015 */
			iomuxc_gpio_ad_18_sai1_rx_sync: IOMUXC_GPIO_AD_18_SAI1_RX_SYNC {
				pinmux = < 0x400e8154 0x0 0x400e8678 0x0 0x400e8398 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1016 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1017 */
				phandle = < 0x14d >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_19_GPIO9_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1047 */
			iomuxc_gpio_ad_19_gpio9_io18: IOMUXC_GPIO_AD_19_GPIO9_IO18 {
				pinmux = < 0x400e8158 0xa 0x0 0x0 0x400e839c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1048 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1049 */
				phandle = < 0xb8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1051 */
			iomuxc_gpio_ad_19_gpio_mux3_io18: IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18 {
				pinmux = < 0x400e8158 0x5 0x0 0x0 0x400e839c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1052 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1053 */
				gpr = < 0x400e40ac 0x2 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1054 */
				phandle = < 0x1b2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1056 */
			iomuxc_gpio_ad_19_gpio_mux3_io18_cm7: IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18_CM7 {
				pinmux = < 0x400e8158 0x5 0x0 0x0 0x400e839c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1057 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1058 */
				gpr = < 0x400e40ac 0x2 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1059 */
				phandle = < 0x1f1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_19_SAI1_RX_BCLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1069 */
			iomuxc_gpio_ad_19_sai1_rx_bclk: IOMUXC_GPIO_AD_19_SAI1_RX_BCLK {
				pinmux = < 0x400e8158 0x0 0x400e8670 0x0 0x400e839c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1070 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1071 */
				phandle = < 0x14e >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_20_GPIO9_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1101 */
			iomuxc_gpio_ad_20_gpio9_io19: IOMUXC_GPIO_AD_20_GPIO9_IO19 {
				pinmux = < 0x400e815c 0xa 0x0 0x0 0x400e83a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1102 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1103 */
				phandle = < 0xb9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1105 */
			iomuxc_gpio_ad_20_gpio_mux3_io19: IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19 {
				pinmux = < 0x400e815c 0x5 0x0 0x0 0x400e83a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1106 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1107 */
				gpr = < 0x400e40ac 0x3 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1108 */
				phandle = < 0x1b3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1110 */
			iomuxc_gpio_ad_20_gpio_mux3_io19_cm7: IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19_CM7 {
				pinmux = < 0x400e815c 0x5 0x0 0x0 0x400e83a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1111 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1112 */
				gpr = < 0x400e40ac 0x3 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1113 */
				phandle = < 0x1f2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_20_SAI1_RX_DATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1123 */
			iomuxc_gpio_ad_20_sai1_rx_data00: IOMUXC_GPIO_AD_20_SAI1_RX_DATA00 {
				pinmux = < 0x400e815c 0x0 0x400e8674 0x0 0x400e83a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1124 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1125 */
				phandle = < 0x14f >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_21_GPIO9_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1151 */
			iomuxc_gpio_ad_21_gpio9_io20: IOMUXC_GPIO_AD_21_GPIO9_IO20 {
				pinmux = < 0x400e8160 0xa 0x0 0x0 0x400e83a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1152 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1153 */
				phandle = < 0xba >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1155 */
			iomuxc_gpio_ad_21_gpio_mux3_io20: IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20 {
				pinmux = < 0x400e8160 0x5 0x0 0x0 0x400e83a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1156 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1157 */
				gpr = < 0x400e40ac 0x4 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1158 */
				phandle = < 0x1b4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1160 */
			iomuxc_gpio_ad_21_gpio_mux3_io20_cm7: IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20_CM7 {
				pinmux = < 0x400e8160 0x5 0x0 0x0 0x400e83a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1161 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1162 */
				gpr = < 0x400e40ac 0x4 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1163 */
				phandle = < 0x1f3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_21_SAI1_TX_DATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1173 */
			iomuxc_gpio_ad_21_sai1_tx_data00: IOMUXC_GPIO_AD_21_SAI1_TX_DATA00 {
				pinmux = < 0x400e8160 0x0 0x0 0x0 0x400e83a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1174 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1175 */
				phandle = < 0x150 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_22_GPIO9_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1197 */
			iomuxc_gpio_ad_22_gpio9_io21: IOMUXC_GPIO_AD_22_GPIO9_IO21 {
				pinmux = < 0x400e8164 0xa 0x0 0x0 0x400e83a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1198 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1199 */
				phandle = < 0xbb >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1201 */
			iomuxc_gpio_ad_22_gpio_mux3_io21: IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21 {
				pinmux = < 0x400e8164 0x5 0x0 0x0 0x400e83a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1202 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1203 */
				gpr = < 0x400e40ac 0x5 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1204 */
				phandle = < 0x1b5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1206 */
			iomuxc_gpio_ad_22_gpio_mux3_io21_cm7: IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21_CM7 {
				pinmux = < 0x400e8164 0x5 0x0 0x0 0x400e83a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1207 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1208 */
				gpr = < 0x400e40ac 0x5 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1209 */
				phandle = < 0x1f4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_22_SAI1_TX_BCLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1219 */
			iomuxc_gpio_ad_22_sai1_tx_bclk: IOMUXC_GPIO_AD_22_SAI1_TX_BCLK {
				pinmux = < 0x400e8164 0x0 0x400e867c 0x0 0x400e83a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1220 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1221 */
				phandle = < 0x151 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_23_GPIO9_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1243 */
			iomuxc_gpio_ad_23_gpio9_io22: IOMUXC_GPIO_AD_23_GPIO9_IO22 {
				pinmux = < 0x400e8168 0xa 0x0 0x0 0x400e83ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1244 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1245 */
				phandle = < 0xbc >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1247 */
			iomuxc_gpio_ad_23_gpio_mux3_io22: IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22 {
				pinmux = < 0x400e8168 0x5 0x0 0x0 0x400e83ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1248 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1249 */
				gpr = < 0x400e40ac 0x6 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1250 */
				phandle = < 0x1b6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1252 */
			iomuxc_gpio_ad_23_gpio_mux3_io22_cm7: IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22_CM7 {
				pinmux = < 0x400e8168 0x5 0x0 0x0 0x400e83ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1253 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1254 */
				gpr = < 0x400e40ac 0x6 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1255 */
				phandle = < 0x1f5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_23_SAI1_TX_SYNC' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1265 */
			iomuxc_gpio_ad_23_sai1_tx_sync: IOMUXC_GPIO_AD_23_SAI1_TX_SYNC {
				pinmux = < 0x400e8168 0x0 0x400e8680 0x0 0x400e83ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1266 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1267 */
				phandle = < 0x152 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:316 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_24_GPIO9_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1289 */
			iomuxc_gpio_ad_24_gpio9_io23: IOMUXC_GPIO_AD_24_GPIO9_IO23 {
				pinmux = < 0x400e816c 0xa 0x0 0x0 0x400e83b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1290 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1291 */
				phandle = < 0xbd >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1293 */
			iomuxc_gpio_ad_24_gpio_mux3_io23: IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23 {
				pinmux = < 0x400e816c 0x5 0x0 0x0 0x400e83b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1294 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1295 */
				gpr = < 0x400e40ac 0x7 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1296 */
				phandle = < 0x1b7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1298 */
			iomuxc_gpio_ad_24_gpio_mux3_io23_cm7: IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23_CM7 {
				pinmux = < 0x400e816c 0x5 0x0 0x0 0x400e83b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1299 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1300 */
				gpr = < 0x400e40ac 0x7 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1301 */
				phandle = < 0x1f6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_24_LPUART1_TX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1315 */
			iomuxc_gpio_ad_24_lpuart1_tx: IOMUXC_GPIO_AD_24_LPUART1_TX {
				pinmux = < 0x400e816c 0x0 0x400e8620 0x0 0x400e83b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1316 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1317 */
				phandle = < 0x146 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:257 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_25_GPIO9_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1339 */
			iomuxc_gpio_ad_25_gpio9_io24: IOMUXC_GPIO_AD_25_GPIO9_IO24 {
				pinmux = < 0x400e8170 0xa 0x0 0x0 0x400e83b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1340 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1341 */
				phandle = < 0xbe >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1343 */
			iomuxc_gpio_ad_25_gpio_mux3_io24: IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24 {
				pinmux = < 0x400e8170 0x5 0x0 0x0 0x400e83b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1344 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1345 */
				gpr = < 0x400e40ac 0x8 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1346 */
				phandle = < 0x147 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:266 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1348 */
			iomuxc_gpio_ad_25_gpio_mux3_io24_cm7: IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24_CM7 {
				pinmux = < 0x400e8170 0x5 0x0 0x0 0x400e83b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1349 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1350 */
				gpr = < 0x400e40ac 0x8 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1351 */
				phandle = < 0x1f7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_25_LPUART1_RX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1365 */
			iomuxc_gpio_ad_25_lpuart1_rx: IOMUXC_GPIO_AD_25_LPUART1_RX {
				pinmux = < 0x400e8170 0x0 0x400e861c 0x0 0x400e83b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1366 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1367 */
				phandle = < 0x145 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:257 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_26_GPIO9_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1393 */
			iomuxc_gpio_ad_26_gpio9_io25: IOMUXC_GPIO_AD_26_GPIO9_IO25 {
				pinmux = < 0x400e8174 0xa 0x0 0x0 0x400e83b8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1394 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1395 */
				phandle = < 0xbf >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_26_GPIO_MUX3_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1397 */
			iomuxc_gpio_ad_26_gpio_mux3_io25: IOMUXC_GPIO_AD_26_GPIO_MUX3_IO25 {
				pinmux = < 0x400e8174 0x5 0x0 0x0 0x400e83b8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1398 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1399 */
				gpr = < 0x400e40ac 0x9 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1400 */
				phandle = < 0x1b8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_26_GPIO_MUX3_IO25_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1402 */
			iomuxc_gpio_ad_26_gpio_mux3_io25_cm7: IOMUXC_GPIO_AD_26_GPIO_MUX3_IO25_CM7 {
				pinmux = < 0x400e8174 0x5 0x0 0x0 0x400e83b8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1403 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1404 */
				gpr = < 0x400e40ac 0x9 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1405 */
				phandle = < 0x1f8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_27_GPIO9_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1447 */
			iomuxc_gpio_ad_27_gpio9_io26: IOMUXC_GPIO_AD_27_GPIO9_IO26 {
				pinmux = < 0x400e8178 0xa 0x0 0x0 0x400e83bc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1448 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1449 */
				phandle = < 0xc0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_27_GPIO_MUX3_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1451 */
			iomuxc_gpio_ad_27_gpio_mux3_io26: IOMUXC_GPIO_AD_27_GPIO_MUX3_IO26 {
				pinmux = < 0x400e8178 0x5 0x0 0x0 0x400e83bc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1452 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1453 */
				gpr = < 0x400e40ac 0xa 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1454 */
				phandle = < 0x1b9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_27_GPIO_MUX3_IO26_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1456 */
			iomuxc_gpio_ad_27_gpio_mux3_io26_cm7: IOMUXC_GPIO_AD_27_GPIO_MUX3_IO26_CM7 {
				pinmux = < 0x400e8178 0x5 0x0 0x0 0x400e83bc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1457 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1458 */
				gpr = < 0x400e40ac 0xa 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1459 */
				phandle = < 0x1f9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_28_GPIO9_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1497 */
			iomuxc_gpio_ad_28_gpio9_io27: IOMUXC_GPIO_AD_28_GPIO9_IO27 {
				pinmux = < 0x400e817c 0xa 0x0 0x0 0x400e83c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1498 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1499 */
				phandle = < 0xc1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_28_GPIO_MUX3_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1501 */
			iomuxc_gpio_ad_28_gpio_mux3_io27: IOMUXC_GPIO_AD_28_GPIO_MUX3_IO27 {
				pinmux = < 0x400e817c 0x5 0x0 0x0 0x400e83c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1502 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1503 */
				gpr = < 0x400e40ac 0xb 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1504 */
				phandle = < 0x1ba >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_28_GPIO_MUX3_IO27_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1506 */
			iomuxc_gpio_ad_28_gpio_mux3_io27_cm7: IOMUXC_GPIO_AD_28_GPIO_MUX3_IO27_CM7 {
				pinmux = < 0x400e817c 0x5 0x0 0x0 0x400e83c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1507 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1508 */
				gpr = < 0x400e40ac 0xb 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1509 */
				phandle = < 0x1fa >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_28_LPSPI1_SCK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1515 */
			iomuxc_gpio_ad_28_lpspi1_sck: IOMUXC_GPIO_AD_28_LPSPI1_SCK {
				pinmux = < 0x400e817c 0x0 0x400e85d0 0x1 0x400e83c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1516 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1517 */
				phandle = < 0x142 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:246 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_29_GPIO9_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1555 */
			iomuxc_gpio_ad_29_gpio9_io28: IOMUXC_GPIO_AD_29_GPIO9_IO28 {
				pinmux = < 0x400e8180 0xa 0x0 0x0 0x400e83c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1556 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1557 */
				phandle = < 0xc2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_29_GPIO_MUX3_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1559 */
			iomuxc_gpio_ad_29_gpio_mux3_io28: IOMUXC_GPIO_AD_29_GPIO_MUX3_IO28 {
				pinmux = < 0x400e8180 0x5 0x0 0x0 0x400e83c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1560 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1561 */
				gpr = < 0x400e40ac 0xc 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1562 */
				phandle = < 0x1bb >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_29_GPIO_MUX3_IO28_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1564 */
			iomuxc_gpio_ad_29_gpio_mux3_io28_cm7: IOMUXC_GPIO_AD_29_GPIO_MUX3_IO28_CM7 {
				pinmux = < 0x400e8180 0x5 0x0 0x0 0x400e83c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1565 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1566 */
				gpr = < 0x400e40ac 0xc 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1567 */
				phandle = < 0x1fb >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_29_LPSPI1_PCS0' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1573 */
			iomuxc_gpio_ad_29_lpspi1_pcs0: IOMUXC_GPIO_AD_29_LPSPI1_PCS0 {
				pinmux = < 0x400e8180 0x0 0x400e85cc 0x1 0x400e83c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1574 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1575 */
				phandle = < 0x141 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:246 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_30_GPIO9_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1605 */
			iomuxc_gpio_ad_30_gpio9_io29: IOMUXC_GPIO_AD_30_GPIO9_IO29 {
				pinmux = < 0x400e8184 0xa 0x0 0x0 0x400e83c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1606 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1607 */
				phandle = < 0xc3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_30_GPIO_MUX3_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1609 */
			iomuxc_gpio_ad_30_gpio_mux3_io29: IOMUXC_GPIO_AD_30_GPIO_MUX3_IO29 {
				pinmux = < 0x400e8184 0x5 0x0 0x0 0x400e83c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1610 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1611 */
				gpr = < 0x400e40ac 0xd 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1612 */
				phandle = < 0x1bc >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_30_GPIO_MUX3_IO29_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1614 */
			iomuxc_gpio_ad_30_gpio_mux3_io29_cm7: IOMUXC_GPIO_AD_30_GPIO_MUX3_IO29_CM7 {
				pinmux = < 0x400e8184 0x5 0x0 0x0 0x400e83c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1615 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1616 */
				gpr = < 0x400e40ac 0xd 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1617 */
				phandle = < 0x1fc >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_30_LPSPI1_SDO' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1623 */
			iomuxc_gpio_ad_30_lpspi1_sdo: IOMUXC_GPIO_AD_30_LPSPI1_SDO {
				pinmux = < 0x400e8184 0x0 0x400e85d8 0x1 0x400e83c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1624 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1625 */
				phandle = < 0x144 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:246 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_31_GPIO9_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1655 */
			iomuxc_gpio_ad_31_gpio9_io30: IOMUXC_GPIO_AD_31_GPIO9_IO30 {
				pinmux = < 0x400e8188 0xa 0x0 0x0 0x400e83cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1656 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1657 */
				phandle = < 0xc4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_31_GPIO_MUX3_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1659 */
			iomuxc_gpio_ad_31_gpio_mux3_io30: IOMUXC_GPIO_AD_31_GPIO_MUX3_IO30 {
				pinmux = < 0x400e8188 0x5 0x0 0x0 0x400e83cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1660 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1661 */
				gpr = < 0x400e40ac 0xe 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1662 */
				phandle = < 0x1bd >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_31_GPIO_MUX3_IO30_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1664 */
			iomuxc_gpio_ad_31_gpio_mux3_io30_cm7: IOMUXC_GPIO_AD_31_GPIO_MUX3_IO30_CM7 {
				pinmux = < 0x400e8188 0x5 0x0 0x0 0x400e83cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1665 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1666 */
				gpr = < 0x400e40ac 0xe 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1667 */
				phandle = < 0x1fd >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_31_LPSPI1_SDI' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1673 */
			iomuxc_gpio_ad_31_lpspi1_sdi: IOMUXC_GPIO_AD_31_LPSPI1_SDI {
				pinmux = < 0x400e8188 0x0 0x400e85d4 0x1 0x400e83cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1674 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1675 */
				phandle = < 0x143 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:246 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_32_GPIO9_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1701 */
			iomuxc_gpio_ad_32_gpio9_io31: IOMUXC_GPIO_AD_32_GPIO9_IO31 {
				pinmux = < 0x400e818c 0xa 0x0 0x0 0x400e83d0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1702 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1703 */
				phandle = < 0xc5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:657 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1705 */
			iomuxc_gpio_ad_32_gpio_mux3_io31: IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31 {
				pinmux = < 0x400e818c 0x5 0x0 0x0 0x400e83d0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1706 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1707 */
				gpr = < 0x400e40ac 0xf 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1708 */
				phandle = < 0x1be >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1710 */
			iomuxc_gpio_ad_32_gpio_mux3_io31_cm7: IOMUXC_GPIO_AD_32_GPIO_MUX3_IO31_CM7 {
				pinmux = < 0x400e818c 0x5 0x0 0x0 0x400e83d0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1711 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1712 */
				gpr = < 0x400e40ac 0xf 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1713 */
				phandle = < 0x15d >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:354 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_33_GPIO10_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1751 */
			iomuxc_gpio_ad_33_gpio10_io00: IOMUXC_GPIO_AD_33_GPIO10_IO00 {
				pinmux = < 0x400e8190 0xa 0x0 0x0 0x400e83d4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1752 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1753 */
				phandle = < 0xc6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_33_GPIO_MUX4_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1755 */
			iomuxc_gpio_ad_33_gpio_mux4_io00: IOMUXC_GPIO_AD_33_GPIO_MUX4_IO00 {
				pinmux = < 0x400e8190 0x5 0x0 0x0 0x400e83d4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1756 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1757 */
				phandle = < 0x25 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_34_GPIO10_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1801 */
			iomuxc_gpio_ad_34_gpio10_io01: IOMUXC_GPIO_AD_34_GPIO10_IO01 {
				pinmux = < 0x400e8194 0xa 0x0 0x0 0x400e83d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1802 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1803 */
				phandle = < 0xc7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_34_GPIO_MUX4_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1805 */
			iomuxc_gpio_ad_34_gpio_mux4_io01: IOMUXC_GPIO_AD_34_GPIO_MUX4_IO01 {
				pinmux = < 0x400e8194 0x5 0x0 0x0 0x400e83d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1806 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1807 */
				phandle = < 0x26 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_34_USDHC1_VSELECT' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1821 */
			iomuxc_gpio_ad_34_usdhc1_vselect: IOMUXC_GPIO_AD_34_USDHC1_VSELECT {
				pinmux = < 0x400e8194 0x4 0x0 0x0 0x400e83d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1822 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1823 */
				phandle = < 0x15c >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:354 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_35_GPIO10_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1855 */
			iomuxc_gpio_ad_35_gpio10_io02: IOMUXC_GPIO_AD_35_GPIO10_IO02 {
				pinmux = < 0x400e8198 0xa 0x0 0x0 0x400e83dc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1856 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1857 */
				phandle = < 0xc8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_AD_35_GPIO_MUX4_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1859 */
			iomuxc_gpio_ad_35_gpio_mux4_io02: IOMUXC_GPIO_AD_35_GPIO_MUX4_IO02 {
				pinmux = < 0x400e8198 0x5 0x0 0x0 0x400e83dc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1860 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1861 */
				phandle = < 0x27 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_00_ENET_1G_RX_EN' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1889 */
			iomuxc_gpio_disp_b1_00_enet_1g_rx_en: IOMUXC_GPIO_DISP_B1_00_ENET_1G_RX_EN {
				pinmux = < 0x400e81e4 0x1 0x400e84e0 0x2 0x400e8428 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1890 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1891 */
				phandle = < 0x12f >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_00_GPIO10_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1897 */
			iomuxc_gpio_disp_b1_00_gpio10_io21: IOMUXC_GPIO_DISP_B1_00_GPIO10_IO21 {
				pinmux = < 0x400e81e4 0xa 0x0 0x0 0x400e8428 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1898 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1899 */
				phandle = < 0xdb >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_00_GPIO_MUX4_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1901 */
			iomuxc_gpio_disp_b1_00_gpio_mux4_io21: IOMUXC_GPIO_DISP_B1_00_GPIO_MUX4_IO21 {
				pinmux = < 0x400e81e4 0x5 0x0 0x0 0x400e8428 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1902 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1903 */
				phandle = < 0x3a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_01_ENET_1G_RX_CLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1924 */
			iomuxc_gpio_disp_b1_01_enet_1g_rx_clk: IOMUXC_GPIO_DISP_B1_01_ENET_1G_RX_CLK {
				pinmux = < 0x400e81e8 0x1 0x400e84cc 0x2 0x400e842c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1925 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1926 */
				phandle = < 0x125 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:94 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_01_GPIO10_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1940 */
			iomuxc_gpio_disp_b1_01_gpio10_io22: IOMUXC_GPIO_DISP_B1_01_GPIO10_IO22 {
				pinmux = < 0x400e81e8 0xa 0x0 0x0 0x400e842c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1941 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1942 */
				phandle = < 0xdc >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_01_GPIO_MUX4_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1944 */
			iomuxc_gpio_disp_b1_01_gpio_mux4_io22: IOMUXC_GPIO_DISP_B1_01_GPIO_MUX4_IO22 {
				pinmux = < 0x400e81e8 0x5 0x0 0x0 0x400e842c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1945 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1946 */
				phandle = < 0x3b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_02_ENET_1G_RDATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1967 */
			iomuxc_gpio_disp_b1_02_enet_1g_rdata00: IOMUXC_GPIO_DISP_B1_02_ENET_1G_RDATA00 {
				pinmux = < 0x400e81ec 0x1 0x400e84d0 0x2 0x400e8430 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1968 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1969 */
				phandle = < 0x12b >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_02_GPIO10_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1975 */
			iomuxc_gpio_disp_b1_02_gpio10_io23: IOMUXC_GPIO_DISP_B1_02_GPIO10_IO23 {
				pinmux = < 0x400e81ec 0xa 0x0 0x0 0x400e8430 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1976 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1977 */
				phandle = < 0xdd >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_02_GPIO_MUX4_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1979 */
			iomuxc_gpio_disp_b1_02_gpio_mux4_io23: IOMUXC_GPIO_DISP_B1_02_GPIO_MUX4_IO23 {
				pinmux = < 0x400e81ec 0x5 0x0 0x0 0x400e8430 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1980 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:1981 */
				phandle = < 0x3c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_03_ENET_1G_RDATA01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2010 */
			iomuxc_gpio_disp_b1_03_enet_1g_rdata01: IOMUXC_GPIO_DISP_B1_03_ENET_1G_RDATA01 {
				pinmux = < 0x400e81f0 0x1 0x400e84d4 0x2 0x400e8434 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2011 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2012 */
				phandle = < 0x12c >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_03_GPIO10_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2018 */
			iomuxc_gpio_disp_b1_03_gpio10_io24: IOMUXC_GPIO_DISP_B1_03_GPIO10_IO24 {
				pinmux = < 0x400e81f0 0xa 0x0 0x0 0x400e8434 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2019 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2020 */
				phandle = < 0xde >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_03_GPIO_MUX4_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2022 */
			iomuxc_gpio_disp_b1_03_gpio_mux4_io24: IOMUXC_GPIO_DISP_B1_03_GPIO_MUX4_IO24 {
				pinmux = < 0x400e81f0 0x5 0x0 0x0 0x400e8434 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2023 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2024 */
				phandle = < 0x3d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_04_ENET_1G_RDATA02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2053 */
			iomuxc_gpio_disp_b1_04_enet_1g_rdata02: IOMUXC_GPIO_DISP_B1_04_ENET_1G_RDATA02 {
				pinmux = < 0x400e81f4 0x1 0x400e84d8 0x2 0x400e8438 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2054 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2055 */
				phandle = < 0x12d >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_04_GPIO10_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2061 */
			iomuxc_gpio_disp_b1_04_gpio10_io25: IOMUXC_GPIO_DISP_B1_04_GPIO10_IO25 {
				pinmux = < 0x400e81f4 0xa 0x0 0x0 0x400e8438 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2062 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2063 */
				phandle = < 0xdf >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_04_GPIO_MUX4_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2065 */
			iomuxc_gpio_disp_b1_04_gpio_mux4_io25: IOMUXC_GPIO_DISP_B1_04_GPIO_MUX4_IO25 {
				pinmux = < 0x400e81f4 0x5 0x0 0x0 0x400e8438 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2066 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2067 */
				phandle = < 0x3e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_05_ENET_1G_RDATA03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2096 */
			iomuxc_gpio_disp_b1_05_enet_1g_rdata03: IOMUXC_GPIO_DISP_B1_05_ENET_1G_RDATA03 {
				pinmux = < 0x400e81f8 0x1 0x400e84dc 0x2 0x400e843c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2097 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2098 */
				phandle = < 0x12e >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:114 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_05_GPIO10_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2104 */
			iomuxc_gpio_disp_b1_05_gpio10_io26: IOMUXC_GPIO_DISP_B1_05_GPIO10_IO26 {
				pinmux = < 0x400e81f8 0xa 0x0 0x0 0x400e843c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2105 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2106 */
				phandle = < 0xe0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_05_GPIO_MUX4_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2108 */
			iomuxc_gpio_disp_b1_05_gpio_mux4_io26: IOMUXC_GPIO_DISP_B1_05_GPIO_MUX4_IO26 {
				pinmux = < 0x400e81f8 0x5 0x0 0x0 0x400e843c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2109 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2110 */
				phandle = < 0x3f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_06_ENET_1G_TDATA03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2139 */
			iomuxc_gpio_disp_b1_06_enet_1g_tdata03: IOMUXC_GPIO_DISP_B1_06_ENET_1G_TDATA03 {
				pinmux = < 0x400e81fc 0x1 0x0 0x0 0x400e8440 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2140 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2141 */
				phandle = < 0x129 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_06_GPIO10_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2147 */
			iomuxc_gpio_disp_b1_06_gpio10_io27: IOMUXC_GPIO_DISP_B1_06_GPIO10_IO27 {
				pinmux = < 0x400e81fc 0xa 0x0 0x0 0x400e8440 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2148 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2149 */
				phandle = < 0xe1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_06_GPIO_MUX4_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2151 */
			iomuxc_gpio_disp_b1_06_gpio_mux4_io27: IOMUXC_GPIO_DISP_B1_06_GPIO_MUX4_IO27 {
				pinmux = < 0x400e81fc 0x5 0x0 0x0 0x400e8440 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2152 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2153 */
				phandle = < 0x40 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_07_ENET_1G_TDATA02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2186 */
			iomuxc_gpio_disp_b1_07_enet_1g_tdata02: IOMUXC_GPIO_DISP_B1_07_ENET_1G_TDATA02 {
				pinmux = < 0x400e8200 0x1 0x0 0x0 0x400e8444 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2187 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2188 */
				phandle = < 0x128 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_07_GPIO10_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2194 */
			iomuxc_gpio_disp_b1_07_gpio10_io28: IOMUXC_GPIO_DISP_B1_07_GPIO10_IO28 {
				pinmux = < 0x400e8200 0xa 0x0 0x0 0x400e8444 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2195 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2196 */
				phandle = < 0xe2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_07_GPIO_MUX4_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2198 */
			iomuxc_gpio_disp_b1_07_gpio_mux4_io28: IOMUXC_GPIO_DISP_B1_07_GPIO_MUX4_IO28 {
				pinmux = < 0x400e8200 0x5 0x0 0x0 0x400e8444 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2199 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2200 */
				phandle = < 0x41 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_08_ENET_1G_TDATA01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2233 */
			iomuxc_gpio_disp_b1_08_enet_1g_tdata01: IOMUXC_GPIO_DISP_B1_08_ENET_1G_TDATA01 {
				pinmux = < 0x400e8204 0x1 0x0 0x0 0x400e8448 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2234 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2235 */
				phandle = < 0x127 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_08_GPIO10_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2241 */
			iomuxc_gpio_disp_b1_08_gpio10_io29: IOMUXC_GPIO_DISP_B1_08_GPIO10_IO29 {
				pinmux = < 0x400e8204 0xa 0x0 0x0 0x400e8448 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2242 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2243 */
				phandle = < 0xe3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_08_GPIO_MUX4_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2245 */
			iomuxc_gpio_disp_b1_08_gpio_mux4_io29: IOMUXC_GPIO_DISP_B1_08_GPIO_MUX4_IO29 {
				pinmux = < 0x400e8204 0x5 0x0 0x0 0x400e8448 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2246 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2247 */
				phandle = < 0x42 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_09_ENET_1G_TDATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2280 */
			iomuxc_gpio_disp_b1_09_enet_1g_tdata00: IOMUXC_GPIO_DISP_B1_09_ENET_1G_TDATA00 {
				pinmux = < 0x400e8208 0x1 0x0 0x0 0x400e844c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2281 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2282 */
				phandle = < 0x126 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_09_GPIO10_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2288 */
			iomuxc_gpio_disp_b1_09_gpio10_io30: IOMUXC_GPIO_DISP_B1_09_GPIO10_IO30 {
				pinmux = < 0x400e8208 0xa 0x0 0x0 0x400e844c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2289 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2290 */
				phandle = < 0xe4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_09_GPIO_MUX4_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2292 */
			iomuxc_gpio_disp_b1_09_gpio_mux4_io30: IOMUXC_GPIO_DISP_B1_09_GPIO_MUX4_IO30 {
				pinmux = < 0x400e8208 0x5 0x0 0x0 0x400e844c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2293 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2294 */
				phandle = < 0x43 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_10_ENET_1G_TX_EN' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2327 */
			iomuxc_gpio_disp_b1_10_enet_1g_tx_en: IOMUXC_GPIO_DISP_B1_10_ENET_1G_TX_EN {
				pinmux = < 0x400e820c 0x1 0x0 0x0 0x400e8450 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2328 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2329 */
				phandle = < 0x12a >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:103 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_10_GPIO10_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2335 */
			iomuxc_gpio_disp_b1_10_gpio10_io31: IOMUXC_GPIO_DISP_B1_10_GPIO10_IO31 {
				pinmux = < 0x400e820c 0xa 0x0 0x0 0x400e8450 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2336 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2337 */
				phandle = < 0xe5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_10_GPIO_MUX4_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2339 */
			iomuxc_gpio_disp_b1_10_gpio_mux4_io31: IOMUXC_GPIO_DISP_B1_10_GPIO_MUX4_IO31 {
				pinmux = < 0x400e820c 0x5 0x0 0x0 0x400e8450 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2340 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2341 */
				phandle = < 0x44 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_11_ENET_1G_TX_CLK_IO' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2378 */
			iomuxc_gpio_disp_b1_11_enet_1g_tx_clk_io: IOMUXC_GPIO_DISP_B1_11_ENET_1G_TX_CLK_IO {
				pinmux = < 0x400e8210 0x1 0x400e84e8 0x2 0x400e8454 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2379 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2380 */
				phandle = < 0x124 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:94 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_11_GPIO11_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2390 */
			iomuxc_gpio_disp_b1_11_gpio11_io00: IOMUXC_GPIO_DISP_B1_11_GPIO11_IO00 {
				pinmux = < 0x400e8210 0xa 0x0 0x0 0x400e8454 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2391 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2392 */
				phandle = < 0xe6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B1_11_GPIO_MUX5_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2394 */
			iomuxc_gpio_disp_b1_11_gpio_mux5_io00: IOMUXC_GPIO_DISP_B1_11_GPIO_MUX5_IO00 {
				pinmux = < 0x400e8210 0x5 0x0 0x0 0x400e8454 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2395 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2396 */
				phandle = < 0x45 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_00_GPIO11_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2429 */
			iomuxc_gpio_disp_b2_00_gpio11_io01: IOMUXC_GPIO_DISP_B2_00_GPIO11_IO01 {
				pinmux = < 0x400e8214 0xa 0x0 0x0 0x400e8458 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2430 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2431 */
				phandle = < 0xe7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_00_GPIO_MUX5_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2433 */
			iomuxc_gpio_disp_b2_00_gpio_mux5_io01: IOMUXC_GPIO_DISP_B2_00_GPIO_MUX5_IO01 {
				pinmux = < 0x400e8214 0x5 0x0 0x0 0x400e8458 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2434 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2435 */
				phandle = < 0x46 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_01_GPIO11_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2469 */
			iomuxc_gpio_disp_b2_01_gpio11_io02: IOMUXC_GPIO_DISP_B2_01_GPIO11_IO02 {
				pinmux = < 0x400e8218 0xa 0x0 0x0 0x400e845c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2470 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2471 */
				phandle = < 0xe8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_01_GPIO_MUX5_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2473 */
			iomuxc_gpio_disp_b2_01_gpio_mux5_io02: IOMUXC_GPIO_DISP_B2_01_GPIO_MUX5_IO02 {
				pinmux = < 0x400e8218 0x5 0x0 0x0 0x400e845c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2474 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2475 */
				phandle = < 0x47 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_02_ENET_TDATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2513 */
			iomuxc_gpio_disp_b2_02_enet_tdata00: IOMUXC_GPIO_DISP_B2_02_ENET_TDATA00 {
				pinmux = < 0x400e821c 0x1 0x0 0x0 0x400e8460 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2514 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2515 */
				phandle = < 0x11e >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:66 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_02_GPIO11_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2517 */
			iomuxc_gpio_disp_b2_02_gpio11_io03: IOMUXC_GPIO_DISP_B2_02_GPIO11_IO03 {
				pinmux = < 0x400e821c 0xa 0x0 0x0 0x400e8460 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2518 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2519 */
				phandle = < 0xe9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_02_GPIO_MUX5_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2521 */
			iomuxc_gpio_disp_b2_02_gpio_mux5_io03: IOMUXC_GPIO_DISP_B2_02_GPIO_MUX5_IO03 {
				pinmux = < 0x400e821c 0x5 0x0 0x0 0x400e8460 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2522 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2523 */
				phandle = < 0x48 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_03_ENET_TDATA01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2553 */
			iomuxc_gpio_disp_b2_03_enet_tdata01: IOMUXC_GPIO_DISP_B2_03_ENET_TDATA01 {
				pinmux = < 0x400e8220 0x1 0x0 0x0 0x400e8464 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2554 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2555 */
				phandle = < 0x11f >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:66 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_03_GPIO11_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2557 */
			iomuxc_gpio_disp_b2_03_gpio11_io04: IOMUXC_GPIO_DISP_B2_03_GPIO11_IO04 {
				pinmux = < 0x400e8220 0xa 0x0 0x0 0x400e8464 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2558 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2559 */
				phandle = < 0xea >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_03_GPIO_MUX5_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2561 */
			iomuxc_gpio_disp_b2_03_gpio_mux5_io04: IOMUXC_GPIO_DISP_B2_03_GPIO_MUX5_IO04 {
				pinmux = < 0x400e8220 0x5 0x0 0x0 0x400e8464 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2562 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2563 */
				phandle = < 0x49 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_04_ENET_TX_EN' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2589 */
			iomuxc_gpio_disp_b2_04_enet_tx_en: IOMUXC_GPIO_DISP_B2_04_ENET_TX_EN {
				pinmux = < 0x400e8224 0x1 0x0 0x0 0x400e8468 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2590 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2591 */
				phandle = < 0x120 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:66 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_04_GPIO11_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2593 */
			iomuxc_gpio_disp_b2_04_gpio11_io05: IOMUXC_GPIO_DISP_B2_04_GPIO11_IO05 {
				pinmux = < 0x400e8224 0xa 0x0 0x0 0x400e8468 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2594 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2595 */
				phandle = < 0xeb >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_04_GPIO_MUX5_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2597 */
			iomuxc_gpio_disp_b2_04_gpio_mux5_io05: IOMUXC_GPIO_DISP_B2_04_GPIO_MUX5_IO05 {
				pinmux = < 0x400e8224 0x5 0x0 0x0 0x400e8468 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2598 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2599 */
				phandle = < 0x4a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_05_ENET_REF_CLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2625 */
			iomuxc_gpio_disp_b2_05_enet_ref_clk: IOMUXC_GPIO_DISP_B2_05_ENET_REF_CLK {
				pinmux = < 0x400e8228 0x2 0x400e84a8 0x1 0x400e846c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2626 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2627 */
				phandle = < 0x121 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:74 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_05_GPIO11_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2633 */
			iomuxc_gpio_disp_b2_05_gpio11_io06: IOMUXC_GPIO_DISP_B2_05_GPIO11_IO06 {
				pinmux = < 0x400e8228 0xa 0x0 0x0 0x400e846c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2634 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2635 */
				phandle = < 0xec >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_05_GPIO_MUX5_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2637 */
			iomuxc_gpio_disp_b2_05_gpio_mux5_io06: IOMUXC_GPIO_DISP_B2_05_GPIO_MUX5_IO06 {
				pinmux = < 0x400e8228 0x5 0x0 0x0 0x400e846c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2638 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2639 */
				phandle = < 0x4b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_06_ENET_RDATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2661 */
			iomuxc_gpio_disp_b2_06_enet_rdata00: IOMUXC_GPIO_DISP_B2_06_ENET_RDATA00 {
				pinmux = < 0x400e822c 0x1 0x400e84b0 0x1 0x400e8470 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2662 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2663 */
				phandle = < 0x11c >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:50 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_06_GPIO11_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2665 */
			iomuxc_gpio_disp_b2_06_gpio11_io07: IOMUXC_GPIO_DISP_B2_06_GPIO11_IO07 {
				pinmux = < 0x400e822c 0xa 0x0 0x0 0x400e8470 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2666 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2667 */
				phandle = < 0xed >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_06_GPIO_MUX5_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2669 */
			iomuxc_gpio_disp_b2_06_gpio_mux5_io07: IOMUXC_GPIO_DISP_B2_06_GPIO_MUX5_IO07 {
				pinmux = < 0x400e822c 0x5 0x0 0x0 0x400e8470 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2670 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2671 */
				phandle = < 0x4c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_07_ENET_RDATA01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2693 */
			iomuxc_gpio_disp_b2_07_enet_rdata01: IOMUXC_GPIO_DISP_B2_07_ENET_RDATA01 {
				pinmux = < 0x400e8230 0x1 0x400e84b4 0x1 0x400e8474 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2694 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2695 */
				phandle = < 0x11d >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:50 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_07_GPIO11_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2697 */
			iomuxc_gpio_disp_b2_07_gpio11_io08: IOMUXC_GPIO_DISP_B2_07_GPIO11_IO08 {
				pinmux = < 0x400e8230 0xa 0x0 0x0 0x400e8474 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2698 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2699 */
				phandle = < 0xee >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_07_GPIO_MUX5_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2701 */
			iomuxc_gpio_disp_b2_07_gpio_mux5_io08: IOMUXC_GPIO_DISP_B2_07_GPIO_MUX5_IO08 {
				pinmux = < 0x400e8230 0x5 0x0 0x0 0x400e8474 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2702 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2703 */
				phandle = < 0x4d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_08_ENET_RX_EN' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2725 */
			iomuxc_gpio_disp_b2_08_enet_rx_en: IOMUXC_GPIO_DISP_B2_08_ENET_RX_EN {
				pinmux = < 0x400e8234 0x1 0x400e84b8 0x1 0x400e8478 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2726 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2727 */
				phandle = < 0x11a >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:41 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_08_GPIO11_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2729 */
			iomuxc_gpio_disp_b2_08_gpio11_io09: IOMUXC_GPIO_DISP_B2_08_GPIO11_IO09 {
				pinmux = < 0x400e8234 0xa 0x0 0x0 0x400e8478 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2730 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2731 */
				phandle = < 0xef >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_08_GPIO_MUX5_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2733 */
			iomuxc_gpio_disp_b2_08_gpio_mux5_io09: IOMUXC_GPIO_DISP_B2_08_GPIO_MUX5_IO09 {
				pinmux = < 0x400e8234 0x5 0x0 0x0 0x400e8478 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2734 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2735 */
				phandle = < 0x4e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_09_ENET_RX_ER' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2761 */
			iomuxc_gpio_disp_b2_09_enet_rx_er: IOMUXC_GPIO_DISP_B2_09_ENET_RX_ER {
				pinmux = < 0x400e8238 0x1 0x400e84bc 0x1 0x400e847c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2762 */
				pin-pue;                                               /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2763 */
				phandle = < 0x11b >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:41 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_09_GPIO11_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2765 */
			iomuxc_gpio_disp_b2_09_gpio11_io10: IOMUXC_GPIO_DISP_B2_09_GPIO11_IO10 {
				pinmux = < 0x400e8238 0xa 0x0 0x0 0x400e847c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2766 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2767 */
				phandle = < 0xf0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_09_GPIO_MUX5_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2769 */
			iomuxc_gpio_disp_b2_09_gpio_mux5_io10: IOMUXC_GPIO_DISP_B2_09_GPIO_MUX5_IO10 {
				pinmux = < 0x400e8238 0x5 0x0 0x0 0x400e847c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2770 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2771 */
				phandle = < 0x4f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_10_GPIO11_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2793 */
			iomuxc_gpio_disp_b2_10_gpio11_io11: IOMUXC_GPIO_DISP_B2_10_GPIO11_IO11 {
				pinmux = < 0x400e823c 0xa 0x0 0x0 0x400e8480 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2794 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2795 */
				phandle = < 0xf1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2797 */
			iomuxc_gpio_disp_b2_10_gpio_mux5_io11: IOMUXC_GPIO_DISP_B2_10_GPIO_MUX5_IO11 {
				pinmux = < 0x400e823c 0x5 0x0 0x0 0x400e8480 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2798 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2799 */
				phandle = < 0x50 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_10_LPUART2_TX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2805 */
			iomuxc_gpio_disp_b2_10_lpuart2_tx: IOMUXC_GPIO_DISP_B2_10_LPUART2_TX {
				pinmux = < 0x400e823c 0x2 0x0 0x0 0x400e8480 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2806 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2807 */
				phandle = < 0x149 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:281 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_11_GPIO11_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2839 */
			iomuxc_gpio_disp_b2_11_gpio11_io12: IOMUXC_GPIO_DISP_B2_11_GPIO11_IO12 {
				pinmux = < 0x400e8240 0xa 0x0 0x0 0x400e8484 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2840 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2841 */
				phandle = < 0xf2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2843 */
			iomuxc_gpio_disp_b2_11_gpio_mux5_io12: IOMUXC_GPIO_DISP_B2_11_GPIO_MUX5_IO12 {
				pinmux = < 0x400e8240 0x5 0x0 0x0 0x400e8484 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2844 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2845 */
				phandle = < 0x51 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_11_LPUART2_RX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2851 */
			iomuxc_gpio_disp_b2_11_lpuart2_rx: IOMUXC_GPIO_DISP_B2_11_LPUART2_RX {
				pinmux = < 0x400e8240 0x2 0x0 0x0 0x400e8484 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2852 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2853 */
				phandle = < 0x148 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:281 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_12_GPIO11_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2889 */
			iomuxc_gpio_disp_b2_12_gpio11_io13: IOMUXC_GPIO_DISP_B2_12_GPIO11_IO13 {
				pinmux = < 0x400e8244 0xa 0x0 0x0 0x400e8488 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2890 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2891 */
				phandle = < 0xf3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2893 */
			iomuxc_gpio_disp_b2_12_gpio_mux5_io13: IOMUXC_GPIO_DISP_B2_12_GPIO_MUX5_IO13 {
				pinmux = < 0x400e8244 0x5 0x0 0x0 0x400e8488 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2894 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2895 */
				phandle = < 0x52 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_12_LPUART2_CTS_B' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2905 */
			iomuxc_gpio_disp_b2_12_lpuart2_cts_b: IOMUXC_GPIO_DISP_B2_12_LPUART2_CTS_B {
				pinmux = < 0x400e8244 0x3 0x0 0x0 0x400e8488 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2906 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2907 */
				phandle = < 0x14a >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:305 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_13_GPIO11_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2939 */
			iomuxc_gpio_disp_b2_13_gpio11_io14: IOMUXC_GPIO_DISP_B2_13_GPIO11_IO14 {
				pinmux = < 0x400e8248 0xa 0x0 0x0 0x400e848c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2940 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2941 */
				phandle = < 0xf4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_13_GPIO_MUX5_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2943 */
			iomuxc_gpio_disp_b2_13_gpio_mux5_io14: IOMUXC_GPIO_DISP_B2_13_GPIO_MUX5_IO14 {
				pinmux = < 0x400e8248 0x5 0x0 0x0 0x400e848c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2944 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2945 */
				phandle = < 0x53 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_13_LPUART2_RTS_B' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2955 */
			iomuxc_gpio_disp_b2_13_lpuart2_rts_b: IOMUXC_GPIO_DISP_B2_13_LPUART2_RTS_B {
				pinmux = < 0x400e8248 0x3 0x0 0x0 0x400e848c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2956 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2957 */
				phandle = < 0x14b >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:305 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_14_GPIO11_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2979 */
			iomuxc_gpio_disp_b2_14_gpio11_io15: IOMUXC_GPIO_DISP_B2_14_GPIO11_IO15 {
				pinmux = < 0x400e824c 0xa 0x0 0x0 0x400e8490 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2980 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2981 */
				phandle = < 0xf5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_14_GPIO_MUX5_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2983 */
			iomuxc_gpio_disp_b2_14_gpio_mux5_io15: IOMUXC_GPIO_DISP_B2_14_GPIO_MUX5_IO15 {
				pinmux = < 0x400e824c 0x5 0x0 0x0 0x400e8490 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2984 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:2985 */
				phandle = < 0x54 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_15_GPIO11_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3015 */
			iomuxc_gpio_disp_b2_15_gpio11_io16: IOMUXC_GPIO_DISP_B2_15_GPIO11_IO16 {
				pinmux = < 0x400e8250 0xa 0x0 0x0 0x400e8494 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3016 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3017 */
				phandle = < 0xf6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:318 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_DISP_B2_15_GPIO_MUX5_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3019 */
			iomuxc_gpio_disp_b2_15_gpio_mux5_io16: IOMUXC_GPIO_DISP_B2_15_GPIO_MUX5_IO16 {
				pinmux = < 0x400e8250 0x5 0x0 0x0 0x400e8494 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3020 */
				pin-pue;                                        /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3021 */
				phandle = < 0x55 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:548 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_00_GPIO7_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3055 */
			iomuxc_gpio_emc_b1_00_gpio7_io00: IOMUXC_GPIO_EMC_B1_00_GPIO7_IO00 {
				pinmux = < 0x400e8010 0xa 0x0 0x0 0x400e8254 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3056 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3057 */
				phandle = < 0x66 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_00_GPIO_MUX1_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3059 */
			iomuxc_gpio_emc_b1_00_gpio_mux1_io00: IOMUXC_GPIO_EMC_B1_00_GPIO_MUX1_IO00 {
				pinmux = < 0x400e8010 0x5 0x0 0x0 0x400e8254 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3060 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3061 */
				phandle = < 0x5 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_01_GPIO7_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3075 */
			iomuxc_gpio_emc_b1_01_gpio7_io01: IOMUXC_GPIO_EMC_B1_01_GPIO7_IO01 {
				pinmux = < 0x400e8014 0xa 0x0 0x0 0x400e8258 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3076 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3077 */
				phandle = < 0x67 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_01_GPIO_MUX1_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3079 */
			iomuxc_gpio_emc_b1_01_gpio_mux1_io01: IOMUXC_GPIO_EMC_B1_01_GPIO_MUX1_IO01 {
				pinmux = < 0x400e8014 0x5 0x0 0x0 0x400e8258 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3080 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3081 */
				phandle = < 0x6 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_02_GPIO7_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3095 */
			iomuxc_gpio_emc_b1_02_gpio7_io02: IOMUXC_GPIO_EMC_B1_02_GPIO7_IO02 {
				pinmux = < 0x400e8018 0xa 0x0 0x0 0x400e825c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3096 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3097 */
				phandle = < 0x68 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_02_GPIO_MUX1_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3099 */
			iomuxc_gpio_emc_b1_02_gpio_mux1_io02: IOMUXC_GPIO_EMC_B1_02_GPIO_MUX1_IO02 {
				pinmux = < 0x400e8018 0x5 0x0 0x0 0x400e825c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3100 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3101 */
				phandle = < 0x7 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_03_GPIO7_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3115 */
			iomuxc_gpio_emc_b1_03_gpio7_io03: IOMUXC_GPIO_EMC_B1_03_GPIO7_IO03 {
				pinmux = < 0x400e801c 0xa 0x0 0x0 0x400e8260 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3116 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3117 */
				phandle = < 0x69 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_03_GPIO_MUX1_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3119 */
			iomuxc_gpio_emc_b1_03_gpio_mux1_io03: IOMUXC_GPIO_EMC_B1_03_GPIO_MUX1_IO03 {
				pinmux = < 0x400e801c 0x5 0x0 0x0 0x400e8260 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3120 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3121 */
				phandle = < 0x8 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_04_GPIO7_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3135 */
			iomuxc_gpio_emc_b1_04_gpio7_io04: IOMUXC_GPIO_EMC_B1_04_GPIO7_IO04 {
				pinmux = < 0x400e8020 0xa 0x0 0x0 0x400e8264 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3136 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3137 */
				phandle = < 0x6a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_04_GPIO_MUX1_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3139 */
			iomuxc_gpio_emc_b1_04_gpio_mux1_io04: IOMUXC_GPIO_EMC_B1_04_GPIO_MUX1_IO04 {
				pinmux = < 0x400e8020 0x5 0x0 0x0 0x400e8264 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3140 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3141 */
				phandle = < 0x9 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_05_GPIO7_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3155 */
			iomuxc_gpio_emc_b1_05_gpio7_io05: IOMUXC_GPIO_EMC_B1_05_GPIO7_IO05 {
				pinmux = < 0x400e8024 0xa 0x0 0x0 0x400e8268 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3156 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3157 */
				phandle = < 0x6b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_05_GPIO_MUX1_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3159 */
			iomuxc_gpio_emc_b1_05_gpio_mux1_io05: IOMUXC_GPIO_EMC_B1_05_GPIO_MUX1_IO05 {
				pinmux = < 0x400e8024 0x5 0x0 0x0 0x400e8268 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3160 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3161 */
				phandle = < 0xa >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_06_GPIO7_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3175 */
			iomuxc_gpio_emc_b1_06_gpio7_io06: IOMUXC_GPIO_EMC_B1_06_GPIO7_IO06 {
				pinmux = < 0x400e8028 0xa 0x0 0x0 0x400e826c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3176 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3177 */
				phandle = < 0x6c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_06_GPIO_MUX1_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3179 */
			iomuxc_gpio_emc_b1_06_gpio_mux1_io06: IOMUXC_GPIO_EMC_B1_06_GPIO_MUX1_IO06 {
				pinmux = < 0x400e8028 0x5 0x0 0x0 0x400e826c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3180 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3181 */
				phandle = < 0xb >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_07_GPIO7_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3195 */
			iomuxc_gpio_emc_b1_07_gpio7_io07: IOMUXC_GPIO_EMC_B1_07_GPIO7_IO07 {
				pinmux = < 0x400e802c 0xa 0x0 0x0 0x400e8270 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3196 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3197 */
				phandle = < 0x6d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_07_GPIO_MUX1_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3199 */
			iomuxc_gpio_emc_b1_07_gpio_mux1_io07: IOMUXC_GPIO_EMC_B1_07_GPIO_MUX1_IO07 {
				pinmux = < 0x400e802c 0x5 0x0 0x0 0x400e8270 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3200 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3201 */
				phandle = < 0xc >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_08_GPIO7_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3215 */
			iomuxc_gpio_emc_b1_08_gpio7_io08: IOMUXC_GPIO_EMC_B1_08_GPIO7_IO08 {
				pinmux = < 0x400e8030 0xa 0x0 0x0 0x400e8274 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3216 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3217 */
				phandle = < 0x6e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_08_GPIO_MUX1_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3219 */
			iomuxc_gpio_emc_b1_08_gpio_mux1_io08: IOMUXC_GPIO_EMC_B1_08_GPIO_MUX1_IO08 {
				pinmux = < 0x400e8030 0x5 0x0 0x0 0x400e8274 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3220 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3221 */
				phandle = < 0xd >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_09_GPIO7_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3235 */
			iomuxc_gpio_emc_b1_09_gpio7_io09: IOMUXC_GPIO_EMC_B1_09_GPIO7_IO09 {
				pinmux = < 0x400e8034 0xa 0x0 0x0 0x400e8278 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3236 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3237 */
				phandle = < 0x6f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_09_GPIO_MUX1_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3239 */
			iomuxc_gpio_emc_b1_09_gpio_mux1_io09: IOMUXC_GPIO_EMC_B1_09_GPIO_MUX1_IO09 {
				pinmux = < 0x400e8034 0x5 0x0 0x0 0x400e8278 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3240 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3241 */
				phandle = < 0xe >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_10_GPIO7_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3259 */
			iomuxc_gpio_emc_b1_10_gpio7_io10: IOMUXC_GPIO_EMC_B1_10_GPIO7_IO10 {
				pinmux = < 0x400e8038 0xa 0x0 0x0 0x400e827c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3260 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3261 */
				phandle = < 0x70 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_10_GPIO_MUX1_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3263 */
			iomuxc_gpio_emc_b1_10_gpio_mux1_io10: IOMUXC_GPIO_EMC_B1_10_GPIO_MUX1_IO10 {
				pinmux = < 0x400e8038 0x5 0x0 0x0 0x400e827c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3264 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3265 */
				phandle = < 0xf >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_11_GPIO7_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3283 */
			iomuxc_gpio_emc_b1_11_gpio7_io11: IOMUXC_GPIO_EMC_B1_11_GPIO7_IO11 {
				pinmux = < 0x400e803c 0xa 0x0 0x0 0x400e8280 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3284 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3285 */
				phandle = < 0x71 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_11_GPIO_MUX1_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3287 */
			iomuxc_gpio_emc_b1_11_gpio_mux1_io11: IOMUXC_GPIO_EMC_B1_11_GPIO_MUX1_IO11 {
				pinmux = < 0x400e803c 0x5 0x0 0x0 0x400e8280 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3288 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3289 */
				phandle = < 0x10 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_12_GPIO7_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3303 */
			iomuxc_gpio_emc_b1_12_gpio7_io12: IOMUXC_GPIO_EMC_B1_12_GPIO7_IO12 {
				pinmux = < 0x400e8040 0xa 0x0 0x0 0x400e8284 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3304 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3305 */
				phandle = < 0x72 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_12_GPIO_MUX1_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3307 */
			iomuxc_gpio_emc_b1_12_gpio_mux1_io12: IOMUXC_GPIO_EMC_B1_12_GPIO_MUX1_IO12 {
				pinmux = < 0x400e8040 0x5 0x0 0x0 0x400e8284 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3308 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3309 */
				phandle = < 0x11 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_13_GPIO7_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3333 */
			iomuxc_gpio_emc_b1_13_gpio7_io13: IOMUXC_GPIO_EMC_B1_13_GPIO7_IO13 {
				pinmux = < 0x400e8044 0xa 0x0 0x0 0x400e8288 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3334 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3335 */
				phandle = < 0x73 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_13_GPIO_MUX1_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3337 */
			iomuxc_gpio_emc_b1_13_gpio_mux1_io13: IOMUXC_GPIO_EMC_B1_13_GPIO_MUX1_IO13 {
				pinmux = < 0x400e8044 0x5 0x0 0x0 0x400e8288 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3338 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3339 */
				phandle = < 0x12 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_14_GPIO7_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3363 */
			iomuxc_gpio_emc_b1_14_gpio7_io14: IOMUXC_GPIO_EMC_B1_14_GPIO7_IO14 {
				pinmux = < 0x400e8048 0xa 0x0 0x0 0x400e828c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3364 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3365 */
				phandle = < 0x74 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_14_GPIO_MUX1_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3367 */
			iomuxc_gpio_emc_b1_14_gpio_mux1_io14: IOMUXC_GPIO_EMC_B1_14_GPIO_MUX1_IO14 {
				pinmux = < 0x400e8048 0x5 0x0 0x0 0x400e828c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3368 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3369 */
				phandle = < 0x13 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_15_GPIO7_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3393 */
			iomuxc_gpio_emc_b1_15_gpio7_io15: IOMUXC_GPIO_EMC_B1_15_GPIO7_IO15 {
				pinmux = < 0x400e804c 0xa 0x0 0x0 0x400e8290 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3394 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3395 */
				phandle = < 0x75 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_15_GPIO_MUX1_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3397 */
			iomuxc_gpio_emc_b1_15_gpio_mux1_io15: IOMUXC_GPIO_EMC_B1_15_GPIO_MUX1_IO15 {
				pinmux = < 0x400e804c 0x5 0x0 0x0 0x400e8290 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3398 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3399 */
				phandle = < 0x14 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_16_GPIO7_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3419 */
			iomuxc_gpio_emc_b1_16_gpio7_io16: IOMUXC_GPIO_EMC_B1_16_GPIO7_IO16 {
				pinmux = < 0x400e8050 0xa 0x0 0x0 0x400e8294 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3420 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3421 */
				phandle = < 0x76 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_16_GPIO_MUX1_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3423 */
			iomuxc_gpio_emc_b1_16_gpio_mux1_io16: IOMUXC_GPIO_EMC_B1_16_GPIO_MUX1_IO16 {
				pinmux = < 0x400e8050 0x5 0x0 0x0 0x400e8294 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3424 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3425 */
				phandle = < 0x15 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_17_GPIO7_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3449 */
			iomuxc_gpio_emc_b1_17_gpio7_io17: IOMUXC_GPIO_EMC_B1_17_GPIO7_IO17 {
				pinmux = < 0x400e8054 0xa 0x0 0x0 0x400e8298 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3450 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3451 */
				phandle = < 0x77 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_17_GPIO_MUX1_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3453 */
			iomuxc_gpio_emc_b1_17_gpio_mux1_io17: IOMUXC_GPIO_EMC_B1_17_GPIO_MUX1_IO17 {
				pinmux = < 0x400e8054 0x5 0x0 0x0 0x400e8298 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3454 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3455 */
				phandle = < 0x16 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_18_GPIO7_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3474 */
			iomuxc_gpio_emc_b1_18_gpio7_io18: IOMUXC_GPIO_EMC_B1_18_GPIO7_IO18 {
				pinmux = < 0x400e8058 0xa 0x0 0x0 0x400e829c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3475 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3476 */
				phandle = < 0x78 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_18_GPIO_MUX1_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3478 */
			iomuxc_gpio_emc_b1_18_gpio_mux1_io18: IOMUXC_GPIO_EMC_B1_18_GPIO_MUX1_IO18 {
				pinmux = < 0x400e8058 0x5 0x0 0x0 0x400e829c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3479 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3480 */
				phandle = < 0x17 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_19_GPIO7_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3499 */
			iomuxc_gpio_emc_b1_19_gpio7_io19: IOMUXC_GPIO_EMC_B1_19_GPIO7_IO19 {
				pinmux = < 0x400e805c 0xa 0x0 0x0 0x400e82a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3500 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3501 */
				phandle = < 0x79 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_19_GPIO_MUX1_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3503 */
			iomuxc_gpio_emc_b1_19_gpio_mux1_io19: IOMUXC_GPIO_EMC_B1_19_GPIO_MUX1_IO19 {
				pinmux = < 0x400e805c 0x5 0x0 0x0 0x400e82a0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3504 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3505 */
				phandle = < 0x18 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_20_GPIO7_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3524 */
			iomuxc_gpio_emc_b1_20_gpio7_io20: IOMUXC_GPIO_EMC_B1_20_GPIO7_IO20 {
				pinmux = < 0x400e8060 0xa 0x0 0x0 0x400e82a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3525 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3526 */
				phandle = < 0x7a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_20_GPIO_MUX1_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3528 */
			iomuxc_gpio_emc_b1_20_gpio_mux1_io20: IOMUXC_GPIO_EMC_B1_20_GPIO_MUX1_IO20 {
				pinmux = < 0x400e8060 0x5 0x0 0x0 0x400e82a4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3529 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3530 */
				phandle = < 0x19 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_21_GPIO7_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3549 */
			iomuxc_gpio_emc_b1_21_gpio7_io21: IOMUXC_GPIO_EMC_B1_21_GPIO7_IO21 {
				pinmux = < 0x400e8064 0xa 0x0 0x0 0x400e82a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3550 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3551 */
				phandle = < 0x7b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_21_GPIO_MUX1_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3553 */
			iomuxc_gpio_emc_b1_21_gpio_mux1_io21: IOMUXC_GPIO_EMC_B1_21_GPIO_MUX1_IO21 {
				pinmux = < 0x400e8064 0x5 0x0 0x0 0x400e82a8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3554 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3555 */
				phandle = < 0x1a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_22_GPIO7_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3569 */
			iomuxc_gpio_emc_b1_22_gpio7_io22: IOMUXC_GPIO_EMC_B1_22_GPIO7_IO22 {
				pinmux = < 0x400e8068 0xa 0x0 0x0 0x400e82ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3570 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3571 */
				phandle = < 0x7c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_22_GPIO_MUX1_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3573 */
			iomuxc_gpio_emc_b1_22_gpio_mux1_io22: IOMUXC_GPIO_EMC_B1_22_GPIO_MUX1_IO22 {
				pinmux = < 0x400e8068 0x5 0x0 0x0 0x400e82ac >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3574 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3575 */
				phandle = < 0x1b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_23_GPIO7_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3589 */
			iomuxc_gpio_emc_b1_23_gpio7_io23: IOMUXC_GPIO_EMC_B1_23_GPIO7_IO23 {
				pinmux = < 0x400e806c 0xa 0x0 0x0 0x400e82b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3590 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3591 */
				phandle = < 0x7d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_23_GPIO_MUX1_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3593 */
			iomuxc_gpio_emc_b1_23_gpio_mux1_io23: IOMUXC_GPIO_EMC_B1_23_GPIO_MUX1_IO23 {
				pinmux = < 0x400e806c 0x5 0x0 0x0 0x400e82b0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3594 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3595 */
				phandle = < 0x1c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_24_GPIO7_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3609 */
			iomuxc_gpio_emc_b1_24_gpio7_io24: IOMUXC_GPIO_EMC_B1_24_GPIO7_IO24 {
				pinmux = < 0x400e8070 0xa 0x0 0x0 0x400e82b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3610 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3611 */
				phandle = < 0x7e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_24_GPIO_MUX1_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3613 */
			iomuxc_gpio_emc_b1_24_gpio_mux1_io24: IOMUXC_GPIO_EMC_B1_24_GPIO_MUX1_IO24 {
				pinmux = < 0x400e8070 0x5 0x0 0x0 0x400e82b4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3614 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3615 */
				phandle = < 0x1d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_25_GPIO7_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3629 */
			iomuxc_gpio_emc_b1_25_gpio7_io25: IOMUXC_GPIO_EMC_B1_25_GPIO7_IO25 {
				pinmux = < 0x400e8074 0xa 0x0 0x0 0x400e82b8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3630 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3631 */
				phandle = < 0x7f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_25_GPIO_MUX1_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3633 */
			iomuxc_gpio_emc_b1_25_gpio_mux1_io25: IOMUXC_GPIO_EMC_B1_25_GPIO_MUX1_IO25 {
				pinmux = < 0x400e8074 0x5 0x0 0x0 0x400e82b8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3634 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3635 */
				phandle = < 0x1e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_26_GPIO7_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3649 */
			iomuxc_gpio_emc_b1_26_gpio7_io26: IOMUXC_GPIO_EMC_B1_26_GPIO7_IO26 {
				pinmux = < 0x400e8078 0xa 0x0 0x0 0x400e82bc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3650 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3651 */
				phandle = < 0x80 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_26_GPIO_MUX1_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3653 */
			iomuxc_gpio_emc_b1_26_gpio_mux1_io26: IOMUXC_GPIO_EMC_B1_26_GPIO_MUX1_IO26 {
				pinmux = < 0x400e8078 0x5 0x0 0x0 0x400e82bc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3654 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3655 */
				phandle = < 0x1f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_27_GPIO7_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3669 */
			iomuxc_gpio_emc_b1_27_gpio7_io27: IOMUXC_GPIO_EMC_B1_27_GPIO7_IO27 {
				pinmux = < 0x400e807c 0xa 0x0 0x0 0x400e82c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3670 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3671 */
				phandle = < 0x81 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_27_GPIO_MUX1_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3673 */
			iomuxc_gpio_emc_b1_27_gpio_mux1_io27: IOMUXC_GPIO_EMC_B1_27_GPIO_MUX1_IO27 {
				pinmux = < 0x400e807c 0x5 0x0 0x0 0x400e82c0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3674 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3675 */
				phandle = < 0x20 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_28_GPIO7_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3689 */
			iomuxc_gpio_emc_b1_28_gpio7_io28: IOMUXC_GPIO_EMC_B1_28_GPIO7_IO28 {
				pinmux = < 0x400e8080 0xa 0x0 0x0 0x400e82c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3690 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3691 */
				phandle = < 0x82 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_28_GPIO_MUX1_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3693 */
			iomuxc_gpio_emc_b1_28_gpio_mux1_io28: IOMUXC_GPIO_EMC_B1_28_GPIO_MUX1_IO28 {
				pinmux = < 0x400e8080 0x5 0x0 0x0 0x400e82c4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3694 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3695 */
				phandle = < 0x21 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_29_GPIO7_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3709 */
			iomuxc_gpio_emc_b1_29_gpio7_io29: IOMUXC_GPIO_EMC_B1_29_GPIO7_IO29 {
				pinmux = < 0x400e8084 0xa 0x0 0x0 0x400e82c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3710 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3711 */
				phandle = < 0x83 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_29_GPIO_MUX1_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3713 */
			iomuxc_gpio_emc_b1_29_gpio_mux1_io29: IOMUXC_GPIO_EMC_B1_29_GPIO_MUX1_IO29 {
				pinmux = < 0x400e8084 0x5 0x0 0x0 0x400e82c8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3714 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3715 */
				phandle = < 0x22 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_30_GPIO7_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3729 */
			iomuxc_gpio_emc_b1_30_gpio7_io30: IOMUXC_GPIO_EMC_B1_30_GPIO7_IO30 {
				pinmux = < 0x400e8088 0xa 0x0 0x0 0x400e82cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3730 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3731 */
				phandle = < 0x84 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_30_GPIO_MUX1_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3733 */
			iomuxc_gpio_emc_b1_30_gpio_mux1_io30: IOMUXC_GPIO_EMC_B1_30_GPIO_MUX1_IO30 {
				pinmux = < 0x400e8088 0x5 0x0 0x0 0x400e82cc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3734 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3735 */
				phandle = < 0x23 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_31_GPIO7_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3749 */
			iomuxc_gpio_emc_b1_31_gpio7_io31: IOMUXC_GPIO_EMC_B1_31_GPIO7_IO31 {
				pinmux = < 0x400e808c 0xa 0x0 0x0 0x400e82d0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3750 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3751 */
				phandle = < 0x85 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:587 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_31_GPIO_MUX1_IO31' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3753 */
			iomuxc_gpio_emc_b1_31_gpio_mux1_io31: IOMUXC_GPIO_EMC_B1_31_GPIO_MUX1_IO31 {
				pinmux = < 0x400e808c 0x5 0x0 0x0 0x400e82d0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3754 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3755 */
				phandle = < 0x24 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:248 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_32_GPIO8_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3765 */
			iomuxc_gpio_emc_b1_32_gpio8_io00: IOMUXC_GPIO_EMC_B1_32_GPIO8_IO00 {
				pinmux = < 0x400e8090 0xa 0x0 0x0 0x400e82d4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3766 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3767 */
				phandle = < 0x86 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_32_GPIO_MUX2_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3769 */
			iomuxc_gpio_emc_b1_32_gpio_mux2_io00: IOMUXC_GPIO_EMC_B1_32_GPIO_MUX2_IO00 {
				pinmux = < 0x400e8090 0x5 0x0 0x0 0x400e82d4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3770 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3771 */
				gpr = < 0x400e40a0 0x0 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3772 */
				phandle = < 0x180 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_32_GPIO_MUX2_IO00_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3774 */
			iomuxc_gpio_emc_b1_32_gpio_mux2_io00_cm7: IOMUXC_GPIO_EMC_B1_32_GPIO_MUX2_IO00_CM7 {
				pinmux = < 0x400e8090 0x5 0x0 0x0 0x400e82d4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3775 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3776 */
				gpr = < 0x400e40a0 0x0 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3777 */
				phandle = < 0x1bf >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_33_GPIO8_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3787 */
			iomuxc_gpio_emc_b1_33_gpio8_io01: IOMUXC_GPIO_EMC_B1_33_GPIO8_IO01 {
				pinmux = < 0x400e8094 0xa 0x0 0x0 0x400e82d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3788 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3789 */
				phandle = < 0x87 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_33_GPIO_MUX2_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3791 */
			iomuxc_gpio_emc_b1_33_gpio_mux2_io01: IOMUXC_GPIO_EMC_B1_33_GPIO_MUX2_IO01 {
				pinmux = < 0x400e8094 0x5 0x0 0x0 0x400e82d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3792 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3793 */
				gpr = < 0x400e40a0 0x1 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3794 */
				phandle = < 0x181 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_33_GPIO_MUX2_IO01_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3796 */
			iomuxc_gpio_emc_b1_33_gpio_mux2_io01_cm7: IOMUXC_GPIO_EMC_B1_33_GPIO_MUX2_IO01_CM7 {
				pinmux = < 0x400e8094 0x5 0x0 0x0 0x400e82d8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3797 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3798 */
				gpr = < 0x400e40a0 0x1 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3799 */
				phandle = < 0x1c0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_34_GPIO8_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3809 */
			iomuxc_gpio_emc_b1_34_gpio8_io02: IOMUXC_GPIO_EMC_B1_34_GPIO8_IO02 {
				pinmux = < 0x400e8098 0xa 0x0 0x0 0x400e82dc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3810 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3811 */
				phandle = < 0x88 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_34_GPIO_MUX2_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3813 */
			iomuxc_gpio_emc_b1_34_gpio_mux2_io02: IOMUXC_GPIO_EMC_B1_34_GPIO_MUX2_IO02 {
				pinmux = < 0x400e8098 0x5 0x0 0x0 0x400e82dc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3814 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3815 */
				gpr = < 0x400e40a0 0x2 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3816 */
				phandle = < 0x182 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_34_GPIO_MUX2_IO02_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3818 */
			iomuxc_gpio_emc_b1_34_gpio_mux2_io02_cm7: IOMUXC_GPIO_EMC_B1_34_GPIO_MUX2_IO02_CM7 {
				pinmux = < 0x400e8098 0x5 0x0 0x0 0x400e82dc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3819 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3820 */
				gpr = < 0x400e40a0 0x2 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3821 */
				phandle = < 0x1c1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_35_GPIO8_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3827 */
			iomuxc_gpio_emc_b1_35_gpio8_io03: IOMUXC_GPIO_EMC_B1_35_GPIO8_IO03 {
				pinmux = < 0x400e809c 0xa 0x0 0x0 0x400e82e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3828 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3829 */
				phandle = < 0x89 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_35_GPIO_MUX2_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3831 */
			iomuxc_gpio_emc_b1_35_gpio_mux2_io03: IOMUXC_GPIO_EMC_B1_35_GPIO_MUX2_IO03 {
				pinmux = < 0x400e809c 0x5 0x0 0x0 0x400e82e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3832 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3833 */
				gpr = < 0x400e40a0 0x3 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3834 */
				phandle = < 0x183 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_35_GPIO_MUX2_IO03_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3836 */
			iomuxc_gpio_emc_b1_35_gpio_mux2_io03_cm7: IOMUXC_GPIO_EMC_B1_35_GPIO_MUX2_IO03_CM7 {
				pinmux = < 0x400e809c 0x5 0x0 0x0 0x400e82e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3837 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3838 */
				gpr = < 0x400e40a0 0x3 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3839 */
				phandle = < 0x1c2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_36_GPIO8_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3855 */
			iomuxc_gpio_emc_b1_36_gpio8_io04: IOMUXC_GPIO_EMC_B1_36_GPIO8_IO04 {
				pinmux = < 0x400e80a0 0xa 0x0 0x0 0x400e82e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3856 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3857 */
				phandle = < 0x8a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_36_GPIO_MUX2_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3859 */
			iomuxc_gpio_emc_b1_36_gpio_mux2_io04: IOMUXC_GPIO_EMC_B1_36_GPIO_MUX2_IO04 {
				pinmux = < 0x400e80a0 0x5 0x0 0x0 0x400e82e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3860 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3861 */
				gpr = < 0x400e40a0 0x4 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3862 */
				phandle = < 0x184 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_36_GPIO_MUX2_IO04_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3864 */
			iomuxc_gpio_emc_b1_36_gpio_mux2_io04_cm7: IOMUXC_GPIO_EMC_B1_36_GPIO_MUX2_IO04_CM7 {
				pinmux = < 0x400e80a0 0x5 0x0 0x0 0x400e82e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3865 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3866 */
				gpr = < 0x400e40a0 0x4 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3867 */
				phandle = < 0x1c3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_37_GPIO8_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3883 */
			iomuxc_gpio_emc_b1_37_gpio8_io05: IOMUXC_GPIO_EMC_B1_37_GPIO8_IO05 {
				pinmux = < 0x400e80a4 0xa 0x0 0x0 0x400e82e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3884 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3885 */
				phandle = < 0x8b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_37_GPIO_MUX2_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3887 */
			iomuxc_gpio_emc_b1_37_gpio_mux2_io05: IOMUXC_GPIO_EMC_B1_37_GPIO_MUX2_IO05 {
				pinmux = < 0x400e80a4 0x5 0x0 0x0 0x400e82e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3888 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3889 */
				gpr = < 0x400e40a0 0x5 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3890 */
				phandle = < 0x185 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_37_GPIO_MUX2_IO05_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3892 */
			iomuxc_gpio_emc_b1_37_gpio_mux2_io05_cm7: IOMUXC_GPIO_EMC_B1_37_GPIO_MUX2_IO05_CM7 {
				pinmux = < 0x400e80a4 0x5 0x0 0x0 0x400e82e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3893 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3894 */
				gpr = < 0x400e40a0 0x5 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3895 */
				phandle = < 0x1c4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_38_GPIO8_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3915 */
			iomuxc_gpio_emc_b1_38_gpio8_io06: IOMUXC_GPIO_EMC_B1_38_GPIO8_IO06 {
				pinmux = < 0x400e80a8 0xa 0x0 0x0 0x400e82ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3916 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3917 */
				phandle = < 0x8c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_38_GPIO_MUX2_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3919 */
			iomuxc_gpio_emc_b1_38_gpio_mux2_io06: IOMUXC_GPIO_EMC_B1_38_GPIO_MUX2_IO06 {
				pinmux = < 0x400e80a8 0x5 0x0 0x0 0x400e82ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3920 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3921 */
				gpr = < 0x400e40a0 0x6 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3922 */
				phandle = < 0x186 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_38_GPIO_MUX2_IO06_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3924 */
			iomuxc_gpio_emc_b1_38_gpio_mux2_io06_cm7: IOMUXC_GPIO_EMC_B1_38_GPIO_MUX2_IO06_CM7 {
				pinmux = < 0x400e80a8 0x5 0x0 0x0 0x400e82ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3925 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3926 */
				gpr = < 0x400e40a0 0x6 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3927 */
				phandle = < 0x1c5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_39_GPIO8_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3942 */
			iomuxc_gpio_emc_b1_39_gpio8_io07: IOMUXC_GPIO_EMC_B1_39_GPIO8_IO07 {
				pinmux = < 0x400e80ac 0xa 0x0 0x0 0x400e82f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3943 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3944 */
				phandle = < 0x8d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_39_GPIO_MUX2_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3946 */
			iomuxc_gpio_emc_b1_39_gpio_mux2_io07: IOMUXC_GPIO_EMC_B1_39_GPIO_MUX2_IO07 {
				pinmux = < 0x400e80ac 0x5 0x0 0x0 0x400e82f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3947 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3948 */
				gpr = < 0x400e40a0 0x7 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3949 */
				phandle = < 0x187 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_39_GPIO_MUX2_IO07_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3951 */
			iomuxc_gpio_emc_b1_39_gpio_mux2_io07_cm7: IOMUXC_GPIO_EMC_B1_39_GPIO_MUX2_IO07_CM7 {
				pinmux = < 0x400e80ac 0x5 0x0 0x0 0x400e82f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3952 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3953 */
				gpr = < 0x400e40a0 0x7 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3954 */
				phandle = < 0x1c6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_40_GPIO8_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3973 */
			iomuxc_gpio_emc_b1_40_gpio8_io08: IOMUXC_GPIO_EMC_B1_40_GPIO8_IO08 {
				pinmux = < 0x400e80b0 0xa 0x0 0x0 0x400e82f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3974 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3975 */
				phandle = < 0x8e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_40_GPIO_MUX2_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3977 */
			iomuxc_gpio_emc_b1_40_gpio_mux2_io08: IOMUXC_GPIO_EMC_B1_40_GPIO_MUX2_IO08 {
				pinmux = < 0x400e80b0 0x5 0x0 0x0 0x400e82f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3978 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3979 */
				gpr = < 0x400e40a0 0x8 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3980 */
				phandle = < 0x188 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_40_GPIO_MUX2_IO08_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3982 */
			iomuxc_gpio_emc_b1_40_gpio_mux2_io08_cm7: IOMUXC_GPIO_EMC_B1_40_GPIO_MUX2_IO08_CM7 {
				pinmux = < 0x400e80b0 0x5 0x0 0x0 0x400e82f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3983 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3984 */
				gpr = < 0x400e40a0 0x8 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:3985 */
				phandle = < 0x1c7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_41_GPIO8_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4021 */
			iomuxc_gpio_emc_b1_41_gpio8_io09: IOMUXC_GPIO_EMC_B1_41_GPIO8_IO09 {
				pinmux = < 0x400e80b4 0xa 0x0 0x0 0x400e82f8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4022 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4023 */
				phandle = < 0x8f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4025 */
			iomuxc_gpio_emc_b1_41_gpio_mux2_io09: IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09 {
				pinmux = < 0x400e80b4 0x5 0x0 0x0 0x400e82f8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4026 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4027 */
				gpr = < 0x400e40a0 0x9 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4028 */
				phandle = < 0x189 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4030 */
			iomuxc_gpio_emc_b1_41_gpio_mux2_io09_cm7: IOMUXC_GPIO_EMC_B1_41_GPIO_MUX2_IO09_CM7 {
				pinmux = < 0x400e80b4 0x5 0x0 0x0 0x400e82f8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4031 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4032 */
				gpr = < 0x400e40a0 0x9 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4033 */
				phandle = < 0x1c8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_00_GPIO8_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4073 */
			iomuxc_gpio_emc_b2_00_gpio8_io10: IOMUXC_GPIO_EMC_B2_00_GPIO8_IO10 {
				pinmux = < 0x400e80b8 0xa 0x0 0x0 0x400e82fc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4074 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4075 */
				phandle = < 0x90 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_00_GPIO_MUX2_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4077 */
			iomuxc_gpio_emc_b2_00_gpio_mux2_io10: IOMUXC_GPIO_EMC_B2_00_GPIO_MUX2_IO10 {
				pinmux = < 0x400e80b8 0x5 0x0 0x0 0x400e82fc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4078 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4079 */
				gpr = < 0x400e40a0 0xa 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4080 */
				phandle = < 0x18a >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_00_GPIO_MUX2_IO10_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4082 */
			iomuxc_gpio_emc_b2_00_gpio_mux2_io10_cm7: IOMUXC_GPIO_EMC_B2_00_GPIO_MUX2_IO10_CM7 {
				pinmux = < 0x400e80b8 0x5 0x0 0x0 0x400e82fc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4083 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4084 */
				gpr = < 0x400e40a0 0xa 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4085 */
				phandle = < 0x1c9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_01_GPIO8_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4130 */
			iomuxc_gpio_emc_b2_01_gpio8_io11: IOMUXC_GPIO_EMC_B2_01_GPIO8_IO11 {
				pinmux = < 0x400e80bc 0xa 0x0 0x0 0x400e8300 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4131 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4132 */
				phandle = < 0x91 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_01_GPIO_MUX2_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4134 */
			iomuxc_gpio_emc_b2_01_gpio_mux2_io11: IOMUXC_GPIO_EMC_B2_01_GPIO_MUX2_IO11 {
				pinmux = < 0x400e80bc 0x5 0x0 0x0 0x400e8300 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4135 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4136 */
				gpr = < 0x400e40a0 0xb 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4137 */
				phandle = < 0x18b >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_01_GPIO_MUX2_IO11_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4139 */
			iomuxc_gpio_emc_b2_01_gpio_mux2_io11_cm7: IOMUXC_GPIO_EMC_B2_01_GPIO_MUX2_IO11_CM7 {
				pinmux = < 0x400e80bc 0x5 0x0 0x0 0x400e8300 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4140 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4141 */
				gpr = < 0x400e40a0 0xb 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4142 */
				phandle = < 0x1ca >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_02_GPIO8_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4191 */
			iomuxc_gpio_emc_b2_02_gpio8_io12: IOMUXC_GPIO_EMC_B2_02_GPIO8_IO12 {
				pinmux = < 0x400e80c0 0xa 0x0 0x0 0x400e8304 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4192 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4193 */
				phandle = < 0x92 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_02_GPIO_MUX2_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4195 */
			iomuxc_gpio_emc_b2_02_gpio_mux2_io12: IOMUXC_GPIO_EMC_B2_02_GPIO_MUX2_IO12 {
				pinmux = < 0x400e80c0 0x5 0x0 0x0 0x400e8304 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4196 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4197 */
				gpr = < 0x400e40a0 0xc 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4198 */
				phandle = < 0x18c >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_02_GPIO_MUX2_IO12_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4200 */
			iomuxc_gpio_emc_b2_02_gpio_mux2_io12_cm7: IOMUXC_GPIO_EMC_B2_02_GPIO_MUX2_IO12_CM7 {
				pinmux = < 0x400e80c0 0x5 0x0 0x0 0x400e8304 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4201 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4202 */
				gpr = < 0x400e40a0 0xc 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4203 */
				phandle = < 0x1cb >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_03_GPIO8_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4243 */
			iomuxc_gpio_emc_b2_03_gpio8_io13: IOMUXC_GPIO_EMC_B2_03_GPIO8_IO13 {
				pinmux = < 0x400e80c4 0xa 0x0 0x0 0x400e8308 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4244 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4245 */
				phandle = < 0x93 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_03_GPIO_MUX2_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4247 */
			iomuxc_gpio_emc_b2_03_gpio_mux2_io13: IOMUXC_GPIO_EMC_B2_03_GPIO_MUX2_IO13 {
				pinmux = < 0x400e80c4 0x5 0x0 0x0 0x400e8308 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4248 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4249 */
				gpr = < 0x400e40a0 0xd 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4250 */
				phandle = < 0x18d >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_03_GPIO_MUX2_IO13_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4252 */
			iomuxc_gpio_emc_b2_03_gpio_mux2_io13_cm7: IOMUXC_GPIO_EMC_B2_03_GPIO_MUX2_IO13_CM7 {
				pinmux = < 0x400e80c4 0x5 0x0 0x0 0x400e8308 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4253 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4254 */
				gpr = < 0x400e40a0 0xd 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4255 */
				phandle = < 0x1cc >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_04_GPIO8_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4295 */
			iomuxc_gpio_emc_b2_04_gpio8_io14: IOMUXC_GPIO_EMC_B2_04_GPIO8_IO14 {
				pinmux = < 0x400e80c8 0xa 0x0 0x0 0x400e830c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4296 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4297 */
				phandle = < 0x94 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_04_GPIO_MUX2_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4299 */
			iomuxc_gpio_emc_b2_04_gpio_mux2_io14: IOMUXC_GPIO_EMC_B2_04_GPIO_MUX2_IO14 {
				pinmux = < 0x400e80c8 0x5 0x0 0x0 0x400e830c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4300 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4301 */
				gpr = < 0x400e40a0 0xe 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4302 */
				phandle = < 0x18e >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_04_GPIO_MUX2_IO14_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4304 */
			iomuxc_gpio_emc_b2_04_gpio_mux2_io14_cm7: IOMUXC_GPIO_EMC_B2_04_GPIO_MUX2_IO14_CM7 {
				pinmux = < 0x400e80c8 0x5 0x0 0x0 0x400e830c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4305 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4306 */
				gpr = < 0x400e40a0 0xe 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4307 */
				phandle = < 0x1cd >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_05_GPIO8_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4351 */
			iomuxc_gpio_emc_b2_05_gpio8_io15: IOMUXC_GPIO_EMC_B2_05_GPIO8_IO15 {
				pinmux = < 0x400e80cc 0xa 0x0 0x0 0x400e8310 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4352 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4353 */
				phandle = < 0x95 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_05_GPIO_MUX2_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4355 */
			iomuxc_gpio_emc_b2_05_gpio_mux2_io15: IOMUXC_GPIO_EMC_B2_05_GPIO_MUX2_IO15 {
				pinmux = < 0x400e80cc 0x5 0x0 0x0 0x400e8310 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4356 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4357 */
				gpr = < 0x400e40a0 0xf 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4358 */
				phandle = < 0x18f >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_05_GPIO_MUX2_IO15_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4360 */
			iomuxc_gpio_emc_b2_05_gpio_mux2_io15_cm7: IOMUXC_GPIO_EMC_B2_05_GPIO_MUX2_IO15_CM7 {
				pinmux = < 0x400e80cc 0x5 0x0 0x0 0x400e8310 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4361 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4362 */
				gpr = < 0x400e40a0 0xf 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4363 */
				phandle = < 0x1ce >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_06_GPIO8_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4411 */
			iomuxc_gpio_emc_b2_06_gpio8_io16: IOMUXC_GPIO_EMC_B2_06_GPIO8_IO16 {
				pinmux = < 0x400e80d0 0xa 0x0 0x0 0x400e8314 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4412 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4413 */
				phandle = < 0x96 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_06_GPIO_MUX2_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4415 */
			iomuxc_gpio_emc_b2_06_gpio_mux2_io16: IOMUXC_GPIO_EMC_B2_06_GPIO_MUX2_IO16 {
				pinmux = < 0x400e80d0 0x5 0x0 0x0 0x400e8314 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4416 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4417 */
				gpr = < 0x400e40a4 0x0 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4418 */
				phandle = < 0x190 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_06_GPIO_MUX2_IO16_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4420 */
			iomuxc_gpio_emc_b2_06_gpio_mux2_io16_cm7: IOMUXC_GPIO_EMC_B2_06_GPIO_MUX2_IO16_CM7 {
				pinmux = < 0x400e80d0 0x5 0x0 0x0 0x400e8314 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4421 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4422 */
				gpr = < 0x400e40a4 0x0 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4423 */
				phandle = < 0x1cf >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_07_GPIO8_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4471 */
			iomuxc_gpio_emc_b2_07_gpio8_io17: IOMUXC_GPIO_EMC_B2_07_GPIO8_IO17 {
				pinmux = < 0x400e80d4 0xa 0x0 0x0 0x400e8318 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4472 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4473 */
				phandle = < 0x97 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_07_GPIO_MUX2_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4475 */
			iomuxc_gpio_emc_b2_07_gpio_mux2_io17: IOMUXC_GPIO_EMC_B2_07_GPIO_MUX2_IO17 {
				pinmux = < 0x400e80d4 0x5 0x0 0x0 0x400e8318 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4476 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4477 */
				gpr = < 0x400e40a4 0x1 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4478 */
				phandle = < 0x191 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_07_GPIO_MUX2_IO17_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4480 */
			iomuxc_gpio_emc_b2_07_gpio_mux2_io17_cm7: IOMUXC_GPIO_EMC_B2_07_GPIO_MUX2_IO17_CM7 {
				pinmux = < 0x400e80d4 0x5 0x0 0x0 0x400e8318 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4481 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4482 */
				gpr = < 0x400e40a4 0x1 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4483 */
				phandle = < 0x1d0 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_08_GPIO8_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4527 */
			iomuxc_gpio_emc_b2_08_gpio8_io18: IOMUXC_GPIO_EMC_B2_08_GPIO8_IO18 {
				pinmux = < 0x400e80d8 0xa 0x0 0x0 0x400e831c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4528 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4529 */
				phandle = < 0x98 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_08_GPIO_MUX2_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4531 */
			iomuxc_gpio_emc_b2_08_gpio_mux2_io18: IOMUXC_GPIO_EMC_B2_08_GPIO_MUX2_IO18 {
				pinmux = < 0x400e80d8 0x5 0x0 0x0 0x400e831c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4532 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4533 */
				gpr = < 0x400e40a4 0x2 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4534 */
				phandle = < 0x192 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_08_GPIO_MUX2_IO18_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4536 */
			iomuxc_gpio_emc_b2_08_gpio_mux2_io18_cm7: IOMUXC_GPIO_EMC_B2_08_GPIO_MUX2_IO18_CM7 {
				pinmux = < 0x400e80d8 0x5 0x0 0x0 0x400e831c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4537 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4538 */
				gpr = < 0x400e40a4 0x2 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4539 */
				phandle = < 0x1d1 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_09_GPIO8_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4583 */
			iomuxc_gpio_emc_b2_09_gpio8_io19: IOMUXC_GPIO_EMC_B2_09_GPIO8_IO19 {
				pinmux = < 0x400e80dc 0xa 0x0 0x0 0x400e8320 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4584 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4585 */
				phandle = < 0x99 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_09_GPIO_MUX2_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4587 */
			iomuxc_gpio_emc_b2_09_gpio_mux2_io19: IOMUXC_GPIO_EMC_B2_09_GPIO_MUX2_IO19 {
				pinmux = < 0x400e80dc 0x5 0x0 0x0 0x400e8320 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4588 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4589 */
				gpr = < 0x400e40a4 0x3 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4590 */
				phandle = < 0x193 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_09_GPIO_MUX2_IO19_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4592 */
			iomuxc_gpio_emc_b2_09_gpio_mux2_io19_cm7: IOMUXC_GPIO_EMC_B2_09_GPIO_MUX2_IO19_CM7 {
				pinmux = < 0x400e80dc 0x5 0x0 0x0 0x400e8320 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4593 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4594 */
				gpr = < 0x400e40a4 0x3 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4595 */
				phandle = < 0x1d2 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_10_GPIO8_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4640 */
			iomuxc_gpio_emc_b2_10_gpio8_io20: IOMUXC_GPIO_EMC_B2_10_GPIO8_IO20 {
				pinmux = < 0x400e80e0 0xa 0x0 0x0 0x400e8324 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4641 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4642 */
				phandle = < 0x9a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_10_GPIO_MUX2_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4644 */
			iomuxc_gpio_emc_b2_10_gpio_mux2_io20: IOMUXC_GPIO_EMC_B2_10_GPIO_MUX2_IO20 {
				pinmux = < 0x400e80e0 0x5 0x0 0x0 0x400e8324 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4645 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4646 */
				gpr = < 0x400e40a4 0x4 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4647 */
				phandle = < 0x194 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_10_GPIO_MUX2_IO20_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4649 */
			iomuxc_gpio_emc_b2_10_gpio_mux2_io20_cm7: IOMUXC_GPIO_EMC_B2_10_GPIO_MUX2_IO20_CM7 {
				pinmux = < 0x400e80e0 0x5 0x0 0x0 0x400e8324 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4650 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4651 */
				gpr = < 0x400e40a4 0x4 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4652 */
				phandle = < 0x1d3 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_11_GPIO8_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4697 */
			iomuxc_gpio_emc_b2_11_gpio8_io21: IOMUXC_GPIO_EMC_B2_11_GPIO8_IO21 {
				pinmux = < 0x400e80e4 0xa 0x0 0x0 0x400e8328 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4698 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4699 */
				phandle = < 0x9b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_11_GPIO_MUX2_IO21' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4701 */
			iomuxc_gpio_emc_b2_11_gpio_mux2_io21: IOMUXC_GPIO_EMC_B2_11_GPIO_MUX2_IO21 {
				pinmux = < 0x400e80e4 0x5 0x0 0x0 0x400e8328 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4702 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4703 */
				gpr = < 0x400e40a4 0x5 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4704 */
				phandle = < 0x195 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_11_GPIO_MUX2_IO21_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4706 */
			iomuxc_gpio_emc_b2_11_gpio_mux2_io21_cm7: IOMUXC_GPIO_EMC_B2_11_GPIO_MUX2_IO21_CM7 {
				pinmux = < 0x400e80e4 0x5 0x0 0x0 0x400e8328 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4707 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4708 */
				gpr = < 0x400e40a4 0x5 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4709 */
				phandle = < 0x1d4 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_12_GPIO8_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4750 */
			iomuxc_gpio_emc_b2_12_gpio8_io22: IOMUXC_GPIO_EMC_B2_12_GPIO8_IO22 {
				pinmux = < 0x400e80e8 0xa 0x0 0x0 0x400e832c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4751 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4752 */
				phandle = < 0x9c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_12_GPIO_MUX2_IO22' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4754 */
			iomuxc_gpio_emc_b2_12_gpio_mux2_io22: IOMUXC_GPIO_EMC_B2_12_GPIO_MUX2_IO22 {
				pinmux = < 0x400e80e8 0x5 0x0 0x0 0x400e832c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4755 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4756 */
				gpr = < 0x400e40a4 0x6 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4757 */
				phandle = < 0x196 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_12_GPIO_MUX2_IO22_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4759 */
			iomuxc_gpio_emc_b2_12_gpio_mux2_io22_cm7: IOMUXC_GPIO_EMC_B2_12_GPIO_MUX2_IO22_CM7 {
				pinmux = < 0x400e80e8 0x5 0x0 0x0 0x400e832c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4760 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4761 */
				gpr = < 0x400e40a4 0x6 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4762 */
				phandle = < 0x1d5 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_13_GPIO8_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4803 */
			iomuxc_gpio_emc_b2_13_gpio8_io23: IOMUXC_GPIO_EMC_B2_13_GPIO8_IO23 {
				pinmux = < 0x400e80ec 0xa 0x0 0x0 0x400e8330 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4804 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4805 */
				phandle = < 0x9d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_13_GPIO_MUX2_IO23' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4807 */
			iomuxc_gpio_emc_b2_13_gpio_mux2_io23: IOMUXC_GPIO_EMC_B2_13_GPIO_MUX2_IO23 {
				pinmux = < 0x400e80ec 0x5 0x0 0x0 0x400e8330 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4808 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4809 */
				gpr = < 0x400e40a4 0x7 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4810 */
				phandle = < 0x197 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_13_GPIO_MUX2_IO23_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4812 */
			iomuxc_gpio_emc_b2_13_gpio_mux2_io23_cm7: IOMUXC_GPIO_EMC_B2_13_GPIO_MUX2_IO23_CM7 {
				pinmux = < 0x400e80ec 0x5 0x0 0x0 0x400e8330 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4813 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4814 */
				gpr = < 0x400e40a4 0x7 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4815 */
				phandle = < 0x1d6 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_14_GPIO8_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4852 */
			iomuxc_gpio_emc_b2_14_gpio8_io24: IOMUXC_GPIO_EMC_B2_14_GPIO8_IO24 {
				pinmux = < 0x400e80f0 0xa 0x0 0x0 0x400e8334 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4853 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4854 */
				phandle = < 0x9e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_14_GPIO_MUX2_IO24' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4856 */
			iomuxc_gpio_emc_b2_14_gpio_mux2_io24: IOMUXC_GPIO_EMC_B2_14_GPIO_MUX2_IO24 {
				pinmux = < 0x400e80f0 0x5 0x0 0x0 0x400e8334 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4857 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4858 */
				gpr = < 0x400e40a4 0x8 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4859 */
				phandle = < 0x198 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_14_GPIO_MUX2_IO24_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4861 */
			iomuxc_gpio_emc_b2_14_gpio_mux2_io24_cm7: IOMUXC_GPIO_EMC_B2_14_GPIO_MUX2_IO24_CM7 {
				pinmux = < 0x400e80f0 0x5 0x0 0x0 0x400e8334 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4862 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4863 */
				gpr = < 0x400e40a4 0x8 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4864 */
				phandle = < 0x1d7 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_15_GPIO8_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4901 */
			iomuxc_gpio_emc_b2_15_gpio8_io25: IOMUXC_GPIO_EMC_B2_15_GPIO8_IO25 {
				pinmux = < 0x400e80f4 0xa 0x0 0x0 0x400e8338 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4902 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4903 */
				phandle = < 0x9f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_15_GPIO_MUX2_IO25' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4905 */
			iomuxc_gpio_emc_b2_15_gpio_mux2_io25: IOMUXC_GPIO_EMC_B2_15_GPIO_MUX2_IO25 {
				pinmux = < 0x400e80f4 0x5 0x0 0x0 0x400e8338 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4906 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4907 */
				gpr = < 0x400e40a4 0x9 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4908 */
				phandle = < 0x199 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_15_GPIO_MUX2_IO25_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4910 */
			iomuxc_gpio_emc_b2_15_gpio_mux2_io25_cm7: IOMUXC_GPIO_EMC_B2_15_GPIO_MUX2_IO25_CM7 {
				pinmux = < 0x400e80f4 0x5 0x0 0x0 0x400e8338 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4911 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4912 */
				gpr = < 0x400e40a4 0x9 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4913 */
				phandle = < 0x1d8 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_16_GPIO8_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4950 */
			iomuxc_gpio_emc_b2_16_gpio8_io26: IOMUXC_GPIO_EMC_B2_16_GPIO8_IO26 {
				pinmux = < 0x400e80f8 0xa 0x0 0x0 0x400e833c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4951 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4952 */
				phandle = < 0xa0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_16_GPIO_MUX2_IO26' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4954 */
			iomuxc_gpio_emc_b2_16_gpio_mux2_io26: IOMUXC_GPIO_EMC_B2_16_GPIO_MUX2_IO26 {
				pinmux = < 0x400e80f8 0x5 0x0 0x0 0x400e833c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4955 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4956 */
				gpr = < 0x400e40a4 0xa 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4957 */
				phandle = < 0x19a >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_16_GPIO_MUX2_IO26_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4959 */
			iomuxc_gpio_emc_b2_16_gpio_mux2_io26_cm7: IOMUXC_GPIO_EMC_B2_16_GPIO_MUX2_IO26_CM7 {
				pinmux = < 0x400e80f8 0x5 0x0 0x0 0x400e833c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4960 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4961 */
				gpr = < 0x400e40a4 0xa 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4962 */
				phandle = < 0x1d9 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_17_GPIO8_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:4999 */
			iomuxc_gpio_emc_b2_17_gpio8_io27: IOMUXC_GPIO_EMC_B2_17_GPIO8_IO27 {
				pinmux = < 0x400e80fc 0xa 0x0 0x0 0x400e8340 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5000 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5001 */
				phandle = < 0xa1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_17_GPIO_MUX2_IO27' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5003 */
			iomuxc_gpio_emc_b2_17_gpio_mux2_io27: IOMUXC_GPIO_EMC_B2_17_GPIO_MUX2_IO27 {
				pinmux = < 0x400e80fc 0x5 0x0 0x0 0x400e8340 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5004 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5005 */
				gpr = < 0x400e40a4 0xb 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5006 */
				phandle = < 0x19b >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_17_GPIO_MUX2_IO27_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5008 */
			iomuxc_gpio_emc_b2_17_gpio_mux2_io27_cm7: IOMUXC_GPIO_EMC_B2_17_GPIO_MUX2_IO27_CM7 {
				pinmux = < 0x400e80fc 0x5 0x0 0x0 0x400e8340 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5009 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5010 */
				gpr = < 0x400e40a4 0xb 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5011 */
				phandle = < 0x1da >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_18_GPIO8_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5056 */
			iomuxc_gpio_emc_b2_18_gpio8_io28: IOMUXC_GPIO_EMC_B2_18_GPIO8_IO28 {
				pinmux = < 0x400e8100 0xa 0x0 0x0 0x400e8344 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5057 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5058 */
				phandle = < 0xa2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_18_GPIO_MUX2_IO28' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5060 */
			iomuxc_gpio_emc_b2_18_gpio_mux2_io28: IOMUXC_GPIO_EMC_B2_18_GPIO_MUX2_IO28 {
				pinmux = < 0x400e8100 0x5 0x0 0x0 0x400e8344 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5061 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5062 */
				gpr = < 0x400e40a4 0xc 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5063 */
				phandle = < 0x19c >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_18_GPIO_MUX2_IO28_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5065 */
			iomuxc_gpio_emc_b2_18_gpio_mux2_io28_cm7: IOMUXC_GPIO_EMC_B2_18_GPIO_MUX2_IO28_CM7 {
				pinmux = < 0x400e8100 0x5 0x0 0x0 0x400e8344 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5066 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5067 */
				gpr = < 0x400e40a4 0xc 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5068 */
				phandle = < 0x1db >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_19_ENET_MDC' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5101 */
			iomuxc_gpio_emc_b2_19_enet_mdc: IOMUXC_GPIO_EMC_B2_19_ENET_MDC {
				pinmux = < 0x400e8104 0x1 0x0 0x0 0x400e8348 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5102 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5103 */
				phandle = < 0x122 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:83 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_19_GPIO8_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5113 */
			iomuxc_gpio_emc_b2_19_gpio8_io29: IOMUXC_GPIO_EMC_B2_19_GPIO8_IO29 {
				pinmux = < 0x400e8104 0xa 0x0 0x0 0x400e8348 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5114 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5115 */
				phandle = < 0xa3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_19_GPIO_MUX2_IO29' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5117 */
			iomuxc_gpio_emc_b2_19_gpio_mux2_io29: IOMUXC_GPIO_EMC_B2_19_GPIO_MUX2_IO29 {
				pinmux = < 0x400e8104 0x5 0x0 0x0 0x400e8348 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5118 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5119 */
				gpr = < 0x400e40a4 0xd 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5120 */
				phandle = < 0x19d >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_19_GPIO_MUX2_IO29_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5122 */
			iomuxc_gpio_emc_b2_19_gpio_mux2_io29_cm7: IOMUXC_GPIO_EMC_B2_19_GPIO_MUX2_IO29_CM7 {
				pinmux = < 0x400e8104 0x5 0x0 0x0 0x400e8348 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5123 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5124 */
				gpr = < 0x400e40a4 0xd 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5125 */
				phandle = < 0x1dc >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_20_ENET_MDIO' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5140 */
			iomuxc_gpio_emc_b2_20_enet_mdio: IOMUXC_GPIO_EMC_B2_20_ENET_MDIO {
				pinmux = < 0x400e8108 0x1 0x400e84ac 0x0 0x400e834c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5141 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5142 */
				phandle = < 0x123 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:83 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_20_GPIO8_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5156 */
			iomuxc_gpio_emc_b2_20_gpio8_io30: IOMUXC_GPIO_EMC_B2_20_GPIO8_IO30 {
				pinmux = < 0x400e8108 0xa 0x0 0x0 0x400e834c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5157 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5158 */
				phandle = < 0xa4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:622 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_20_GPIO_MUX2_IO30' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5160 */
			iomuxc_gpio_emc_b2_20_gpio_mux2_io30: IOMUXC_GPIO_EMC_B2_20_GPIO_MUX2_IO30 {
				pinmux = < 0x400e8108 0x5 0x0 0x0 0x400e834c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5161 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5162 */
				gpr = < 0x400e40a4 0xe 0x0 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5163 */
				phandle = < 0x19e >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_EMC_B2_20_GPIO_MUX2_IO30_CM7' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5165 */
			iomuxc_gpio_emc_b2_20_gpio_mux2_io30_cm7: IOMUXC_GPIO_EMC_B2_20_GPIO_MUX2_IO30_CM7 {
				pinmux = < 0x400e8108 0x5 0x0 0x0 0x400e834c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5166 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5167 */
				gpr = < 0x400e40a4 0xe 0x1 >;                   /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5168 */
				phandle = < 0x1dd >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_00_CAN3_TX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5179 */
			iomuxc_lpsr_gpio_lpsr_00_can3_tx: IOMUXC_LPSR_GPIO_LPSR_00_CAN3_TX {
				pinmux = < 0x40c08000 0x0 0x0 0x0 0x40c08040 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5180 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5181 */
				phandle = < 0x133 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:155 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_00_GPIO12_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5187 */
			iomuxc_lpsr_gpio_lpsr_00_gpio12_io00: IOMUXC_LPSR_GPIO_LPSR_00_GPIO12_IO00 {
				pinmux = < 0x40c08000 0xa 0x0 0x0 0x40c08040 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5188 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5189 */
				phandle = < 0xf7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_00_GPIO_MUX6_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5191 */
			iomuxc_lpsr_gpio_lpsr_00_gpio_mux6_io00: IOMUXC_LPSR_GPIO_LPSR_00_GPIO_MUX6_IO00 {
				pinmux = < 0x40c08000 0x5 0x0 0x0 0x40c08040 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5192 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5193 */
				phandle = < 0x56 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_01_CAN3_RX' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5211 */
			iomuxc_lpsr_gpio_lpsr_01_can3_rx: IOMUXC_LPSR_GPIO_LPSR_01_CAN3_RX {
				pinmux = < 0x40c08004 0x0 0x40c08080 0x0 0x40c08044 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5212 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5213 */
				phandle = < 0x132 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:155 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_01_GPIO12_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5219 */
			iomuxc_lpsr_gpio_lpsr_01_gpio12_io01: IOMUXC_LPSR_GPIO_LPSR_01_GPIO12_IO01 {
				pinmux = < 0x40c08004 0xa 0x0 0x0 0x40c08044 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5220 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5221 */
				phandle = < 0xf8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_01_GPIO_MUX6_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5223 */
			iomuxc_lpsr_gpio_lpsr_01_gpio_mux6_io01: IOMUXC_LPSR_GPIO_LPSR_01_GPIO_MUX6_IO01 {
				pinmux = < 0x40c08004 0x5 0x0 0x0 0x40c08044 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5224 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5225 */
				phandle = < 0x57 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_02_GPIO12_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5239 */
			iomuxc_lpsr_gpio_lpsr_02_gpio12_io02: IOMUXC_LPSR_GPIO_LPSR_02_GPIO12_IO02 {
				pinmux = < 0x40c08008 0xa 0x0 0x0 0x40c08048 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5240 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5241 */
				phandle = < 0xf9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_02_GPIO_MUX6_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5243 */
			iomuxc_lpsr_gpio_lpsr_02_gpio_mux6_io02: IOMUXC_LPSR_GPIO_LPSR_02_GPIO_MUX6_IO02 {
				pinmux = < 0x40c08008 0x5 0x0 0x0 0x40c08048 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5244 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5245 */
				phandle = < 0x58 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_03_GPIO12_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5263 */
			iomuxc_lpsr_gpio_lpsr_03_gpio12_io03: IOMUXC_LPSR_GPIO_LPSR_03_GPIO12_IO03 {
				pinmux = < 0x40c0800c 0xa 0x0 0x0 0x40c0804c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5264 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5265 */
				phandle = < 0xfa >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_03_GPIO_MUX6_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5267 */
			iomuxc_lpsr_gpio_lpsr_03_gpio_mux6_io03: IOMUXC_LPSR_GPIO_LPSR_03_GPIO_MUX6_IO03 {
				pinmux = < 0x40c0800c 0x5 0x0 0x0 0x40c0804c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5268 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5269 */
				phandle = < 0x59 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_04_GPIO12_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5287 */
			iomuxc_lpsr_gpio_lpsr_04_gpio12_io04: IOMUXC_LPSR_GPIO_LPSR_04_GPIO12_IO04 {
				pinmux = < 0x40c08010 0xa 0x0 0x0 0x40c08050 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5288 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5289 */
				phandle = < 0xfb >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_04_GPIO_MUX6_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5291 */
			iomuxc_lpsr_gpio_lpsr_04_gpio_mux6_io04: IOMUXC_LPSR_GPIO_LPSR_04_GPIO_MUX6_IO04 {
				pinmux = < 0x40c08010 0x5 0x0 0x0 0x40c08050 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5292 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5293 */
				phandle = < 0x5a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_04_LPI2C5_SDA' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5295 */
			iomuxc_lpsr_gpio_lpsr_04_lpi2c5_sda: IOMUXC_LPSR_GPIO_LPSR_04_LPI2C5_SDA {
				pinmux = < 0x40c08010 0x0 0x40c08088 0x0 0x40c08050 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5296 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5297 */
				phandle = < 0x140 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:235 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_05_GPIO12_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5315 */
			iomuxc_lpsr_gpio_lpsr_05_gpio12_io05: IOMUXC_LPSR_GPIO_LPSR_05_GPIO12_IO05 {
				pinmux = < 0x40c08014 0xa 0x0 0x0 0x40c08054 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5316 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5317 */
				phandle = < 0xfc >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_05_GPIO_MUX6_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5319 */
			iomuxc_lpsr_gpio_lpsr_05_gpio_mux6_io05: IOMUXC_LPSR_GPIO_LPSR_05_GPIO_MUX6_IO05 {
				pinmux = < 0x40c08014 0x5 0x0 0x0 0x40c08054 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5320 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5321 */
				phandle = < 0x5b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_05_LPI2C5_SCL' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5323 */
			iomuxc_lpsr_gpio_lpsr_05_lpi2c5_scl: IOMUXC_LPSR_GPIO_LPSR_05_LPI2C5_SCL {
				pinmux = < 0x40c08014 0x0 0x40c08084 0x0 0x40c08054 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5324 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5325 */
				phandle = < 0x13f >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:235 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_06_GPIO12_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5347 */
			iomuxc_lpsr_gpio_lpsr_06_gpio12_io06: IOMUXC_LPSR_GPIO_LPSR_06_GPIO12_IO06 {
				pinmux = < 0x40c08018 0xa 0x0 0x0 0x40c08058 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5348 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5349 */
				phandle = < 0xfd >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_06_GPIO_MUX6_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5351 */
			iomuxc_lpsr_gpio_lpsr_06_gpio_mux6_io06: IOMUXC_LPSR_GPIO_LPSR_06_GPIO_MUX6_IO06 {
				pinmux = < 0x40c08018 0x5 0x0 0x0 0x40c08058 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5352 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5353 */
				phandle = < 0x5c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_06_LPI2C6_SDA' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5355 */
			iomuxc_lpsr_gpio_lpsr_06_lpi2c6_sda: IOMUXC_LPSR_GPIO_LPSR_06_LPI2C6_SDA {
				pinmux = < 0x40c08018 0x0 0x40c08090 0x0 0x40c08058 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5356 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5357 */
				phandle = < 0x119 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:31 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_07_GPIO12_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5383 */
			iomuxc_lpsr_gpio_lpsr_07_gpio12_io07: IOMUXC_LPSR_GPIO_LPSR_07_GPIO12_IO07 {
				pinmux = < 0x40c0801c 0xa 0x0 0x0 0x40c0805c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5384 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5385 */
				phandle = < 0xfe >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_07_GPIO_MUX6_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5387 */
			iomuxc_lpsr_gpio_lpsr_07_gpio_mux6_io07: IOMUXC_LPSR_GPIO_LPSR_07_GPIO_MUX6_IO07 {
				pinmux = < 0x40c0801c 0x5 0x0 0x0 0x40c0805c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5388 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5389 */
				phandle = < 0x5d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_07_LPI2C6_SCL' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5391 */
			iomuxc_lpsr_gpio_lpsr_07_lpi2c6_scl: IOMUXC_LPSR_GPIO_LPSR_07_LPI2C6_SCL {
				pinmux = < 0x40c0801c 0x0 0x40c0808c 0x0 0x40c0805c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5392 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5393 */
				phandle = < 0x118 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:31 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_08_GPIO12_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5419 */
			iomuxc_lpsr_gpio_lpsr_08_gpio12_io08: IOMUXC_LPSR_GPIO_LPSR_08_GPIO12_IO08 {
				pinmux = < 0x40c08020 0xa 0x0 0x0 0x40c08060 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5420 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5421 */
				phandle = < 0xff >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_08_GPIO_MUX6_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5423 */
			iomuxc_lpsr_gpio_lpsr_08_gpio_mux6_io08: IOMUXC_LPSR_GPIO_LPSR_08_GPIO_MUX6_IO08 {
				pinmux = < 0x40c08020 0x5 0x0 0x0 0x40c08060 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5424 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5425 */
				phandle = < 0x5e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_09_GPIO12_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5459 */
			iomuxc_lpsr_gpio_lpsr_09_gpio12_io09: IOMUXC_LPSR_GPIO_LPSR_09_GPIO12_IO09 {
				pinmux = < 0x40c08024 0xa 0x0 0x0 0x40c08064 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5460 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5461 */
				phandle = < 0x100 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_09_GPIO_MUX6_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5463 */
			iomuxc_lpsr_gpio_lpsr_09_gpio_mux6_io09: IOMUXC_LPSR_GPIO_LPSR_09_GPIO_MUX6_IO09 {
				pinmux = < 0x40c08024 0x5 0x0 0x0 0x40c08064 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5464 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5465 */
				phandle = < 0x5f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_09_SAI4_TX_DATA' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5487 */
			iomuxc_lpsr_gpio_lpsr_09_sai4_tx_data: IOMUXC_LPSR_GPIO_LPSR_09_SAI4_TX_DATA {
				pinmux = < 0x40c08024 0x7 0x0 0x0 0x40c08064 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5488 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5489 */
				phandle = < 0x153 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:331 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_10_GPIO12_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5491 */
			iomuxc_lpsr_gpio_lpsr_10_gpio12_io10: IOMUXC_LPSR_GPIO_LPSR_10_GPIO12_IO10 {
				pinmux = < 0x40c08028 0xa 0x0 0x0 0x40c08068 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5492 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5493 */
				phandle = < 0x101 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_10_GPIO_MUX6_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5495 */
			iomuxc_lpsr_gpio_lpsr_10_gpio_mux6_io10: IOMUXC_LPSR_GPIO_LPSR_10_GPIO_MUX6_IO10 {
				pinmux = < 0x40c08028 0x5 0x0 0x0 0x40c08068 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5496 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5497 */
				phandle = < 0x60 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_10_SAI4_TX_SYNC' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5527 */
			iomuxc_lpsr_gpio_lpsr_10_sai4_tx_sync: IOMUXC_LPSR_GPIO_LPSR_10_SAI4_TX_SYNC {
				pinmux = < 0x40c08028 0x7 0x40c080dc 0x1 0x40c08068 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5528 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5529 */
				phandle = < 0x154 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:331 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_11_GPIO12_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5535 */
			iomuxc_lpsr_gpio_lpsr_11_gpio12_io11: IOMUXC_LPSR_GPIO_LPSR_11_GPIO12_IO11 {
				pinmux = < 0x40c0802c 0xa 0x0 0x0 0x40c0806c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5536 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5537 */
				phandle = < 0x102 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_11_GPIO_MUX6_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5539 */
			iomuxc_lpsr_gpio_lpsr_11_gpio_mux6_io11: IOMUXC_LPSR_GPIO_LPSR_11_GPIO_MUX6_IO11 {
				pinmux = < 0x40c0802c 0x5 0x0 0x0 0x40c0806c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5540 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5541 */
				phandle = < 0x61 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_12_GPIO12_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5571 */
			iomuxc_lpsr_gpio_lpsr_12_gpio12_io12: IOMUXC_LPSR_GPIO_LPSR_12_GPIO12_IO12 {
				pinmux = < 0x40c08030 0xa 0x0 0x0 0x40c08070 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5572 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5573 */
				phandle = < 0x103 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_12_GPIO_MUX6_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5575 */
			iomuxc_lpsr_gpio_lpsr_12_gpio_mux6_io12: IOMUXC_LPSR_GPIO_LPSR_12_GPIO_MUX6_IO12 {
				pinmux = < 0x40c08030 0x5 0x0 0x0 0x40c08070 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5576 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5577 */
				phandle = < 0x62 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_12_SAI4_TX_BCLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5603 */
			iomuxc_lpsr_gpio_lpsr_12_sai4_tx_bclk: IOMUXC_LPSR_GPIO_LPSR_12_SAI4_TX_BCLK {
				pinmux = < 0x40c08030 0x7 0x40c080d8 0x1 0x40c08070 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5604 */
				pin-lpsr;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5605 */
				phandle = < 0x155 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:331 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_13_GPIO12_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5607 */
			iomuxc_lpsr_gpio_lpsr_13_gpio12_io13: IOMUXC_LPSR_GPIO_LPSR_13_GPIO12_IO13 {
				pinmux = < 0x40c08034 0xa 0x0 0x0 0x40c08074 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5608 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5609 */
				phandle = < 0x104 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_13_GPIO_MUX6_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5611 */
			iomuxc_lpsr_gpio_lpsr_13_gpio_mux6_io13: IOMUXC_LPSR_GPIO_LPSR_13_GPIO_MUX6_IO13 {
				pinmux = < 0x40c08034 0x5 0x0 0x0 0x40c08074 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5612 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5613 */
				phandle = < 0x63 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_14_GPIO12_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5635 */
			iomuxc_lpsr_gpio_lpsr_14_gpio12_io14: IOMUXC_LPSR_GPIO_LPSR_14_GPIO12_IO14 {
				pinmux = < 0x40c08038 0xa 0x0 0x0 0x40c08078 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5636 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5637 */
				phandle = < 0x105 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_14_GPIO_MUX6_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5639 */
			iomuxc_lpsr_gpio_lpsr_14_gpio_mux6_io14: IOMUXC_LPSR_GPIO_LPSR_14_GPIO_MUX6_IO14 {
				pinmux = < 0x40c08038 0x5 0x0 0x0 0x40c08078 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5640 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5641 */
				phandle = < 0x64 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_15_GPIO12_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5663 */
			iomuxc_lpsr_gpio_lpsr_15_gpio12_io15: IOMUXC_LPSR_GPIO_LPSR_15_GPIO12_IO15 {
				pinmux = < 0x40c0803c 0xa 0x0 0x0 0x40c0807c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5664 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5665 */
				phandle = < 0x106 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:338 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_LPSR_GPIO_LPSR_15_GPIO_MUX6_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5667 */
			iomuxc_lpsr_gpio_lpsr_15_gpio_mux6_io15: IOMUXC_LPSR_GPIO_LPSR_15_GPIO_MUX6_IO15 {
				pinmux = < 0x40c0803c 0x5 0x0 0x0 0x40c0807c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5668 */
				pin-lpsr;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5669 */
				phandle = < 0x65 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:568 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_00_GPIO10_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5695 */
			iomuxc_gpio_sd_b1_00_gpio10_io03: IOMUXC_GPIO_SD_B1_00_GPIO10_IO03 {
				pinmux = < 0x400e819c 0xa 0x0 0x0 0x400e83e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5696 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5697 */
				phandle = < 0xc9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_00_GPIO_MUX4_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5699 */
			iomuxc_gpio_sd_b1_00_gpio_mux4_io03: IOMUXC_GPIO_SD_B1_00_GPIO_MUX4_IO03 {
				pinmux = < 0x400e819c 0x5 0x0 0x0 0x400e83e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5700 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5701 */
				phandle = < 0x28 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_00_USDHC1_CMD' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5711 */
			iomuxc_gpio_sd_b1_00_usdhc1_cmd: IOMUXC_GPIO_SD_B1_00_USDHC1_CMD {
				pinmux = < 0x400e819c 0x0 0x0 0x0 0x400e83e0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5712 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5713 */
				phandle = < 0x156 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_01_GPIO10_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5729 */
			iomuxc_gpio_sd_b1_01_gpio10_io04: IOMUXC_GPIO_SD_B1_01_GPIO10_IO04 {
				pinmux = < 0x400e81a0 0xa 0x0 0x0 0x400e83e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5730 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5731 */
				phandle = < 0xca >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_01_GPIO_MUX4_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5733 */
			iomuxc_gpio_sd_b1_01_gpio_mux4_io04: IOMUXC_GPIO_SD_B1_01_GPIO_MUX4_IO04 {
				pinmux = < 0x400e81a0 0x5 0x0 0x0 0x400e83e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5734 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5735 */
				phandle = < 0x29 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_01_USDHC1_CLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5745 */
			iomuxc_gpio_sd_b1_01_usdhc1_clk: IOMUXC_GPIO_SD_B1_01_USDHC1_CLK {
				pinmux = < 0x400e81a0 0x0 0x0 0x0 0x400e83e4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5746 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5747 */
				phandle = < 0x157 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_02_GPIO10_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5767 */
			iomuxc_gpio_sd_b1_02_gpio10_io05: IOMUXC_GPIO_SD_B1_02_GPIO10_IO05 {
				pinmux = < 0x400e81a4 0xa 0x0 0x0 0x400e83e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5768 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5769 */
				phandle = < 0xcb >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_02_GPIO_MUX4_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5771 */
			iomuxc_gpio_sd_b1_02_gpio_mux4_io05: IOMUXC_GPIO_SD_B1_02_GPIO_MUX4_IO05 {
				pinmux = < 0x400e81a4 0x5 0x0 0x0 0x400e83e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5772 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5773 */
				phandle = < 0x2a >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_02_USDHC1_DATA0' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5783 */
			iomuxc_gpio_sd_b1_02_usdhc1_data0: IOMUXC_GPIO_SD_B1_02_USDHC1_DATA0 {
				pinmux = < 0x400e81a4 0x0 0x0 0x0 0x400e83e8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5784 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5785 */
				phandle = < 0x158 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_03_GPIO10_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5805 */
			iomuxc_gpio_sd_b1_03_gpio10_io06: IOMUXC_GPIO_SD_B1_03_GPIO10_IO06 {
				pinmux = < 0x400e81a8 0xa 0x0 0x0 0x400e83ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5806 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5807 */
				phandle = < 0xcc >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_03_GPIO_MUX4_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5809 */
			iomuxc_gpio_sd_b1_03_gpio_mux4_io06: IOMUXC_GPIO_SD_B1_03_GPIO_MUX4_IO06 {
				pinmux = < 0x400e81a8 0x5 0x0 0x0 0x400e83ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5810 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5811 */
				phandle = < 0x2b >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_03_USDHC1_DATA1' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5821 */
			iomuxc_gpio_sd_b1_03_usdhc1_data1: IOMUXC_GPIO_SD_B1_03_USDHC1_DATA1 {
				pinmux = < 0x400e81a8 0x0 0x0 0x0 0x400e83ec >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5822 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5823 */
				phandle = < 0x159 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_04_GPIO10_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5847 */
			iomuxc_gpio_sd_b1_04_gpio10_io07: IOMUXC_GPIO_SD_B1_04_GPIO10_IO07 {
				pinmux = < 0x400e81ac 0xa 0x0 0x0 0x400e83f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5848 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5849 */
				phandle = < 0xcd >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_04_GPIO_MUX4_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5851 */
			iomuxc_gpio_sd_b1_04_gpio_mux4_io07: IOMUXC_GPIO_SD_B1_04_GPIO_MUX4_IO07 {
				pinmux = < 0x400e81ac 0x5 0x0 0x0 0x400e83f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5852 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5853 */
				phandle = < 0x2c >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_04_USDHC1_DATA2' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5859 */
			iomuxc_gpio_sd_b1_04_usdhc1_data2: IOMUXC_GPIO_SD_B1_04_USDHC1_DATA2 {
				pinmux = < 0x400e81ac 0x0 0x0 0x0 0x400e83f0 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5860 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5861 */
				phandle = < 0x15a >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_05_GPIO10_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5885 */
			iomuxc_gpio_sd_b1_05_gpio10_io08: IOMUXC_GPIO_SD_B1_05_GPIO10_IO08 {
				pinmux = < 0x400e81b0 0xa 0x0 0x0 0x400e83f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5886 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5887 */
				phandle = < 0xce >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_05_GPIO_MUX4_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5889 */
			iomuxc_gpio_sd_b1_05_gpio_mux4_io08: IOMUXC_GPIO_SD_B1_05_GPIO_MUX4_IO08 {
				pinmux = < 0x400e81b0 0x5 0x0 0x0 0x400e83f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5890 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5891 */
				phandle = < 0x2d >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B1_05_USDHC1_DATA3' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5897 */
			iomuxc_gpio_sd_b1_05_usdhc1_data3: IOMUXC_GPIO_SD_B1_05_USDHC1_DATA3 {
				pinmux = < 0x400e81b0 0x0 0x0 0x0 0x400e83f4 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5898 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5899 */
				phandle = < 0x15b >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:343 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_00_GPIO10_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5919 */
			iomuxc_gpio_sd_b2_00_gpio10_io09: IOMUXC_GPIO_SD_B2_00_GPIO10_IO09 {
				pinmux = < 0x400e81b4 0xa 0x0 0x0 0x400e83f8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5920 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5921 */
				phandle = < 0xcf >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_00_GPIO_MUX4_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5923 */
			iomuxc_gpio_sd_b2_00_gpio_mux4_io09: IOMUXC_GPIO_SD_B2_00_GPIO_MUX4_IO09 {
				pinmux = < 0x400e81b4 0x5 0x0 0x0 0x400e83f8 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5924 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5925 */
				phandle = < 0x2e >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_01_GPIO10_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5947 */
			iomuxc_gpio_sd_b2_01_gpio10_io10: IOMUXC_GPIO_SD_B2_01_GPIO10_IO10 {
				pinmux = < 0x400e81b8 0xa 0x0 0x0 0x400e83fc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5948 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5949 */
				phandle = < 0xd0 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_01_GPIO_MUX4_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5951 */
			iomuxc_gpio_sd_b2_01_gpio_mux4_io10: IOMUXC_GPIO_SD_B2_01_GPIO_MUX4_IO10 {
				pinmux = < 0x400e81b8 0x5 0x0 0x0 0x400e83fc >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5952 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5953 */
				phandle = < 0x2f >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_02_GPIO10_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5975 */
			iomuxc_gpio_sd_b2_02_gpio10_io11: IOMUXC_GPIO_SD_B2_02_GPIO10_IO11 {
				pinmux = < 0x400e81bc 0xa 0x0 0x0 0x400e8400 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5976 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5977 */
				phandle = < 0xd1 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_02_GPIO_MUX4_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5979 */
			iomuxc_gpio_sd_b2_02_gpio_mux4_io11: IOMUXC_GPIO_SD_B2_02_GPIO_MUX4_IO11 {
				pinmux = < 0x400e81bc 0x5 0x0 0x0 0x400e8400 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5980 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:5981 */
				phandle = < 0x30 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_03_GPIO10_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6003 */
			iomuxc_gpio_sd_b2_03_gpio10_io12: IOMUXC_GPIO_SD_B2_03_GPIO10_IO12 {
				pinmux = < 0x400e81c0 0xa 0x0 0x0 0x400e8404 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6004 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6005 */
				phandle = < 0xd2 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_03_GPIO_MUX4_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6007 */
			iomuxc_gpio_sd_b2_03_gpio_mux4_io12: IOMUXC_GPIO_SD_B2_03_GPIO_MUX4_IO12 {
				pinmux = < 0x400e81c0 0x5 0x0 0x0 0x400e8404 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6008 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6009 */
				phandle = < 0x31 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_04_GPIO10_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6035 */
			iomuxc_gpio_sd_b2_04_gpio10_io13: IOMUXC_GPIO_SD_B2_04_GPIO10_IO13 {
				pinmux = < 0x400e81c4 0xa 0x0 0x0 0x400e8408 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6036 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6037 */
				phandle = < 0xd3 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_04_GPIO_MUX4_IO13' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6039 */
			iomuxc_gpio_sd_b2_04_gpio_mux4_io13: IOMUXC_GPIO_SD_B2_04_GPIO_MUX4_IO13 {
				pinmux = < 0x400e81c4 0x5 0x0 0x0 0x400e8408 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6040 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6041 */
				phandle = < 0x32 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6055 */
			iomuxc_gpio_sd_b2_05_flexspi1_a_dqs: IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS {
				pinmux = < 0x400e81c8 0x1 0x400e8550 0x2 0x400e840c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6056 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6057 */
				phandle = < 0x135 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_05_GPIO10_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6063 */
			iomuxc_gpio_sd_b2_05_gpio10_io14: IOMUXC_GPIO_SD_B2_05_GPIO10_IO14 {
				pinmux = < 0x400e81c8 0xa 0x0 0x0 0x400e840c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6064 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6065 */
				phandle = < 0xd4 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_05_GPIO_MUX4_IO14' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6067 */
			iomuxc_gpio_sd_b2_05_gpio_mux4_io14: IOMUXC_GPIO_SD_B2_05_GPIO_MUX4_IO14 {
				pinmux = < 0x400e81c8 0x5 0x0 0x0 0x400e840c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6068 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6069 */
				phandle = < 0x33 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6083 */
			iomuxc_gpio_sd_b2_06_flexspi1_a_ss0_b: IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B {
				pinmux = < 0x400e81cc 0x1 0x0 0x0 0x400e8410 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6084 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6085 */
				phandle = < 0x136 >;                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_06_GPIO10_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6087 */
			iomuxc_gpio_sd_b2_06_gpio10_io15: IOMUXC_GPIO_SD_B2_06_GPIO10_IO15 {
				pinmux = < 0x400e81cc 0xa 0x0 0x0 0x400e8410 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6088 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6089 */
				phandle = < 0xd5 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_06_GPIO_MUX4_IO15' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6091 */
			iomuxc_gpio_sd_b2_06_gpio_mux4_io15: IOMUXC_GPIO_SD_B2_06_GPIO_MUX4_IO15 {
				pinmux = < 0x400e81cc 0x5 0x0 0x0 0x400e8410 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6092 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6093 */
				phandle = < 0x34 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_07_FLEXSPI1_A_SCLK' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6119 */
			iomuxc_gpio_sd_b2_07_flexspi1_a_sclk: IOMUXC_GPIO_SD_B2_07_FLEXSPI1_A_SCLK {
				pinmux = < 0x400e81d0 0x1 0x400e8574 0x1 0x400e8414 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6120 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6121 */
				phandle = < 0x137 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_07_GPIO10_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6123 */
			iomuxc_gpio_sd_b2_07_gpio10_io16: IOMUXC_GPIO_SD_B2_07_GPIO10_IO16 {
				pinmux = < 0x400e81d0 0xa 0x0 0x0 0x400e8414 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6124 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6125 */
				phandle = < 0xd6 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_07_GPIO_MUX4_IO16' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6127 */
			iomuxc_gpio_sd_b2_07_gpio_mux4_io16: IOMUXC_GPIO_SD_B2_07_GPIO_MUX4_IO16 {
				pinmux = < 0x400e81d0 0x5 0x0 0x0 0x400e8414 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6128 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6129 */
				phandle = < 0x35 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_08_FLEXSPI1_A_DATA00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6151 */
			iomuxc_gpio_sd_b2_08_flexspi1_a_data00: IOMUXC_GPIO_SD_B2_08_FLEXSPI1_A_DATA00 {
				pinmux = < 0x400e81d4 0x1 0x400e8554 0x1 0x400e8418 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6152 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6153 */
				phandle = < 0x138 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_08_GPIO10_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6155 */
			iomuxc_gpio_sd_b2_08_gpio10_io17: IOMUXC_GPIO_SD_B2_08_GPIO10_IO17 {
				pinmux = < 0x400e81d4 0xa 0x0 0x0 0x400e8418 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6156 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6157 */
				phandle = < 0xd7 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_08_GPIO_MUX4_IO17' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6159 */
			iomuxc_gpio_sd_b2_08_gpio_mux4_io17: IOMUXC_GPIO_SD_B2_08_GPIO_MUX4_IO17 {
				pinmux = < 0x400e81d4 0x5 0x0 0x0 0x400e8418 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6160 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6161 */
				phandle = < 0x36 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_09_FLEXSPI1_A_DATA01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6183 */
			iomuxc_gpio_sd_b2_09_flexspi1_a_data01: IOMUXC_GPIO_SD_B2_09_FLEXSPI1_A_DATA01 {
				pinmux = < 0x400e81d8 0x1 0x400e8558 0x1 0x400e841c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6184 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6185 */
				phandle = < 0x139 >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_09_GPIO10_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6187 */
			iomuxc_gpio_sd_b2_09_gpio10_io18: IOMUXC_GPIO_SD_B2_09_GPIO10_IO18 {
				pinmux = < 0x400e81d8 0xa 0x0 0x0 0x400e841c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6188 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6189 */
				phandle = < 0xd8 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_09_GPIO_MUX4_IO18' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6191 */
			iomuxc_gpio_sd_b2_09_gpio_mux4_io18: IOMUXC_GPIO_SD_B2_09_GPIO_MUX4_IO18 {
				pinmux = < 0x400e81d8 0x5 0x0 0x0 0x400e841c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6192 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6193 */
				phandle = < 0x37 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_10_FLEXSPI1_A_DATA02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6215 */
			iomuxc_gpio_sd_b2_10_flexspi1_a_data02: IOMUXC_GPIO_SD_B2_10_FLEXSPI1_A_DATA02 {
				pinmux = < 0x400e81dc 0x1 0x400e855c 0x1 0x400e8420 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6216 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6217 */
				phandle = < 0x13a >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_10_GPIO10_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6219 */
			iomuxc_gpio_sd_b2_10_gpio10_io19: IOMUXC_GPIO_SD_B2_10_GPIO10_IO19 {
				pinmux = < 0x400e81dc 0xa 0x0 0x0 0x400e8420 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6220 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6221 */
				phandle = < 0xd9 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_10_GPIO_MUX4_IO19' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6223 */
			iomuxc_gpio_sd_b2_10_gpio_mux4_io19: IOMUXC_GPIO_SD_B2_10_GPIO_MUX4_IO19 {
				pinmux = < 0x400e81dc 0x5 0x0 0x0 0x400e8420 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6224 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6225 */
				phandle = < 0x38 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_11_FLEXSPI1_A_DATA03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6251 */
			iomuxc_gpio_sd_b2_11_flexspi1_a_data03: IOMUXC_GPIO_SD_B2_11_FLEXSPI1_A_DATA03 {
				pinmux = < 0x400e81e0 0x1 0x400e8560 0x1 0x400e8424 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6252 */
				pin-pdrv;                                              /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6253 */
				phandle = < 0x13b >;                                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2-pinctrl.dtsi:172 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_11_GPIO10_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6255 */
			iomuxc_gpio_sd_b2_11_gpio10_io20: IOMUXC_GPIO_SD_B2_11_GPIO10_IO20 {
				pinmux = < 0x400e81e0 0xa 0x0 0x0 0x400e8424 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6256 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6257 */
				phandle = < 0xda >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:283 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_GPIO_SD_B2_11_GPIO_MUX4_IO20' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6259 */
			iomuxc_gpio_sd_b2_11_gpio_mux4_io20: IOMUXC_GPIO_SD_B2_11_GPIO_MUX4_IO20 {
				pinmux = < 0x400e81e0 0x5 0x0 0x0 0x400e8424 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6260 */
				pin-pdrv;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6261 */
				phandle = < 0x39 >;                             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:513 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_00_DIG_GPIO13_IO03' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6275 */
			iomuxc_snvs_gpio_snvs_00_dig_gpio13_io03: IOMUXC_SNVS_GPIO_SNVS_00_DIG_GPIO13_IO03 {
				pinmux = < 0x40c9400c 0x5 0x0 0x0 0x40c9404c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6276 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6277 */
				phandle = < 0x10a >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_01_DIG_GPIO13_IO04' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6283 */
			iomuxc_snvs_gpio_snvs_01_dig_gpio13_io04: IOMUXC_SNVS_GPIO_SNVS_01_DIG_GPIO13_IO04 {
				pinmux = < 0x40c94010 0x5 0x0 0x0 0x40c94050 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6284 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6285 */
				phandle = < 0x10b >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_02_DIG_GPIO13_IO05' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6291 */
			iomuxc_snvs_gpio_snvs_02_dig_gpio13_io05: IOMUXC_SNVS_GPIO_SNVS_02_DIG_GPIO13_IO05 {
				pinmux = < 0x40c94014 0x5 0x0 0x0 0x40c94054 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6292 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6293 */
				phandle = < 0x10c >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_03_DIG_GPIO13_IO06' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6299 */
			iomuxc_snvs_gpio_snvs_03_dig_gpio13_io06: IOMUXC_SNVS_GPIO_SNVS_03_DIG_GPIO13_IO06 {
				pinmux = < 0x40c94018 0x5 0x0 0x0 0x40c94058 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6300 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6301 */
				phandle = < 0x10d >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_04_DIG_GPIO13_IO07' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6307 */
			iomuxc_snvs_gpio_snvs_04_dig_gpio13_io07: IOMUXC_SNVS_GPIO_SNVS_04_DIG_GPIO13_IO07 {
				pinmux = < 0x40c9401c 0x5 0x0 0x0 0x40c9405c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6308 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6309 */
				phandle = < 0x10e >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_05_DIG_GPIO13_IO08' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6315 */
			iomuxc_snvs_gpio_snvs_05_dig_gpio13_io08: IOMUXC_SNVS_GPIO_SNVS_05_DIG_GPIO13_IO08 {
				pinmux = < 0x40c94020 0x5 0x0 0x0 0x40c94060 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6316 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6317 */
				phandle = < 0x10f >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_06_DIG_GPIO13_IO09' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6323 */
			iomuxc_snvs_gpio_snvs_06_dig_gpio13_io09: IOMUXC_SNVS_GPIO_SNVS_06_DIG_GPIO13_IO09 {
				pinmux = < 0x40c94024 0x5 0x0 0x0 0x40c94064 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6324 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6325 */
				phandle = < 0x110 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_07_DIG_GPIO13_IO10' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6331 */
			iomuxc_snvs_gpio_snvs_07_dig_gpio13_io10: IOMUXC_SNVS_GPIO_SNVS_07_DIG_GPIO13_IO10 {
				pinmux = < 0x40c94028 0x5 0x0 0x0 0x40c94068 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6332 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6333 */
				phandle = < 0x111 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_08_DIG_GPIO13_IO11' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6339 */
			iomuxc_snvs_gpio_snvs_08_dig_gpio13_io11: IOMUXC_SNVS_GPIO_SNVS_08_DIG_GPIO13_IO11 {
				pinmux = < 0x40c9402c 0x5 0x0 0x0 0x40c9406c >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6340 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6341 */
				phandle = < 0x112 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_GPIO_SNVS_09_DIG_GPIO13_IO12' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6347 */
			iomuxc_snvs_gpio_snvs_09_dig_gpio13_io12: IOMUXC_SNVS_GPIO_SNVS_09_DIG_GPIO13_IO12 {
				pinmux = < 0x40c94030 0x5 0x0 0x0 0x40c94070 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6348 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6349 */
				phandle = < 0x113 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_PMIC_ON_REQ_DIG_GPIO13_IO01' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6359 */
			iomuxc_snvs_pmic_on_req_dig_gpio13_io01: IOMUXC_SNVS_PMIC_ON_REQ_DIG_GPIO13_IO01 {
				pinmux = < 0x40c94004 0x5 0x0 0x0 0x40c94044 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6360 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6361 */
				phandle = < 0x108 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_PMIC_STBY_REQ_DIG_GPIO13_IO02' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6367 */
			iomuxc_snvs_pmic_stby_req_dig_gpio13_io02: IOMUXC_SNVS_PMIC_STBY_REQ_DIG_GPIO13_IO02 {
				pinmux = < 0x40c94008 0x5 0x0 0x0 0x40c94048 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6368 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6369 */
				phandle = < 0x109 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};

			/* node '/soc/iomuxc@400e8000/IOMUXC_SNVS_WAKEUP_DIG_GPIO13_IO00' defined in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6383 */
			iomuxc_snvs_wakeup_dig_gpio13_io00: IOMUXC_SNVS_WAKEUP_DIG_GPIO13_IO00 {
				pinmux = < 0x40c94000 0x5 0x0 0x0 0x40c94040 >; /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6384 */
				pin-snvs;                                       /* in modules\hal\nxp\dts\nxp\nxp_imx\rt\mimxrt1176dvmaa-pinctrl.dtsi:6385 */
				phandle = < 0x107 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:357 */
			};
		};

		/* node '/soc/iomuxc_lpsr@40c08000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:359 */
		iomuxc_lpsr: iomuxc_lpsr@40c08000 {
			compatible = "nxp,mcux-rt-pinctrl"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:360 */
			reg = < 0x40c08000 0x4000 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:361 */
			status = "disabled";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:362 */
		};

		/* node '/soc/iomuxc_lpsr_gpr@40c08000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:365 */
		iomuxc_lpsr_gpr: iomuxc_lpsr_gpr@40c08000 {
			compatible = "nxp,imx-gpr";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:366 */
			reg = < 0x40c08000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:367 */
			#pinmux-cells = < 0x2 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:368 */
		};

		/* node '/soc/display-controller@40804000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:371 */
		lcdif: zephyr_lcdif: display-controller@40804000 {
			compatible = "nxp,imx-elcdif"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:372 */
			reg = < 0x40804000 0x4000 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:373 */
			interrupts = < 0x36 0x0 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:374 */
			status = "disabled";           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:375 */
			nxp,pxp = < &pxp >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:376 */
			pinctrl-0 = < &pinmux_lcdif >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:223 */
			pinctrl-names = "default";     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:224 */
		};

		/* node '/soc/mipi-dsi@4080c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:379 */
		mipi_dsi: zephyr_mipi_dsi: mipi-dsi@4080c000 {
			compatible = "nxp,imx-mipi-dsi";    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:380 */
			#address-cells = < 0x1 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:381 */
			#size-cells = < 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:382 */
			reg = < 0x4080c000 0x200 >,
			      < 0x4080c200 0x80 >,
			      < 0x4080c280 0x80 >,
			      < 0x4080c300 0x200 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:383 */
			interrupts = < 0x3b 0x1 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:387 */
			status = "disabled";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:388 */
			dphy-ref-frequency = < 0x16e3600 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:93 */
		};

		/* node '/soc/spi@40114000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:391 */
		lpspi1: arduino_spi: spi@40114000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:392 */
			reg = < 0x40114000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:393 */
			interrupts = < 0x26 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:394 */
			clocks = < &ccm 0x500 0x6c 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:396 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:397 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:398 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:399 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:400 */
			pinctrl-0 = < &pinmux_lpspi1 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:233 */
			pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:234 */
			dmas = < &edma0 0x0 0x24 >,
			       < &edma0 0x1 0x25 >;       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:110 */
			dma-names = "rx",
			            "tx";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:111 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:112 */
		};

		/* node '/soc/spi@40118000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:403 */
		lpspi2: spi@40118000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:404 */
			reg = < 0x40118000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:405 */
			interrupts = < 0x27 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:406 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:407 */
			clocks = < &ccm 0x501 0x6c 0x2 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:408 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:409 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:410 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:411 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:412 */
		};

		/* node '/soc/spi@4011c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:415 */
		lpspi3: spi@4011c000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:416 */
			reg = < 0x4011c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:417 */
			interrupts = < 0x28 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:418 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:419 */
			clocks = < &ccm 0x502 0x6c 0x4 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:420 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:421 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:422 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:423 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:424 */
		};

		/* node '/soc/spi@40120000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:427 */
		lpspi4: spi@40120000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:428 */
			reg = < 0x40120000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:429 */
			interrupts = < 0x29 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:430 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:431 */
			clocks = < &ccm 0x503 0x6c 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:432 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:433 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:434 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:435 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:436 */
		};

		/* node '/soc/spi@40c2c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:439 */
		lpspi5: spi@40c2c000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:440 */
			reg = < 0x40c2c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:441 */
			interrupts = < 0x2a 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:442 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:443 */
			clocks = < &ccm 0x504 0x6c 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:444 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:445 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:446 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:447 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:448 */
		};

		/* node '/soc/spi@40c30000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:451 */
		lpspi6: spi@40c30000 {
			compatible = "nxp,lpspi";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:452 */
			reg = < 0x40c30000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:453 */
			interrupts = < 0x2b 0x3 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:454 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:455 */
			clocks = < &ccm 0x505 0x6c 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:456 */
			rx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:457 */
			tx-fifo-size = < 0x10 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:458 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:459 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:460 */
		};

		/* node '/soc/uart@4007c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:463 */
		lpuart1: uart@4007c000 {
			dmas = < &edma0 0x1 0x8 >,
			       < &edma0 0x2 0x9 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:157 */
			dma-names = "tx",
			            "rx";                      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:158 */
			compatible = "nxp,lpuart";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:464 */
			reg = < 0x4007c000 0x4000 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:465 */
			interrupts = < 0x14 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:466 */
			clocks = < &ccm 0x300 0x7c 0x18 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:467 */
			pinctrl-0 = < &pinmux_lpuart1 >;       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:117 */
			pinctrl-1 = < &pinmux_lpuart1_sleep >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:118 */
			pinctrl-names = "default",
			                "sleep";               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:119 */
			status = "okay";                       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:97 */
			current-speed = < 0x1c200 >;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:98 */
		};

		/* node '/soc/uart@40080000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:471 */
		lpuart2: arduino_serial: uart@40080000 {
			dmas = < &edma0 0x3 0xa >,
			       < &edma0 0x4 0xb >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:162 */
			dma-names = "tx",
			            "rx";                      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:163 */
			compatible = "nxp,lpuart";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:472 */
			reg = < 0x40080000 0x4000 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:473 */
			interrupts = < 0x15 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:474 */
			clocks = < &ccm 0x301 0x68 0x1c >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:475 */
			status = "disabled";                   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:476 */
			pinctrl-0 = < &pinmux_lpuart2 >;       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:238 */
			pinctrl-1 = < &pinmux_lpuart2_sleep >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:239 */
			pinctrl-names = "default",
			                "sleep";               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:240 */
		};

		/* node '/soc/uart@40084000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:479 */
		lpuart3: uart@40084000 {
			dmas = < &edma0 0x5 0xc >,
			       < &edma0 0x6 0xd >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:167 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:168 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:480 */
			reg = < 0x40084000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:481 */
			interrupts = < 0x16 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:482 */
			clocks = < &ccm 0x302 0x68 0xc >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:483 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:484 */
		};

		/* node '/soc/uart@40088000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:487 */
		lpuart4: uart@40088000 {
			dmas = < &edma0 0x7 0xe >,
			       < &edma0 0x8 0xf >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:172 */
			dma-names = "tx",
			            "rx";                  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:173 */
			compatible = "nxp,lpuart";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:488 */
			reg = < 0x40088000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:489 */
			interrupts = < 0x17 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:490 */
			clocks = < &ccm 0x303 0x6c 0x18 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:491 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:492 */
		};

		/* node '/soc/uart@4008c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:495 */
		lpuart5: uart@4008c000 {
			dmas = < &edma0 0x9 0x10 >,
			       < &edma0 0xa 0x11 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:177 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:178 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:496 */
			reg = < 0x4008c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:497 */
			interrupts = < 0x18 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:498 */
			clocks = < &ccm 0x304 0x74 0x2 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:499 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:500 */
		};

		/* node '/soc/uart@40090000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:503 */
		lpuart6: uart@40090000 {
			dmas = < &edma0 0xb 0x12 >,
			       < &edma0 0xc 0x13 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:182 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:183 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:504 */
			reg = < 0x40090000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:505 */
			interrupts = < 0x19 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:506 */
			clocks = < &ccm 0x305 0x74 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:507 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:508 */
		};

		/* node '/soc/uart@40094000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:511 */
		lpuart7: uart@40094000 {
			dmas = < &edma0 0xd 0x14 >,
			       < &edma0 0xe 0x15 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:187 */
			dma-names = "tx",
			            "rx";                  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:188 */
			compatible = "nxp,lpuart";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:512 */
			reg = < 0x40094000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:513 */
			interrupts = < 0x1a 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:514 */
			clocks = < &ccm 0x306 0x7c 0x1a >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:515 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:516 */
		};

		/* node '/soc/uart@40098000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:519 */
		lpuart8: uart@40098000 {
			dmas = < &edma0 0xf 0x16 >,
			       < &edma0 0x10 0x17 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:192 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:193 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:520 */
			reg = < 0x40098000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:521 */
			interrupts = < 0x1b 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:522 */
			clocks = < &ccm 0x307 0x80 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:523 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:524 */
		};

		/* node '/soc/uart@4009c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:527 */
		lpuart9: uart@4009c000 {
			dmas = < &edma0 0x11 0x18 >,
			       < &edma0 0x12 0x19 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:197 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:198 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:528 */
			reg = < 0x4009c000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:529 */
			interrupts = < 0x1c 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:530 */
			clocks = < &ccm 0x308 0x80 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:531 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:532 */
		};

		/* node '/soc/uart@400a0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:535 */
		lpuart10: uart@400a0000 {
			dmas = < &edma0 0x13 0x1a >,
			       < &edma0 0x14 0x1b >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:202 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:203 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:536 */
			reg = < 0x400a0000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:537 */
			interrupts = < 0x1d 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:538 */
			clocks = < &ccm 0x309 0x80 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:539 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:540 */
		};

		/* node '/soc/uart@40c24000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:543 */
		lpuart11: uart@40c24000 {
			dmas = < &edma0 0x15 0x1c >,
			       < &edma0 0x16 0x1d >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:207 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:208 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:544 */
			reg = < 0x40c24000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:545 */
			interrupts = < 0x1e 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:546 */
			clocks = < &ccm 0x30a 0x80 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:547 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:548 */
		};

		/* node '/soc/uart@40c28000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:551 */
		lpuart12: uart@40c28000 {
			dmas = < &edma0 0x17 0x1e >,
			       < &edma0 0x18 0x1f >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:212 */
			dma-names = "tx",
			            "rx";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:213 */
			compatible = "nxp,lpuart";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:552 */
			reg = < 0x40c28000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:553 */
			interrupts = < 0x1f 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:554 */
			clocks = < &ccm 0x30b 0x80 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:555 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:556 */
		};

		/* node '/soc/flexpwm@4018c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:559 */
		flexpwm1: flexpwm@4018c000 {
			compatible = "nxp,flexpwm";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:560 */
			reg = < 0x4018c000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:561 */
			interrupts = < 0x81 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:562 */

			/* node '/soc/flexpwm@4018c000/flexpwm1_pwm0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:564 */
			flexpwm1_pwm0: flexpwm1_pwm0 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:565 */
				index = < 0x0 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:566 */
				interrupts = < 0x7d 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:567 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:568 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:569 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:570 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:571 */
			};

			/* node '/soc/flexpwm@4018c000/flexpwm1_pwm1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:574 */
			flexpwm1_pwm1: flexpwm1_pwm1 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:575 */
				index = < 0x1 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:576 */
				interrupts = < 0x7e 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:577 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:578 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:579 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:580 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:581 */
			};

			/* node '/soc/flexpwm@4018c000/flexpwm1_pwm2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:584 */
			flexpwm1_pwm2: flexpwm1_pwm2 {
				compatible = "nxp,imx-pwm";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:585 */
				index = < 0x2 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:586 */
				interrupts = < 0x7f 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:587 */
				#pwm-cells = < 0x3 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:588 */
				clocks = < &ccm 0x800 0x0 0x0 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:589 */
				nxp,prescaler = < 0x80 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:590 */
				status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:143 */
				pinctrl-0 = < &pinmux_flexpwm1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:144 */
				pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:145 */
				phandle = < 0x200 >;              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:57 */
			};

			/* node '/soc/flexpwm@4018c000/flexpwm1_pwm3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:594 */
			flexpwm1_pwm3: flexpwm1_pwm3 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:595 */
				index = < 0x3 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:596 */
				interrupts = < 0x80 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:597 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:598 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:599 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:600 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:601 */
			};
		};

		/* node '/soc/flexpwm@40190000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:605 */
		flexpwm2: flexpwm@40190000 {
			compatible = "nxp,flexpwm";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:606 */
			reg = < 0x40190000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:607 */
			interrupts = < 0xb5 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:608 */

			/* node '/soc/flexpwm@40190000/flexpwm2_pwm0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:610 */
			flexpwm2_pwm0: flexpwm2_pwm0 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:611 */
				index = < 0x0 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:612 */
				interrupts = < 0xb1 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:613 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:614 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:615 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:616 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:617 */
			};

			/* node '/soc/flexpwm@40190000/flexpwm2_pwm1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:620 */
			flexpwm2_pwm1: flexpwm2_pwm1 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:621 */
				index = < 0x1 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:622 */
				interrupts = < 0xb2 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:623 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:624 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:625 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:626 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:627 */
			};

			/* node '/soc/flexpwm@40190000/flexpwm2_pwm2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:630 */
			flexpwm2_pwm2: flexpwm2_pwm2 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:631 */
				index = < 0x2 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:632 */
				interrupts = < 0xb3 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:633 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:634 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:635 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:636 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:637 */
			};

			/* node '/soc/flexpwm@40190000/flexpwm2_pwm3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:640 */
			flexpwm2_pwm3: flexpwm2_pwm3 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:641 */
				index = < 0x3 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:642 */
				interrupts = < 0xb4 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:643 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:644 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:645 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:646 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:647 */
			};
		};

		/* node '/soc/flexpwm@40194000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:651 */
		flexpwm3: flexpwm@40194000 {
			compatible = "nxp,flexpwm";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:652 */
			reg = < 0x40194000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:653 */
			interrupts = < 0xba 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:654 */

			/* node '/soc/flexpwm@40194000/flexpwm3_pwm0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:656 */
			flexpwm3_pwm0: flexpwm3_pwm0 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:657 */
				index = < 0x0 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:658 */
				interrupts = < 0xb6 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:659 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:660 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:661 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:662 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:663 */
			};

			/* node '/soc/flexpwm@40194000/flexpwm3_pwm1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:666 */
			flexpwm3_pwm1: flexpwm3_pwm1 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:667 */
				index = < 0x1 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:668 */
				interrupts = < 0xb7 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:669 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:670 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:671 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:672 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:673 */
			};

			/* node '/soc/flexpwm@40194000/flexpwm3_pwm2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:676 */
			flexpwm3_pwm2: flexpwm3_pwm2 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:677 */
				index = < 0x2 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:678 */
				interrupts = < 0xb8 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:679 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:680 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:681 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:682 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:683 */
			};

			/* node '/soc/flexpwm@40194000/flexpwm3_pwm3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:686 */
			flexpwm3_pwm3: flexpwm3_pwm3 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:687 */
				index = < 0x3 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:688 */
				interrupts = < 0xb9 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:689 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:690 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:691 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:692 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:693 */
			};
		};

		/* node '/soc/flexpwm@40198000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:697 */
		flexpwm4: flexpwm@40198000 {
			compatible = "nxp,flexpwm";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:698 */
			reg = < 0x40198000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:699 */
			interrupts = < 0xbf 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:700 */

			/* node '/soc/flexpwm@40198000/flexpwm4_pwm0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:702 */
			flexpwm4_pwm0: flexpwm4_pwm0 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:703 */
				index = < 0x0 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:704 */
				interrupts = < 0xbb 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:705 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:706 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:707 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:708 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:709 */
			};

			/* node '/soc/flexpwm@40198000/flexpwm4_pwm1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:712 */
			flexpwm4_pwm1: flexpwm4_pwm1 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:713 */
				index = < 0x1 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:714 */
				interrupts = < 0xbc 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:715 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:716 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:717 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:718 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:719 */
			};

			/* node '/soc/flexpwm@40198000/flexpwm4_pwm2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:722 */
			flexpwm4_pwm2: flexpwm4_pwm2 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:723 */
				index = < 0x2 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:724 */
				interrupts = < 0xbd 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:725 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:726 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:727 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:728 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:729 */
			};

			/* node '/soc/flexpwm@40198000/flexpwm4_pwm3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:732 */
			flexpwm4_pwm3: flexpwm4_pwm3 {
				compatible = "nxp,imx-pwm";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:733 */
				index = < 0x3 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:734 */
				interrupts = < 0xbe 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:735 */
				#pwm-cells = < 0x3 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:736 */
				clocks = < &ccm 0x800 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:737 */
				nxp,prescaler = < 0x80 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:738 */
				status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:739 */
			};
		};

		/* node '/soc/flexio@400ac000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:743 */
		flexio1: flexio@400ac000 {
			compatible = "nxp,flexio";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:744 */
			reg = < 0x400ac000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:745 */
			interrupts = < 0x6e 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:746 */
			clocks = < &ccm 0x1700 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:747 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:748 */
		};

		/* node '/soc/flexio@400b0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:751 */
		flexio2: flexio@400b0000 {
			compatible = "nxp,flexio";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:752 */
			reg = < 0x400b0000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:753 */
			interrupts = < 0x6f 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:754 */
			clocks = < &ccm 0x1701 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:755 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:756 */
		};

		/* node '/soc/ethernet@40424000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:759 */
		enet: ethernet@40424000 {
			compatible = "nxp,enet";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:760 */
			reg = < 0x40424000 0x628 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:761 */
			clocks = < &ccm 0x1200 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:762 */

			/* node '/soc/ethernet@40424000/ethernet' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:764 */
			enet_mac: ethernet {
				compatible = "nxp,enet-mac";     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:765 */
				interrupts = < 0x89 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:766 */
				interrupt-names = "COMMON";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:767 */
				nxp,mdio = < &enet_mdio >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:768 */
				ptp-clock = < &enet_ptp_clock >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:769 */
				status = "okay";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:149 */
				pinctrl-0 = < &pinmux_enet >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:150 */
				pinctrl-names = "default";       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:151 */
				phy-handle = < &phy >;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:152 */
				phy-connection-type = "rmii";    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:153 */
				zephyr,random-mac-address;       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:154 */
			};

			/* node '/soc/ethernet@40424000/mdio' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:773 */
			enet_mdio: mdio {
				compatible = "nxp,enet-mdio";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:774 */
				#address-cells = < 0x1 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:776 */
				#size-cells = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:777 */
				status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:158 */
				pinctrl-0 = < &pinmux_enet_mdio >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:159 */
				pinctrl-names = "default";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:160 */
				phandle = < 0x166 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:768 */

				/* node '/soc/ethernet@40424000/mdio/phy@0' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:162 */
				phy: phy@0 {
					compatible = "microchip,ksz8081";  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:163 */
					reg = < 0x0 >;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:164 */
					status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:165 */
					reset-gpios = < &gpio12 0xc 0x0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:166 */
					int-gpios = < &gpio9 0xb 0x0 >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:167 */
					microchip,interface-type = "rmii"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:168 */
					phandle = < 0x169 >;               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:152 */
				};
			};

			/* node '/soc/ethernet@40424000/ptp_clock' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:780 */
			enet_ptp_clock: ptp_clock {
				compatible = "nxp,enet-ptp-clock"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:781 */
				interrupts = < 0x8a 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:782 */
				clocks = < &ccm 0x1201 0x0 0x0 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:784 */
				status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:173 */
				pinctrl-0 = < &pinmux_ptp >;       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:174 */
				pinctrl-names = "default";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:175 */
				phandle = < 0x167 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:769 */
			};
		};

		/* node '/soc/ethernet@40420000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:788 */
		enet1g: ethernet@40420000 {
			compatible = "nxp,enet1g";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:789 */
			reg = < 0x40420000 0x628 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:790 */
			clocks = < &ccm 0x1202 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:791 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:792 */

			/* node '/soc/ethernet@40420000/ethernet' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:794 */
			enet1g_mac: ethernet {
				compatible = "nxp,enet-mac";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:795 */
				interrupts = < 0x8d 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:796 */
				interrupt-names = "COMMON";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:797 */
				nxp,mdio = < &enet1g_mdio >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:798 */
				ptp-clock = < &enet1g_ptp_clock >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:799 */
				status = "disabled";               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:179 */
				pinctrl-0 = < &pinmux_enet1g >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:180 */
				pinctrl-names = "default";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:181 */
				phy-handle = < &enet1g_phy >;      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:182 */
				phy-connection-type = "rgmii";     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:183 */
				zephyr,random-mac-address;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:184 */
			};

			/* node '/soc/ethernet@40420000/mdio' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:803 */
			enet1g_mdio: mdio {
				compatible = "nxp,enet-mdio";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:804 */
				#address-cells = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:806 */
				#size-cells = < 0x0 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:807 */
				status = "disabled";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:188 */
				pinctrl-0 = < &pinmux_enet1g_mdio >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:189 */
				pinctrl-names = "default";           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:190 */
				phandle = < 0x16e >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:798 */

				/* node '/soc/ethernet@40420000/mdio/phy@1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:192 */
				enet1g_phy: phy@1 {
					compatible = "realtek,rtl8211f";   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:193 */
					reg = < 0x1 >;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:194 */
					status = "disabled";               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:195 */
					reset-gpios = < &gpio11 0xe 0x0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:196 */
					int-gpios = < &gpio5 0xd 0x1 >;    /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:197 */
					phandle = < 0x171 >;               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:182 */
				};
			};

			/* node '/soc/ethernet@40420000/ptp_clock' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:810 */
			enet1g_ptp_clock: ptp_clock {
				compatible = "nxp,enet-ptp-clock";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:811 */
				interrupts = < 0x8e 0x0 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:812 */
				clocks = < &ccm 0x1201 0x0 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:814 */
				status = "disabled";                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:202 */
				pinctrl-0 = < &pinmux_enet1g_ptp >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:203 */
				pinctrl-names = "default";          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:204 */
				phandle = < 0x16f >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:799 */
			};
		};

		/* node '/soc/usbd@40430000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:818 */
		usb1: zephyr_udc0: usbd@40430000 {
			compatible = "nxp,ehci";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:819 */
			reg = < 0x40430000 0x200 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:820 */
			interrupts = < 0x88 0x1 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:821 */
			interrupt-names = "usb_otg";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:822 */
			clocks = < &xtal >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:823 */
			num-bidir-endpoints = < 0x8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:824 */
			status = "okay";               /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:163 */
			phy-handle = < &usbphy1 >;     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:164 */
		};

		/* node '/soc/usbd@4042c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:828 */
		usb2: usbd@4042c000 {
			compatible = "nxp,ehci";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:829 */
			reg = < 0x4042c000 0x200 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:830 */
			interrupts = < 0x87 0x1 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:831 */
			interrupt-names = "usb_otg";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:832 */
			clocks = < &xtal >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:833 */
			num-bidir-endpoints = < 0x8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:834 */
			status = "disabled";           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:835 */
		};

		/* node '/soc/usbphy@40434000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:838 */
		usbphy1: usbphy@40434000 {
			compatible = "nxp,usbphy";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:839 */
			reg = < 0x40434000 0x1000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:840 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:168 */
			tx-d-cal = < 0x7 >;          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:169 */
			tx-cal-45-dp-ohms = < 0x6 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:170 */
			tx-cal-45-dm-ohms = < 0x6 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:171 */
			phandle = < 0x176 >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:164 */
		};

		/* node '/soc/usbphy@40438000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:844 */
		usbphy2: usbphy@40438000 {
			compatible = "nxp,usbphy";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:845 */
			reg = < 0x40438000 0x1000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:846 */
			status = "disabled";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:847 */
		};

		/* node '/soc/usdhc@40418000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:850 */
		usdhc1: usdhc@40418000 {
			compatible = "nxp,imx-usdhc";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:851 */
			reg = < 0x40418000 0x4000 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:852 */
			interrupts = < 0x85 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:854 */
			clocks = < &ccm 0x600 0x0 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:855 */
			max-current-330 = < 0x3fc >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:856 */
			max-current-180 = < 0x3fc >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:857 */
			max-bus-freq = < 0xc65d400 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:858 */
			min-bus-freq = < 0x61a80 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:859 */
			pinctrl-0 = < &pinmux_usdhc1 >;             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:259 */
			pinctrl-1 = < &pinmux_usdhc1_dat3_nopull >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:260 */
			pinctrl-names = "default",
			                "nopull";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:261 */
			status = "okay";                            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:127 */
			detect-dat3;                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:128 */
			pwr-gpios = < &gpio10 0x2 0x1 >;            /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:129 */

			/* node '/soc/usdhc@40418000/sdmmc' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:131 */
			sdmmc {
				compatible = "zephyr,sdmmc-disk"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:132 */
				disk-name = "SD";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:133 */
				status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:134 */
			};
		};

		/* node '/soc/usdhc@4041c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:862 */
		usdhc2: usdhc@4041c000 {
			compatible = "nxp,imx-usdhc";    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:863 */
			reg = < 0x4041c000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:864 */
			status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:865 */
			interrupts = < 0x86 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:866 */
			clocks = < &ccm 0x601 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:867 */
			max-current-330 = < 0x3fc >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:868 */
			max-current-180 = < 0x3fc >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:869 */
			max-bus-freq = < 0xc65d400 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:870 */
			min-bus-freq = < 0x61a80 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:871 */
		};

		/* node '/soc/csi@40800000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:874 */
		csi: nxp_csi: csi@40800000 {
			compatible = "nxp,imx-csi";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:875 */
			reg = < 0x40800000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:876 */
			interrupts = < 0x38 0x1 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:877 */
			status = "disabled";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:878 */
			pinctrl-0 = < &pinmux_csi >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:208 */
			pinctrl-names = "default";   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:209 */

			/* node '/soc/csi@40800000/port' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:880 */
			port {

				/* node '/soc/csi@40800000/port/endpoint' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:881 */
				csi_ep_in: endpoint {
					remote-endpoint-label = "mipi_csi2rx_ep_out"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:882 */
				};
			};
		};

		/* node '/soc/mipi_csi2rx@40810000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:887 */
		mipi_csi2rx: nxp_mipi_csi: mipi_csi2rx@40810000 {
			compatible = "nxp,mipi-csi2rx";   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:888 */
			reg = < 0x40810000 0x200 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:889 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:890 */
			clocks = < &ccm 0x1900 0x0 0x0 >,
			         < &ccm 0x2000 0x0 0x0 >,
			         < &ccm 0x2100 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:891 */

			/* node '/soc/mipi_csi2rx@40810000/ports' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:895 */
			ports {
				#address-cells = < 0x1 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:896 */
				#size-cells = < 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:897 */

				/* node '/soc/mipi_csi2rx@40810000/ports/port@0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:899 */
				port@0 {
					reg = < 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:900 */

					/* node '/soc/mipi_csi2rx@40810000/ports/port@0/endpoint' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:902 */
					mipi_csi2rx_ep_out: endpoint {
						remote-endpoint-label = "csi_ep_in"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:903 */
					};
				};

				/* node '/soc/mipi_csi2rx@40810000/ports/port@1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:907 */
				port@1 {
					reg = < 0x1 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:908 */
				};
			};
		};

		/* node '/soc/can@400c4000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:913 */
		flexcan1: can@400c4000 {
			compatible = "nxp,flexcan-fd",
			             "nxp,flexcan";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:914 */
			reg = < 0x400c4000 0x1000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:915 */
			interrupts = < 0x2c 0x0 >,
			             < 0x2d 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:916 */
			interrupt-names = "common",
			                  "error";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:917 */
			clocks = < &ccm 0x900 0x68 0xe >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:918 */
			clk-source = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:919 */
			number-of-mb = < 0x40 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:920 */
			number-of-mb-fd = < 0xe >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:921 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:922 */
		};

		/* node '/soc/can@400c8000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:925 */
		flexcan2: can@400c8000 {
			compatible = "nxp,flexcan-fd",
			             "nxp,flexcan";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:926 */
			reg = < 0x400c8000 0x1000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:927 */
			interrupts = < 0x2e 0x0 >,
			             < 0x2f 0x0 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:928 */
			interrupt-names = "common",
			                  "error";         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:929 */
			clocks = < &ccm 0x901 0x68 0x12 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:930 */
			clk-source = < 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:931 */
			number-of-mb = < 0x40 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:932 */
			number-of-mb-fd = < 0xe >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:933 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:934 */
		};

		/* node '/soc/can@40c3c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:937 */
		flexcan3: can@40c3c000 {
			compatible = "nxp,flexcan-fd",
			             "nxp,flexcan";       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:938 */
			reg = < 0x40c3c000 0x1000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:939 */
			interrupts = < 0x30 0x0 >,
			             < 0x31 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:940 */
			interrupt-names = "common",
			                  "error";        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:941 */
			clocks = < &ccm 0x902 0x84 0x6 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:942 */
			clk-source = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:943 */
			number-of-mb = < 0x40 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:944 */
			number-of-mb-fd = < 0xe >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:945 */
			pinctrl-0 = < &pinmux_flexcan3 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:218 */
			pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:219 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:102 */

			/* node '/soc/can@40c3c000/can-transceiver' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:104 */
			can-transceiver {
				max-bitrate = < 0x4c4b40 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:105 */
			};
		};

		/* node '/soc/wdog@40030000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:949 */
		wdog1: wdog@40030000 {
			compatible = "nxp,imx-wdog"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:950 */
			reg = < 0x40030000 0xa >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:951 */
			interrupts = < 0x70 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:953 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:155 */
		};

		/* node '/soc/ocram@20200000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:956 */
		ocram: ocram@20200000 {
			compatible = "zephyr,memory-region",
			             "mmio-sram";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:957 */
			zephyr,memory-region = "OCRAM";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:958 */
			reg = < 0x20200000 0x40000 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:959 */
			#address-cells = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:960 */
			#size-cells = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:961 */

			/* node '/soc/ocram@20200000/ocram_m4_itcm@20200000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:972 */
			ocram_m4_itcm: ocram_m4_itcm@20200000 {
				compatible = "mmio-sram";     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:973 */
				reg = < 0x20200000 0x20000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:974 */
			};
		};

		/* node '/soc/adc@40050000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:978 */
		lpadc1: adc@40050000 {
			compatible = "nxp,lpc-lpadc";     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:979 */
			reg = < 0x40050000 0x304 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:980 */
			interrupts = < 0x58 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:981 */
			voltage-ref = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:983 */
			calibration-average = < 0x80 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:984 */
			power-level = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:985 */
			offset-value-a = < 0xa >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:986 */
			offset-value-b = < 0xa >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:987 */
			#io-channel-cells = < 0x1 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:988 */
			clocks = < &ccm 0x1500 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:989 */
			pinctrl-0 = < &pinmux_lpadc1 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:249 */
			pinctrl-names = "default";        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:250 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:123 */
		};

		/* node '/soc/adc@40054000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:992 */
		lpadc2: adc@40054000 {
			compatible = "nxp,lpc-lpadc";     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:993 */
			reg = < 0x40054000 0x304 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:994 */
			interrupts = < 0x59 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:995 */
			status = "disabled";              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:996 */
			clk-divider = < 0x8 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:997 */
			clk-source = < 0x0 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:998 */
			voltage-ref = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:999 */
			calibration-average = < 0x80 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1000 */
			power-level = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1001 */
			offset-value-a = < 0xa >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1002 */
			offset-value-b = < 0xa >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1003 */
			#io-channel-cells = < 0x1 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1004 */
			clocks = < &ccm 0x1501 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1005 */
		};

		/* node '/soc/cmp@401a4000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1008 */
		acmp1: cmp@401a4000 {
			compatible = "nxp,kinetis-acmp"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1009 */
			reg = < 0x401a4000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1010 */
			interrupts = < 0x9d 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1011 */
			status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1012 */
		};

		/* node '/soc/cmp@401a8000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1015 */
		acmp2: cmp@401a8000 {
			compatible = "nxp,kinetis-acmp"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1016 */
			reg = < 0x401a8000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1017 */
			interrupts = < 0x9e 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1018 */
			status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1019 */
		};

		/* node '/soc/cmp@401ac000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1022 */
		acmp3: cmp@401ac000 {
			compatible = "nxp,kinetis-acmp"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1023 */
			reg = < 0x401ac000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1024 */
			interrupts = < 0x9f 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1025 */
			status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1026 */
		};

		/* node '/soc/cmp@401b0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1029 */
		acmp4: cmp@401b0000 {
			compatible = "nxp,kinetis-acmp"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1030 */
			reg = < 0x401b0000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1031 */
			interrupts = < 0xa0 0x0 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1032 */
			status = "disabled";             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1033 */
		};

		/* node '/soc/anatop@40c84000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1036 */
		anatop: anatop@40c84000 {
			compatible = "nxp,imx-anatop"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1037 */
			reg = < 0x40c84000 0x4000 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1038 */
			#clock-cells = < 0x4 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1039 */
			#pll-clock-cells = < 0x3 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1040 */
			phandle = < 0x17d >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1106 */
		};

		/* node '/soc/dma-controller@40070000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1043 */
		edma0: dma-controller@40070000 {
			#dma-cells = < 0x2 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1044 */
			compatible = "nxp,mcux-edma";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1045 */
			nxp,version = < 0x2 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1046 */
			dma-channels = < 0x20 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1047 */
			dma-requests = < 0xd0 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1048 */
			nxp,mem2mem;                       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1049 */
			nxp,a-on;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1050 */
			reg = < 0x40070000 0x4000 >,
			      < 0x40074000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1051 */
			clocks = < &ccm 0x700 0x7c 0xc0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1053 */
			interrupts = < 0x0 0x0 >,
			             < 0x1 0x0 >,
			             < 0x2 0x0 >,
			             < 0x3 0x0 >,
			             < 0x4 0x0 >,
			             < 0x5 0x0 >,
			             < 0x6 0x0 >,
			             < 0x7 0x0 >,
			             < 0x8 0x0 >,
			             < 0x9 0x0 >,
			             < 0xa 0x0 >,
			             < 0xb 0x0 >,
			             < 0xc 0x0 >,
			             < 0xd 0x0 >,
			             < 0xe 0x0 >,
			             < 0xf 0x0 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1055 */
			irq-shared-offset = < 0x10 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1059 */
			status = "okay";                   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:139 */
			phandle = < 0x2 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:124 */
		};

		/* node '/soc/pxp@40814000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1081 */
		pxp: pxp@40814000 {
			compatible = "nxp,pxp";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1082 */
			reg = < 0x40814000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1083 */
			interrupts = < 0x39 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1084 */
			#dma-cells = < 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1086 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:314 */
			phandle = < 0x15e >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:376 */
		};

		/* node '/soc/iomuxcgpr@400e4000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1089 */
		iomuxcgpr: iomuxcgpr@400e4000 {
			compatible = "nxp,imx-gpr";  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1090 */
			reg = < 0x400e4000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1091 */
			#pinmux-cells = < 0x2 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1092 */
			phandle = < 0x17e >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1112 */
		};

		/* node '/soc/sai@40404000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1095 */
		sai1: sai@40404000 {
			dmas = < &edma0 0x0 0x36 >,
			       < &edma0 0x0 0x37 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:129 */
			dma-names = "rx",
			            "tx";                       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:130 */
			nxp,tx-dma-channel = < 0x0 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:131 */
			nxp,rx-dma-channel = < 0x1 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:132 */
			compatible = "nxp,mcux-i2s";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1096 */
			#address-cells = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1097 */
			#size-cells = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1098 */
			#pinmux-cells = < 0x2 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1099 */
			reg = < 0x40404000 0x4000 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1100 */
			clocks = < &ccm 0x1100 0x2004 0x4 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1101 */
			clock-mux = < 0x4 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1103 */
			pre-div = < 0x0 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1104 */
			podf = < 0x10 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1105 */
			pll-clocks = < &anatop 0x0 0x0 0x0 >,
			             < &anatop 0x0 0x0 0x20 >,
			             < &anatop 0x0 0x0 0x1 >,
			             < &anatop 0x0 0x0 0x300 >,
			             < &anatop 0x0 0x0 0x3e8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1106 */
			pll-clock-names = "src",
			                  "lp",
			                  "pd",
			                  "num",
			                  "den";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1111 */
			pinmuxes = < &iomuxcgpr 0x0 0x100 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1112 */
			interrupts = < 0x4c 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1113 */
			nxp,tx-channel = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1114 */
			pinctrl-0 = < &pinmux_sai1 >;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:244 */
			pinctrl-names = "default";              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:245 */
			status = "okay";                        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:159 */
		};

		/* node '/soc/sai@40408000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1118 */
		sai2: sai@40408000 {
			dmas = < &edma0 0x0 0x38 >,
			       < &edma0 0x0 0x39 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:136 */
			dma-names = "rx",
			            "tx";                       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:137 */
			nxp,tx-dma-channel = < 0x3 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:138 */
			nxp,rx-dma-channel = < 0x4 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:139 */
			compatible = "nxp,mcux-i2s";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1119 */
			#address-cells = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1120 */
			#size-cells = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1121 */
			#pinmux-cells = < 0x2 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1122 */
			reg = < 0x40408000 0x4000 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1123 */
			clocks = < &ccm 0x1101 0x2084 0x4 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1124 */
			clock-mux = < 0x4 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1126 */
			pre-div = < 0x0 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1127 */
			podf = < 0x10 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1128 */
			pll-clocks = < &anatop 0x0 0x0 0x0 >,
			             < &anatop 0x0 0x0 0x20 >,
			             < &anatop 0x0 0x0 0x1 >,
			             < &anatop 0x0 0x0 0x300 >,
			             < &anatop 0x0 0x0 0x3e8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1129 */
			pll-clock-names = "src",
			                  "lp",
			                  "pd",
			                  "num",
			                  "den";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1134 */
			pinmuxes = < &iomuxcgpr 0x4 0x100 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1135 */
			interrupts = < 0x4d 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1136 */
			nxp,tx-channel = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1137 */
			status = "disabled";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1138 */
		};

		/* node '/soc/sai@4040c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1141 */
		sai3: sai@4040c000 {
			dmas = < &edma0 0x0 0x3a >,
			       < &edma0 0x0 0x3b >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:143 */
			dma-names = "rx",
			            "tx";                       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:144 */
			nxp,tx-dma-channel = < 0x5 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:145 */
			nxp,rx-dma-channel = < 0x6 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:146 */
			compatible = "nxp,mcux-i2s";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1142 */
			#address-cells = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1143 */
			#size-cells = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1144 */
			#pinmux-cells = < 0x2 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1145 */
			reg = < 0x4040c000 0x4000 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1146 */
			clocks = < &ccm 0x1102 0x2104 0x4 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1147 */
			clock-mux = < 0x4 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1149 */
			pre-div = < 0x0 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1150 */
			podf = < 0x10 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1151 */
			pll-clocks = < &anatop 0x0 0x0 0x0 >,
			             < &anatop 0x0 0x0 0x20 >,
			             < &anatop 0x0 0x0 0x1 >,
			             < &anatop 0x0 0x0 0x300 >,
			             < &anatop 0x0 0x0 0x3e8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1152 */
			pll-clock-names = "src",
			                  "lp",
			                  "pd",
			                  "num",
			                  "den";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1157 */
			pinmuxes = < &iomuxcgpr 0x8 0x100 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1158 */
			interrupts = < 0x4e 0x0 >,
			             < 0x4f 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1159 */
			nxp,tx-channel = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1160 */
			status = "disabled";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1161 */
		};

		/* node '/soc/sai@40c40000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1164 */
		sai4: sai@40c40000 {
			dmas = < &edma0 0x0 0x3c >,
			       < &edma0 0x0 0x3d >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:150 */
			dma-names = "rx",
			            "tx";                       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:151 */
			nxp,tx-dma-channel = < 0x7 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:152 */
			nxp,rx-dma-channel = < 0x8 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:153 */
			compatible = "nxp,mcux-i2s";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1165 */
			#address-cells = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1166 */
			#size-cells = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1167 */
			#pinmux-cells = < 0x2 >;                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1168 */
			reg = < 0x40c40000 0x4000 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1169 */
			clocks = < &ccm 0x1103 0x2184 0x6 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1170 */
			clock-mux = < 0x6 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1172 */
			pre-div = < 0x0 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1173 */
			podf = < 0x10 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1174 */
			pll-clocks = < &anatop 0x0 0x0 0x0 >,
			             < &anatop 0x0 0x0 0x20 >,
			             < &anatop 0x0 0x0 0x1 >,
			             < &anatop 0x0 0x0 0x300 >,
			             < &anatop 0x0 0x0 0x3e8 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1175 */
			pll-clock-names = "src",
			                  "lp",
			                  "pd",
			                  "num",
			                  "den";                /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1180 */
			pinmuxes = < &iomuxcgpr 0x8 0x200 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1181 */
			interrupts = < 0x50 0x0 >,
			             < 0x51 0x0 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1182 */
			nxp,tx-channel = < 0x1 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1183 */
			status = "disabled";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1184 */
		};

		/* node '/soc/reset-controller@40c04000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1187 */
		src: reset-controller@40c04000 {
			compatible = "nxp,imx-src-rev2"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1188 */
			reg = < 0x40c04000 0x4000 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1189 */
			status = "okay";                 /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1190 */
		};

		/* node '/soc/qdec@40174000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1193 */
		qdec1: qdec@40174000 {
			compatible = "nxp,mcux-qdec"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1194 */
			reg = < 0x40174000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1195 */
			interrupts = < 0xa5 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1196 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1197 */
		};

		/* node '/soc/qdec@40178000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1200 */
		qdec2: qdec@40178000 {
			compatible = "nxp,mcux-qdec"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1201 */
			reg = < 0x40178000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1202 */
			interrupts = < 0xa6 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1203 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1204 */
		};

		/* node '/soc/qdec@4017c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1207 */
		qdec3: qdec@4017c000 {
			compatible = "nxp,mcux-qdec"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1208 */
			reg = < 0x4017c000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1209 */
			interrupts = < 0xa7 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1210 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1211 */
		};

		/* node '/soc/qdec@40180000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1214 */
		qdec4: qdec@40180000 {
			compatible = "nxp,mcux-qdec"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1215 */
			reg = < 0x40180000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1216 */
			interrupts = < 0xa8 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1217 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1218 */
		};

		/* node '/soc/xbar1@4003c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1221 */
		xbar1: xbar1@4003c000 {
			compatible = "nxp,mcux-xbar"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1222 */
			reg = < 0x4003c000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1223 */
			interrupts = < 0x8f 0x0 >,
			             < 0x90 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1224 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1225 */
		};

		/* node '/soc/xbar2@40040000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1228 */
		xbar2: xbar2@40040000 {
			compatible = "nxp,mcux-xbar"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1229 */
			reg = < 0x40040000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1230 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1231 */
		};

		/* node '/soc/xbar3@40044000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1234 */
		xbar3: xbar3@40044000 {
			compatible = "nxp,mcux-xbar"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1235 */
			reg = < 0x40044000 0x4000 >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1236 */
			status = "disabled";          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1237 */
		};

		/* node '/soc/pit@400d8000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1240 */
		pit1: pit@400d8000 {
			compatible = "nxp,pit";           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1241 */
			reg = < 0x400d8000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1242 */
			clocks = < &ccm 0x1400 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1243 */
			interrupts = < 0x9b 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1244 */
			max-load-value = < 0xffffffff >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1245 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1247 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1248 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:179 */

			/* node '/soc/pit@400d8000/pit1_channel@0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1250 */
			pit1_channel0: pit1_channel@0 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1251 */
				reg = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1252 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1253 */
			};

			/* node '/soc/pit@400d8000/pit1_channel@1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1256 */
			pit1_channel1: pit1_channel@1 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1257 */
				reg = < 0x1 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1258 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1259 */
			};

			/* node '/soc/pit@400d8000/pit1_channel@2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1262 */
			pit1_channel2: pit1_channel@2 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1263 */
				reg = < 0x2 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1264 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1265 */
			};

			/* node '/soc/pit@400d8000/pit1_channel@3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1268 */
			pit1_channel3: pit1_channel@3 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1269 */
				reg = < 0x3 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1270 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1271 */
			};
		};

		/* node '/soc/pit@40cb0000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1275 */
		pit2: pit@40cb0000 {
			compatible = "nxp,pit";           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1276 */
			reg = < 0x40cb0000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1277 */
			clocks = < &ccm 0x1401 0x0 0x0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1278 */
			interrupts = < 0x9c 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1279 */
			max-load-value = < 0xffffffff >;  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1280 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1282 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1283 */
			status = "okay";                  /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:183 */

			/* node '/soc/pit@40cb0000/pit2_channel@0' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1285 */
			pit2_channel0: pit2_channel@0 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1286 */
				reg = < 0x0 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1287 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1288 */
			};

			/* node '/soc/pit@40cb0000/pit2_channel@1' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1291 */
			pit2_channel1: pit2_channel@1 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1292 */
				reg = < 0x1 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1293 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1294 */
			};

			/* node '/soc/pit@40cb0000/pit2_channel@2' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1297 */
			pit2_channel2: pit2_channel@2 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1298 */
				reg = < 0x2 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1299 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1300 */
			};

			/* node '/soc/pit@40cb0000/pit2_channel@3' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1303 */
			pit2_channel3: pit2_channel@3 {
				compatible = "nxp,pit-channel"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1304 */
				reg = < 0x3 >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1305 */
				status = "disabled";            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1306 */
			};
		};

		/* node '/soc/caam@40440000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:41 */
		caam: caam@40440000 {
			compatible = "nxp,imx-caam";  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:42 */
			reg = < 0x40440000 0x81000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:43 */
			interrupts = < 0x45 0x0 >,
			             < 0x46 0x0 >,
			             < 0x47 0x0 >,
			             < 0x48 0x0 >,
			             < 0x49 0x0 >,
			             < 0x4a 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:44 */
			status = "okay";              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:46 */
		};

		/* node '/soc/flexram@40028000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:51 */
		flexram: flexram@40028000 {
			compatible = "nxp,flexram";       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:52 */
			reg = < 0x40028000 0x4000 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:54 */
			interrupts = < 0x32 0x0 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:55 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:57 */
			#size-cells = < 0x1 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:58 */
			flexram,bank-size = < 0x20 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:60 */
			flexram,num-ram-banks = < 0x10 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:61 */
			flexram,has-magic-addr;           /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:62 */

			/* node '/soc/flexram@40028000/itcm@0' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:64 */
			itcm: itcm@0 {
				compatible = "zephyr,memory-region",
				             "nxp,imx-itcm";         /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:65 */
				reg = < 0x0 0x40000 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:66 */
				zephyr,memory-region = "ITCM";       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:67 */
			};

			/* node '/soc/flexram@40028000/dtcm@20000000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:70 */
			dtcm: dtcm@20000000 {
				compatible = "zephyr,memory-region",
				             "nxp,imx-dtcm";         /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:71 */
				reg = < 0x20000000 0x40000 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:72 */
				zephyr,memory-region = "DTCM";       /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:73 */
			};
		};

		/* node '/soc/gpio@40130000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:83 */
		gpio2: gpio@40130000 {
			compatible = "nxp,imx-gpio";                        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:84 */
			reg = < 0x40130000 0x4000 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:85 */
			interrupts = < 0x66 0x0 >,
			             < 0x67 0x0 >;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:86 */
			gpio-controller;                                    /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:87 */
			#gpio-cells = < 0x2 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:88 */
			pinmux = < &iomuxc_gpio_emc_b1_32_gpio_mux2_io00 >,
			         < &iomuxc_gpio_emc_b1_33_gpio_mux2_io01 >,
			         < &iomuxc_gpio_emc_b1_34_gpio_mux2_io02 >,
			         < &iomuxc_gpio_emc_b1_35_gpio_mux2_io03 >,
			         < &iomuxc_gpio_emc_b1_36_gpio_mux2_io04 >,
			         < &iomuxc_gpio_emc_b1_37_gpio_mux2_io05 >,
			         < &iomuxc_gpio_emc_b1_38_gpio_mux2_io06 >,
			         < &iomuxc_gpio_emc_b1_39_gpio_mux2_io07 >,
			         < &iomuxc_gpio_emc_b1_40_gpio_mux2_io08 >,
			         < &iomuxc_gpio_emc_b1_41_gpio_mux2_io09 >,
			         < &iomuxc_gpio_emc_b2_00_gpio_mux2_io10 >,
			         < &iomuxc_gpio_emc_b2_01_gpio_mux2_io11 >,
			         < &iomuxc_gpio_emc_b2_02_gpio_mux2_io12 >,
			         < &iomuxc_gpio_emc_b2_03_gpio_mux2_io13 >,
			         < &iomuxc_gpio_emc_b2_04_gpio_mux2_io14 >,
			         < &iomuxc_gpio_emc_b2_05_gpio_mux2_io15 >,
			         < &iomuxc_gpio_emc_b2_06_gpio_mux2_io16 >,
			         < &iomuxc_gpio_emc_b2_07_gpio_mux2_io17 >,
			         < &iomuxc_gpio_emc_b2_08_gpio_mux2_io18 >,
			         < &iomuxc_gpio_emc_b2_09_gpio_mux2_io19 >,
			         < &iomuxc_gpio_emc_b2_10_gpio_mux2_io20 >,
			         < &iomuxc_gpio_emc_b2_11_gpio_mux2_io21 >,
			         < &iomuxc_gpio_emc_b2_12_gpio_mux2_io22 >,
			         < &iomuxc_gpio_emc_b2_13_gpio_mux2_io23 >,
			         < &iomuxc_gpio_emc_b2_14_gpio_mux2_io24 >,
			         < &iomuxc_gpio_emc_b2_15_gpio_mux2_io25 >,
			         < &iomuxc_gpio_emc_b2_16_gpio_mux2_io26 >,
			         < &iomuxc_gpio_emc_b2_17_gpio_mux2_io27 >,
			         < &iomuxc_gpio_emc_b2_18_gpio_mux2_io28 >,
			         < &iomuxc_gpio_emc_b2_19_gpio_mux2_io29 >,
			         < &iomuxc_gpio_emc_b2_20_gpio_mux2_io30 >,
			         < &iomuxc_gpio_ad_00_gpio_mux2_io31 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:373 */
			phandle = < 0x203 >;                                /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:53 */
		};

		/* node '/soc/gpio@40134000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:91 */
		gpio3: gpio@40134000 {
			compatible = "nxp,imx-gpio";                    /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:92 */
			reg = < 0x40134000 0x4000 >;                    /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:93 */
			interrupts = < 0x68 0x0 >,
			             < 0x69 0x0 >;                      /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:94 */
			gpio-controller;                                /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:95 */
			#gpio-cells = < 0x2 >;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:96 */
			pinmux = < &iomuxc_gpio_ad_01_gpio_mux3_io00 >,
			         < &iomuxc_gpio_ad_02_gpio_mux3_io01 >,
			         < &iomuxc_gpio_ad_03_gpio_mux3_io02 >,
			         < &iomuxc_gpio_ad_04_gpio_mux3_io03 >,
			         < &iomuxc_gpio_ad_05_gpio_mux3_io04 >,
			         < &iomuxc_gpio_ad_06_gpio_mux3_io05 >,
			         < &iomuxc_gpio_ad_07_gpio_mux3_io06 >,
			         < &iomuxc_gpio_ad_08_gpio_mux3_io07 >,
			         < &iomuxc_gpio_ad_09_gpio_mux3_io08 >,
			         < &iomuxc_gpio_ad_10_gpio_mux3_io09 >,
			         < &iomuxc_gpio_ad_11_gpio_mux3_io10 >,
			         < &iomuxc_gpio_ad_12_gpio_mux3_io11 >,
			         < &iomuxc_gpio_ad_13_gpio_mux3_io12 >,
			         < &iomuxc_gpio_ad_14_gpio_mux3_io13 >,
			         < &iomuxc_gpio_ad_15_gpio_mux3_io14 >,
			         < &iomuxc_gpio_ad_16_gpio_mux3_io15 >,
			         < &iomuxc_gpio_ad_17_gpio_mux3_io16 >,
			         < &iomuxc_gpio_ad_18_gpio_mux3_io17 >,
			         < &iomuxc_gpio_ad_19_gpio_mux3_io18 >,
			         < &iomuxc_gpio_ad_20_gpio_mux3_io19 >,
			         < &iomuxc_gpio_ad_21_gpio_mux3_io20 >,
			         < &iomuxc_gpio_ad_22_gpio_mux3_io21 >,
			         < &iomuxc_gpio_ad_23_gpio_mux3_io22 >,
			         < &iomuxc_gpio_ad_24_gpio_mux3_io23 >,
			         < &iomuxc_gpio_ad_25_gpio_mux3_io24 >,
			         < &iomuxc_gpio_ad_26_gpio_mux3_io25 >,
			         < &iomuxc_gpio_ad_27_gpio_mux3_io26 >,
			         < &iomuxc_gpio_ad_28_gpio_mux3_io27 >,
			         < &iomuxc_gpio_ad_29_gpio_mux3_io28 >,
			         < &iomuxc_gpio_ad_30_gpio_mux3_io29 >,
			         < &iomuxc_gpio_ad_31_gpio_mux3_io30 >,
			         < &iomuxc_gpio_ad_32_gpio_mux3_io31 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:408 */
		};

		/* node '/soc/gpio@42008000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:99 */
		fgpio2: gpio@42008000 {
			compatible = "nxp,imx-gpio";                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:100 */
			reg = < 0x42008000 0x4000 >;                            /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:101 */
			interrupts = < 0x63 0x0 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:102 */
			gpio-controller;                                        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:103 */
			#gpio-cells = < 0x2 >;                                  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:104 */
			pinmux = < &iomuxc_gpio_emc_b1_32_gpio_mux2_io00_cm7 >,
			         < &iomuxc_gpio_emc_b1_33_gpio_mux2_io01_cm7 >,
			         < &iomuxc_gpio_emc_b1_34_gpio_mux2_io02_cm7 >,
			         < &iomuxc_gpio_emc_b1_35_gpio_mux2_io03_cm7 >,
			         < &iomuxc_gpio_emc_b1_36_gpio_mux2_io04_cm7 >,
			         < &iomuxc_gpio_emc_b1_37_gpio_mux2_io05_cm7 >,
			         < &iomuxc_gpio_emc_b1_38_gpio_mux2_io06_cm7 >,
			         < &iomuxc_gpio_emc_b1_39_gpio_mux2_io07_cm7 >,
			         < &iomuxc_gpio_emc_b1_40_gpio_mux2_io08_cm7 >,
			         < &iomuxc_gpio_emc_b1_41_gpio_mux2_io09_cm7 >,
			         < &iomuxc_gpio_emc_b2_00_gpio_mux2_io10_cm7 >,
			         < &iomuxc_gpio_emc_b2_01_gpio_mux2_io11_cm7 >,
			         < &iomuxc_gpio_emc_b2_02_gpio_mux2_io12_cm7 >,
			         < &iomuxc_gpio_emc_b2_03_gpio_mux2_io13_cm7 >,
			         < &iomuxc_gpio_emc_b2_04_gpio_mux2_io14_cm7 >,
			         < &iomuxc_gpio_emc_b2_05_gpio_mux2_io15_cm7 >,
			         < &iomuxc_gpio_emc_b2_06_gpio_mux2_io16_cm7 >,
			         < &iomuxc_gpio_emc_b2_07_gpio_mux2_io17_cm7 >,
			         < &iomuxc_gpio_emc_b2_08_gpio_mux2_io18_cm7 >,
			         < &iomuxc_gpio_emc_b2_09_gpio_mux2_io19_cm7 >,
			         < &iomuxc_gpio_emc_b2_10_gpio_mux2_io20_cm7 >,
			         < &iomuxc_gpio_emc_b2_11_gpio_mux2_io21_cm7 >,
			         < &iomuxc_gpio_emc_b2_12_gpio_mux2_io22_cm7 >,
			         < &iomuxc_gpio_emc_b2_13_gpio_mux2_io23_cm7 >,
			         < &iomuxc_gpio_emc_b2_14_gpio_mux2_io24_cm7 >,
			         < &iomuxc_gpio_emc_b2_15_gpio_mux2_io25_cm7 >,
			         < &iomuxc_gpio_emc_b2_16_gpio_mux2_io26_cm7 >,
			         < &iomuxc_gpio_emc_b2_17_gpio_mux2_io27_cm7 >,
			         < &iomuxc_gpio_emc_b2_18_gpio_mux2_io28_cm7 >,
			         < &iomuxc_gpio_emc_b2_19_gpio_mux2_io29_cm7 >,
			         < &iomuxc_gpio_emc_b2_20_gpio_mux2_io30_cm7 >,
			         < &iomuxc_gpio_ad_00_gpio_mux2_io31_cm7 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:443 */
		};

		/* node '/soc/gpio@4200c000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:107 */
		fgpio3: gpio@4200c000 {
			compatible = "nxp,imx-gpio";                        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:108 */
			reg = < 0x4200c000 0x4000 >;                        /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:109 */
			gpio-controller;                                    /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:110 */
			#gpio-cells = < 0x2 >;                              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:111 */
			pinmux = < &iomuxc_gpio_ad_01_gpio_mux3_io00_cm7 >,
			         < &iomuxc_gpio_ad_02_gpio_mux3_io01_cm7 >,
			         < &iomuxc_gpio_ad_03_gpio_mux3_io02_cm7 >,
			         < &iomuxc_gpio_ad_04_gpio_mux3_io03_cm7 >,
			         < &iomuxc_gpio_ad_05_gpio_mux3_io04_cm7 >,
			         < &iomuxc_gpio_ad_06_gpio_mux3_io05_cm7 >,
			         < &iomuxc_gpio_ad_07_gpio_mux3_io06_cm7 >,
			         < &iomuxc_gpio_ad_08_gpio_mux3_io07_cm7 >,
			         < &iomuxc_gpio_ad_09_gpio_mux3_io08_cm7 >,
			         < &iomuxc_gpio_ad_10_gpio_mux3_io09_cm7 >,
			         < &iomuxc_gpio_ad_11_gpio_mux3_io10_cm7 >,
			         < &iomuxc_gpio_ad_12_gpio_mux3_io11_cm7 >,
			         < &iomuxc_gpio_ad_13_gpio_mux3_io12_cm7 >,
			         < &iomuxc_gpio_ad_14_gpio_mux3_io13_cm7 >,
			         < &iomuxc_gpio_ad_15_gpio_mux3_io14_cm7 >,
			         < &iomuxc_gpio_ad_16_gpio_mux3_io15_cm7 >,
			         < &iomuxc_gpio_ad_17_gpio_mux3_io16_cm7 >,
			         < &iomuxc_gpio_ad_18_gpio_mux3_io17_cm7 >,
			         < &iomuxc_gpio_ad_19_gpio_mux3_io18_cm7 >,
			         < &iomuxc_gpio_ad_20_gpio_mux3_io19_cm7 >,
			         < &iomuxc_gpio_ad_21_gpio_mux3_io20_cm7 >,
			         < &iomuxc_gpio_ad_22_gpio_mux3_io21_cm7 >,
			         < &iomuxc_gpio_ad_23_gpio_mux3_io22_cm7 >,
			         < &iomuxc_gpio_ad_24_gpio_mux3_io23_cm7 >,
			         < &iomuxc_gpio_ad_25_gpio_mux3_io24_cm7 >,
			         < &iomuxc_gpio_ad_26_gpio_mux3_io25_cm7 >,
			         < &iomuxc_gpio_ad_27_gpio_mux3_io26_cm7 >,
			         < &iomuxc_gpio_ad_28_gpio_mux3_io27_cm7 >,
			         < &iomuxc_gpio_ad_29_gpio_mux3_io28_cm7 >,
			         < &iomuxc_gpio_ad_30_gpio_mux3_io29_cm7 >,
			         < &iomuxc_gpio_ad_31_gpio_mux3_io30_cm7 >,
			         < &iomuxc_gpio_ad_32_gpio_mux3_io31_cm7 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:478 */
		};

		/* node '/soc/mailbox@40c48000' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:114 */
		mailbox_a: mailbox@40c48000 {
			compatible = "nxp,imx-mu";   /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:115 */
			reg = < 0x40c48000 0x4000 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:116 */
			interrupts = < 0x76 0x0 >;   /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:117 */
			rdc = < 0x0 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:118 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:175 */
		};

		/* node '/soc/dma-controller@40c14000' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1062 */
		edma_lpsr0: dma-controller@40c14000 {
			#dma-cells = < 0x2 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1063 */
			compatible = "nxp,mcux-edma";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1064 */
			nxp,version = < 0x2 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1065 */
			dma-channels = < 0x20 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1066 */
			dma-requests = < 0xd0 >;           /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1067 */
			nxp,mem2mem;                       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1068 */
			nxp,a-on;                          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1069 */
			reg = < 0x40c14000 0x4000 >,
			      < 0x40c18000 0x4000 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1070 */
			clocks = < &ccm 0x701 0x7c 0xc0 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1072 */
			status = "disabled";               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1073 */
			interrupts = < 0x0 0x0 >,
			             < 0x1 0x0 >,
			             < 0x2 0x0 >,
			             < 0x3 0x0 >,
			             < 0x4 0x0 >,
			             < 0x5 0x0 >,
			             < 0x6 0x0 >,
			             < 0x7 0x0 >,
			             < 0x8 0x0 >,
			             < 0x9 0x0 >,
			             < 0xa 0x0 >,
			             < 0xb 0x0 >,
			             < 0xc 0x0 >,
			             < 0xd 0x0 >,
			             < 0xe 0x0 >,
			             < 0xf 0x0 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1074 */
			irq-shared-offset = < 0x10 >;      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:1078 */
		};

		/* node '/soc/ocram@20240000' defined in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:18 */
		ocram1: ocram@20240000 {
			compatible = "zephyr,memory-region",
			             "mmio-sram";            /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:19 */
			zephyr,memory-region = "OCRAM1";     /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:20 */
			reg = < 0x20240000 0x80000 >;        /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:21 */
		};

		/* node '/soc/ocram@202c0000' defined in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:24 */
		ocram2: ocram@202c0000 {
			compatible = "zephyr,memory-region",
			             "mmio-sram";            /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:25 */
			zephyr,memory-region = "OCRAM2";     /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:26 */
			reg = < 0x202c0000 0x80000 >;        /* in zephyr\dts\arm\nxp\nxp_rt1170.dtsi:27 */
		};
	};

	/* node '/cpus' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:19 */
	cpus {
		#address-cells = < 0x1 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:20 */
		#size-cells = < 0x0 >;    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:21 */

		/* node '/cpus/power-states' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:23 */
		power-states {

			/* node '/cpus/power-states/set_point_1_wait' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:34 */
			idle: set_point_1_wait {
				compatible = "zephyr,power-state"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:36 */
				power-state-name = "runtime-idle"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:37 */
				substate-id = < 0x11 >;            /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:38 */
				min-residency-us = < 0x64 >;       /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:39 */
				phandle = < 0x1fe >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:238 */
			};

			/* node '/cpus/power-states/set_point_10_suspend' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:42 */
			suspend: set_point_10_suspend {
				compatible = "zephyr,power-state";    /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:44 */
				power-state-name = "suspend-to-idle"; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:45 */
				substate-id = < 0xa3 >;               /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:46 */
				min-residency-us = < 0x1388 >;        /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:47 */
				exit-latency-us = < 0x1f4 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:48 */
				phandle = < 0x1ff >;                  /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:238 */
			};
		};

		/* node '/cpus/cpu@0' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:16 */
		cpu0: cpu@0 {
			device_type = "cpu";                   /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:17 */
			compatible = "arm,cortex-m7";          /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:18 */
			reg = < 0x0 >;                         /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:19 */
			#address-cells = < 0x1 >;              /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:21 */
			#size-cells = < 0x1 >;                 /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:22 */
			d-cache-line-size = < 0x20 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:23 */
			cpu-power-states = < &idle &suspend >; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:238 */

			/* node '/cpus/cpu@0/mpu@e000ed90' defined in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:25 */
			mpu: mpu@e000ed90 {
				compatible = "arm,armv7m-mpu"; /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:26 */
				reg = < 0xe000ed90 0x40 >;     /* in zephyr\dts\arm\nxp\nxp_rt11xx_cm7.dtsi:27 */
			};
		};
	};

	/* node '/xtal-osc' defined in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:53 */
	xtal: xtal-osc {
		compatible = "fixed-clock";      /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:54 */
		clock-frequency = < 0x16e3600 >; /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:55 */
		#clock-cells = < 0x0 >;          /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:56 */
		phandle = < 0x175 >;             /* in zephyr\dts\arm\nxp\nxp_rt11xx.dtsi:823 */
	};

	/* node '/leds' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:24 */
	leds {
		compatible = "gpio-leds"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:25 */

		/* node '/leds/led-1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:27 */
		green_led: led-1 {
			gpios = < &gpio10 0x2 0x1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:28 */
			label = "User LED D9";       /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:29 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:135 */
		};

		/* node '/leds/led-2' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:32 */
		red_led: led-2 {
			gpios = < &gpio10 0x0 0x1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:33 */
			label = "User LED D10";      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:34 */
			status = "okay";             /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:139 */
		};

		/* node '/leds/led-3' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:37 */
		blue_led: led-3 {
			gpios = < &gpio9 0x1a 0x1 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:38 */
			label = "User LED D11";      /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:39 */
		};
	};

	/* node '/gpio_keys' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:43 */
	gpio_keys {
		compatible = "gpio-keys"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:44 */

		/* node '/gpio_keys/button-1' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:46 */
		user_button: button-1 {
			label = "User BOOT_CONFIG_6"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:47 */
			gpios = < &gpio5 0x1 0x0 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:48 */
			zephyr,code = < 0xb >;        /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:49 */
			status = "okay";              /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:131 */
		};
	};

	/* node '/pwmleds' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:53 */
	pwmleds {
		compatible = "pwm-leds"; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:54 */

		/* node '/pwmleds/green_pwm_led' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:56 */
		green_pwm_led: green_pwm_led {
			pwms = < &flexpwm1_pwm2 0x0 0x1312d00 0x0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:57 */
		};
	};

	/* node '/connector' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:61 */
	arduino_header: connector {
		compatible = "arduino-header-r3";          /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:67 */
		#gpio-cells = < 0x2 >;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:68 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:69 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:70 */
		gpio-map = < 0x0 0x0 &gpio9 0x9 0x0 >,
		           < 0x1 0x0 &gpio9 0xa 0x0 >,
		           < 0x2 0x0 &gpio9 0xb 0x0 >,
		           < 0x3 0x0 &gpio9 0xc 0x0 >,
		           < 0x4 0x0 &gpio9 0x8 0x0 >,
		           < 0x5 0x0 &gpio9 0x7 0x0 >,
		           < 0x6 0x0 &gpio11 0xc 0x0 >,
		           < 0x7 0x0 &gpio11 0xb 0x0 >,
		           < 0x8 0x0 &gpio11 0xd 0x0 >,
		           < 0x9 0x0 &gpio9 0x3 0x0 >,
		           < 0xa 0x0 &gpio9 0x5 0x0 >,
		           < 0xb 0x0 &gpio9 0x4 0x0 >,
		           < 0xc 0x0 &gpio8 0x1f 0x0 >,
		           < 0xd 0x0 &gpio9 0xd 0x0 >,
		           < 0xe 0x0 &gpio9 0x6 0x0 >,
		           < 0xf 0x0 &gpio9 0x0 0x0 >,
		           < 0x10 0x0 &gpio9 0x1c 0x0 >,
		           < 0x11 0x0 &gpio9 0x1d 0x0 >,
		           < 0x12 0x0 &gpio9 0x1e 0x0 >,
		           < 0x13 0x0 &gpio9 0x1b 0x0 >,
		           < 0x14 0x0 &gpio12 0x4 0x0 >,
		           < 0x15 0x0 &gpio12 0x5 0x0 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2.dtsi:71 */
	};

	/* node '/memory@80000000' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:36 */
	sdram0: memory@80000000 {
		device_type = "memory";         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:38 */
		reg = < 0x80000000 0x4000000 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:39 */
	};

	/* node '/mipi-connector' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:48 */
	nxp_mipi_connector: mipi-connector {
		compatible = "gpio-nexus";                 /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:49 */
		#gpio-cells = < 0x2 >;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:50 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:51 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:52 */
		gpio-map = < 0x0 0x0 &gpio9 0x1d 0x0 >,
		           < 0x15 0x0 &gpio9 0x1 0x0 >,
		           < 0x16 0x0 &gpio9 0x4 0x0 >,
		           < 0x1a 0x0 &gpio6 0x4 0x0 >,
		           < 0x1b 0x0 &gpio6 0x5 0x0 >,
		           < 0x1c 0x0 &gpio9 0x0 0x0 >,
		           < 0x1d 0x0 &gpio2 0x1f 0x0 >,
		           < 0x20 0x0 &gpio11 0x10 0x0 >,
		           < 0x22 0x0 &gpio9 0x1d 0x0 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:53 */
	};

	/* node '/cam-connector' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:70 */
	nxp_cam_connector: cam-connector {
		compatible = "nxp,cam-44pins-connector";   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:71 */
		#gpio-cells = < 0x2 >;                     /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:72 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:73 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:74 */
		gpio-map = < 0x9 0x0 &gpio11 0xf 0x0 >,
		           < 0x11 0x0 &gpio9 0x19 0x0 >;   /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:75 */
	};

	/* node '/zephyr,user' defined in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:79 */
	zephyr,user {
		dac = < &dac >;           /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:80 */
		dac-channel-id = < 0x0 >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:81 */
		dac-resolution = < 0xc >; /* in ..\..\zephyr_apps\boards\ammortal\ionode_a2\ionode_a2_mimxrt1176_cm7.dts:82 */
	};
};
