# Resume
# Mehdi Sadeghi | Embedded AI Engineer

### Embedded Systems & AI Developer

Hello, I'm Mehdi Sadeghi. In the 6 years I've been working in the field of electronics and computers, I've worked with various boards, languages, and technologies, and I've delved into the topic of Embedded AI.

---

## üõ†Ô∏è Technical Skills

### **Hardware & Embedded Platforms**
*   **Microcontrollers:** ESP32, Arduino, STM32
*   **Single-Board Computers:** Raspberry Pi
*   **Motors & Actuators:** Stepper Motors, 3D Printers
*   **Communication Modules:** RF Transmitters, WiFi, GSM
*   **Aerospace & Robotics:**
    *   Custom Design & Fabrication of Flight Controllers
    *   UAV Development: Tricopter, Quadcopter, Fixed-Wing Mapping Drones
    *   Satellite Systems: CanSat & CubeSat Design

### **Programming & Software Development**
*   **Languages:** C, C++, Python, Verilog, C#
*   **Embedded OS:** FreeRTOS
*   **AI & Machine Learning:**
    *   **Frameworks:** TensorFlow, Keras, NumPy
    *   **Concepts:** Machine Learning, Deep Learning, Neural Networks
    *   **Applications:** Edge AI, Computer Vision (OpenCV), Autopilot AI for Drones
*   **Web & Automation:**
    *   Django, HTML, CSS
    *   Web Scraping Bots (Selenium)
*   **Database:** SQL Server
*   **FPGA & Digital Design:** RTL, FPGA Development
*   **user interfaces:** QT , windows form applications , SDL2 , UNITY 2D
*   https://github.com/itsmehdisadeghi/QT_Library
*   
*   **CAD & 3D Modeling:** SketchUp, Cura

### **Tools & Technologies**
*   **Simulation & PCB Design:** Proteus, Fritzing
*   **Web Platforms:** WordPress
*   **Architecture:** RISC-V Architecture & Design
*   **IoT:** Smart Home Systems & Solutions

---

## üöÄ Featured Projects

*   **[QT CALCULATOR ](https://github.com/itsmehdisadeghi/QT_Calculator )** | C++, QT
    *   Developed a QT5 calculator.
*   **[QT LIBRARY MANAGEMENT](https://github.com/itsmehdisadeghi/QT_Library)** | C++, QT
    *   Created a QT based library management system .
*   **[RISC-V Core Implementation](link-to-repo)** | Verilog, FPGA
    *   Designed and simulated a pipelined RISC-V CPU core on an FPGA.
