{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638869163058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638869163059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 04:26:02 2021 " "Processing started: Tue Dec 07 04:26:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638869163059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869163059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reactiontimer -c reactiontimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off reactiontimer -c reactiontimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869163059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638869163381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638869163381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/intelFPGA_lite/project/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode1.v 1 1 " "Found 1 design units, including 1 entities, in source file mode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode1 " "Found entity 1: Mode1" {  } { { "Mode1.v" "" { Text "C:/intelFPGA_lite/project/Mode1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linearshiftr.v 1 1 " "Found 1 design units, including 1 entities, in source file linearshiftr.v" { { "Info" "ISGN_ENTITY_NAME" "1 linearshiftR " "Found entity 1: linearshiftR" {  } { { "linearshiftR.v" "" { Text "C:/intelFPGA_lite/project/linearshiftR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycount.v 1 1 " "Found 1 design units, including 1 entities, in source file delaycount.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayCount " "Found entity 1: delayCount" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highscore.v 1 1 " "Found 1 design units, including 1 entities, in source file highscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 highscore " "Found entity 1: highscore" {  } { { "highscore.v" "" { Text "C:/intelFPGA_lite/project/highscore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/project/decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170586 ""} { "Info" "ISGN_ENTITY_NAME" "2 lightdecoder " "Found entity 2: lightdecoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/project/decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mode2.v(15) " "Verilog HDL information at Mode2.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Mode2.v" "" { Text "C:/intelFPGA_lite/project/Mode2.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638869170587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode2.v 1 1 " "Found 1 design units, including 1 entities, in source file mode2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode2 " "Found entity 1: Mode2" {  } { { "Mode2.v" "" { Text "C:/intelFPGA_lite/project/Mode2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareled.v 1 1 " "Found 1 design units, including 1 entities, in source file compareled.v" { { "Info" "ISGN_ENTITY_NAME" "1 compareLED " "Found entity 1: compareLED" {  } { { "compareLED.v" "" { Text "C:/intelFPGA_lite/project/compareLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/intelFPGA_lite/project/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/intelFPGA_lite/project/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 1 1 " "Found 1 design units, including 1 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reactiontimer " "Found entity 1: reactiontimer" {  } { { "reactiontimer.v" "" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170591 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count.v(9) " "Verilog HDL information at count.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "count.v" "" { Text "C:/intelFPGA_lite/project/count.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638869170592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "C:/intelFPGA_lite/project/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/intelFPGA_lite/project/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170593 ""} { "Info" "ISGN_ENTITY_NAME" "2 highscoreMUX " "Found entity 2: highscoreMUX" {  } { { "multiplexer.v" "" { Text "C:/intelFPGA_lite/project/multiplexer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statereset.v 1 1 " "Found 1 design units, including 1 entities, in source file statereset.v" { { "Info" "ISGN_ENTITY_NAME" "1 statereset " "Found entity 1: statereset" {  } { { "statereset.v" "" { Text "C:/intelFPGA_lite/project/statereset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.v 1 1 " "Found 1 design units, including 1 entities, in source file sonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.v" "" { Text "C:/intelFPGA_lite/project/sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869170596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869170596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "activationALL reactiontimer.v(34) " "Verilog HDL Implicit Net warning at reactiontimer.v(34): created implicit net for \"activationALL\"" {  } { { "reactiontimer.v" "" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sensor.v(15) " "Verilog HDL Instantiation warning at sensor.v(15): instance has no name" {  } { { "sensor.v" "" { Text "C:/intelFPGA_lite/project/sensor.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638869170597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reactiontimer " "Elaborating entity \"reactiontimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638869170758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd\"" {  } { { "reactiontimer.v" "cd" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode1 Mode1:m1 " "Elaborating entity \"Mode1\" for hierarchy \"Mode1:m1\"" {  } { { "reactiontimer.v" "m1" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linearshiftR Mode1:m1\|linearshiftR:lsr1 " "Elaborating entity \"linearshiftR\" for hierarchy \"Mode1:m1\|linearshiftR:lsr1\"" {  } { { "Mode1.v" "lsr1" { Text "C:/intelFPGA_lite/project/Mode1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCount Mode1:m1\|delayCount:dc " "Elaborating entity \"delayCount\" for hierarchy \"Mode1:m1\|delayCount:dc\"" {  } { { "Mode1.v" "dc" { Text "C:/intelFPGA_lite/project/Mode1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highscore Mode1:m1\|highscore:hs1 " "Elaborating entity \"highscore\" for hierarchy \"Mode1:m1\|highscore:hs1\"" {  } { { "Mode1.v" "hs1" { Text "C:/intelFPGA_lite/project/Mode1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 highscore.v(52) " "Verilog HDL assignment warning at highscore.v(52): truncated value with size 32 to match size of target (1)" {  } { { "highscore.v" "" { Text "C:/intelFPGA_lite/project/highscore.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638869170841 "|reactiontimer|Mode1:m1|highscore:hs1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor Mode1:m1\|sensor:sn1 " "Elaborating entity \"sensor\" for hierarchy \"Mode1:m1\|sensor:sn1\"" {  } { { "Mode1.v" "sn1" { Text "C:/intelFPGA_lite/project/Mode1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit1 sensor.v(21) " "Verilog HDL or VHDL warning at sensor.v(21): object \"digit1\" assigned a value but never read" {  } { { "sensor.v" "" { Text "C:/intelFPGA_lite/project/sensor.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638869170901 "|reactiontimer|Mode1:m1|sensor:sn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic Mode1:m1\|sensor:sn1\|sonic:s " "Elaborating entity \"sonic\" for hierarchy \"Mode1:m1\|sensor:sn1\|sonic:s\"" {  } { { "sensor.v" "s" { Text "C:/intelFPGA_lite/project/sensor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sonic.v(23) " "Verilog HDL assignment warning at sonic.v(23): truncated value with size 32 to match size of target (10)" {  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638869170916 "|reactiontimer|Mode1:m1|sensor:sn1|sonic:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sonic.v(24) " "Verilog HDL assignment warning at sonic.v(24): truncated value with size 32 to match size of target (10)" {  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638869170916 "|reactiontimer|Mode1:m1|sensor:sn1|sonic:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sonic.v(25) " "Verilog HDL assignment warning at sonic.v(25): truncated value with size 32 to match size of target (22)" {  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638869170916 "|reactiontimer|Mode1:m1|sensor:sn1|sonic:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode2 Mode2:m2 " "Elaborating entity \"Mode2\" for hierarchy \"Mode2:m2\"" {  } { { "reactiontimer.v" "m2" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Mode2:m2\|shifter:register1 " "Elaborating entity \"shifter\" for hierarchy \"Mode2:m2\|shifter:register1\"" {  } { { "Mode2.v" "register1" { Text "C:/intelFPGA_lite/project/Mode2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine Mode2:m2\|statemachine:sm1 " "Elaborating entity \"statemachine\" for hierarchy \"Mode2:m2\|statemachine:sm1\"" {  } { { "Mode2.v" "sm1" { Text "C:/intelFPGA_lite/project/Mode2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareLED Mode2:m2\|compareLED:cl1 " "Elaborating entity \"compareLED\" for hierarchy \"Mode2:m2\|compareLED:cl1\"" {  } { { "Mode2.v" "cl1" { Text "C:/intelFPGA_lite/project/Mode2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightdecoder Mode2:m2\|lightdecoder:ledseries " "Elaborating entity \"lightdecoder\" for hierarchy \"Mode2:m2\|lightdecoder:ledseries\"" {  } { { "Mode2.v" "ledseries" { Text "C:/intelFPGA_lite/project/Mode2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statereset statereset:sr1 " "Elaborating entity \"statereset\" for hierarchy \"statereset:sr1\"" {  } { { "reactiontimer.v" "sr1" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869170986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:counter0 " "Elaborating entity \"count\" for hierarchy \"count:counter0\"" {  } { { "reactiontimer.v" "counter0" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869171000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:mux0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:mux0\"" {  } { { "reactiontimer.v" "mux0" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869171015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highscoreMUX highscoreMUX:hsmux " "Elaborating entity \"highscoreMUX\" for hierarchy \"highscoreMUX:hsmux\"" {  } { { "reactiontimer.v" "hsmux" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869171031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:digit0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:digit0\"" {  } { { "reactiontimer.v" "digit0" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869171046 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mode1:m1\|sensor:sn1\|sonic:s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mode1:m1\|sensor:sn1\|sonic:s\|Div0\"" {  } { { "sonic.v" "Div0" { Text "C:/intelFPGA_lite/project/sonic.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638869171442 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638869171442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mode1:m1\|sensor:sn1\|sonic:s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Mode1:m1\|sensor:sn1\|sonic:s\|lpm_divide:Div0\"" {  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869171578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mode1:m1\|sensor:sn1\|sonic:s\|lpm_divide:Div0 " "Instantiated megafunction \"Mode1:m1\|sensor:sn1\|sonic:s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638869171578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638869171578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638869171578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638869171578 ""}  } { { "sonic.v" "" { Text "C:/intelFPGA_lite/project/sonic.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638869171578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/intelFPGA_lite/project/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869171643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869171643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/intelFPGA_lite/project/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869171700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869171700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/intelFPGA_lite/project/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869171743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869171743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869171807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869171807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638869171850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869171850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638869172018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638869172040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638869172040 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[11\] Mode1:m1\|delayCount:dc\|counter\[11\]~_emulated Mode1:m1\|delayCount:dc\|counter\[11\]~1 " "Register \"Mode1:m1\|delayCount:dc\|counter\[11\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[11\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[11\]~1\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[10\] Mode1:m1\|delayCount:dc\|counter\[10\]~_emulated Mode1:m1\|delayCount:dc\|counter\[10\]~5 " "Register \"Mode1:m1\|delayCount:dc\|counter\[10\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[10\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[10\]~5\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[9\] Mode1:m1\|delayCount:dc\|counter\[9\]~_emulated Mode1:m1\|delayCount:dc\|counter\[9\]~9 " "Register \"Mode1:m1\|delayCount:dc\|counter\[9\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[9\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[9\]~9\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[8\] Mode1:m1\|delayCount:dc\|counter\[8\]~_emulated Mode1:m1\|delayCount:dc\|counter\[8\]~13 " "Register \"Mode1:m1\|delayCount:dc\|counter\[8\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[8\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[8\]~13\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[7\] Mode1:m1\|delayCount:dc\|counter\[7\]~_emulated Mode1:m1\|delayCount:dc\|counter\[7\]~17 " "Register \"Mode1:m1\|delayCount:dc\|counter\[7\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[7\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[7\]~17\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[6\] Mode1:m1\|delayCount:dc\|counter\[6\]~_emulated Mode1:m1\|delayCount:dc\|counter\[6\]~21 " "Register \"Mode1:m1\|delayCount:dc\|counter\[6\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[6\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[6\]~21\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[5\] Mode1:m1\|delayCount:dc\|counter\[5\]~_emulated Mode1:m1\|delayCount:dc\|counter\[5\]~25 " "Register \"Mode1:m1\|delayCount:dc\|counter\[5\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[5\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[5\]~25\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[4\] Mode1:m1\|delayCount:dc\|counter\[4\]~_emulated Mode1:m1\|delayCount:dc\|counter\[4\]~29 " "Register \"Mode1:m1\|delayCount:dc\|counter\[4\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[4\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[4\]~29\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[3\] Mode1:m1\|delayCount:dc\|counter\[3\]~_emulated Mode1:m1\|delayCount:dc\|counter\[3\]~33 " "Register \"Mode1:m1\|delayCount:dc\|counter\[3\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[3\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[3\]~33\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[2\] Mode1:m1\|delayCount:dc\|counter\[2\]~_emulated Mode1:m1\|delayCount:dc\|counter\[2\]~37 " "Register \"Mode1:m1\|delayCount:dc\|counter\[2\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[2\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[2\]~37\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[1\] Mode1:m1\|delayCount:dc\|counter\[1\]~_emulated Mode1:m1\|delayCount:dc\|counter\[1\]~41 " "Register \"Mode1:m1\|delayCount:dc\|counter\[1\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[1\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[1\]~41\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Mode1:m1\|delayCount:dc\|counter\[0\] Mode1:m1\|delayCount:dc\|counter\[0\]~_emulated Mode1:m1\|delayCount:dc\|counter\[0\]~45 " "Register \"Mode1:m1\|delayCount:dc\|counter\[0\]\" is converted into an equivalent circuit using register \"Mode1:m1\|delayCount:dc\|counter\[0\]~_emulated\" and latch \"Mode1:m1\|delayCount:dc\|counter\[0\]~45\"" {  } { { "delayCount.v" "" { Text "C:/intelFPGA_lite/project/delayCount.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638869172040 "|reactiontimer|Mode1:m1|delayCount:dc|counter[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638869172040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "reactiontimer.v" "" { Text "C:/intelFPGA_lite/project/reactiontimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638869172159 "|reactiontimer|d"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638869172159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638869172229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638869172675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/project/output_files/reactiontimer.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/project/output_files/reactiontimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869172759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638869173144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638869173144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638869173306 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638869173306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1026 " "Implemented 1026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638869173306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638869173306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638869173329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 04:26:13 2021 " "Processing ended: Tue Dec 07 04:26:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638869173329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638869173329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638869173329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638869173329 ""}
