
ubuntu-preinstalled/eject:     file format elf32-littlearm


Disassembly of section .init:

00001134 <.init>:
    1134:	push	{r3, lr}
    1138:	bl	2770 <pclose@plt+0x12e8>
    113c:	pop	{r3, pc}

Disassembly of section .plt:

00001140 <gnu_dev_major@plt-0x14>:
    1140:	push	{lr}		; (str lr, [sp, #-4]!)
    1144:	ldr	lr, [pc, #4]	; 1150 <gnu_dev_major@plt-0x4>
    1148:	add	lr, pc, lr
    114c:	ldr	pc, [lr, #8]!
    1150:	andeq	r3, r1, r4, ror #26

00001154 <gnu_dev_major@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #77824	; 0x13000
    115c:	ldr	pc, [ip, #3428]!	; 0xd64

00001160 <strcmp@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #77824	; 0x13000
    1168:	ldr	pc, [ip, #3420]!	; 0xd5c

0000116c <__cxa_finalize@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #77824	; 0x13000
    1174:	ldr	pc, [ip, #3412]!	; 0xd54

00001178 <gnu_dev_makedev@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #77824	; 0x13000
    1180:	ldr	pc, [ip, #3404]!	; 0xd4c

00001184 <gnu_dev_minor@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #77824	; 0x13000
    118c:	ldr	pc, [ip, #3396]!	; 0xd44

00001190 <fopen@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #77824	; 0x13000
    1198:	ldr	pc, [ip, #3388]!	; 0xd3c

0000119c <getuid@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #77824	; 0x13000
    11a4:	ldr	pc, [ip, #3380]!	; 0xd34

000011a8 <memmove@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #77824	; 0x13000
    11b0:	ldr	pc, [ip, #3372]!	; 0xd2c

000011b4 <free@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #77824	; 0x13000
    11bc:	ldr	pc, [ip, #3364]!	; 0xd24

000011c0 <fgets@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #77824	; 0x13000
    11c8:	ldr	pc, [ip, #3356]!	; 0xd1c

000011cc <execlp@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #77824	; 0x13000
    11d4:	ldr	pc, [ip, #3348]!	; 0xd14

000011d8 <dcgettext@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #77824	; 0x13000
    11e0:	ldr	pc, [ip, #3340]!	; 0xd0c

000011e4 <strdup@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #77824	; 0x13000
    11ec:	ldr	pc, [ip, #3332]!	; 0xd04

000011f0 <__stack_chk_fail@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #77824	; 0x13000
    11f8:	ldr	pc, [ip, #3324]!	; 0xcfc

000011fc <rindex@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #77824	; 0x13000
    1204:	ldr	pc, [ip, #3316]!	; 0xcf4

00001208 <regexec@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #77824	; 0x13000
    1210:	ldr	pc, [ip, #3308]!	; 0xcec

00001214 <wait@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #77824	; 0x13000
    121c:	ldr	pc, [ip, #3300]!	; 0xce4

00001220 <textdomain@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #77824	; 0x13000
    1228:	ldr	pc, [ip, #3292]!	; 0xcdc

0000122c <geteuid@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #77824	; 0x13000
    1234:	ldr	pc, [ip, #3284]!	; 0xcd4

00001238 <perror@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #77824	; 0x13000
    1240:	ldr	pc, [ip, #3276]!	; 0xccc

00001244 <__xstat@plt>:
    1244:			; <UNDEFINED> instruction: 0x46c04778
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #77824	; 0x13000
    1250:	ldr	pc, [ip, #3264]!	; 0xcc0

00001254 <readlink@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #77824	; 0x13000
    125c:	ldr	pc, [ip, #3256]!	; 0xcb8

00001260 <strcat@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #77824	; 0x13000
    1268:	ldr	pc, [ip, #3248]!	; 0xcb0

0000126c <ioctl@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #77824	; 0x13000
    1274:	ldr	pc, [ip, #3240]!	; 0xca8

00001278 <regfree@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #77824	; 0x13000
    1280:	ldr	pc, [ip, #3232]!	; 0xca0

00001284 <__realpath_chk@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #77824	; 0x13000
    128c:	ldr	pc, [ip, #3224]!	; 0xc98

00001290 <strcpy@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #77824	; 0x13000
    1298:	ldr	pc, [ip, #3216]!	; 0xc90

0000129c <gettimeofday@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #77824	; 0x13000
    12a4:	ldr	pc, [ip, #3208]!	; 0xc88

000012a8 <fread@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #77824	; 0x13000
    12b0:	ldr	pc, [ip, #3200]!	; 0xc80

000012b4 <opendir@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #77824	; 0x13000
    12bc:	ldr	pc, [ip, #3192]!	; 0xc78

000012c0 <__asprintf_chk@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #77824	; 0x13000
    12c8:	ldr	pc, [ip, #3184]!	; 0xc70

000012cc <puts@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #77824	; 0x13000
    12d4:	ldr	pc, [ip, #3176]!	; 0xc68

000012d8 <malloc@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #77824	; 0x13000
    12e0:	ldr	pc, [ip, #3168]!	; 0xc60

000012e4 <__libc_start_main@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #77824	; 0x13000
    12ec:	ldr	pc, [ip, #3160]!	; 0xc58

000012f0 <strerror@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #77824	; 0x13000
    12f8:	ldr	pc, [ip, #3152]!	; 0xc50

000012fc <__gmon_start__@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #77824	; 0x13000
    1304:	ldr	pc, [ip, #3144]!	; 0xc48

00001308 <open@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #77824	; 0x13000
    1310:	ldr	pc, [ip, #3136]!	; 0xc40

00001314 <getopt_long@plt>:
    1314:	add	ip, pc, #0, 12
    1318:	add	ip, ip, #77824	; 0x13000
    131c:	ldr	pc, [ip, #3128]!	; 0xc38

00001320 <exit@plt>:
    1320:	add	ip, pc, #0, 12
    1324:	add	ip, ip, #77824	; 0x13000
    1328:	ldr	pc, [ip, #3120]!	; 0xc30

0000132c <feof@plt>:
    132c:	add	ip, pc, #0, 12
    1330:	add	ip, ip, #77824	; 0x13000
    1334:	ldr	pc, [ip, #3112]!	; 0xc28

00001338 <strlen@plt>:
    1338:	add	ip, pc, #0, 12
    133c:	add	ip, ip, #77824	; 0x13000
    1340:	ldr	pc, [ip, #3104]!	; 0xc20

00001344 <strchr@plt>:
    1344:	add	ip, pc, #0, 12
    1348:	add	ip, ip, #77824	; 0x13000
    134c:	ldr	pc, [ip, #3096]!	; 0xc18

00001350 <__errno_location@plt>:
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #77824	; 0x13000
    1358:	ldr	pc, [ip, #3088]!	; 0xc10

0000135c <__strcat_chk@plt>:
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #77824	; 0x13000
    1364:	ldr	pc, [ip, #3080]!	; 0xc08

00001368 <strncasecmp@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #77824	; 0x13000
    1370:	ldr	pc, [ip, #3072]!	; 0xc00

00001374 <__sprintf_chk@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #77824	; 0x13000
    137c:	ldr	pc, [ip, #3064]!	; 0xbf8

00001380 <__isoc99_sscanf@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #77824	; 0x13000
    1388:	ldr	pc, [ip, #3056]!	; 0xbf0

0000138c <memset@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #77824	; 0x13000
    1394:	ldr	pc, [ip, #3048]!	; 0xbe8

00001398 <putchar@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #77824	; 0x13000
    13a0:	ldr	pc, [ip, #3040]!	; 0xbe0

000013a4 <strncpy@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #77824	; 0x13000
    13ac:	ldr	pc, [ip, #3032]!	; 0xbd8

000013b0 <__printf_chk@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #77824	; 0x13000
    13b8:	ldr	pc, [ip, #3024]!	; 0xbd0

000013bc <__fprintf_chk@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #77824	; 0x13000
    13c4:	ldr	pc, [ip, #3016]!	; 0xbc8

000013c8 <access@plt>:
    13c8:	add	ip, pc, #0, 12
    13cc:	add	ip, ip, #77824	; 0x13000
    13d0:	ldr	pc, [ip, #3008]!	; 0xbc0

000013d4 <fclose@plt>:
    13d4:	add	ip, pc, #0, 12
    13d8:	add	ip, ip, #77824	; 0x13000
    13dc:	ldr	pc, [ip, #3000]!	; 0xbb8

000013e0 <strtok@plt>:
    13e0:	add	ip, pc, #0, 12
    13e4:	add	ip, ip, #77824	; 0x13000
    13e8:	ldr	pc, [ip, #2992]!	; 0xbb0

000013ec <setlocale@plt>:
    13ec:	add	ip, pc, #0, 12
    13f0:	add	ip, ip, #77824	; 0x13000
    13f4:	ldr	pc, [ip, #2984]!	; 0xba8

000013f8 <popen@plt>:
    13f8:	add	ip, pc, #0, 12
    13fc:	add	ip, ip, #77824	; 0x13000
    1400:	ldr	pc, [ip, #2976]!	; 0xba0

00001404 <fork@plt>:
    1404:	add	ip, pc, #0, 12
    1408:	add	ip, ip, #77824	; 0x13000
    140c:	ldr	pc, [ip, #2968]!	; 0xb98

00001410 <readdir@plt>:
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #77824	; 0x13000
    1418:	ldr	pc, [ip, #2960]!	; 0xb90

0000141c <strrchr@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #77824	; 0x13000
    1424:	ldr	pc, [ip, #2952]!	; 0xb88

00001428 <setuid@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #77824	; 0x13000
    1430:	ldr	pc, [ip, #2944]!	; 0xb80

00001434 <regcomp@plt>:
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #77824	; 0x13000
    143c:	ldr	pc, [ip, #2936]!	; 0xb78

00001440 <atoi@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #77824	; 0x13000
    1448:	ldr	pc, [ip, #2928]!	; 0xb70

0000144c <bindtextdomain@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #77824	; 0x13000
    1454:	ldr	pc, [ip, #2920]!	; 0xb68

00001458 <strncmp@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #77824	; 0x13000
    1460:	ldr	pc, [ip, #2912]!	; 0xb60

00001464 <abort@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #77824	; 0x13000
    146c:	ldr	pc, [ip, #2904]!	; 0xb58

00001470 <close@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #77824	; 0x13000
    1478:	ldr	pc, [ip, #2896]!	; 0xb50

0000147c <__snprintf_chk@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #77824	; 0x13000
    1484:	ldr	pc, [ip, #2888]!	; 0xb48

00001488 <pclose@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #77824	; 0x13000
    1490:	ldr	pc, [ip, #2880]!	; 0xb40

Disassembly of section .text:

00001494 <.text>:
    1494:	svcmi	0x00f0e92d
    1498:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    149c:	strmi	r8, [r6], -r2, lsl #22
    14a0:	stccs	8, cr15, [ip], {223}	; 0xdf
    14a4:			; <UNDEFINED> instruction: 0xf8df2006
    14a8:	ldrbtmi	r3, [sl], #-3212	; 0xfffff374
    14ac:	stcmi	8, cr15, [r8], {223}	; 0xdf
    14b0:	stcne	8, cr15, [r8], {223}	; 0xdf
    14b4:	ldmpl	r3, {r0, r1, r3, r5, r7, ip, sp, pc}^
    14b8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    14bc:	stcls	8, cr15, [r0], {223}	; 0xdf
    14c0:			; <UNDEFINED> instruction: 0x9329681b
    14c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14c8:	svc	0x0090f7ff
    14cc:			; <UNDEFINED> instruction: 0xf8df4620
    14d0:			; <UNDEFINED> instruction: 0xf7ffac74
    14d4:			; <UNDEFINED> instruction: 0xf8dfeea6
    14d8:			; <UNDEFINED> instruction: 0x46201c70
    14dc:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    14e0:	stclpl	8, cr15, [r8], #-892	; 0xfffffc84
    14e4:	svc	0x00b2f7ff
    14e8:			; <UNDEFINED> instruction: 0xf7ff6838
    14ec:			; <UNDEFINED> instruction: 0xf8dfee7c
    14f0:			; <UNDEFINED> instruction: 0xf1093c60
    14f4:	ldrbtmi	r0, [sl], #2308	; 0x904
    14f8:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    14fc:			; <UNDEFINED> instruction: 0x46046058
    1500:	mrrccc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    1504:	movwls	r4, #9339	; 0x247b
    1508:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    150c:			; <UNDEFINED> instruction: 0x464b4639
    1510:			; <UNDEFINED> instruction: 0x46304652
    1514:	andhi	pc, r0, sp, asr #17
    1518:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    151c:	tstle	sl, r1, asr #24
    1520:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
    1524:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1528:			; <UNDEFINED> instruction: 0x2e011af6
    152c:	bicshi	pc, r2, r0, asr #6
    1530:	stccc	8, cr15, [r8], #-892	; 0xfffffc84
    1534:			; <UNDEFINED> instruction: 0xf8df2205
    1538:	andcs	r1, r0, r8, lsr #24
    153c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1540:			; <UNDEFINED> instruction: 0xf7ff681d
    1544:	strtmi	lr, [r3], -sl, asr #28
    1548:	strmi	r2, [r2], -r1, lsl #2
    154c:			; <UNDEFINED> instruction: 0xf7ff4628
    1550:	andcs	lr, r1, r6, lsr pc
    1554:	ldmdacs	pc!, {r1, r2, r3, r4, r7, sp, lr, pc}	; <UNPREDICTABLE>
    1558:	ldmdacc	r4, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    155c:	ldmle	r5, {r2, r5, fp, sp}^
    1560:	ldmle	r3, {r2, r5, fp, sp}^
    1564:			; <UNDEFINED> instruction: 0xf853a302
    1568:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    156c:	svclt	0x00004718
    1570:	andeq	r0, r0, pc, lsr #6
    1574:			; <UNDEFINED> instruction: 0xffffff9d
    1578:	andeq	r0, r0, r5, asr #6
    157c:			; <UNDEFINED> instruction: 0xffffff9d
    1580:	andeq	r0, r0, r1, lsr #6
    1584:			; <UNDEFINED> instruction: 0xffffff9d
    1588:			; <UNDEFINED> instruction: 0xffffff9d
    158c:			; <UNDEFINED> instruction: 0xffffff9d
    1590:			; <UNDEFINED> instruction: 0xffffff9d
    1594:			; <UNDEFINED> instruction: 0xffffff9d
    1598:			; <UNDEFINED> instruction: 0xffffff9d
    159c:			; <UNDEFINED> instruction: 0xffffff9d
    15a0:			; <UNDEFINED> instruction: 0xffffff9d
    15a4:	muleq	r0, r5, r0
    15a8:			; <UNDEFINED> instruction: 0xffffff9d
    15ac:	andeq	r0, r0, r9, lsr #2
    15b0:	andeq	r0, r0, r9, asr #3
    15b4:			; <UNDEFINED> instruction: 0xffffff9d
    15b8:	ldrdeq	r0, [r0], -r7
    15bc:			; <UNDEFINED> instruction: 0xffffff9d
    15c0:	andeq	r0, r0, r5, ror #3
    15c4:	andeq	r0, r0, r3, asr #4
    15c8:			; <UNDEFINED> instruction: 0xffffff9d
    15cc:			; <UNDEFINED> instruction: 0xffffff9d
    15d0:			; <UNDEFINED> instruction: 0xffffff9d
    15d4:	andeq	r0, r0, r1, asr #5
    15d8:	andeq	r0, r0, pc, asr #5
    15dc:			; <UNDEFINED> instruction: 0xffffff9d
    15e0:	ldrdeq	r0, [r0], -sp
    15e4:	andeq	r0, r0, r9, ror #5
    15e8:	strdeq	r0, [r0], -r7
    15ec:	andeq	r0, r0, r5, lsl #6
    15f0:	andeq	r0, r0, r3, lsl r3
    15f4:			; <UNDEFINED> instruction: 0xffffff9d
    15f8:	andeq	r0, r0, sp, lsr r3
    15fc:			; <UNDEFINED> instruction: 0xffffff9d
    1600:	andeq	r0, r0, r9, ror r1
    1604:	blcc	173f988 <h_option@@Base+0x172a6e0>
    1608:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    160c:	blne	163f990 <h_option@@Base+0x162a6e8>
    1610:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1614:	smlawthi	r4, r3, r8, pc	; <UNPREDICTABLE>
    1618:	blcc	143f99c <h_option@@Base+0x142a6f4>
    161c:			; <UNDEFINED> instruction: 0xf8d358eb
    1620:	ldrbmi	fp, [r8], -r0
    1624:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1628:			; <UNDEFINED> instruction: 0xf8dfb930
    162c:	andcs	r3, r0, #68, 22	; 0x11000
    1630:			; <UNDEFINED> instruction: 0xf8c3447b
    1634:	strb	r2, [r7, -r8, lsr #2]!
    1638:	blne	e3f9bc <h_option@@Base+0xe2a714>
    163c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1640:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1644:	rscsle	r2, r0, r0, lsl #16
    1648:	blne	b3f9cc <h_option@@Base+0xb2a724>
    164c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1650:	stc	7, cr15, [r6, #1020]	; 0x3fc
    1654:			; <UNDEFINED> instruction: 0xf8dfb920
    1658:	andcs	r3, r1, #36, 22	; 0x9000
    165c:			; <UNDEFINED> instruction: 0xe7e8447b
    1660:	blne	73f9e4 <h_option@@Base+0x72a73c>
    1664:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1668:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    166c:	rscsle	r2, r2, r0, lsl #16
    1670:	bcc	ffa3f9f4 <h_option@@Base+0xffa2a74c>
    1674:			; <UNDEFINED> instruction: 0xf8df2205
    1678:	stmiapl	fp!, {r2, r3, r8, r9, fp, ip}^
    167c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1680:			; <UNDEFINED> instruction: 0xf7ff2000
    1684:	strtmi	lr, [r3], -sl, lsr #27
    1688:	strmi	r4, [r2], -r1, asr #12
    168c:			; <UNDEFINED> instruction: 0xf7ff4628
    1690:			; <UNDEFINED> instruction: 0x4640ee96
    1694:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1698:	blt	ffb3fa1c <h_option@@Base+0xffb2a774>
    169c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16a0:	bcs	ff23fa24 <h_option@@Base+0xff22a77c>
    16a4:			; <UNDEFINED> instruction: 0xf8df44fb
    16a8:			; <UNDEFINED> instruction: 0xf8cb1ae4
    16ac:	ldrbtmi	r8, [r9], #-300	; 0xfffffed4
    16b0:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    16b4:	andls	r4, r3, #16, 12	; 0x1000000
    16b8:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    16bc:	ldmdblt	r0, {r0, r1, r9, fp, ip, pc}
    16c0:	teqeq	r0, fp, asr #17	; <UNPREDICTABLE>
    16c4:	ldrmi	lr, [r0], -r0, lsr #14
    16c8:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    16cc:			; <UNDEFINED> instruction: 0xf8cb2800
    16d0:			; <UNDEFINED> instruction: 0xf73f0130
    16d4:			; <UNDEFINED> instruction: 0xf8dfaf19
    16d8:	andcs	r3, r5, #132, 20	; 0x84000
    16dc:	bne	fec3fa60 <h_option@@Base+0xfec2a7b8>
    16e0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    16e4:	bfi	r6, sp, (invalid: 16:11)
    16e8:	blt	fea3fa6c <h_option@@Base+0xfea2a7c4>
    16ec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16f0:	bcs	1e3fa74 <h_option@@Base+0x1e2a7cc>
    16f4:			; <UNDEFINED> instruction: 0xf8df44fb
    16f8:			; <UNDEFINED> instruction: 0xf8cb1aa0
    16fc:	ldrbtmi	r8, [r9], #-12
    1700:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    1704:	andls	r4, r3, #16, 12	; 0x1000000
    1708:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    170c:	ldmdblt	r0, {r0, r1, r9, fp, ip, pc}
    1710:	andseq	pc, r0, fp, asr #17
    1714:			; <UNDEFINED> instruction: 0x4610e6f8
    1718:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    171c:			; <UNDEFINED> instruction: 0xf8cb2800
    1720:			; <UNDEFINED> instruction: 0xf73f0010
    1724:			; <UNDEFINED> instruction: 0xf8dfaef1
    1728:	andcs	r3, r5, #52, 20	; 0x34000
    172c:	bne	1d3fab0 <h_option@@Base+0x1d2a808>
    1730:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1734:			; <UNDEFINED> instruction: 0xe7a3681d
    1738:	bcc	1b3fabc <h_option@@Base+0x1b2a814>
    173c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1740:	teqcs	r4, r3, asr #17	; <UNPREDICTABLE>
    1744:			; <UNDEFINED> instruction: 0xf8dfe6e0
    1748:	andcs	r3, r1, #100, 20	; 0x64000
    174c:			; <UNDEFINED> instruction: 0xf8c3447b
    1750:			; <UNDEFINED> instruction: 0xe6d92138
    1754:	bcc	13fad8 <h_option@@Base+0x12a830>
    1758:			; <UNDEFINED> instruction: 0xf8df2205
    175c:	andcs	r1, r0, r4, asr sl
    1760:	ldrbtmi	r5, [r9], #-2284	; 0xfffff714
    1764:			; <UNDEFINED> instruction: 0xf7ff6825
    1768:			; <UNDEFINED> instruction: 0xf8dfed38
    176c:	tstcs	r1, r8, asr #20
    1770:			; <UNDEFINED> instruction: 0x4602447b
    1774:			; <UNDEFINED> instruction: 0xf7ff4628
    1778:			; <UNDEFINED> instruction: 0xf8dfee22
    177c:	andcs	r1, r5, #60, 20	; 0x3c000
    1780:	ldrbtmi	r2, [r9], #-0
    1784:			; <UNDEFINED> instruction: 0xf7ff6825
    1788:	tstcs	r1, r8, lsr #26
    178c:	strtmi	r4, [r8], -r2, lsl #12
    1790:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1794:	bne	93fb18 <h_option@@Base+0x92a870>
    1798:	andcs	r2, r0, r5, lsl #4
    179c:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    17a0:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    17a4:	bcc	63fb28 <h_option@@Base+0x62a880>
    17a8:			; <UNDEFINED> instruction: 0x4602447b
    17ac:	strtmi	r2, [r0], -r1, lsl #2
    17b0:			; <UNDEFINED> instruction: 0xf8dfe6cd
    17b4:			; <UNDEFINED> instruction: 0xf04f3a10
    17b8:			; <UNDEFINED> instruction: 0xf8df0801
    17bc:	ldrbtmi	r1, [fp], #-2572	; 0xfffff5f4
    17c0:			; <UNDEFINED> instruction: 0xf8c34479
    17c4:			; <UNDEFINED> instruction: 0xf8df813c
    17c8:	stmiapl	fp!, {r2, r5, r7, r8, fp, ip, sp}^
    17cc:	ldrdlt	pc, [r0], -r3
    17d0:			; <UNDEFINED> instruction: 0xf7ff4658
    17d4:	ldmdblt	r0!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    17d8:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17dc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    17e0:	smlalbtcs	pc, r0, r3, r8	; <UNPREDICTABLE>
    17e4:			; <UNDEFINED> instruction: 0xf8dfe690
    17e8:	ldrbmi	r1, [r8], -r8, ror #19
    17ec:			; <UNDEFINED> instruction: 0xf7ff4479
    17f0:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    17f4:			; <UNDEFINED> instruction: 0xf8dfd0f0
    17f8:			; <UNDEFINED> instruction: 0x465819dc
    17fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1800:	stmdblt	r0!, {r4, r5, r7, sl, fp, sp, lr, pc}
    1804:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1808:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    180c:			; <UNDEFINED> instruction: 0xf8dfe7e8
    1810:	ldrbmi	r1, [r8], -ip, asr #19
    1814:			; <UNDEFINED> instruction: 0xf7ff4479
    1818:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    181c:			; <UNDEFINED> instruction: 0xf8dfd0f2
    1820:	andcs	r3, r5, #60, 18	; 0xf0000
    1824:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1828:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    182c:			; <UNDEFINED> instruction: 0xe727681d
    1830:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1834:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1838:	smlalbtcs	pc, r4, r3, r8	; <UNPREDICTABLE>
    183c:			; <UNDEFINED> instruction: 0xf8dfe664
    1840:	andcs	r3, r1, #168, 18	; 0x2a0000
    1844:			; <UNDEFINED> instruction: 0xf8c3447b
    1848:	ldrb	r2, [sp], -r8, asr #2
    184c:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1850:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1854:			; <UNDEFINED> instruction: 0xe657601a
    1858:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    185c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1860:	smlalbtcs	pc, ip, r3, r8	; <UNPREDICTABLE>
    1864:			; <UNDEFINED> instruction: 0xf8dfe650
    1868:	andcs	r3, r1, #140, 18	; 0x230000
    186c:			; <UNDEFINED> instruction: 0xf8c3447b
    1870:			; <UNDEFINED> instruction: 0xe6492150
    1874:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1878:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    187c:	cmpcs	r4, r3, asr #17	; <UNPREDICTABLE>
    1880:			; <UNDEFINED> instruction: 0xf8dfe642
    1884:	andcs	r3, r1, #120, 18	; 0x1e0000
    1888:			; <UNDEFINED> instruction: 0xf8c3447b
    188c:			; <UNDEFINED> instruction: 0xe63b2158
    1890:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1894:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1898:	cmpcs	ip, r3, asr #17	; <UNPREDICTABLE>
    189c:			; <UNDEFINED> instruction: 0xf8dfe634
    18a0:	andcs	r3, r1, #100, 18	; 0x190000
    18a4:			; <UNDEFINED> instruction: 0xf8c3447b
    18a8:	strt	r2, [sp], -r0, ror #2
    18ac:	movwcs	r9, #6658	; 0x1a02
    18b0:			; <UNDEFINED> instruction: 0xe6296093
    18b4:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    18b8:	andcs	r2, r0, r5, lsl #4
    18bc:			; <UNDEFINED> instruction: 0xf7ff4479
    18c0:			; <UNDEFINED> instruction: 0xf8dfec8c
    18c4:	ldrbtmi	r2, [sl], #-2376	; 0xfffff6b8
    18c8:	andcs	r4, r1, r1, lsl #12
    18cc:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    18d0:	ldrb	r2, [pc], r0
    18d4:			; <UNDEFINED> instruction: 0xf857d11a
    18d8:			; <UNDEFINED> instruction: 0xf7ff0023
    18dc:	strmi	lr, [r6], -r4, lsl #25
    18e0:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18e4:			; <UNDEFINED> instruction: 0xf8d3447b
    18e8:	orrlt	r7, pc, r4, lsr r1	; <UNPREDICTABLE>
    18ec:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18f0:	andcs	r2, r0, r5, lsl #4
    18f4:			; <UNDEFINED> instruction: 0xf7ff4479
    18f8:			; <UNDEFINED> instruction: 0xf8dfec70
    18fc:			; <UNDEFINED> instruction: 0x4622391c
    1900:			; <UNDEFINED> instruction: 0x4601447b
    1904:			; <UNDEFINED> instruction: 0xf7ff2001
    1908:	ubfx	lr, r4, #26, #2
    190c:	strb	r2, [r7, r0, lsl #12]!
    1910:			; <UNDEFINED> instruction: 0xf8dfb9be
    1914:			; <UNDEFINED> instruction: 0xf8d30908
    1918:	ldrbtmi	r9, [r8], #-8
    191c:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1920:			; <UNDEFINED> instruction: 0xf1b94606
    1924:	andle	r0, ip, r0, lsl #30
    1928:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    192c:	ldrtmi	r2, [r8], -r5, lsl #4
    1930:			; <UNDEFINED> instruction: 0xf7ff4479
    1934:			; <UNDEFINED> instruction: 0x4633ec52
    1938:	strmi	r4, [r1], -r2, lsr #12
    193c:			; <UNDEFINED> instruction: 0xf7ff2001
    1940:			; <UNDEFINED> instruction: 0x4630ed38
    1944:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1948:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    194c:	stmdacc	r1, {r2, r3, r4, r5, r6, sl, lr}
    1950:	blcs	bd8a24 <h_option@@Base+0xbc377c>
    1954:	movwcs	fp, #3844	; 0xf04
    1958:	stmiavs	r3!, {r0, r1, r4, r5, sl, ip, lr}
    195c:			; <UNDEFINED> instruction: 0xf8dfb163
    1960:	andcs	r1, r5, #200, 16	; 0xc80000
    1964:	ldrbtmi	r2, [r9], #-0
    1968:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    196c:	ldrtmi	r6, [r3], -r2, ror #16
    1970:	andcs	r4, r1, r1, lsl #12
    1974:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1978:	movwls	r2, #8966	; 0x2306
    197c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1980:	movwls	r4, #17531	; 0x447b
    1984:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1988:	movwls	r4, #21627	; 0x547b
    198c:			; <UNDEFINED> instruction: 0xf04f4630
    1990:			; <UNDEFINED> instruction: 0xf8cd0900
    1994:			; <UNDEFINED> instruction: 0xf7ff9028
    1998:	ldrdcc	lr, [lr], -r0
    199c:	ldc	7, cr15, [ip], {255}	; 0xff
    19a0:	ldmdblt	r8!, {r2, r9, sl, lr}^
    19a4:	sbfxcc	pc, pc, #17, #21
    19a8:			; <UNDEFINED> instruction: 0xf8df2205
    19ac:	stmiapl	fp!, {r3, r7, fp, ip}^
    19b0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    19b4:	ldc	7, cr15, [r0], {255}	; 0xff
    19b8:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    19bc:			; <UNDEFINED> instruction: 0x4602447b
    19c0:	usat	r6, #19, fp, asr #16
    19c4:			; <UNDEFINED> instruction: 0xf8d39b04
    19c8:			; <UNDEFINED> instruction: 0xf06f7164
    19cc:	addsmi	r4, pc, #0, 6
    19d0:			; <UNDEFINED> instruction: 0xf8dfd10d
    19d4:	andcs	r3, r5, #136, 14	; 0x2200000
    19d8:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    19dc:	stmiapl	fp!, {r3, r6, r9, sl, lr}^
    19e0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    19e4:	bl	ffe3f9e8 <h_option@@Base+0xffe2a740>
    19e8:	strmi	r9, [r2], -r4, lsl #22
    19ec:	blls	13b994 <h_option@@Base+0x1266ec>
    19f0:			; <UNDEFINED> instruction: 0xf8c33701
    19f4:	ldmdavc	r3!, {r2, r5, r6, r8, ip, sp, lr}
    19f8:	blcs	506b8 <h_option@@Base+0x3b410>
    19fc:	sbchi	pc, sp, r0, asr #4
    1a00:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1a04:	ldrbtmi	r4, [fp], #1568	; 0x620
    1a08:			; <UNDEFINED> instruction: 0xf7ff4659
    1a0c:	ldrtmi	lr, [r1], -r2, asr #24
    1a10:			; <UNDEFINED> instruction: 0xf7ff4620
    1a14:	strbmi	lr, [r2], -r6, lsr #24
    1a18:			; <UNDEFINED> instruction: 0x46204639
    1a1c:			; <UNDEFINED> instruction: 0xf93af001
    1a20:			; <UNDEFINED> instruction: 0xf0402800
    1a24:	ldrbmi	r8, [fp], -r5, asr #1
    1a28:	bleq	fe13de64 <h_option@@Base+0xfe128bbc>
    1a2c:	ldmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a30:	ldrmi	r4, [r9], -r2, lsl #13
    1a34:	movwls	r4, #13856	; 0x3620
    1a38:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1a3c:			; <UNDEFINED> instruction: 0x46204631
    1a40:	stc	7, cr15, [lr], {255}	; 0xff
    1a44:			; <UNDEFINED> instruction: 0x46204659
    1a48:	addls	pc, r4, sp, lsl #17
    1a4c:	addge	pc, r5, sp, lsl #17
    1a50:	stc	7, cr15, [r6], {255}	; 0xff
    1a54:	ldrtmi	r4, [r9], -r2, asr #12
    1a58:			; <UNDEFINED> instruction: 0xf0014620
    1a5c:	stmdacs	r0, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
    1a60:	adchi	pc, r6, r0, asr #32
    1a64:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1a68:	blx	17e867c <h_option@@Base+0x17d33d4>
    1a6c:			; <UNDEFINED> instruction: 0xf1b9f989
    1a70:	bicsle	r0, lr, sl, lsr pc
    1a74:			; <UNDEFINED> instruction: 0x17ccf8df
    1a78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1a7c:	stc	7, cr15, [r8], {255}	; 0xff
    1a80:			; <UNDEFINED> instruction: 0x46204631
    1a84:	bl	ffb3fa88 <h_option@@Base+0xffb2a7e0>
    1a88:	ldrtmi	r4, [r9], -r2, asr #12
    1a8c:			; <UNDEFINED> instruction: 0xf0014620
    1a90:	stmdacs	r0, {r0, r8, fp, ip, sp, lr, pc}
    1a94:	addhi	pc, ip, r0, asr #32
    1a98:	sbfxne	pc, pc, #17, #13
    1a9c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1aa0:	bl	ffdbfaa4 <h_option@@Base+0xffdaa7fc>
    1aa4:			; <UNDEFINED> instruction: 0x46204631
    1aa8:	bl	ff6bfaac <h_option@@Base+0xff6aa804>
    1aac:	ldrtmi	r4, [r9], -r2, asr #12
    1ab0:			; <UNDEFINED> instruction: 0xf0014620
    1ab4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    1ab8:			; <UNDEFINED> instruction: 0xf8dfd17a
    1abc:			; <UNDEFINED> instruction: 0x46209790
    1ac0:			; <UNDEFINED> instruction: 0x464944f9
    1ac4:	bl	ff93fac8 <h_option@@Base+0xff92a820>
    1ac8:			; <UNDEFINED> instruction: 0x46204631
    1acc:	bl	ff23fad0 <h_option@@Base+0xff22a828>
    1ad0:	ldrtmi	r4, [r9], -r2, asr #12
    1ad4:			; <UNDEFINED> instruction: 0xf0014620
    1ad8:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1adc:	strbmi	sp, [r9], -r8, ror #2
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ae4:			; <UNDEFINED> instruction: 0x4631ebd6
    1ae8:			; <UNDEFINED> instruction: 0xf7ff4620
    1aec:			; <UNDEFINED> instruction: 0xf8dfebba
    1af0:	strtmi	r1, [r0], -r0, ror #14
    1af4:			; <UNDEFINED> instruction: 0xf7ff4479
    1af8:			; <UNDEFINED> instruction: 0x4642ebb4
    1afc:			; <UNDEFINED> instruction: 0x46204639
    1b00:			; <UNDEFINED> instruction: 0xf8c8f001
    1b04:	cmple	r3, r0, lsl #16
    1b08:			; <UNDEFINED> instruction: 0x1748f8df
    1b0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1b10:	bl	fefbfb14 <h_option@@Base+0xfefaa86c>
    1b14:			; <UNDEFINED> instruction: 0x46204631
    1b18:	bl	fe8bfb1c <h_option@@Base+0xfe8aa874>
    1b1c:	ldrtmi	r4, [r9], -r2, asr #12
    1b20:			; <UNDEFINED> instruction: 0xf0014620
    1b24:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    1b28:			; <UNDEFINED> instruction: 0xf8dfd142
    1b2c:	strtmi	r1, [r0], -ip, lsr #14
    1b30:			; <UNDEFINED> instruction: 0xf7ff4479
    1b34:	ldrtmi	lr, [r1], -lr, lsr #23
    1b38:			; <UNDEFINED> instruction: 0xf7ff4620
    1b3c:			; <UNDEFINED> instruction: 0x4642eb92
    1b40:			; <UNDEFINED> instruction: 0x46204639
    1b44:			; <UNDEFINED> instruction: 0xf8a6f001
    1b48:			; <UNDEFINED> instruction: 0xf8dfbb90
    1b4c:			; <UNDEFINED> instruction: 0x46201710
    1b50:			; <UNDEFINED> instruction: 0xf7ff4479
    1b54:			; <UNDEFINED> instruction: 0x4631eb9e
    1b58:			; <UNDEFINED> instruction: 0xf7ff4620
    1b5c:	ldrtmi	lr, [r9], -r2, lsl #23
    1b60:	strtmi	r4, [r0], -r2, asr #12
    1b64:			; <UNDEFINED> instruction: 0xf896f001
    1b68:	bllt	21338c <h_option@@Base+0x1fe0e4>
    1b6c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b70:			; <UNDEFINED> instruction: 0xf8dfeb22
    1b74:			; <UNDEFINED> instruction: 0xf8df35e8
    1b78:	andcs	r1, r5, #232, 12	; 0xe800000
    1b7c:	stmiapl	fp!, {r3, r4, r5, r9, sl, lr}^
    1b80:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1b84:	bl	a3fb88 <h_option@@Base+0xa2a8e0>
    1b88:			; <UNDEFINED> instruction: 0x36d8f8df
    1b8c:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    1b90:			; <UNDEFINED> instruction: 0x4602685b
    1b94:	strtmi	r2, [r0], -r1, lsl #2
    1b98:	ldrtmi	lr, [r1], -r5, asr #5
    1b9c:	bl	1e3fba0 <h_option@@Base+0x1e2a8f8>
    1ba0:	ldrtmi	r4, [r9], -r2, asr #12
    1ba4:			; <UNDEFINED> instruction: 0xf0014620
    1ba8:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    1bac:	svcge	0x0028f43f
    1bb0:	ssatvc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1bb4:	ldmvs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1bb8:			; <UNDEFINED> instruction: 0xf8dfb163
    1bbc:	andcs	r1, r5, #176, 12	; 0xb000000
    1bc0:	ldrbtmi	r2, [r9], #-0
    1bc4:	bl	23fbc8 <h_option@@Base+0x22a920>
    1bc8:			; <UNDEFINED> instruction: 0x4623687a
    1bcc:	andcs	r4, r1, r1, lsl #12
    1bd0:	bl	ffbbfbd4 <h_option@@Base+0xffbaa92c>
    1bd4:			; <UNDEFINED> instruction: 0xf7ff4620
    1bd8:	vmla.f64	d14, d8, d6
    1bdc:			; <UNDEFINED> instruction: 0x46200a10
    1be0:	bl	3fbe4 <h_option@@Base+0x2a93c>
    1be4:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    1be8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1bec:	blcs	135f8 <_IO_stdin_used@@Base+0xfbe8>
    1bf0:			; <UNDEFINED> instruction: 0xf8dfd13a
    1bf4:	ldrbtmi	r7, [pc], #-1664	; 1bfc <pclose@plt+0x774>
    1bf8:			; <UNDEFINED> instruction: 0xf0014620
    1bfc:	strmi	pc, [r1], r5, ror #17
    1c00:	blls	aea48 <h_option@@Base+0x997a0>
    1c04:			; <UNDEFINED> instruction: 0xdc102b00
    1c08:			; <UNDEFINED> instruction: 0x166cf8df
    1c0c:	andcs	r2, r0, r5, lsl #4
    1c10:			; <UNDEFINED> instruction: 0xf7ff4479
    1c14:			; <UNDEFINED> instruction: 0xf8dfeae2
    1c18:	strtmi	r2, [r3], -r4, ror #12
    1c1c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1c20:	andcs	r4, r1, r1, lsl #12
    1c24:	bl	ff13fc28 <h_option@@Base+0xff12a980>
    1c28:	blls	17ae7c <h_option@@Base+0x165bd4>
    1c2c:			; <UNDEFINED> instruction: 0xb16b689b
    1c30:	ldrtmi	r2, [r9], -r5, lsl #4
    1c34:			; <UNDEFINED> instruction: 0xf7ff2000
    1c38:	bls	17c780 <h_option@@Base+0x1674d8>
    1c3c:	andls	pc, r0, sp, asr #17
    1c40:	ldmdavs	r2, {r0, r1, r5, r9, sl, lr}^
    1c44:	andcs	r4, r1, r1, lsl #12
    1c48:	bl	fecbfc4c <h_option@@Base+0xfecaa9a4>
    1c4c:			; <UNDEFINED> instruction: 0xf7ff4620
    1c50:			; <UNDEFINED> instruction: 0x4648eab2
    1c54:	b	ff1bfc58 <h_option@@Base+0xff1aa9b0>
    1c58:	strbmi	r4, [r8], -r4, lsl #12
    1c5c:	b	feabfc60 <h_option@@Base+0xfeaaa9b8>
    1c60:	blcc	68870 <h_option@@Base+0x535c8>
    1c64:	strb	r9, [r7, r2, lsl #6]
    1c68:	blcs	28878 <h_option@@Base+0x135d0>
    1c6c:			; <UNDEFINED> instruction: 0xf10dddcc
    1c70:	svcge	0x00070a18
    1c74:	ldrbmi	r4, [r2], -r0, lsr #12
    1c78:			; <UNDEFINED> instruction: 0xf0004639
    1c7c:			; <UNDEFINED> instruction: 0xf8dffe53
    1c80:	ldrbtmi	r3, [fp], #-1536	; 0xfffffa00
    1c84:	mulls	r3, sl, r8
    1c88:	eorsle	r2, sp, r0, lsl #20
    1c8c:	ldrdlt	pc, [r4], -r3
    1c90:	cmnlt	r0, r5, lsl #4
    1c94:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1c98:	ldrbtmi	r2, [r9], #-0
    1c9c:	b	fe73fca0 <h_option@@Base+0xfe72a9f8>
    1ca0:	ldrbmi	r9, [sl], -r7, lsl #22
    1ca4:	blls	1a68ac <h_option@@Base+0x191604>
    1ca8:	andcs	r4, r1, r1, lsl #12
    1cac:	bl	fe03fcb0 <h_option@@Base+0xfe02aa08>
    1cb0:			; <UNDEFINED> instruction: 0xf8dfe02d
    1cb4:	ldrbtmi	r1, [r9], #-1492	; 0xfffffa2c
    1cb8:	b	fe3bfcbc <h_option@@Base+0xfe3aaa14>
    1cbc:	ldrbmi	r4, [sl], -r3, lsr #12
    1cc0:	andcs	r4, r1, r1, lsl #12
    1cc4:	bl	1d3fcc8 <h_option@@Base+0x1d2aa20>
    1cc8:			; <UNDEFINED> instruction: 0xf7ff4620
    1ccc:	ldrbmi	lr, [r2], -ip, lsl #21
    1cd0:	andls	r4, r6, r9, lsr r6
    1cd4:			; <UNDEFINED> instruction: 0xf0014620
    1cd8:			; <UNDEFINED> instruction: 0xf8dffa3b
    1cdc:	ldrbtmi	r2, [sl], #-1456	; 0xfffffa50
    1ce0:			; <UNDEFINED> instruction: 0xb1a16891
    1ce4:	blle	48bcec <h_option@@Base+0x476a44>
    1ce8:			; <UNDEFINED> instruction: 0xf04f6857
    1cec:	eorle	r0, sp, r5, lsl #4
    1cf0:	ldrne	pc, [ip, #2271]	; 0x8df
    1cf4:	ldrbtmi	r2, [r9], #-0
    1cf8:	b	1bbfcfc <h_option@@Base+0x1baaa54>
    1cfc:	ldrtmi	r9, [sl], -r7, lsl #22
    1d00:	blls	1a6908 <h_option@@Base+0x191660>
    1d04:	ldrb	r4, [r0, r1, lsl #12]
    1d08:	blcs	2891c <h_option@@Base+0x13674>
    1d0c:	andcs	sp, r0, #220	; 0xdc
    1d10:	ldrmi	r9, [r1], -r6, lsl #16
    1d14:	stc2l	0, cr15, [r3]
    1d18:			; <UNDEFINED> instruction: 0xf0403001
    1d1c:			; <UNDEFINED> instruction: 0xf8df84a9
    1d20:	andcs	r3, r5, #60, 8	; 0x3c000000
    1d24:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1d28:	stmiapl	fp!, {sp}^
    1d2c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1d30:	b	14bfd34 <h_option@@Base+0x14aaa8c>
    1d34:	tstcs	r1, r6, lsl #22
    1d38:			; <UNDEFINED> instruction: 0xf8df9300
    1d3c:	ldrbtmi	r3, [fp], #-1372	; 0xfffffaa4
    1d40:			; <UNDEFINED> instruction: 0x4602685b
    1d44:			; <UNDEFINED> instruction: 0xf7ff4620
    1d48:			; <UNDEFINED> instruction: 0xe61feb3a
    1d4c:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1d50:			; <UNDEFINED> instruction: 0xf7ff4479
    1d54:	strtmi	lr, [r3], -r2, asr #20
    1d58:			; <UNDEFINED> instruction: 0x4601463a
    1d5c:			; <UNDEFINED> instruction: 0xf7ff2001
    1d60:	ldrb	lr, [r4, r8, lsr #22]
    1d64:	teqeq	ip, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
    1d68:	stmdals	r6, {r5, r6, r7, r8, ip, sp, pc}
    1d6c:	blx	bdd7a <h_option@@Base+0xa8ad2>
    1d70:	ldrdmi	pc, [r0, #-135]	; 0xffffff79
    1d74:	msrcc	R9_fiq, r5
    1d78:			; <UNDEFINED> instruction: 0xf7ff4622
    1d7c:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1d80:			; <UNDEFINED> instruction: 0xf8dfda05
    1d84:	ldrbtmi	r0, [r8], #-1308	; 0xfffffae4
    1d88:	b	15bfd8c <h_option@@Base+0x15aaae4>
    1d8c:			; <UNDEFINED> instruction: 0xb12ce5a0
    1d90:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    1d94:			; <UNDEFINED> instruction: 0xf7ff4478
    1d98:	ldr	lr, [r9, #2714]	; 0xa9a
    1d9c:	streq	pc, [r8, #-2271]	; 0xfffff721
    1da0:			; <UNDEFINED> instruction: 0xe7f84478
    1da4:	ldrdcc	pc, [r4, -r7]!
    1da8:	suble	r2, r3, r0, lsl #22
    1dac:	ldrhlt	r6, [fp, #-139]!	; 0xffffff75
    1db0:	ldrdcc	pc, [r8, -r7]!
    1db4:	ldmdavs	ip!, {r0, r2, r9, sp}^
    1db8:			; <UNDEFINED> instruction: 0xf8dfb3a3
    1dbc:	ldrbtmi	r1, [r9], #-1264	; 0xfffffb10
    1dc0:	b	2bfdc4 <h_option@@Base+0x2aab1c>
    1dc4:	strtmi	r9, [r2], -r6, lsl #22
    1dc8:	andcs	r4, r1, r1, lsl #12
    1dcc:	b	ffc3fdd0 <h_option@@Base+0xffc2ab28>
    1dd0:			; <UNDEFINED> instruction: 0xf0019806
    1dd4:			; <UNDEFINED> instruction: 0xf8dffacf
    1dd8:	andcs	r3, r2, #216, 8	; 0xd8000000
    1ddc:			; <UNDEFINED> instruction: 0xf8d3447b
    1de0:			; <UNDEFINED> instruction: 0xb3233128
    1de4:	msrcc	R8_usr, r5
    1de8:	b	103fdec <h_option@@Base+0x102ab44>
    1dec:			; <UNDEFINED> instruction: 0xf6bf2800
    1df0:	blmi	ff6ad3b4 <h_option@@Base+0xff69810c>
    1df4:			; <UNDEFINED> instruction: 0xf8df2205
    1df8:			; <UNDEFINED> instruction: 0x200014bc
    1dfc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1e00:			; <UNDEFINED> instruction: 0xf7ff681c
    1e04:			; <UNDEFINED> instruction: 0xf8dfe9ea
    1e08:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    1e0c:	ldmdavs	fp, {r0, r1, ip, pc}^
    1e10:			; <UNDEFINED> instruction: 0xf7ff9302
    1e14:	stmdavs	r0, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    1e18:	b	1abfe1c <h_option@@Base+0x1aaab74>
    1e1c:	andcc	lr, r2, #3620864	; 0x374000
    1e20:	ldrt	r9, [r7], r0
    1e24:	ldrne	pc, [r4], #2271	; 0x8df
    1e28:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1e2c:	vabd.s8	q15, <illegal reg q10.5>, q4
    1e30:	ldrb	r3, [r9, r1, lsr #2]
    1e34:	ldrsbge	pc, [r8, #-135]	; 0xffffff79	; <UNPREDICTABLE>
    1e38:	svceq	0x0000f1ba
    1e3c:	ldmvs	sl!, {r0, r1, r4, ip, lr, pc}
    1e40:			; <UNDEFINED> instruction: 0xf8dfb15a
    1e44:	andcs	r1, r5, #124, 8	; 0x7c000000
    1e48:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1e4c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e50:			; <UNDEFINED> instruction: 0x4601687a
    1e54:			; <UNDEFINED> instruction: 0xf7ff2001
    1e58:	stmdals	r6, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    1e5c:	blx	fe2bde68 <h_option@@Base+0xfe2a8bc0>
    1e60:	blx	163de6c <h_option@@Base+0x1628bc4>
    1e64:			; <UNDEFINED> instruction: 0xf8d7e123
    1e68:	blcs	e3e0 <_IO_stdin_used@@Base+0xa9d0>
    1e6c:	addhi	pc, r3, r0
    1e70:	ldrhlt	r6, [fp, #-139]	; 0xffffff75
    1e74:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1e78:	ldrbmi	r2, [r0], -r5, lsl #4
    1e7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e80:	ldmdavs	sl!, {r2, r3, r5, r7, r8, fp, sp, lr, pc}^
    1e84:	andcs	r4, r1, r1, lsl #12
    1e88:	b	fe4bfe8c <h_option@@Base+0xfe4aabe4>
    1e8c:			; <UNDEFINED> instruction: 0xf0019806
    1e90:	msrcs	(UNDEF: 47), r1
    1e94:	ldrthi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1e98:			; <UNDEFINED> instruction: 0x460744f8
    1e9c:			; <UNDEFINED> instruction: 0xf7ff9806
    1ea0:	mcrrne	9, 10, lr, r6, cr14	; <UNPREDICTABLE>
    1ea4:			; <UNDEFINED> instruction: 0xf0014630
    1ea8:			; <UNDEFINED> instruction: 0xf8d8f815
    1eac:	strmi	r3, [r4], -r8
    1eb0:			; <UNDEFINED> instruction: 0xf8dfb16b
    1eb4:	andcs	r1, r5, #24, 8	; 0x18000000
    1eb8:	ldrbtmi	r2, [r9], #-0
    1ebc:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ec0:	ldrdcs	pc, [r4], -r8
    1ec4:	strmi	r4, [r1], -r3, lsr #12
    1ec8:			; <UNDEFINED> instruction: 0xf7ff2001
    1ecc:	tstcs	r0, r2, ror sl
    1ed0:			; <UNDEFINED> instruction: 0xf0004638
    1ed4:			; <UNDEFINED> instruction: 0x4630fef0
    1ed8:			; <UNDEFINED> instruction: 0xfffcf000
    1edc:	mvnslt	pc, #14614528	; 0xdf0000
    1ee0:			; <UNDEFINED> instruction: 0x468144fb
    1ee4:	strbmi	r4, [r1, #1744]	; 0x6d0
    1ee8:	andcs	sp, sl, r0, lsr #24
    1eec:	b	153fef0 <h_option@@Base+0x152ac48>
    1ef0:	ldrtmi	r4, [r8], -r1, lsr #12
    1ef4:	cdp2	0, 13, cr15, cr15, cr0, {0}
    1ef8:			; <UNDEFINED> instruction: 0xf0004630
    1efc:	addmi	pc, r4, #940	; 0x3ac
    1f00:	eorle	r4, r8, r6, lsl #12
    1f04:	andcs	r4, r5, #152576	; 0x25400
    1f08:	strdcs	r4, [r0], -r2
    1f0c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1f10:			; <UNDEFINED> instruction: 0xf7ff681d
    1f14:	blmi	ffc3c4a4 <h_option@@Base+0xffc271fc>
    1f18:	stmib	sp, {r0, r8, sp}^
    1f1c:	ldrbtmi	r4, [fp], #-1536	; 0xfffffa00
    1f20:			; <UNDEFINED> instruction: 0x4602685b
    1f24:			; <UNDEFINED> instruction: 0xf7ff4628
    1f28:	ldrb	lr, [r1], #2634	; 0xa4a
    1f2c:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    1f30:	tstls	r2, r8, lsr r6
    1f34:	cdp2	0, 11, cr15, cr15, cr0, {0}
    1f38:			; <UNDEFINED> instruction: 0xf0004630
    1f3c:	stmdbls	r2, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1f40:	strmi	r4, [r2], r0, lsl #11
    1f44:	strmi	sp, [r2], -r5, lsl #20
    1f48:	andcs	r4, r1, r9, asr r6
    1f4c:	b	c3ff50 <h_option@@Base+0xc2aca8>
    1f50:	strmi	lr, [r8], r8, asr #15
    1f54:	stclmi	7, cr14, [r1, #796]!	; 0x31c
    1f58:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1f5c:			; <UNDEFINED> instruction: 0xf43f2b00
    1f60:	ldmibmi	pc, {r0, r1, r2, r4, r5, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    1f64:	andcs	r2, r0, r5, lsl #4
    1f68:			; <UNDEFINED> instruction: 0xf7ff4479
    1f6c:	stmdavs	sl!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^
    1f70:	strmi	r4, [r1], -r3, lsr #12
    1f74:			; <UNDEFINED> instruction: 0xf8d7e4c6
    1f78:	ldmdblt	r3, {r2, r3, r5, r8, ip, sp}
    1f7c:			; <UNDEFINED> instruction: 0xf0019806
    1f80:	svcmi	0x00d8fa2d
    1f84:			; <UNDEFINED> instruction: 0xf8d7447f
    1f88:	blcs	4e4a0 <h_option@@Base+0x391f8>
    1f8c:	blls	f5fe4 <h_option@@Base+0xe0d3c>
    1f90:	ldmvs	fp!, {r0, r1, r4, r7, r8, ip, sp, pc}
    1f94:	ldmibmi	r4, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    1f98:	andcs	r2, r0, r5, lsl #4
    1f9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1fa0:	blls	1fc418 <h_option@@Base+0x1e7170>
    1fa4:	ldmdavs	sl!, {r8, r9, ip, pc}^
    1fa8:	strmi	r9, [r1], -r6, lsl #22
    1fac:			; <UNDEFINED> instruction: 0xf7ff2001
    1fb0:	stmdals	r7, {r9, fp, sp, lr, pc}
    1fb4:	ldc2	0, cr15, [ip]
    1fb8:			; <UNDEFINED> instruction: 0xf0019806
    1fbc:	blmi	ff300ca0 <h_option@@Base+0xff2eb9f8>
    1fc0:			; <UNDEFINED> instruction: 0xf8d3447b
    1fc4:	blcs	4e4dc <h_option@@Base+0x39234>
    1fc8:	andsle	r4, fp, r2, lsl #13
    1fcc:			; <UNDEFINED> instruction: 0xf001b1e0
    1fd0:	msrcs	CPSR_f, pc, lsl #24
    1fd4:			; <UNDEFINED> instruction: 0xf7ff4650
    1fd8:	svcmi	0x00c5e9b6
    1fdc:	ldrbtmi	r9, [pc], #-2566	; 1fe4 <pclose@plt+0xb5c>
    1fe0:	movweq	lr, #43936	; 0xaba0
    1fe4:	ldrbpl	r2, [r0], #0
    1fe8:	strhlt	r6, [fp, #-139]!	; 0xffffff75
    1fec:	andcs	r4, r5, #3162112	; 0x304000
    1ff0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ff4:	blls	1bc3c4 <h_option@@Base+0x1a711c>
    1ff8:			; <UNDEFINED> instruction: 0x4601687a
    1ffc:			; <UNDEFINED> instruction: 0xf7ff2001
    2000:	ldrd	lr, [r1], -r8
    2004:	mvnle	r2, r0, lsl #16
    2008:	ldrbtmi	r4, [pc], #-4027	; 2010 <pclose@plt+0xb88>
    200c:	ldrdeq	pc, [r0, #-135]!	; 0xffffff79
    2010:	subsle	r2, r0, r0, lsl #16
    2014:	ldrhlt	r6, [r3, #-139]	; 0xffffff75
    2018:	andcs	r4, r5, #184, 18	; 0x2e0000
    201c:	ldrbtmi	r2, [r9], #-0
    2020:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2024:			; <UNDEFINED> instruction: 0x4601687a
    2028:			; <UNDEFINED> instruction: 0xf7ff2001
    202c:	stmdals	r6, {r1, r6, r7, r8, fp, sp, lr, pc}
    2030:			; <UNDEFINED> instruction: 0xf9a0f001
    2034:	msrcc	LR_usr, r5
    2038:			; <UNDEFINED> instruction: 0xf7ff4604
    203c:	stmdacs	r2, {r3, r4, r8, fp, sp, lr, pc}
    2040:	strtmi	sp, [r0], -r1, lsl #2
    2044:	stmdacs	r1, {r2, r3, r8, r9, sl, sp, lr, pc}
    2048:	stmdacs	r4, {r0, ip, lr, pc}
    204c:	andcs	sp, r0, #1073741827	; 0x40000003
    2050:	tstcc	r9, r5, asr #4	; <UNPREDICTABLE>
    2054:			; <UNDEFINED> instruction: 0xf7ff4620
    2058:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    205c:	stmiami	r8!, {r0, r1, r2, r5, r9, fp, ip, lr, pc}
    2060:			; <UNDEFINED> instruction: 0xf7ff4478
    2064:			; <UNDEFINED> instruction: 0xf7ffe8ea
    2068:	tstcs	r0, r4, ror sl
    206c:			; <UNDEFINED> instruction: 0xf7ffa808
    2070:	andcs	lr, r0, #360448	; 0x58000
    2074:	tstcc	r9, r5, asr #4	; <UNPREDICTABLE>
    2078:			; <UNDEFINED> instruction: 0xf7ff4620
    207c:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    2080:			; <UNDEFINED> instruction: 0xf7ffda04
    2084:	stmdavs	r3, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    2088:	mvnle	r2, r5, lsl #22
    208c:	strbmi	r2, [r0], -r0, lsl #2
    2090:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2094:	ldmib	sp, {r0, r6, r8, fp, lr}^
    2098:	blx	4e8ca <h_option@@Base+0x39622>
    209c:	ldmib	sp, {r0, r1, r8, r9, sp}^
    20a0:	blx	4a0ca <h_option@@Base+0x34e22>
    20a4:	bne	fe6c28b4 <h_option@@Base+0xfe6ad60c>
    20a8:	addsmi	r4, r3, #249856	; 0x3d000
    20ac:	stmdals	r6, {r0, r3, r6, r7, r8, sl, fp, ip, lr, pc}
    20b0:			; <UNDEFINED> instruction: 0xf994f001
    20b4:	bmi	a7b0ec <h_option@@Base+0xa65e44>
    20b8:	ldrdcc	pc, [ip, -r7]!
    20bc:	andhi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    20c0:			; <UNDEFINED> instruction: 0xf0002b00
    20c4:	ldmvs	fp!, {r0, r2, r5, r8, pc}
    20c8:	stmibmi	lr, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    20cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    20d0:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d4:	teqcc	r0, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
    20d8:			; <UNDEFINED> instruction: 0x4601687a
    20dc:			; <UNDEFINED> instruction: 0xf7ff2001
    20e0:			; <UNDEFINED> instruction: 0x4c89e968
    20e4:	ldrbtmi	r9, [ip], #-2054	; 0xfffff7fa
    20e8:			; <UNDEFINED> instruction: 0xf944f001
    20ec:	msrcc	R11_usr, r5
    20f0:	teqcs	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    20f4:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20f8:	ble	ff60c100 <h_option@@Base+0xff5f6e58>
    20fc:	andcs	r4, r5, #2146304	; 0x20c000
    2100:			; <UNDEFINED> instruction: 0xf8d82000
    2104:	ldrbtmi	r5, [r9], #-0
    2108:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    210c:	movwls	r6, #10339	; 0x2863
    2110:			; <UNDEFINED> instruction: 0xf7ff9003
    2114:	stmdavs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    2118:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    211c:	andcc	lr, r2, #3620864	; 0x374000
    2120:	andls	r2, r0, r1, lsl #2
    2124:			; <UNDEFINED> instruction: 0xf7ff4628
    2128:			; <UNDEFINED> instruction: 0xf7ffe94a
    212c:	svclt	0x0000ba12
    2130:	andeq	r3, r1, r6, lsl #20
    2134:	andeq	r0, r0, ip, lsr #2
    2138:	andeq	r3, r0, sp, asr #12
    213c:	ldrdeq	r3, [r0], -r0
    2140:	andeq	r3, r1, r8, lsr #22
    2144:	andeq	r2, r0, r8, asr #30
    2148:	andeq	r2, r0, r5, lsl #18
    214c:			; <UNDEFINED> instruction: 0x000139b6
    2150:	andeq	r3, r1, r4, asr #24
    2154:	andeq	r3, r1, r8, lsr ip
    2158:	andeq	r0, r0, r0, lsr r1
    215c:	andeq	r0, r0, r4, lsr r1
    2160:	andeq	r2, r0, r7, lsl pc
    2164:	andeq	r3, r1, ip, lsr #22
    2168:	andeq	r2, r0, r3, ror #15
    216c:	andeq	r0, r0, r8, asr #2
    2170:	andeq	r3, r1, ip, lsl #22
    2174:			; <UNDEFINED> instruction: 0x000027b9
    2178:	andeq	r2, r0, sp, lsr #15
    217c:	andeq	r3, r1, r0, ror #21
    2180:	andeq	r3, r0, r7, ror #9
    2184:	andeq	r2, r0, r1, lsl #15
    2188:	muleq	r1, r8, sl
    218c:	andeq	r2, r0, r7, asr #14
    2190:	andeq	r2, r0, r5, asr #14
    2194:	andeq	r3, r1, r8, asr #20
    2198:	strdeq	r2, [r0], -r7
    219c:	andeq	r4, pc, r0, asr #4
    21a0:	andeq	r0, r3, pc, lsr sp
    21a4:	andeq	r2, r0, r6, lsr #14
    21a8:	strdeq	r3, [r1], -lr
    21ac:	strdeq	r3, [r1], -r0
    21b0:	andeq	r2, r0, r3, lsr #14
    21b4:	andeq	r2, r0, r0, asr #21
    21b8:			; <UNDEFINED> instruction: 0x00002ab4
    21bc:	andeq	r2, r0, fp, lsr #23
    21c0:	andeq	r2, r0, r7, lsr ip
    21c4:	andeq	r3, r1, lr, ror r9
    21c8:	andeq	r2, r0, r5, lsr r6
    21cc:	andeq	r3, r1, lr, asr r9
    21d0:	andeq	r2, r0, fp, lsl #12
    21d4:	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    21d8:	andeq	r3, r1, r2, lsr r9
    21dc:	andeq	r3, r0, r9, lsr r3
    21e0:			; <UNDEFINED> instruction: 0x00002bbb
    21e4:	andeq	r3, r1, r6, lsl #18
    21e8:	strdeq	r3, [r1], -r8
    21ec:	andeq	r3, r1, sl, ror #17
    21f0:	ldrdeq	r3, [r1], -lr
    21f4:	ldrdeq	r3, [r1], -r0
    21f8:	andeq	r3, r1, r2, asr #17
    21fc:			; <UNDEFINED> instruction: 0x000138b4
    2200:	andeq	r3, r1, r6, lsr #17
    2204:	muleq	r1, r8, r8
    2208:	andeq	r2, r0, ip, asr #22
    220c:	andeq	r2, r0, sl, ror #18
    2210:	andeq	r3, r1, r8, asr r8
    2214:	andeq	r2, r0, r9, ror fp
    2218:	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    221c:	andeq	r2, r0, r5, asr #21
    2220:	andeq	r2, r0, r7, asr fp
    2224:	strdeq	r3, [r1], -r0
    2228:	andeq	r2, r0, r0, asr #22
    222c:			; <UNDEFINED> instruction: 0x000137bc
    2230:			; <UNDEFINED> instruction: 0x000137b4
    2234:	andeq	r2, r0, lr, lsl #5
    2238:	andeq	r3, r1, r0, lsl #15
    223c:	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2240:	andeq	r2, r0, pc, asr r3
    2244:	andeq	r2, r0, r6, ror #20
    2248:	andeq	r2, r0, sl, asr #20
    224c:	andeq	r2, r0, lr, lsr #20
    2250:	andeq	r2, r0, r1, lsl #6
    2254:	andeq	r2, r0, sp, ror #19
    2258:	ldrdeq	r2, [r0], -r6
    225c:	andeq	r2, r0, r0, asr #19
    2260:	muleq	r0, r3, r9
    2264:	andeq	r3, r1, lr, lsr #11
    2268:	andeq	r3, r1, r8, lsl #11
    226c:	andeq	r2, r0, lr, ror r9
    2270:	andeq	r3, r1, r4, asr r5
    2274:	andeq	r1, r0, r7, lsr #31
    2278:	andeq	r2, r0, fp, asr #18
    227c:	andeq	r3, r1, r0, lsr #10
    2280:			; <UNDEFINED> instruction: 0x000134ba
    2284:	strdeq	r2, [r0], -r1
    2288:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    228c:	andeq	r3, r1, lr, asr r4
    2290:	andeq	r2, r0, fp, asr #17
    2294:	ldrdeq	r2, [r0], -r5
    2298:	strdeq	r3, [r1], -lr
    229c:	muleq	r0, r2, r8
    22a0:	strdeq	r2, [r0], -r4
    22a4:	strdeq	r2, [r0], -lr
    22a8:	andeq	r2, r0, r1, lsr #18
    22ac:	andeq	r2, r0, lr, lsr #18
    22b0:	andeq	r3, r1, r0, ror #6
    22b4:	andeq	r2, r0, sp, lsr r9
    22b8:	andeq	r3, r1, r2, lsr r3
    22bc:	andeq	r2, r0, r9, ror #17
    22c0:	andeq	r2, r0, fp, lsl r9
    22c4:	strdeq	r2, [r0], -fp
    22c8:	andeq	r3, r1, r4, lsr #5
    22cc:	ldrdeq	r2, [r0], -r7
    22d0:	andeq	r2, r0, pc, asr #17
    22d4:	andeq	r2, r0, r5, lsr #17
    22d8:	andeq	r3, r1, lr, lsl r2
    22dc:	andeq	r3, r1, r4, ror #3
    22e0:	andeq	r2, r0, ip, lsl #17
    22e4:			; <UNDEFINED> instruction: 0x000131b8
    22e8:	andeq	r2, r0, r8, ror r8
    22ec:	andeq	r3, r1, ip, ror r1
    22f0:	andeq	r3, r1, lr, asr r1
    22f4:	andeq	r2, r0, sl, asr #16
    22f8:	andeq	r3, r1, r2, lsr r1
    22fc:	andeq	r2, r0, r3, asr #16
    2300:	andeq	r2, r0, r4, lsl r8
    2304:	andeq	r2, r0, ip, lsr #15
    2308:	andeq	r3, r1, r6, asr r0
    230c:	muleq	r0, r3, r7
    2310:	subscc	lr, r4, #3522560	; 0x35c000
    2314:	ldrmi	r9, [r3], #-2054	; 0xfffff7fa
    2318:	teqcs	r8, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
    231c:	orrslt	pc, r8, #14614528	; 0xdf0000
    2320:			; <UNDEFINED> instruction: 0xf8d74413
    2324:	ldrbtmi	r2, [fp], #332	; 0x14c
    2328:	svclt	0x000142d3
    232c:			; <UNDEFINED> instruction: 0xf8c72301
    2330:			; <UNDEFINED> instruction: 0xf8c7314c
    2334:	stmib	r7, {r3, r4, r5, r8, ip, sp}^
    2338:			; <UNDEFINED> instruction: 0xf0013354
    233c:			; <UNDEFINED> instruction: 0xf8dbf81b
    2340:			; <UNDEFINED> instruction: 0x46075150
    2344:			; <UNDEFINED> instruction: 0xf8dbb1ed
    2348:	cmnlt	r3, r8
    234c:	andcs	r4, r5, #3588096	; 0x36c000
    2350:	ldrbtmi	r2, [r9], #-0
    2354:	svc	0x0040f7fe
    2358:			; <UNDEFINED> instruction: 0xf8db9b06
    235c:	strmi	r2, [r1], -r4
    2360:			; <UNDEFINED> instruction: 0xf7ff2001
    2364:	vadd.i8	d30, d5, d22
    2368:	ldrtmi	r3, [r8], -r9, lsl #2
    236c:	svc	0x007ef7fe
    2370:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
    2374:	bcs	1c5e4 <h_option@@Base+0x733c>
    2378:	adchi	pc, fp, r0, asr #32
    237c:			; <UNDEFINED> instruction: 0xf580fab0
    2380:			; <UNDEFINED> instruction: 0xf8df096d
    2384:	ldrbtmi	fp, [fp], #832	; 0x340
    2388:	ldrsbcc	pc, [r4, #-139]	; 0xffffff75	; <UNPREDICTABLE>
    238c:	suble	r2, fp, r0, lsl #22
    2390:	cmple	r9, r0, lsl #26
    2394:	ldrdcc	pc, [r8], -fp
    2398:	stmibmi	fp, {r0, r1, r5, r6, r8, ip, sp, pc}^
    239c:	strtmi	r2, [r8], -r5, lsl #4
    23a0:			; <UNDEFINED> instruction: 0xf7fe4479
    23a4:	blls	1be014 <h_option@@Base+0x1a8d6c>
    23a8:	ldrdcs	pc, [r4], -fp
    23ac:	andcs	r4, r1, r1, lsl #12
    23b0:	svc	0x00fef7fe
    23b4:	vqdmulh.s<illegal width 8>	q10, q9, <illegal reg q2.5>
    23b8:	ldrbtmi	r2, [fp], #-386	; 0xfffffe7e
    23bc:	ldmdavs	r8, {r1, r3, r4, r7, fp, pc}
    23c0:	rsbscs	pc, r0, sp, lsr #17
    23c4:	andsls	r4, fp, sl, lsl r6
    23c8:	svceq	0x0006f852
    23cc:			; <UNDEFINED> instruction: 0xf853901d
    23d0:	ldmhi	r2, {r2, r3, r8, r9, sl, fp}
    23d4:			; <UNDEFINED> instruction: 0xf8ad889b
    23d8:	bge	20a5c0 <h_option@@Base+0x1f5318>
    23dc:			; <UNDEFINED> instruction: 0x4638901f
    23e0:	addcc	pc, r0, sp, lsr #17
    23e4:	svc	0x0042f7fe
    23e8:	blle	14c3f0 <h_option@@Base+0x137148>
    23ec:	vpmax.s8	d25, d7, d8
    23f0:	addsmi	r5, sl, #-1140850688	; 0xbc000000
    23f4:	addhi	pc, r8, r0, lsl #6
    23f8:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
    23fc:	svc	0x0066f7fe
    2400:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    2404:			; <UNDEFINED> instruction: 0xb17a689a
    2408:	ldrdlt	pc, [r4], -r3
    240c:	sfmcs	f2, 4, [r0, #-20]	; 0xffffffec
    2410:	sbchi	pc, r5, r0
    2414:			; <UNDEFINED> instruction: 0x200049b0
    2418:			; <UNDEFINED> instruction: 0xf7fe4479
    241c:			; <UNDEFINED> instruction: 0x465aeede
    2420:	andcs	r4, r1, r1, lsl #12
    2424:	svc	0x00c4f7fe
    2428:	adcslt	pc, r0, #14614528	; 0xdf0000
    242c:			; <UNDEFINED> instruction: 0xf8db44fb
    2430:	mvnlt	r3, r8, lsr r1
    2434:			; <UNDEFINED> instruction: 0xf8dbb9e5
    2438:	cmnlt	r3, r8
    243c:	andcs	r4, r5, #168, 18	; 0x2a0000
    2440:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2444:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2448:			; <UNDEFINED> instruction: 0xf8db9b06
    244c:	strmi	r2, [r1], -r4
    2450:			; <UNDEFINED> instruction: 0xf7fe2001
    2454:	vmax.f32	d30, d16, d30
    2458:			; <UNDEFINED> instruction: 0x4638215a
    245c:	svc	0x0006f7fe
    2460:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
    2464:	bcs	1c6d4 <h_option@@Base+0x742c>
    2468:	addshi	pc, sp, r0, asr #32
    246c:	svceq	0x00ed43c5
    2470:	rsbslt	pc, r4, #14614528	; 0xdf0000
    2474:			; <UNDEFINED> instruction: 0xf8db44fb
    2478:	teqlt	r3, #76, 2
    247c:			; <UNDEFINED> instruction: 0xf0402d00
    2480:			; <UNDEFINED> instruction: 0xf8db80bf
    2484:	cmnlt	r3, r8
    2488:	andcs	r4, r5, #152, 18	; 0x260000
    248c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2490:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2494:			; <UNDEFINED> instruction: 0xf8db9b06
    2498:	strmi	r2, [r1], -r4
    249c:			; <UNDEFINED> instruction: 0xf7fe2001
    24a0:	bge	2be2c8 <h_option@@Base+0x2a9020>
    24a4:	ldrtmi	r4, [r8], -r3, lsl #19
    24a8:	strcs	r2, [r0, #-775]	; 0xfffffcf9
    24ac:	eorcc	pc, r8, sp, lsr #17
    24b0:			; <UNDEFINED> instruction: 0xf7fe950b
    24b4:	blmi	fe3be02c <h_option@@Base+0xfe3a8d84>
    24b8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    24bc:			; <UNDEFINED> instruction: 0xf0402a00
    24c0:	adcmi	r8, r8, #143	; 0x8f
    24c4:	strcs	fp, [r0, #-4020]	; 0xfffff04c
    24c8:	cfstr32cs	mvfx2, [r0, #-4]
    24cc:	adchi	pc, fp, r0
    24d0:			; <UNDEFINED> instruction: 0xf8d3e096
    24d4:	andcs	fp, r5, #4
    24d8:	stmibmi	r6, {r4, r6, r8, fp, ip, sp, pc}
    24dc:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
    24e0:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    24e4:			; <UNDEFINED> instruction: 0x4601465a
    24e8:			; <UNDEFINED> instruction: 0xf7fe2001
    24ec:	strb	lr, [r8, -r2, ror #30]
    24f0:	andcs	r4, r0, r1, lsl #19
    24f4:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    24f8:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    24fc:			; <UNDEFINED> instruction: 0x4601465a
    2500:			; <UNDEFINED> instruction: 0xf7fe2001
    2504:			; <UNDEFINED> instruction: 0xe73cef56
    2508:	bleq	a3e944 <h_option@@Base+0xa2969c>
    250c:	tstcs	r0, r8, lsr r2
    2510:			; <UNDEFINED> instruction: 0xf7fea80c
    2514:	subscs	lr, r3, #60, 30	; 0xf0
    2518:	mvnscc	pc, #79	; 0x4f
    251c:	orrcs	pc, r5, r2, asr #4
    2520:	movwcs	lr, #43469	; 0xa9cd
    2524:			; <UNDEFINED> instruction: 0x465a4638
    2528:	movweq	pc, #25154	; 0x6242	; <UNPREDICTABLE>
    252c:	eorscc	pc, r0, sp, lsr #17
    2530:	movwls	sl, #60186	; 0xeb1a
    2534:	tstls	r0, #33792	; 0x8400
    2538:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    253c:	blge	6e7188 <h_option@@Base+0x6d1ee0>
    2540:			; <UNDEFINED> instruction: 0xf7fe930f
    2544:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    2548:	svcge	0x005af6ff
    254c:	blcs	291ac <h_option@@Base+0x13f04>
    2550:	svcge	0x0056f47f
    2554:	vmin.s8	q10, q1, q5
    2558:	ldrtmi	r2, [r8], -r5, lsl #3
    255c:	movwls	sl, #64285	; 0xfb1d
    2560:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2564:			; <UNDEFINED> instruction: 0xf6ff2800
    2568:	blls	5ae29c <h_option@@Base+0x598ff4>
    256c:			; <UNDEFINED> instruction: 0xf47f2b00
    2570:	ldrbmi	sl, [sl], -r7, asr #30
    2574:	orrcs	pc, r5, r2, asr #4
    2578:	blge	7d3e60 <h_option@@Base+0x7bebb8>
    257c:			; <UNDEFINED> instruction: 0xf7fe930f
    2580:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2584:	svcge	0x003cf6ff
    2588:	blcs	291e8 <h_option@@Base+0x13f40>
    258c:	svcge	0x0038f47f
    2590:	cmpcs	pc, r1, asr #4	; <UNPREDICTABLE>
    2594:			; <UNDEFINED> instruction: 0xf7fe4638
    2598:	strcs	lr, [r1, #-3690]	; 0xfffff196
    259c:	ldmdbmi	r7, {r4, r5, r8, r9, sl, sp, lr, pc}^
    25a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    25a4:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    25a8:	ldrdlt	pc, [r4], -r3
    25ac:	andeq	pc, r5, #79	; 0x4f
    25b0:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, ip, lr, pc}^
    25b4:	strcs	r2, [r1, #-0]
    25b8:			; <UNDEFINED> instruction: 0xf7fe4479
    25bc:	ldrbmi	lr, [sl], -lr, lsl #28
    25c0:	andcs	r4, r1, r1, lsl #12
    25c4:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    25c8:	stmdbmi	lr, {r1, r4, r6, r8, r9, sl, sp, lr, pc}^
    25cc:	ldrbtmi	r2, [r9], #-0
    25d0:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    25d4:			; <UNDEFINED> instruction: 0x4601465a
    25d8:			; <UNDEFINED> instruction: 0xf7fe2001
    25dc:	strb	lr, [r7, -sl, ror #29]
    25e0:			; <UNDEFINED> instruction: 0xf8d32800
    25e4:			; <UNDEFINED> instruction: 0xf04fb004
    25e8:	blle	482e04 <h_option@@Base+0x46db5c>
    25ec:	strtmi	r4, [r8], -r6, asr #18
    25f0:			; <UNDEFINED> instruction: 0xf7fe4479
    25f4:			; <UNDEFINED> instruction: 0x465aedf2
    25f8:	andcs	r4, r1, r1, lsl #12
    25fc:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    2600:			; <UNDEFINED> instruction: 0xf7fe4638
    2604:	andcc	lr, r1, r6, lsr pc
    2608:	blmi	1036a78 <h_option@@Base+0x10217d0>
    260c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2610:	ldmdbmi	pc!, {r0, r1, r2, r5, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2614:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2618:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    261c:			; <UNDEFINED> instruction: 0x4601465a
    2620:			; <UNDEFINED> instruction: 0xf7fe2001
    2624:	ldmdbmi	fp!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    2628:	andcs	r2, r0, r5, lsl #4
    262c:	ldrdmi	pc, [r0], -r8
    2630:			; <UNDEFINED> instruction: 0xf7fe4479
    2634:	blmi	e3dd84 <h_option@@Base+0xe28adc>
    2638:	andls	r4, r3, fp, ror r4
    263c:	bllt	ffa00640 <h_option@@Base+0xff9eb398>
    2640:			; <UNDEFINED> instruction: 0xf7fe4630
    2644:	stmdals	r6, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2648:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    264c:			; <UNDEFINED> instruction: 0xf7fe4620
    2650:	mrc	13, 0, lr, cr8, cr2, {5}
    2654:			; <UNDEFINED> instruction: 0xf7fe0a10
    2658:	strbmi	lr, [r8], -lr, lsr #27
    265c:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    2660:			; <UNDEFINED> instruction: 0xf7fe9807
    2664:	ldrbmi	lr, [r0], -r8, lsr #27
    2668:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    266c:	ldmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2670:	ldrbtmi	r4, [pc], #-3882	; 2678 <pclose@plt+0x11f0>
    2674:	ldrdcc	pc, [r8, #-135]	; 0xffffff79
    2678:			; <UNDEFINED> instruction: 0xf43f2b00
    267c:	stmdbmi	r8!, {r0, r1, r4, r5, r6, r8, r9, fp, sp, pc}
    2680:	andcs	r2, r0, r5, lsl #4
    2684:			; <UNDEFINED> instruction: 0xf7fe4479
    2688:	blls	1bdd30 <h_option@@Base+0x1a8a88>
    268c:			; <UNDEFINED> instruction: 0x4601687a
    2690:			; <UNDEFINED> instruction: 0xf7fe2001
    2694:	ldmvs	fp!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    2698:			; <UNDEFINED> instruction: 0xf43f2b00
    269c:	stmdbmi	r1!, {r0, r3, r4, r8, fp, sp, pc}
    26a0:	andcs	r2, r0, r5, lsl #4
    26a4:			; <UNDEFINED> instruction: 0xf7fe4479
    26a8:	ldmdavs	sl!, {r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    26ac:			; <UNDEFINED> instruction: 0xf7ff4601
    26b0:	svclt	0x0000b90c
    26b4:	andmi	r6, r8, r1, lsl #26
    26b8:	andeq	r2, r1, r6, lsl lr
    26bc:	andeq	r2, r0, r2, ror r5
    26c0:	andeq	r2, r1, sl, asr #27
    26c4:			; <UNDEFINED> instruction: 0x00012db6
    26c8:	muleq	r0, lr, r5
    26cc:	andeq	r2, r0, r3, ror #15
    26d0:	andeq	r2, r0, r2, ror r5
    26d4:	andeq	r2, r1, sl, lsr sp
    26d8:	andeq	r2, r0, r7, ror r5
    26dc:	andeq	r2, r1, r0, lsl sp
    26e0:	andeq	r2, r0, lr, ror r5
    26e4:	ldrdeq	r2, [r1], -sl
    26e8:	andeq	r2, r1, r8, asr #25
    26ec:	andeq	r2, r0, ip, lsr #11
    26f0:	andeq	r2, r1, r4, lsl #25
    26f4:	andeq	r2, r0, fp, lsl r4
    26f8:	andeq	r2, r0, r7, lsr #8
    26fc:	andeq	r2, r0, r7, lsl #8
    2700:	andeq	r2, r0, sp, lsr r4
    2704:	andeq	r2, r0, fp, asr #8
    2708:	andeq	r2, r0, pc, ror r4
    270c:	andeq	r2, r1, r0, lsr fp
    2710:	andeq	r2, r0, sp, ror r4
    2714:	andeq	r2, r0, r4, lsl #9
    2718:	andeq	r2, r1, r4, lsl #22
    271c:	andeq	r2, r1, sl, asr #21
    2720:			; <UNDEFINED> instruction: 0x00001fbd
    2724:			; <UNDEFINED> instruction: 0x00001fb1
    2728:	bleq	3e86c <h_option@@Base+0x295c4>
    272c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2730:	strbtmi	fp, [sl], -r2, lsl #24
    2734:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2738:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    273c:	ldrmi	sl, [sl], #776	; 0x308
    2740:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2744:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2748:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    274c:			; <UNDEFINED> instruction: 0xf85a4b06
    2750:	stmdami	r6, {r0, r1, ip, sp}
    2754:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2758:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    275c:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2760:	andeq	r2, r1, r4, asr r7
    2764:	andeq	r0, r0, r0, lsr #2
    2768:	andeq	r0, r0, ip, lsr r1
    276c:	andeq	r0, r0, r0, asr #2
    2770:	ldr	r3, [pc, #20]	; 278c <pclose@plt+0x1304>
    2774:	ldr	r2, [pc, #20]	; 2790 <pclose@plt+0x1308>
    2778:	add	r3, pc, r3
    277c:	ldr	r2, [r3, r2]
    2780:	cmp	r2, #0
    2784:	bxeq	lr
    2788:	b	12fc <__gmon_start__@plt>
    278c:	andeq	r2, r1, r4, lsr r7
    2790:	andeq	r0, r0, r8, lsr r1
    2794:	blmi	1d47b4 <h_option@@Base+0x1bf50c>
    2798:	bmi	1d3980 <h_option@@Base+0x1be6d8>
    279c:	addmi	r4, r3, #2063597568	; 0x7b000000
    27a0:	andle	r4, r3, sl, ror r4
    27a4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    27a8:	ldrmi	fp, [r8, -r3, lsl #2]
    27ac:	svclt	0x00004770
    27b0:	andeq	r2, r1, r0, lsr #19
    27b4:	muleq	r1, ip, r9
    27b8:	andeq	r2, r1, r0, lsl r7
    27bc:	andeq	r0, r0, r8, lsr #2
    27c0:	stmdbmi	r9, {r3, fp, lr}
    27c4:	bmi	2539ac <h_option@@Base+0x23e704>
    27c8:	bne	2539b4 <h_option@@Base+0x23e70c>
    27cc:	svceq	0x00cb447a
    27d0:			; <UNDEFINED> instruction: 0x01a1eb03
    27d4:	andle	r1, r3, r9, asr #32
    27d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    27dc:	ldrmi	fp, [r8, -r3, lsl #2]
    27e0:	svclt	0x00004770
    27e4:	andeq	r2, r1, r4, ror r9
    27e8:	andeq	r2, r1, r0, ror r9
    27ec:	andeq	r2, r1, r4, ror #13
    27f0:	andeq	r0, r0, r4, asr #2
    27f4:	blmi	2afc1c <h_option@@Base+0x29a974>
    27f8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    27fc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2800:	blmi	270db4 <h_option@@Base+0x25bb0c>
    2804:	ldrdlt	r5, [r3, -r3]!
    2808:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    280c:			; <UNDEFINED> instruction: 0xf7fe6818
    2810:			; <UNDEFINED> instruction: 0xf7ffecae
    2814:	blmi	1c2718 <h_option@@Base+0x1ad470>
    2818:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    281c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2820:	andeq	r2, r1, lr, lsr r9
    2824:			; <UNDEFINED> instruction: 0x000126b4
    2828:	andeq	r0, r0, r4, lsr #2
    282c:	strdeq	r2, [r1], -r6
    2830:	andeq	r2, r1, lr, lsl r9
    2834:	svclt	0x0000e7c4
    2838:			; <UNDEFINED> instruction: 0x4604b5f8
    283c:	strcs	r4, [r8, #-1542]	; 0xfffff9fa
    2840:			; <UNDEFINED> instruction: 0x4630215c
    2844:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2848:	stmdblt	r8, {r0, r9, sl, lr}
    284c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    2850:			; <UNDEFINED> instruction: 0xf816460e
    2854:			; <UNDEFINED> instruction: 0xf0222f01
    2858:	blcs	c0347c <h_option@@Base+0xbee1d4>
    285c:	stmvc	pc, {r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    2860:	movweq	pc, #28711	; 0x7027	; <UNPREDICTABLE>
    2864:	mvnle	r2, r0, lsr fp
    2868:			; <UNDEFINED> instruction: 0xf02378cb
    286c:			; <UNDEFINED> instruction: 0xf1bc0c07
    2870:	mvnle	r0, r0, lsr pc
    2874:	streq	pc, [r7, -r7]
    2878:	andeq	pc, r7, #2
    287c:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    2880:	andvc	pc, r2, #21504	; 0x5400
    2884:	bl	d40c8 <h_option@@Base+0xbee20>
    2888:			; <UNDEFINED> instruction: 0xf80703c2
    288c:			; <UNDEFINED> instruction: 0xf7fe3b04
    2890:			; <UNDEFINED> instruction: 0x4639ed54
    2894:	ldrtmi	r1, [r0], -r2, asr #29
    2898:	stc	7, cr15, [r6], {254}	; 0xfe
    289c:	ldrlt	lr, [r0, #-2000]!	; 0xfffff830
    28a0:	bmi	7540f8 <h_option@@Base+0x73ee50>
    28a4:	blmi	76eb10 <h_option@@Base+0x759868>
    28a8:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    28ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    28b0:			; <UNDEFINED> instruction: 0xf04f9317
    28b4:	tstlt	r1, r0, lsl #6
    28b8:	mvnscc	pc, #79	; 0x4f
    28bc:	tstlt	r4, fp
    28c0:	mvnscc	pc, #79	; 0x4f
    28c4:	strbtmi	r6, [r9], -r3, lsr #32
    28c8:			; <UNDEFINED> instruction: 0xf898f001
    28cc:	andsle	r1, r2, r3, asr #24
    28d0:			; <UNDEFINED> instruction: 0xf4039b04
    28d4:			; <UNDEFINED> instruction: 0xf5b34330
    28d8:	tstle	r6, r0, lsl #30
    28dc:	ldmib	sp, {r0, r2, r5, r8, ip, sp, pc}^
    28e0:			; <UNDEFINED> instruction: 0xf7fe0108
    28e4:	eorvs	lr, r8, r8, lsr ip
    28e8:	ldmib	sp, {r2, r4, r7, r8, ip, sp, pc}^
    28ec:			; <UNDEFINED> instruction: 0xf7fe0108
    28f0:	eorvs	lr, r0, sl, asr #24
    28f4:	bmi	28a8fc <h_option@@Base+0x275654>
    28f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    28fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2900:	subsmi	r9, sl, r7, lsl fp
    2904:			; <UNDEFINED> instruction: 0xf7fed006
    2908:			; <UNDEFINED> instruction: 0xf04fec74
    290c:	udf	#8975	; 0x230f
    2910:	ldrb	r4, [r0, r0, lsr #12]!
    2914:	ldclt	0, cr11, [r0, #-100]!	; 0xffffff9c
    2918:	andeq	r2, r1, r6, lsl #12
    291c:	andeq	r0, r0, ip, lsr #2
    2920:			; <UNDEFINED> instruction: 0x000125b6
    2924:	svcmi	0x00f0e92d
    2928:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    292c:	blmi	182553c <h_option@@Base+0x1810294>
    2930:			; <UNDEFINED> instruction: 0xf6ad4e60
    2934:	ldrbtmi	r4, [lr], #-3380	; 0xfffff2cc
    2938:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    293c:	beq	73ed78 <h_option@@Base+0x729ad0>
    2940:	andne	lr, r3, #3358720	; 0x334000
    2944:			; <UNDEFINED> instruction: 0x46514a5c
    2948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    294c:	ldmdavs	fp, {r1, r3, r6, r9, sl, lr}
    2950:	stccc	8, cr15, [ip], #-820	; 0xfffffccc
    2954:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2958:			; <UNDEFINED> instruction: 0xffa1f7ff
    295c:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    2960:	bllt	4dc9d4 <h_option@@Base+0x4c772c>
    2964:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    2968:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
    296c:	ldc	7, cr15, [r0], {254}	; 0xfe
    2970:	mvnlt	r4, r4, lsl #12
    2974:			; <UNDEFINED> instruction: 0xf10d4b54
    2978:	ldrbtmi	r0, [fp], #-2092	; 0xfffff7d4
    297c:	bcc	43e1a4 <h_option@@Base+0x428efc>
    2980:	vst1.8	{d20-d22}, [pc :128], r2
    2984:	strbmi	r6, [r0], -r0, lsl #3
    2988:	ldc	7, cr15, [sl], {254}	; 0xfe
    298c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2990:	blls	136e58 <h_option@@Base+0x121bb0>
    2994:	blls	da9fc <h_option@@Base+0xc5754>
    2998:			; <UNDEFINED> instruction: 0x46206018
    299c:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    29a0:	cmnle	ip, r1
    29a4:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    29a8:	stmdami	r9, {r1, r2, r3, r4, r6, sp, lr, pc}^
    29ac:			; <UNDEFINED> instruction: 0xe7db4478
    29b0:	andcs	r4, r5, #72, 22	; 0x12000
    29b4:	ldmpl	r3!, {r3, r6, r8, fp, lr}^
    29b8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    29bc:	stc	7, cr15, [ip], {254}	; 0xfe
    29c0:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    29c4:			; <UNDEFINED> instruction: 0x4602681b
    29c8:	mcrrmi	9, 8, fp, r5, cr11	; <UNPREDICTABLE>
    29cc:	andls	r4, r3, #124, 8	; 0x7c000000
    29d0:	ldc	7, cr15, [lr], #1016	; 0x3f8
    29d4:			; <UNDEFINED> instruction: 0xf7fe6800
    29d8:	bls	fdc10 <h_option@@Base+0xe8968>
    29dc:	tstcs	r1, r3, lsr #12
    29e0:	strtmi	r9, [r8], -r0
    29e4:	stcl	7, cr15, [sl], #1016	; 0x3f8
    29e8:			; <UNDEFINED> instruction: 0xf7fe2001
    29ec:	ldcmi	12, cr14, [sp], #-616	; 0xfffffd98
    29f0:			; <UNDEFINED> instruction: 0xe7ec447c
    29f4:	strteq	pc, [ip], -sp, lsl #12
    29f8:	strmi	pc, [ip, -sp, lsl #4]!
    29fc:	bne	43e264 <h_option@@Base+0x428fbc>
    2a00:	ldrtmi	r4, [r3], -r0, asr #12
    2a04:			; <UNDEFINED> instruction: 0xf7fe463a
    2a08:	stmdacs	r1, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2a0c:			; <UNDEFINED> instruction: 0xf10dddb8
    2a10:	ldrtmi	r0, [r8], -r4, lsr #22
    2a14:			; <UNDEFINED> instruction: 0xff10f7ff
    2a18:			; <UNDEFINED> instruction: 0xf7ff4630
    2a1c:	bge	2c2658 <h_option@@Base+0x2ad3b0>
    2a20:			; <UNDEFINED> instruction: 0x46384659
    2a24:			; <UNDEFINED> instruction: 0xf7ff9205
    2a28:	qasxmi	pc, r9, sl	; <UNPREDICTABLE>
    2a2c:			; <UNDEFINED> instruction: 0xf7fe4638
    2a30:			; <UNDEFINED> instruction: 0xb190eb98
    2a34:	ldrtmi	r4, [r0], -r9, lsr #12
    2a38:	bl	fe4c0a38 <h_option@@Base+0xfe4ab790>
    2a3c:			; <UNDEFINED> instruction: 0xf8dab168
    2a40:	mrane	r3, sl, acc0
    2a44:			; <UNDEFINED> instruction: 0xf8dbd09c
    2a48:	bls	146a50 <h_option@@Base+0x1317a8>
    2a4c:	orrsle	r4, r7, fp, lsl #5
    2a50:	ldrdne	pc, [r0], -r9
    2a54:	addsmi	r6, r9, #1245184	; 0x130000
    2a58:			; <UNDEFINED> instruction: 0x4620d192
    2a5c:	ldc	7, cr15, [sl], #1016	; 0x3f8
    2a60:	tstle	r5, r1
    2a64:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    2a68:			; <UNDEFINED> instruction: 0xf7fe6858
    2a6c:	ldr	lr, [fp, r6, ror #23]!
    2a70:	eormi	pc, ip, sp, lsl #4
    2a74:	bl	fedc0a74 <h_option@@Base+0xfedab7cc>
    2a78:	andsvs	r9, r8, r4, lsl #22
    2a7c:			; <UNDEFINED> instruction: 0xf7fe4630
    2a80:	blls	fd950 <h_option@@Base+0xe86a8>
    2a84:	andcs	r6, r1, r8, lsl r0
    2a88:	blmi	2552f0 <h_option@@Base+0x240048>
    2a8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a90:			; <UNDEFINED> instruction: 0xf8dd681a
    2a94:	subsmi	r3, sl, ip, lsr #24
    2a98:			; <UNDEFINED> instruction: 0xf7fed003
    2a9c:	ldrtmi	lr, [r0], -sl, lsr #23
    2aa0:			; <UNDEFINED> instruction: 0xf60de7f2
    2aa4:	ldc	13, cr4, [sp], #208	; 0xd0
    2aa8:	pop	{r1, r8, r9, fp, pc}
    2aac:	svclt	0x00008ff0
    2ab0:	andeq	r0, r0, ip, lsr #2
    2ab4:	andeq	r2, r1, sl, ror r5
    2ab8:	andeq	r2, r1, r8, ror #10
    2abc:	ldrdeq	r2, [r1], -lr
    2ac0:	strheq	r1, [r0], -r7
    2ac4:	andeq	r2, r0, r3, lsr #32
    2ac8:	andeq	r1, r0, r4, asr #1
    2acc:	muleq	r1, r6, r7
    2ad0:	andeq	r1, r0, r4, rrx
    2ad4:	andeq	r0, r0, r4, lsr r1
    2ad8:	andeq	r1, r0, pc, rrx
    2adc:	andeq	r2, r1, sl, ror r7
    2ae0:	andeq	r1, r0, r1, asr r0
    2ae4:	andeq	r1, r0, r0, lsr #32
    2ae8:	ldrdeq	r2, [r1], -r6
    2aec:	andeq	r2, r1, r4, lsr #8
    2af0:	blmi	159544c <h_option@@Base+0x15801a4>
    2af4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2af8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    2afc:	cdpmi	6, 5, cr4, cr4, cr4, {0}
    2b00:	movwls	r6, #22555	; 0x581b
    2b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b08:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2b0c:	cfstrdne	mvd4, [r3], {126}	; 0x7e
    2b10:	suble	r4, r8, r5, lsl #12
    2b14:	cmnle	sl, r0, lsl #16
    2b18:	bl	1040b18 <h_option@@Base+0x102b870>
    2b1c:	stc	7, cr15, [r4], {254}	; 0xfe
    2b20:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    2b24:	cmnlt	fp, #1769472	; 0x1b0000
    2b28:	strtmi	r4, [r2], -fp, asr #18
    2b2c:	ldrbtmi	r4, [r9], #-2891	; 0xfffff4b5
    2b30:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    2b34:	strmi	r9, [r8], -r2, lsl #6
    2b38:	bl	1240b38 <h_option@@Base+0x122b890>
    2b3c:	blls	95064 <h_option@@Base+0x7fdbc>
    2b40:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2b44:	strmi	r9, [r8], -r0, lsl #10
    2b48:	bl	1040b48 <h_option@@Base+0x102b8a0>
    2b4c:	andcs	r4, r5, #70656	; 0x11400
    2b50:	andcs	r4, r0, r5, asr #18
    2b54:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2b58:			; <UNDEFINED> instruction: 0xf7fe681d
    2b5c:	blmi	10fd85c <h_option@@Base+0x10e85b4>
    2b60:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b64:	andls	r9, r3, r2, lsl #6
    2b68:	bl	ffcc0b68 <h_option@@Base+0xffcab8c0>
    2b6c:			; <UNDEFINED> instruction: 0xf7fe6800
    2b70:	ldmib	sp, {r6, r7, r8, r9, fp, sp, lr, pc}^
    2b74:	tstcs	r1, r2, lsl #4
    2b78:	andmi	lr, r0, sp, asr #19
    2b7c:			; <UNDEFINED> instruction: 0xf7fe4628
    2b80:	andcs	lr, r1, lr, lsl ip
    2b84:	bl	ff340b84 <h_option@@Base+0xff32b8dc>
    2b88:			; <UNDEFINED> instruction: 0x46224939
    2b8c:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    2b90:			; <UNDEFINED> instruction: 0xf7fe4608
    2b94:	ldmdbmi	r7!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2b98:	strtmi	r9, [r2], -r2, lsl #22
    2b9c:			; <UNDEFINED> instruction: 0x46084479
    2ba0:	bl	540ba0 <h_option@@Base+0x52b8f8>
    2ba4:	blmi	bfcaf4 <h_option@@Base+0xbe784c>
    2ba8:	ldmdbmi	r3!, {r0, r2, r9, sp}
    2bac:	ldmpl	r3!, {sp}^
    2bb0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2bb4:	bl	440bb4 <h_option@@Base+0x42b90c>
    2bb8:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    2bbc:	movwls	r6, #10331	; 0x285b
    2bc0:			; <UNDEFINED> instruction: 0xf7fe9003
    2bc4:	stmdavs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    2bc8:	bl	fe4c0bc8 <h_option@@Base+0xfe4ab920>
    2bcc:	andcc	lr, r2, #3620864	; 0x374000
    2bd0:	andls	r2, r0, r1, lsl #2
    2bd4:			; <UNDEFINED> instruction: 0xf7fe4620
    2bd8:	bmi	a7dba8 <h_option@@Base+0xa68900>
    2bdc:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    2be0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2be4:	subsmi	r9, sl, r5, lsl #22
    2be8:			; <UNDEFINED> instruction: 0xf7fed02b
    2bec:	stmdage	r4, {r1, r8, r9, fp, sp, lr, pc}
    2bf0:	bl	440bf0 <h_option@@Base+0x42b948>
    2bf4:			; <UNDEFINED> instruction: 0xf0139b04
    2bf8:	andsle	r0, r2, pc, ror r0
    2bfc:	andcs	r4, r5, #25600	; 0x6400
    2c00:	andcs	r4, r0, r0, lsr #18
    2c04:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2c08:			; <UNDEFINED> instruction: 0xf7fe681d
    2c0c:	blmi	7bd7ac <h_option@@Base+0x7a8504>
    2c10:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    2c14:	ldmdavs	fp, {r1, r9, sl, lr}^
    2c18:	strtmi	r2, [r8], -r1, lsl #2
    2c1c:	bl	ff3c0c1c <h_option@@Base+0xff3ab974>
    2c20:			; <UNDEFINED> instruction: 0xf413e7af
    2c24:	sbcsle	r4, r8, pc, ror pc
    2c28:	andcs	r4, r5, #14336	; 0x3800
    2c2c:	ldmpl	r3!, {r0, r1, r2, r4, r8, fp, lr}^
    2c30:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2c34:	b	ff440c34 <h_option@@Base+0xff42b98c>
    2c38:	strls	r4, [r0], #-2837	; 0xfffff4eb
    2c3c:			; <UNDEFINED> instruction: 0x4602447b
    2c40:	andlt	lr, r6, r9, ror #15
    2c44:	svclt	0x0000bd70
    2c48:			; <UNDEFINED> instruction: 0x000123bc
    2c4c:	andeq	r0, r0, ip, lsr #2
    2c50:	andeq	r2, r1, r4, lsr #7
    2c54:	andeq	r2, r1, sl, lsl r6
    2c58:	andeq	r0, r0, r1, lsr #30
    2c5c:	andeq	r0, r0, sl, lsl pc
    2c60:	andeq	r0, r0, lr, lsl #30
    2c64:	andeq	r0, r0, r4, lsr r1
    2c68:	andeq	r0, r0, r1, lsl #30
    2c6c:	ldrdeq	r2, [r1], -ip
    2c70:	andeq	r0, r0, r1, asr #29
    2c74:			; <UNDEFINED> instruction: 0x00000eb4
    2c78:	andeq	r0, r0, lr, asr #29
    2c7c:	andeq	r2, r1, r2, lsl #11
    2c80:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2c84:	muleq	r0, r0, lr
    2c88:	andeq	r2, r1, sl, lsr #10
    2c8c:	muleq	r0, r1, lr
    2c90:	andeq	r2, r1, r0, lsl #10
    2c94:			; <UNDEFINED> instruction: 0x460cb538
    2c98:	ldrmi	r2, [r5], -r0, lsl #2
    2c9c:	bl	fe540c9c <h_option@@Base+0xfe52b9f4>
    2ca0:	stmdavs	r8!, {r3, r4, r5, r8, fp, ip, sp, pc}
    2ca4:	eorvs	r3, r8, r1
    2ca8:	svclt	0x00cc4284
    2cac:	andcs	r2, r1, r0
    2cb0:	andcs	fp, r0, r8, lsr sp
    2cb4:	bmi	f7ccac <h_option@@Base+0xf67a04>
    2cb8:	push	{r0, r2, r3, r4, r5, r8, r9, fp, lr}
    2cbc:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    2cc0:	strmi	fp, [r5], -r8, lsr #1
    2cc4:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    2cc8:			; <UNDEFINED> instruction: 0x460c58d3
    2ccc:	tstcs	r0, ip, lsr #4
    2cd0:	ldmdavs	fp, {r6, r9, sl, lr}
    2cd4:			; <UNDEFINED> instruction: 0xf04f9327
    2cd8:			; <UNDEFINED> instruction: 0xf7fe0300
    2cdc:	subcs	lr, r0, #88, 22	; 0x16000
    2ce0:	streq	lr, [r2], -sp, lsl #22
    2ce4:	svcmi	0x00332100
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4630
    2cec:	blge	83da34 <h_option@@Base+0x82878c>
    2cf0:	tstcs	r0, sl, lsl r2
    2cf4:	ldrbtmi	r4, [pc], #-1560	; 2cfc <pclose@plt+0x1874>
    2cf8:	bl	1240cf8 <h_option@@Base+0x122ba50>
    2cfc:	movwcs	r2, #4790	; 0x12b6
    2d00:	andscs	pc, r4, sp, lsl #17
    2d04:	andscs	r9, ip, #11534336	; 0xb00000
    2d08:	eorscc	pc, r0, sp, lsl #17
    2d0c:	andscs	pc, lr, sp, lsl #17
    2d10:	stmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
    2d14:	ldmdblt	r4, {r3, r9}
    2d18:			; <UNDEFINED> instruction: 0xf88d2304
    2d1c:			; <UNDEFINED> instruction: 0xf04f3080
    2d20:			; <UNDEFINED> instruction: 0x932233ff
    2d24:			; <UNDEFINED> instruction: 0xf64e23b1
    2d28:	cmnmi	r3, #805306368	; 0x30000000
    2d2c:	addscs	pc, r2, sp, lsr #17
    2d30:	addscs	pc, sl, sp, lsr #17
    2d34:	orrscc	pc, r3, r5, asr #4
    2d38:	strtmi	r4, [r8], -r2, asr #12
    2d3c:			; <UNDEFINED> instruction: 0x9323ba1b
    2d40:			; <UNDEFINED> instruction: 0xf7fe9325
    2d44:	tstlt	r8, #148, 20	; 0x94000
    2d48:	vmax.s8	d20, d5, d18
    2d4c:	strtmi	r3, [r8], -r2, lsr #2
    2d50:	b	fe340d50 <h_option@@Base+0xfe32baa8>
    2d54:	blmi	62f4dc <h_option@@Base+0x61a234>
    2d58:	ldmdbmi	r8, {r0, r2, r9, sp}
    2d5c:	ldmpl	fp!, {sp}^
    2d60:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2d64:	b	e40d64 <h_option@@Base+0xe2babc>
    2d68:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    2d6c:	movwls	r6, #10331	; 0x285b
    2d70:			; <UNDEFINED> instruction: 0xf7fe9003
    2d74:	stmdavs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2d78:	b	feec0d78 <h_option@@Base+0xfeeabad0>
    2d7c:	andcc	lr, r2, #3620864	; 0x374000
    2d80:	andls	r2, r0, r1, lsl #2
    2d84:			; <UNDEFINED> instruction: 0xf7fe4620
    2d88:	andcs	lr, r1, sl, lsl fp
    2d8c:	b	ff240d8c <h_option@@Base+0xff22bae4>
    2d90:	blmi	1d55c8 <h_option@@Base+0x1c0320>
    2d94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d98:	blls	9dce08 <h_option@@Base+0x9c7b60>
    2d9c:	andle	r4, r1, sl, asr r0
    2da0:	b	9c0da0 <h_option@@Base+0x9abaf8>
    2da4:	pop	{r3, r5, ip, sp, pc}
    2da8:	svclt	0x000081f0
    2dac:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2db0:	andeq	r0, r0, ip, lsr #2
    2db4:			; <UNDEFINED> instruction: 0x000121ba
    2db8:	andeq	r0, r0, r4, lsr r1
    2dbc:	andeq	r0, r0, sp, ror sp
    2dc0:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2dc4:	andeq	r2, r1, ip, lsl r1
    2dc8:	bmi	fd52c8 <h_option@@Base+0xfc0020>
    2dcc:	ldrbmi	lr, [r0, sp, lsr #18]!
    2dd0:			; <UNDEFINED> instruction: 0xf5ad4479
    2dd4:	strmi	r4, [r7], -r0, lsl #27
    2dd8:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    2ddc:	orrmi	pc, r0, #54525952	; 0x3400000
    2de0:			; <UNDEFINED> instruction: 0xf50dad05
    2de4:			; <UNDEFINED> instruction: 0xf50d5680
    2de8:	ldrcc	r5, [r4], -r0, lsl #16
    2dec:	cmpvs	sl, r2, lsl r8
    2df0:	andeq	pc, r0, #79	; 0x4f
    2df4:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    2df8:			; <UNDEFINED> instruction: 0xf1085280
    2dfc:			; <UNDEFINED> instruction: 0xf50d0814
    2e00:	strtmi	r5, [r8], -r0, asr #18
    2e04:			; <UNDEFINED> instruction: 0xf1093314
    2e08:			; <UNDEFINED> instruction: 0xf7fe0914
    2e0c:	vst1.64	{d30-d31}, [pc], r0
    2e10:	smlabbcs	r0, r0, r2, r5
    2e14:			; <UNDEFINED> instruction: 0xf10d4630
    2e18:			; <UNDEFINED> instruction: 0xf7fe0a18
    2e1c:	vst1.32	{d30-d31}, [pc :256], r8
    2e20:	smlabbcs	r0, r0, r2, r5
    2e24:			; <UNDEFINED> instruction: 0xf7fe4640
    2e28:	vst1.32	{d30-d31}, [pc :256], r2
    2e2c:	smlabbcs	r0, r0, r2, r5
    2e30:			; <UNDEFINED> instruction: 0xf7fe4648
    2e34:			; <UNDEFINED> instruction: 0xf640eaac
    2e38:			; <UNDEFINED> instruction: 0x462972ff
    2e3c:			; <UNDEFINED> instruction: 0xf7fe4638
    2e40:	strcs	lr, [r0], #-2570	; 0xfffff5f6
    2e44:	eorsle	r1, r5, r3, asr #24
    2e48:			; <UNDEFINED> instruction: 0xf81a542c
    2e4c:	blcs	bd1e64 <h_option@@Base+0xbbcbbc>
    2e50:	strtmi	sp, [r8], -pc, lsl #2
    2e54:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e58:			; <UNDEFINED> instruction: 0xf50d491c
    2e5c:	bmi	693c64 <h_option@@Base+0x67e9bc>
    2e60:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    2e64:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2e68:	subsmi	r6, r1, sl, lsl r8
    2e6c:			; <UNDEFINED> instruction: 0xf7fed024
    2e70:	ldrtmi	lr, [r9], -r0, asr #19
    2e74:	rscsvc	pc, pc, #64, 12	; 0x4000000
    2e78:			; <UNDEFINED> instruction: 0xf7fe4630
    2e7c:			; <UNDEFINED> instruction: 0x212fea94
    2e80:			; <UNDEFINED> instruction: 0xf7fe4630
    2e84:	cmnlt	r8, ip, asr #21
    2e88:	andcs	r4, r1, #17408	; 0x4400
    2e8c:			; <UNDEFINED> instruction: 0xf6407044
    2e90:	ldrbtmi	r7, [fp], #-511	; 0xfffffe01
    2e94:	movwls	r4, #1608	; 0x648
    2e98:	orrpl	pc, r0, #1325400064	; 0x4f000000
    2e9c:	strvs	lr, [r1, #-2509]	; 0xfffff633
    2ea0:	b	ffb40ea0 <h_option@@Base+0xffb2bbf8>
    2ea4:	addpl	pc, r0, #1325400064	; 0x4f000000
    2ea8:	strbmi	r4, [r8], -r1, asr #12
    2eac:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb0:	strb	r4, [pc, r0, asr #12]
    2eb4:	strb	r4, [pc, r0, lsr #12]
    2eb8:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    2ebc:	pop	{r1, r2, ip, sp, pc}
    2ec0:	svclt	0x000087f0
    2ec4:	andeq	r2, r1, r0, ror #1
    2ec8:	andeq	r0, r0, ip, lsr #2
    2ecc:	andeq	r2, r1, lr, asr #32
    2ed0:	andeq	r0, r0, r7, ror ip
    2ed4:	svcmi	0x00f0e92d
    2ed8:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    2edc:	bmi	fe0a5aec <h_option@@Base+0xfe090844>
    2ee0:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    2ee4:	stmmi	r3, {r1, r7, r8, fp, lr}
    2ee8:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    2eec:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    2ef0:	cfstrsmi	mvf4, [r1, #480]	; 0x1e0
    2ef4:	orrls	r6, r3, #1769472	; 0x1b0000
    2ef8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2efc:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f00:			; <UNDEFINED> instruction: 0x4607447d
    2f04:			; <UNDEFINED> instruction: 0xf0402800
    2f08:	blmi	1f23280 <h_option@@Base+0x1f0dfd8>
    2f0c:	ldmdbmi	ip!, {r0, r2, r9, sp}^
    2f10:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2f14:			; <UNDEFINED> instruction: 0xf7fe681c
    2f18:	blmi	1ebd4a0 <h_option@@Base+0x1ea81f8>
    2f1c:			; <UNDEFINED> instruction: 0x4602447b
    2f20:	tstcs	r1, fp, asr r8
    2f24:			; <UNDEFINED> instruction: 0xf7fe4620
    2f28:	andcs	lr, r1, sl, asr #20
    2f2c:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f30:	ldrtmi	sl, [sl], -r3, lsl #28
    2f34:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    2f38:			; <UNDEFINED> instruction: 0xf7fe4630
    2f3c:			; <UNDEFINED> instruction: 0x1c63e942
    2f40:	addhi	pc, lr, r0, asr #32
    2f44:			; <UNDEFINED> instruction: 0x46304970
    2f48:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
    2f4c:	b	fe140f4c <h_option@@Base+0xfe12bca4>
    2f50:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2f54:	stmdbmi	sp!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}^
    2f58:	andseq	pc, r7, sp, lsl #2
    2f5c:	ldrbtmi	sl, [r9], #-3074	; 0xfffff3fe
    2f60:	b	fc0f60 <h_option@@Base+0xfabcb8>
    2f64:	tstcs	r1, sl, ror #20
    2f68:			; <UNDEFINED> instruction: 0x4603447a
    2f6c:			; <UNDEFINED> instruction: 0xf7fe4620
    2f70:	andcc	lr, r1, r8, lsr #19
    2f74:	blmi	18773ac <h_option@@Base+0x1862104>
    2f78:	stmdbmi	r6!, {r0, r2, r9, sp}^
    2f7c:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
    2f80:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2f84:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f88:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    2f8c:	strb	r4, [r7, r2, lsl #12]
    2f90:	ldrdlt	pc, [r0], -r4
    2f94:			; <UNDEFINED> instruction: 0xf7fe4658
    2f98:	ldrbmi	lr, [r8], #-2512	; 0xfffff630
    2f9c:	ldrsblt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    2fa0:			; <UNDEFINED> instruction: 0xf80044fb
    2fa4:	stmdavs	r0!, {r0, sl, fp, sp, lr}
    2fa8:			; <UNDEFINED> instruction: 0xff0ef7ff
    2fac:	bllt	6147cc <h_option@@Base+0x5ff524>
    2fb0:			; <UNDEFINED> instruction: 0x212f6820
    2fb4:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb8:	strcs	r4, [r0], #-3673	; 0xfffff1a7
    2fbc:			; <UNDEFINED> instruction: 0xf100447e
    2fc0:	strbmi	r0, [r0], -r1, lsl #22
    2fc4:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fc8:			; <UNDEFINED> instruction: 0x46024659
    2fcc:			; <UNDEFINED> instruction: 0xf7fe4640
    2fd0:	bllt	fe23d8e8 <h_option@@Base+0xfe228640>
    2fd4:			; <UNDEFINED> instruction: 0xf7fe4638
    2fd8:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    2fdc:	blmi	11f7284 <h_option@@Base+0x11e1fdc>
    2fe0:	ldmdbmi	r0, {r0, r2, r9, sp}^
    2fe4:	stmiapl	fp!, {sp}^
    2fe8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2fec:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ff0:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    2ff4:	ldr	r4, [r3, r2, lsl #12]
    2ff8:	svceq	0x0000f1b9
    2ffc:			; <UNDEFINED> instruction: 0xf8daddd8
    3000:	cmnlt	r3, r8
    3004:	ldrbmi	r2, [r9], -r5, lsl #4
    3008:			; <UNDEFINED> instruction: 0xf7fe2000
    300c:	strls	lr, [r0], -r6, ror #17
    3010:			; <UNDEFINED> instruction: 0xf8da6823
    3014:	strmi	r2, [r1], -r4
    3018:			; <UNDEFINED> instruction: 0xf7fe2001
    301c:	stmdavs	r0!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    3020:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3024:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3028:			; <UNDEFINED> instruction: 0xf7fe4630
    302c:	ldrdvs	lr, [r0], -ip	; <UNPREDICTABLE>
    3030:			; <UNDEFINED> instruction: 0xf7fe4630
    3034:	ldr	lr, [r6, r0, asr #17]!
    3038:	andcs	r4, r0, r1, lsr r6
    303c:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3040:	strmi	r3, [r3], r1, lsl #8
    3044:			; <UNDEFINED> instruction: 0xd1bc2800
    3048:	andcs	r4, r5, #44, 22	; 0xb000
    304c:	stmiapl	fp!, {r0, r1, r2, r4, r5, r8, fp, lr}^
    3050:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3054:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3058:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    305c:	ldrb	r4, [pc, -r2, lsl #12]
    3060:	bne	43e8c8 <h_option@@Base+0x429620>
    3064:	ldrtmi	r2, [r0], -ip, lsl #4
    3068:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    306c:			; <UNDEFINED> instruction: 0xd1b12800
    3070:	stmdage	r6, {r4, r5, r8, fp, lr}
    3074:			; <UNDEFINED> instruction: 0x26014f30
    3078:			; <UNDEFINED> instruction: 0xf7fe4479
    307c:	ldrbtmi	lr, [pc], #-2482	; 3084 <pclose@plt+0x1bfc>
    3080:	sfmle	f4, 4, [ip], {180}	; 0xb4
    3084:	blmi	7716ac <h_option@@Base+0x75c404>
    3088:	stmdbmi	ip!, {r0, r2, r9, sp}
    308c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3090:			; <UNDEFINED> instruction: 0xf7fe681c
    3094:	blmi	abd324 <h_option@@Base+0xaa807c>
    3098:			; <UNDEFINED> instruction: 0x4602447b
    309c:	ldrtmi	lr, [r9], -r0, asr #14
    30a0:			; <UNDEFINED> instruction: 0xf7fe2000
    30a4:			; <UNDEFINED> instruction: 0x3601e99e
    30a8:			; <UNDEFINED> instruction: 0xf7fee7ea
    30ac:	bmi	97d7dc <h_option@@Base+0x968534>
    30b0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    30b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30b8:	subsmi	r9, sl, r3, lsl #23
    30bc:			; <UNDEFINED> instruction: 0xf7fed00d
    30c0:	blmi	87d328 <h_option@@Base+0x868080>
    30c4:	ldrbtcc	pc, [pc], #79	; 30cc <pclose@plt+0x1c44>	; <UNPREDICTABLE>
    30c8:	ldrdge	pc, [r0], pc	; <UNPREDICTABLE>
    30cc:	stmdbeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30d0:	ldrbtmi	r4, [sl], #1147	; 0x47b
    30d4:	bcc	43e8fc <h_option@@Base+0x429654>
    30d8:			; <UNDEFINED> instruction: 0xf50de77c
    30dc:	ldc	13, cr7, [sp], #20
    30e0:	pop	{r1, r8, r9, fp, pc}
    30e4:	svclt	0x00008ff0
    30e8:	andeq	r1, r1, lr, asr #31
    30ec:	andeq	r0, r0, ip, lsr #2
    30f0:	muleq	r0, pc, sl	; <UNPREDICTABLE>
    30f4:	andeq	r0, r0, lr, lsl ip
    30f8:			; <UNDEFINED> instruction: 0x00011fb0
    30fc:	andeq	r0, r0, r4, lsr r1
    3100:	andeq	r0, r0, r5, lsl ip
    3104:	andeq	r2, r1, r0, lsr #4
    3108:	andeq	r0, r0, r9, lsl ip
    310c:	andeq	r0, r0, r1, lsl ip
    3110:	andeq	r0, r0, sl, lsl #24
    3114:	strdeq	r0, [r0], -sl
    3118:			; <UNDEFINED> instruction: 0x000121b2
    311c:	strdeq	r0, [r0], -sp
    3120:			; <UNDEFINED> instruction: 0x00000bb3
    3124:	andeq	r0, r0, r3, lsl #24
    3128:	andeq	r2, r1, sl, asr #2
    312c:	andeq	r0, r0, r9, ror #22
    3130:	andeq	r2, r1, r2, ror #1
    3134:	strdeq	r0, [r0], -r7
    3138:	strdeq	r0, [r0], -r1
    313c:	andeq	r0, r0, sp, asr fp
    3140:	andeq	r2, r1, r4, lsr #1
    3144:	strdeq	r1, [r1], -lr
    3148:	andeq	r0, r0, lr, lsl #22
    314c:	andeq	r2, r1, sl, rrx
    3150:	svcmi	0x00f0e92d
    3154:	bmi	17d4b9c <h_option@@Base+0x17bf8f4>
    3158:	ldcmi	6, cr15, [ip, #-692]	; 0xfffffd4c
    315c:			; <UNDEFINED> instruction: 0x46074b5e
    3160:	tstls	r2, sl, ror r4
    3164:	ldmdbmi	lr, {r0, r2, r3, r4, r6, fp, lr}^
    3168:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    316c:			; <UNDEFINED> instruction: 0xf8df4479
    3170:	ldmdavs	fp, {r2, r4, r5, r6, r8, sp, pc}
    3174:	ldccc	8, cr15, [r4], {205}	; 0xcd
    3178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    317c:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3180:			; <UNDEFINED> instruction: 0x460544fa
    3184:			; <UNDEFINED> instruction: 0xf8dfb1a8
    3188:			; <UNDEFINED> instruction: 0xf10db160
    318c:	ldrbtmi	r0, [fp], #2324	; 0x914
    3190:	vst1.8	{d20-d22}, [pc :128], sl
    3194:	strbmi	r6, [r8], -r0, lsl #3
    3198:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    319c:	bllt	4149b4 <h_option@@Base+0x3ff70c>
    31a0:			; <UNDEFINED> instruction: 0xf7fe4628
    31a4:	andcc	lr, r1, r8, lsl r9
    31a8:	addhi	pc, lr, r0, asr #32
    31ac:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    31b0:	mcrrmi	0, 7, lr, pc, cr0
    31b4:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    31b8:	stmdbmi	lr, {r0, r1, r4, r7, r8, ip, sp, pc}^
    31bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    31c0:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31c4:	andls	r6, r2, #6422528	; 0x620000
    31c8:			; <UNDEFINED> instruction: 0xf7fe9003
    31cc:	stmdavs	r0, {r1, r6, r7, fp, sp, lr, pc}
    31d0:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31d4:	ldrdcs	lr, [r2, -sp]
    31d8:	andcs	r4, r1, r3, lsl #12
    31dc:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31e0:	rscscc	pc, pc, pc, asr #32
    31e4:			; <UNDEFINED> instruction: 0xf60de065
    31e8:	vmin.s8	d0, d13, d4
    31ec:			; <UNDEFINED> instruction: 0x46594414
    31f0:	ldrtmi	r4, [r3], -r8, asr #12
    31f4:			; <UNDEFINED> instruction: 0xf7fe4622
    31f8:	andls	lr, r3, r4, asr #17
    31fc:			; <UNDEFINED> instruction: 0xf7ff4620
    3200:			; <UNDEFINED> instruction: 0x4630fb1b
    3204:	blx	64120a <h_option@@Base+0x62bf62>
    3208:	blcs	69e1c <h_option@@Base+0x54b74>
    320c:	stmdavc	r3!, {r6, r7, r8, sl, fp, ip, lr, pc}
    3210:	adcsle	r2, sp, r3, lsr #22
    3214:			; <UNDEFINED> instruction: 0x46304639
    3218:	svc	0x00a2f7fd
    321c:			; <UNDEFINED> instruction: 0xd1b72800
    3220:	andcs	r4, r5, #868352	; 0xd4000
    3224:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3228:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    322c:			; <UNDEFINED> instruction: 0x4620bb58
    3230:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3234:			; <UNDEFINED> instruction: 0xf7fe3020
    3238:			; <UNDEFINED> instruction: 0x4607e850
    323c:	blmi	bf18a4 <h_option@@Base+0xbdc5fc>
    3240:	stmdbmi	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3244:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3248:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    324c:	svc	0x00c4f7fd
    3250:	tstcs	r1, ip, lsr #22
    3254:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3258:	strtmi	r4, [r0], -r2, lsl #12
    325c:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3260:			; <UNDEFINED> instruction: 0xf7fe2001
    3264:	vtst.8	q7, <illegal reg q6.5>, q7
    3268:	movwls	r4, #793	; 0x319
    326c:			; <UNDEFINED> instruction: 0xf04f4b26
    3270:	strdcs	r3, [r1, -pc]
    3274:			; <UNDEFINED> instruction: 0xf7fe447b
    3278:	vtst.8	q15, q0, q15
    327c:			; <UNDEFINED> instruction: 0x463932ff
    3280:			; <UNDEFINED> instruction: 0xf7fe4620
    3284:			; <UNDEFINED> instruction: 0x4628e890
    3288:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    328c:	tstle	r5, r1
    3290:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    3294:			; <UNDEFINED> instruction: 0xf7fd6858
    3298:	ubfx	lr, r0, #31, #2
    329c:			; <UNDEFINED> instruction: 0xf7fd4620
    32a0:			; <UNDEFINED> instruction: 0xf8c8efa2
    32a4:	ldrtmi	r0, [r0], -r0
    32a8:	svc	0x009cf7fd
    32ac:	andsvs	r9, r8, r2, lsl #22
    32b0:	bmi	5cb2bc <h_option@@Base+0x5b6014>
    32b4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    32b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32bc:	ldccc	8, cr15, [r4], {221}	; 0xdd
    32c0:	andle	r4, r3, sl, asr r0
    32c4:	svc	0x0094f7fd
    32c8:	ldrb	r4, [r2, r0, lsr #12]!
    32cc:	ldcmi	6, cr15, [ip, #-52]	; 0xffffffcc
    32d0:	svchi	0x00f0e8bd
    32d4:	andeq	r1, r1, r0, asr sp
    32d8:	andeq	r0, r0, ip, lsr #2
    32dc:	andeq	r0, r0, r0, lsr #21
    32e0:	andeq	r1, r0, r1, lsr #16
    32e4:	andeq	r1, r1, r0, lsr sp
    32e8:			; <UNDEFINED> instruction: 0x000008b0
    32ec:	andeq	r1, r1, lr, lsl #31
    32f0:	andeq	r1, r1, r8, lsl #31
    32f4:	andeq	r0, r0, r7, asr sl
    32f8:	andeq	r0, r0, r2, lsl sl
    32fc:	andeq	r0, r0, r4, lsr r1
    3300:	strdeq	r0, [r0], -r6
    3304:	andeq	r1, r1, r8, ror #29
    3308:	andeq	r0, r0, r9, ror #19
    330c:	andeq	r1, r1, sl, lsr #29
    3310:	strdeq	r1, [r1], -sl
    3314:	vqrshl.s8	d27, d15, d5
    3318:	ldfmis	f3, [r2], {25}
    331c:			; <UNDEFINED> instruction: 0xf7fd447c
    3320:	mvnlt	lr, r6, lsr #31
    3324:	andcs	r4, r5, #16, 22	; 0x4000
    3328:	andcs	r4, r0, r0, lsl r9
    332c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3330:			; <UNDEFINED> instruction: 0xf7fd681c
    3334:	blmi	3bf084 <h_option@@Base+0x3a9ddc>
    3338:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    333c:	andls	r9, r3, r2, lsl #6
    3340:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3344:			; <UNDEFINED> instruction: 0xf7fd6800
    3348:	ldmib	sp, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    334c:	tstcs	r1, r2, lsl #4
    3350:	strtmi	r9, [r0], -r0
    3354:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3358:			; <UNDEFINED> instruction: 0xf7fd2001
    335c:	andlt	lr, r4, r2, ror #31
    3360:	svclt	0x0000bd10
    3364:	muleq	r1, r4, fp
    3368:	andeq	r0, r0, r4, lsr r1
    336c:	andeq	r0, r0, r4, asr #18
    3370:	andeq	r1, r1, r4, lsl #28
    3374:			; <UNDEFINED> instruction: 0x4604b537
    3378:	ldrbtmi	r4, [sp], #-3348	; 0xfffff2ec
    337c:	svc	0x0056f7fd
    3380:	vst2.<illegal width 64>	{d27,d29}, [pc :64], r8
    3384:	strtmi	r6, [r0], -r0, lsl #2
    3388:	svc	0x00bef7fd
    338c:	tstle	fp, r2, asr #24
    3390:	andcs	r4, r5, #15360	; 0x3c00
    3394:	andcs	r4, r0, pc, lsl #18
    3398:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    339c:			; <UNDEFINED> instruction: 0xf7fd681d
    33a0:	blmi	37f018 <h_option@@Base+0x369d70>
    33a4:	strls	r2, [r0], #-257	; 0xfffffeff
    33a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    33ac:	strtmi	r4, [r8], -r2, lsl #12
    33b0:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33b4:			; <UNDEFINED> instruction: 0xf7fd2001
    33b8:			; <UNDEFINED> instruction: 0xf640efb4
    33bc:	strtmi	r0, [r0], -r2, lsl #2
    33c0:	svc	0x00a2f7fd
    33c4:	sbcsle	r1, ip, r3, asr #24
    33c8:	ldclt	0, cr11, [r0, #-12]!
    33cc:	andeq	r1, r1, r6, lsr fp
    33d0:	andeq	r0, r0, r4, lsr r1
    33d4:	andeq	r0, r0, r2, lsl #18
    33d8:	muleq	r1, r4, sp
    33dc:			; <UNDEFINED> instruction: 0x4605b570
    33e0:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
    33e4:			; <UNDEFINED> instruction: 0xb32b68e3
    33e8:	cmnlt	r3, r3, lsr #17
    33ec:	andcs	r6, r5, #32, 18	; 0x80000
    33f0:	ldmiblt	r8, {r1, r2, r5, r6, fp, sp, lr}
    33f4:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    33f8:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    33fc:			; <UNDEFINED> instruction: 0x46014632
    3400:			; <UNDEFINED> instruction: 0xf7fd2001
    3404:			; <UNDEFINED> instruction: 0x4628efd6
    3408:			; <UNDEFINED> instruction: 0xffb4f7ff
    340c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    3410:			; <UNDEFINED> instruction: 0xf7ff6919
    3414:	andcs	pc, r0, r0, asr ip	; <UNPREDICTABLE>
    3418:	svc	0x0082f7fd
    341c:	andcs	r4, r0, r9, lsl #18
    3420:			; <UNDEFINED> instruction: 0xf7fd4479
    3424:	stmdbvs	r3!, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3428:			; <UNDEFINED> instruction: 0x46014632
    342c:			; <UNDEFINED> instruction: 0xf7fd2001
    3430:	strb	lr, [r8, r0, asr #31]!
    3434:	svclt	0x0000bd70
    3438:	andeq	r1, r1, sl, asr sp
    343c:			; <UNDEFINED> instruction: 0x000008bf
    3440:	andeq	r1, r1, lr, lsr #26
    3444:			; <UNDEFINED> instruction: 0x000008b7
    3448:	blmi	a15cec <h_option@@Base+0xa00a44>
    344c:	mvnsmi	lr, sp, lsr #18
    3450:	addslt	r4, ip, sl, ror r4
    3454:	stmdami	r6!, {r2, r9, sl, lr}
    3458:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    345c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3460:			; <UNDEFINED> instruction: 0xf04f931b
    3464:			; <UNDEFINED> instruction: 0xf7fd0300
    3468:	stmdbls	r3, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    346c:	strtmi	r4, [r0], -r5, lsl #12
    3470:	mcr	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3474:	strmi	r4, [pc], -r6, lsl #12
    3478:	ldfmid	f3, [lr], {77}	; 0x4d
    347c:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3480:	ldrcc	r4, [r4], #-1148	; 0xfffffb84
    3484:			; <UNDEFINED> instruction: 0x462844f8
    3488:	svc	0x00c2f7fd
    348c:	andcs	fp, r0, r0, asr r9
    3490:	blmi	595d00 <h_option@@Base+0x580a58>
    3494:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3498:	blls	6dd508 <h_option@@Base+0x6c8260>
    349c:	andsle	r4, pc, sl, asr r0	; <UNPREDICTABLE>
    34a0:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    34a4:	orrvc	pc, r7, #1325400064	; 0x4f000000
    34a8:	ldrmi	r3, [r9], -fp
    34ac:	andhi	lr, r0, sp, asr #19
    34b0:	strtmi	r2, [r0], -r1, lsl #4
    34b4:	svc	0x00e2f7fd
    34b8:	strtmi	sl, [r0], -r4, lsl #18
    34bc:	blx	fe7bf4c4 <h_option@@Base+0xfe7aa21c>
    34c0:	mvnle	r2, r0, lsl #16
    34c4:			; <UNDEFINED> instruction: 0xf4039b08
    34c8:			; <UNDEFINED> instruction: 0xf5b34370
    34cc:	bicsle	r4, sl, r0, asr #31
    34d0:	movwcs	lr, #51677	; 0xc9dd
    34d4:	svclt	0x000842bb
    34d8:	ldrhle	r4, [r4, #34]	; 0x22
    34dc:	ldrb	r4, [r7, r0, lsr #12]
    34e0:	pop	{r2, r3, r4, ip, sp, pc}
    34e4:	svclt	0x000081f0
    34e8:	andeq	r1, r1, r0, ror #20
    34ec:	andeq	r0, r0, ip, lsr #2
    34f0:	muleq	r0, ip, r8
    34f4:			; <UNDEFINED> instruction: 0x00011cbc
    34f8:	andeq	r0, r0, lr, ror #13
    34fc:	andeq	r1, r1, ip, lsl sl
    3500:	ldrblt	r4, [r0, #-2613]!	; 0xfffff5cb
    3504:	blmi	d546f4 <h_option@@Base+0xd3f44c>
    3508:	cfldr32vs	mvfx15, [fp, #692]	; 0x2b4
    350c:	stmdbge	r6, {r2, r4, r5, r8, sl, fp, lr}
    3510:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    3514:	stmdavs	r8!, {r0, r1, r4, r6, r7, fp, ip, lr}
    3518:			; <UNDEFINED> instruction: 0xf8cd681b
    351c:			; <UNDEFINED> instruction: 0xf04f34d4
    3520:			; <UNDEFINED> instruction: 0xf0000300
    3524:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    3528:			; <UNDEFINED> instruction: 0xf7fdda21
    352c:	stmdavs	r3, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    3530:	tstle	ip, r2, lsl #22
    3534:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
    3538:	ldmdblt	fp, {r0, r1, r5, r7, fp, sp, lr}^
    353c:	bmi	a8b544 <h_option@@Base+0xa7629c>
    3540:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    3544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3548:	ldrbcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    354c:	suble	r4, r0, sl, asr r0
    3550:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3554:	andcs	r4, r5, #606208	; 0x94000
    3558:	ldrbtmi	r2, [r9], #-0
    355c:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    3560:	stmdavs	r2!, {r0, r1, r3, r5, fp, sp, lr}^
    3564:	andcs	r4, r1, r1, lsl #12
    3568:	svc	0x0022f7fd
    356c:	blmi	83d50c <h_option@@Base+0x828264>
    3570:	strls	r2, [r2], #-513	; 0xfffffdff
    3574:	ldrbtmi	sl, [fp], #-3125	; 0xfffff3cb
    3578:			; <UNDEFINED> instruction: 0x4620ae1c
    357c:	movwls	r6, #6171	; 0x181b
    3580:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    3584:	vst2.8	{d25-d28}, [pc], r0
    3588:	ldrmi	r6, [r9], -r0, lsl #7
    358c:	svc	0x0076f7fd
    3590:			; <UNDEFINED> instruction: 0x46204919
    3594:			; <UNDEFINED> instruction: 0xf7fd4479
    3598:	rsbcs	lr, r4, #48, 30	; 0xc0
    359c:	strmi	r2, [r4], -r1, lsl #2
    35a0:	ldrtmi	r4, [r0], -r3, lsl #12
    35a4:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    35a8:			; <UNDEFINED> instruction: 0xf7fd4620
    35ac:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    35b0:	ldmdbmi	r2, {r2, r6, r7, r8, ip, lr, pc}
    35b4:	stcge	13, cr10, [r4], {5}
    35b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    35bc:	strtmi	r4, [r2], -fp, lsr #12
    35c0:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    35c4:			; <UNDEFINED> instruction: 0xd1b92802
    35c8:	stmdavs	r0!, {r0, r3, r5, fp, sp, lr}
    35cc:			; <UNDEFINED> instruction: 0xff3cf7ff
    35d0:			; <UNDEFINED> instruction: 0xf50de7b5
    35d4:	ldcllt	13, cr6, [r0, #-620]!	; 0xfffffd94
    35d8:	andeq	r1, r1, ip, lsr #19
    35dc:	andeq	r0, r0, ip, lsr #2
    35e0:	strdeq	r1, [r1], -r2
    35e4:	andeq	r1, r1, r6, lsl #24
    35e8:	andeq	r1, r1, lr, ror #18
    35ec:	andeq	r0, r0, r3, lsr #15
    35f0:	andeq	r1, r1, lr, lsl #21
    35f4:	andeq	r0, r0, r0, lsr #15
    35f8:	strdeq	r1, [r0], -r9
    35fc:	andeq	r0, r0, r0, ror r7
    3600:	andcs	r4, ip, #147456	; 0x24000
    3604:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3608:			; <UNDEFINED> instruction: 0xf7fd4604
    360c:	stmdblt	r0, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    3610:	strtmi	r2, [r0], -r7, lsr #2
    3614:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    3618:			; <UNDEFINED> instruction: 0x4620b918
    361c:			; <UNDEFINED> instruction: 0x4010e8bd
    3620:	andcs	lr, r0, lr, ror #14
    3624:	svclt	0x0000bd10
    3628:	andeq	r0, r0, sl, lsr #14
    362c:	svcmi	0x00f0e92d
    3630:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    3634:	bmi	1726244 <h_option@@Base+0x1710f9c>
    3638:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
    363c:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    3640:	ldmpl	r3, {r0, r2, r3, r6, r7, ip, sp, pc}^
    3644:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    3648:			; <UNDEFINED> instruction: 0xf04f934b
    364c:			; <UNDEFINED> instruction: 0xf7ff0300
    3650:			; <UNDEFINED> instruction: 0x4604ffd7
    3654:	cdpmi	3, 5, cr11, cr7, cr8, {4}
    3658:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    365c:	ldmdbmi	r6, {r0, r1, r5, r6, r8, ip, sp, pc}^
    3660:	andcs	r2, r0, r5, lsl #4
    3664:			; <UNDEFINED> instruction: 0xf7fd4479
    3668:	strls	lr, [r0], #-3512	; 0xfffff248
    366c:	ldmdavs	r2!, {r0, r1, r3, r5, r9, sl, lr}^
    3670:	andcs	r4, r1, r1, lsl #12
    3674:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    3678:	svcge	0x000b4b50
    367c:	ldrdls	pc, [r0, #-143]	; 0xffffff71
    3680:	ldrdlt	pc, [r0, #-143]	; 0xffffff71
    3684:	ldrbtmi	r4, [r9], #1147	; 0x47b
    3688:	bcc	43eeb0 <h_option@@Base+0x429c08>
    368c:			; <UNDEFINED> instruction: 0xf85944fb
    3690:	stmiblt	r5!, {r2, r8, r9, fp, ip, lr}
    3694:	ldrbtmi	r4, [lr], #-3660	; 0xfffff1b4
    3698:	svccs	0x000068b7
    369c:	stmdbmi	fp, {r2, r4, r5, r6, ip, lr, pc}^
    36a0:	strtmi	r2, [r8], -r5, lsl #4
    36a4:	ldrbtmi	r4, [r9], #-1583	; 0xfffff9d1
    36a8:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    36ac:			; <UNDEFINED> instruction: 0x46236872
    36b0:	andcs	r4, r1, r1, lsl #12
    36b4:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    36b8:	strtmi	lr, [ip], -r6, rrx
    36bc:	mrc	7, 0, lr, cr8, cr12, {6}
    36c0:			; <UNDEFINED> instruction: 0x46381a10
    36c4:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    36c8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    36cc:	addvc	pc, r0, #1325400064	; 0x4f000000
    36d0:	ldrtmi	r4, [r8], -r9, lsr #12
    36d4:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    36d8:	addvc	pc, r0, #1325400064	; 0x4f000000
    36dc:			; <UNDEFINED> instruction: 0x46384659
    36e0:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    36e4:	ldrtmi	r2, [r9], -r9, lsl #4
    36e8:			; <UNDEFINED> instruction: 0xf7fd4640
    36ec:	strmi	lr, [r3], -r4, lsr #29
    36f0:	blmi	defbd8 <h_option@@Base+0xdda930>
    36f4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    36f8:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    36fc:			; <UNDEFINED> instruction: 0xf7fd2001
    3700:	andls	lr, r0, r0, lsl lr
    3704:	strtmi	r2, [r1], -r1, lsl #4
    3708:			; <UNDEFINED> instruction: 0xf7fd4640
    370c:			; <UNDEFINED> instruction: 0x4606ed7e
    3710:			; <UNDEFINED> instruction: 0xf7fd4640
    3714:	mcrcs	13, 0, lr, cr0, cr2, {5}
    3718:			; <UNDEFINED> instruction: 0x4620d1b9
    371c:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3720:			; <UNDEFINED> instruction: 0xf7fd3019
    3724:			; <UNDEFINED> instruction: 0x4607edda
    3728:	blmi	ab1d50 <h_option@@Base+0xa9caa8>
    372c:	stmdbmi	sl!, {r0, r2, r9, sp}
    3730:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3734:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3738:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    373c:	tstcs	r1, r7, lsr #22
    3740:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3744:	strtmi	r4, [r0], -r2, lsl #12
    3748:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    374c:			; <UNDEFINED> instruction: 0x4621e7d6
    3750:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    3754:			; <UNDEFINED> instruction: 0xf7fd4628
    3758:	stcmi	13, cr14, [r1, #-960]!	; 0xfffffc40
    375c:	ldrbtmi	r4, [sp], #-2337	; 0xfffff6df
    3760:	ldrtmi	r4, [r8], #-1145	; 0xfffffb87
    3764:	ldrtmi	r7, [r8], -r6, lsl #3
    3768:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    376c:	cmplt	fp, fp, lsr #17
    3770:	andcs	r4, r5, #475136	; 0x74000
    3774:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3778:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    377c:	strtmi	r6, [r3], -sl, ror #16
    3780:	andcs	r4, r1, r1, lsl #12
    3784:	mrc	7, 0, APSR_nzcv, cr4, cr13, {7}
    3788:	blmi	215ff0 <h_option@@Base+0x200d48>
    378c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3790:	blls	12dd800 <h_option@@Base+0x12c8558>
    3794:	andle	r4, r1, sl, asr r0
    3798:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    379c:	sublt	r4, sp, r8, lsr r6
    37a0:	blhi	bea9c <h_option@@Base+0xa97f4>
    37a4:	svchi	0x00f0e8bd
    37a8:	andeq	r1, r1, r6, ror r8
    37ac:	andeq	r0, r0, ip, lsr #2
    37b0:	andeq	r1, r1, ip, ror #16
    37b4:	andeq	r1, r1, r4, ror #21
    37b8:	ldrdeq	r0, [r0], -r9
    37bc:	andeq	r0, r0, r0, ror #13
    37c0:	andeq	r1, r1, r2, lsl #14
    37c4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    37c8:	andeq	r1, r1, r6, lsr #21
    37cc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    37d0:	andeq	r1, r1, r8, asr #20
    37d4:	andeq	r0, r0, r4, lsr r1
    37d8:	andeq	r0, r0, sl, lsl #10
    37dc:	strdeq	r1, [r1], -ip
    37e0:	ldrdeq	r1, [r1], -lr
    37e4:	andeq	r0, r0, r0, lsl r6
    37e8:	andeq	r0, r0, sl, lsl #12
    37ec:	andeq	r1, r1, r4, lsr #14
    37f0:			; <UNDEFINED> instruction: 0x46014a5d
    37f4:	push	{r0, r2, r3, r4, r6, r8, r9, fp, lr}
    37f8:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    37fc:	ldcmi	6, cr15, [r8, #-692]!	; 0xfffffd4c
    3800:			; <UNDEFINED> instruction: 0xf10d4c5b
    3804:	ldmpl	r3, {r2, r4, fp}^
    3808:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    380c:	ldmdavs	fp, {r6, r9, sl, lr}
    3810:	ldccc	8, cr15, [r4], #-820	; 0xfffffccc
    3814:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3818:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    381c:	blmi	156fcc4 <h_option@@Base+0x155aa1c>
    3820:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3824:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3828:	blmi	14fb940 <h_option@@Base+0x14e6698>
    382c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3830:	ldmdami	r2, {r0, r1, r3, r8, r9, fp, ip, sp, pc}^
    3834:	ldmdbmi	r2, {r3, r4, r5, r6, sl, lr}^
    3838:			; <UNDEFINED> instruction: 0xf7fd4479
    383c:	strmi	lr, [r5], -sl, lsr #25
    3840:			; <UNDEFINED> instruction: 0xf8dfb1e0
    3844:			; <UNDEFINED> instruction: 0xf8dfa140
    3848:	ldrbtmi	r9, [sl], #320	; 0x140
    384c:			; <UNDEFINED> instruction: 0xf60d44f9
    3850:			; <UNDEFINED> instruction: 0x462a0434
    3854:	orrvs	pc, r0, pc, asr #8
    3858:			; <UNDEFINED> instruction: 0xf7fd4620
    385c:	bllt	1e3eb2c <h_option@@Base+0x1e29884>
    3860:			; <UNDEFINED> instruction: 0xf7fd4640
    3864:	strtmi	lr, [r8], -sl, lsl #26
    3868:	ldc	7, cr15, [r4, #1012]!	; 0x3f4
    386c:	cmnle	ip, r1
    3870:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    3874:	stmdami	r6, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3878:			; <UNDEFINED> instruction: 0xe7dc4478
    387c:	andcs	r4, r5, #70656	; 0x11400
    3880:	stmiapl	r3!, {r0, r2, r6, r8, fp, lr}^
    3884:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    3888:	stc	7, cr15, [r6], #1012	; 0x3f4
    388c:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
    3890:			; <UNDEFINED> instruction: 0x4602681b
    3894:	mcrrmi	9, 8, fp, r2, cr11	; <UNPREDICTABLE>
    3898:	andls	r4, r3, #124, 8	; 0x7c000000
    389c:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    38a0:			; <UNDEFINED> instruction: 0xf7fd6800
    38a4:	bls	fed44 <h_option@@Base+0xe9a9c>
    38a8:	tstcs	r1, r3, lsr #12
    38ac:	strtmi	r9, [r8], -r0
    38b0:	stc	7, cr15, [r4, #1012]	; 0x3f4
    38b4:			; <UNDEFINED> instruction: 0xf7fd2001
    38b8:	ldcmi	13, cr14, [sl], #-208	; 0xffffff30
    38bc:			; <UNDEFINED> instruction: 0xe7ec447c
    38c0:	ldrmi	pc, [r4, -sp, lsl #4]!
    38c4:	ldrbmi	sl, [r1], -sp, lsl #28
    38c8:	ldrtmi	r4, [fp], -r0, lsr #12
    38cc:			; <UNDEFINED> instruction: 0xf7fd4632
    38d0:	stmdacs	r1, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    38d4:			; <UNDEFINED> instruction: 0x4630ddbd
    38d8:			; <UNDEFINED> instruction: 0xffaef7fe
    38dc:			; <UNDEFINED> instruction: 0xf7fe4638
    38e0:	ldrtmi	pc, [r0], -fp, lsr #31	; <UNPREDICTABLE>
    38e4:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    38e8:	cmnlt	r0, #4, 12	; 0x400000
    38ec:	ldrdcc	pc, [r8], -r9
    38f0:	pushmi	{r0, r1, r3, r5, r6, r8, ip, sp, pc}
    38f4:	andcs	r2, r0, r5, lsl #4
    38f8:			; <UNDEFINED> instruction: 0xf7fd4479
    38fc:	strls	lr, [r0], #-3182	; 0xfffff392
    3900:			; <UNDEFINED> instruction: 0xf8d94633
    3904:	strmi	r2, [r1], -r4
    3908:			; <UNDEFINED> instruction: 0xf7fd2001
    390c:	movwcs	lr, #3410	; 0xd52
    3910:	ldrmi	r4, [sl], -r1, lsr #12
    3914:	movwls	r4, #1600	; 0x640
    3918:	ldcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    391c:	orrsle	r2, r6, r0, lsl #16
    3920:	ldrbtmi	r4, [ip], #-3106	; 0xfffff3de
    3924:	cmplt	r3, r3, lsr #17
    3928:	andcs	r4, r5, #540672	; 0x84000
    392c:			; <UNDEFINED> instruction: 0xf7fd4479
    3930:	stmdavs	r2!, {r2, r4, r6, sl, fp, sp, lr, pc}^
    3934:			; <UNDEFINED> instruction: 0x4601463b
    3938:			; <UNDEFINED> instruction: 0xf7fd2001
    393c:			; <UNDEFINED> instruction: 0x4638ed3a
    3940:			; <UNDEFINED> instruction: 0xf8d6f7ff
    3944:	ldrtmi	lr, [r4], -r3, lsl #15
    3948:	bmi	6bd8d4 <h_option@@Base+0x6a862c>
    394c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3950:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3954:	ldccc	8, cr15, [r4], #-884	; 0xfffffc8c
    3958:	andle	r4, r1, sl, asr r0
    395c:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3960:	ldcmi	6, cr15, [r8, #-52]!	; 0xffffffcc
    3964:			; <UNDEFINED> instruction: 0x87f0e8bd
    3968:			; <UNDEFINED> instruction: 0x000116b6
    396c:	andeq	r0, r0, ip, lsr #2
    3970:	andeq	r1, r1, r6, lsr #13
    3974:	andeq	r1, r1, ip, lsl r9
    3978:	andeq	r1, r1, r0, lsl r9
    397c:	andeq	r0, r0, r9, ror #3
    3980:	andeq	r1, r0, r5, asr r1
    3984:	strdeq	r0, [r0], -r4
    3988:	strdeq	r1, [r1], -r0
    398c:	andeq	r1, r1, sl, asr #17
    3990:	muleq	r0, r8, r1
    3994:	andeq	r0, r0, r4, lsr r1
    3998:	andeq	r0, r0, r3, lsr #3
    399c:	andeq	r1, r1, lr, lsr #17
    39a0:	andeq	r0, r0, r5, lsl #3
    39a4:	andeq	r0, r0, r4, asr r1
    39a8:	andeq	r0, r0, r5, asr #8
    39ac:	andeq	r1, r1, sl, lsl r8
    39b0:	andeq	r0, r0, r2, lsr #9
    39b4:	andeq	r1, r1, r2, ror #10
    39b8:	mvnsmi	lr, #737280	; 0xb4000
    39bc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    39c0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    39c4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    39c8:	bl	fed419c4 <h_option@@Base+0xfed2c71c>
    39cc:	blne	1d94bc8 <h_option@@Base+0x1d7f920>
    39d0:	strhle	r1, [sl], -r6
    39d4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    39d8:			; <UNDEFINED> instruction: 0xf8553401
    39dc:	strbmi	r3, [sl], -r4, lsl #30
    39e0:	ldrtmi	r4, [r8], -r1, asr #12
    39e4:	adcmi	r4, r6, #152, 14	; 0x2600000
    39e8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    39ec:	svclt	0x000083f8
    39f0:			; <UNDEFINED> instruction: 0x000113be
    39f4:			; <UNDEFINED> instruction: 0x000113b4
    39f8:	svclt	0x00004770
    39fc:	strmi	r4, [r1], -sl, lsl #12
    3a00:			; <UNDEFINED> instruction: 0xf7fd2003
    3a04:	svclt	0x0000bc1f

Disassembly of section .fini:

00003a08 <.fini>:
    3a08:	push	{r3, lr}
    3a0c:	pop	{r3, pc}
