// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/16/2019 13:58:06"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projectMain (
	CLOCK_50,
	KEY,
	HEX0,
	HEX3,
	HEX1,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX3;
output 	[6:0] HEX1;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("projectMain_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \rng|one1|always0~0_combout ;
wire \rng|one1|always0~0clkctrl_outclk ;
wire \rng|one|always0~0_combout ;
wire \rng|one|always0~0clkctrl_outclk ;
wire \rng|one|q[0]~28_combout ;
wire \SW[8]~input_o ;
wire \SW[8]~_wirecell_combout ;
wire \rng|one|q[0]~30_combout ;
wire \rng|one|q[0]~29 ;
wire \rng|one|q[1]~31_combout ;
wire \rng|one|q[1]~32 ;
wire \rng|one|q[2]~33_combout ;
wire \rng|one|q[2]~34 ;
wire \rng|one|q[3]~35_combout ;
wire \rng|one|q[3]~36 ;
wire \rng|one|q[4]~37_combout ;
wire \rng|one|q[4]~38 ;
wire \rng|one|q[5]~39_combout ;
wire \~GND~combout ;
wire \rng|one|q[5]~40 ;
wire \rng|one|q[6]~41_combout ;
wire \rng|one|q[6]~42 ;
wire \rng|one|q[7]~43_combout ;
wire \rng|one|q[7]~44 ;
wire \rng|one|q[8]~45_combout ;
wire \rng|one|q[8]~46 ;
wire \rng|one|q[9]~47_combout ;
wire \rng|one|q[9]~48 ;
wire \rng|one|q[10]~49_combout ;
wire \rng|one|q[10]~50 ;
wire \rng|one|q[11]~51_combout ;
wire \rng|one|q[11]~52 ;
wire \rng|one|q[12]~53_combout ;
wire \rng|one|q[12]~54 ;
wire \rng|one|q[13]~55_combout ;
wire \rng|one|q[13]~56 ;
wire \rng|one|q[14]~57_combout ;
wire \rng|one|q[14]~58 ;
wire \rng|one|q[15]~59_combout ;
wire \rng|one|q[15]~60 ;
wire \rng|one|q[16]~61_combout ;
wire \rng|one|q[16]~62 ;
wire \rng|one|q[17]~63_combout ;
wire \rng|one|q[17]~64 ;
wire \rng|one|q[18]~65_combout ;
wire \rng|one|q[18]~66 ;
wire \rng|one|q[19]~67_combout ;
wire \rng|one|Equal0~5_combout ;
wire \rng|one|q[19]~68 ;
wire \rng|one|q[20]~69_combout ;
wire \rng|one|q[20]~70 ;
wire \rng|one|q[21]~71_combout ;
wire \rng|one|q[21]~72 ;
wire \rng|one|q[22]~73_combout ;
wire \rng|one|q[22]~74 ;
wire \rng|one|q[23]~75_combout ;
wire \rng|one|Equal0~6_combout ;
wire \rng|one|q[23]~76 ;
wire \rng|one|q[24]~77_combout ;
wire \rng|one|q[24]~78 ;
wire \rng|one|q[25]~79_combout ;
wire \rng|one|q[25]~80 ;
wire \rng|one|q[26]~81_combout ;
wire \rng|one|q[26]~82 ;
wire \rng|one|q[27]~83_combout ;
wire \rng|one|Equal0~7_combout ;
wire \rng|one|Equal0~3_combout ;
wire \rng|one|Equal0~1_combout ;
wire \rng|one|Equal0~2_combout ;
wire \rng|one|Equal0~0_combout ;
wire \rng|one|Equal0~4_combout ;
wire \rng|one|Equal0~8_combout ;
wire \rng|one1|q[0]~0_combout ;
wire \rng|one1|q[1]~4_combout ;
wire \rng|one1|Equal0~0_combout ;
wire \rng|one1|q[1]~1_combout ;
wire \rng|one1|Add0~1_combout ;
wire \rng|one1|q[2]~3_combout ;
wire \rng|one1|Add0~0_combout ;
wire \rng|one1|q[3]~2_combout ;
wire \HEX_0|seg[0]~0_combout ;
wire \HEX_0|seg[1]~1_combout ;
wire \HEX_0|seg[2]~2_combout ;
wire \HEX_0|seg[3]~3_combout ;
wire \HEX_0|seg[4]~4_combout ;
wire \HEX_0|seg[5]~5_combout ;
wire \HEX_0|seg[6]~6_combout ;
wire \SW[4]~input_o ;
wire \i~0_combout ;
wire \i~2_combout ;
wire \SW[0]~input_o ;
wire \i[1]~_Duplicate_1_q ;
wire \i[0]~1_combout ;
wire \i[0]~_Duplicate_1feeder_combout ;
wire \i[0]~_Duplicate_1_q ;
wire \Equal0~0_combout ;
wire \Equal2~0_combout ;
wire \HEX_3|seg~0_combout ;
wire \winner~0_combout ;
wire \Selector10~0_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \LessThan1~0_combout ;
wire \position_P2~2_combout ;
wire \position_P2~3_combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \Selector13~3_combout ;
wire \Selector13~5_combout ;
wire \Selector8~6_combout ;
wire \Selector13~4_combout ;
wire \Selector13~6_combout ;
wire \Selector13~7_combout ;
wire \position_P2~10_combout ;
wire \position_P2[6]~11_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \LessThan1~1_combout ;
wire \position_P2~8_combout ;
wire \Selector11~2_combout ;
wire \Selector10~1_combout ;
wire \Selector10~3_combout ;
wire \Selector10~4_combout ;
wire \Selector10~2_combout ;
wire \position_P2~12_combout ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \position_P2~0_combout ;
wire \position_P2~1_combout ;
wire \Selector8~7_combout ;
wire \Selector8~4_combout ;
wire \Selector8~5_combout ;
wire \Selector8~8_combout ;
wire \Selector8~2_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Selector8~3_combout ;
wire \Selector8~9_combout ;
wire \position_P2~15_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Selector9~9_combout ;
wire \Selector9~7_combout ;
wire \Selector9~6_combout ;
wire \Selector9~8_combout ;
wire \Selector9~3_combout ;
wire \Selector9~2_combout ;
wire \Selector9~4_combout ;
wire \position_P2~16_combout ;
wire \Add2~8_combout ;
wire \LessThan1~2_combout ;
wire \position_P2~7_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Selector11~3_combout ;
wire \Selector11~4_combout ;
wire \position_P2~13_combout ;
wire \Add2~4_combout ;
wire \position_P2~5_combout ;
wire \position_P2~6_combout ;
wire \Selector12~5_combout ;
wire \Selector12~4_combout ;
wire \Selector12~6_combout ;
wire \Selector12~7_combout ;
wire \Selector12~3_combout ;
wire \Selector12~8_combout ;
wire \Selector12~2_combout ;
wire \position_P2~14_combout ;
wire \position_P2~4_combout ;
wire \Selector7~2_combout ;
wire \Selector13~0_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector7~3_combout ;
wire \position_P2~17_combout ;
wire \position_P2~9_combout ;
wire \Selector9~5_combout ;
wire \winner~4_combout ;
wire \winner~5_combout ;
wire \winner~6_combout ;
wire \winner~7_combout ;
wire \position_P1~15_combout ;
wire \winner~9_combout ;
wire \position_P1~4_combout ;
wire \position_P1~9_combout ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \Selector4~4_combout ;
wire \Selector4~0_combout ;
wire \Selector3~1_combout ;
wire \Selector4~1_combout ;
wire \position_P1~13_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \position_P1~10_combout ;
wire \Selector6~4_combout ;
wire \Selector6~3_combout ;
wire \Selector6~5_combout ;
wire \Selector6~9_combout ;
wire \Selector6~6_combout ;
wire \Selector6~7_combout ;
wire \Selector6~8_combout ;
wire \position_P1~11_combout ;
wire \Add0~0_combout ;
wire \position_P1~2_combout ;
wire \position_P1~3_combout ;
wire \Selector5~2_combout ;
wire \Selector5~1_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \Selector2~5_combout ;
wire \Selector2~11_combout ;
wire \Selector5~0_combout ;
wire \Selector5~6_combout ;
wire \position_P1~14_combout ;
wire \Add0~2_combout ;
wire \Selector2~4_combout ;
wire \Selector3~5_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \Selector3~6_combout ;
wire \position_P1~12_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \position_P1~7_combout ;
wire \position_P1~8_combout ;
wire \Selector2~12_combout ;
wire \Selector2~7_combout ;
wire \Selector2~8_combout ;
wire \Selector2~9_combout ;
wire \Selector1~4_combout ;
wire \Selector2~6_combout ;
wire \Selector2~10_combout ;
wire \position_P1~16_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \position_P1~5_combout ;
wire \position_P1~6_combout ;
wire \Selector0~2_combout ;
wire \Selector6~2_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~3_combout ;
wire \position_P1~17_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \position_P1~0_combout ;
wire \position_P1~1_combout ;
wire \Selector1~8_combout ;
wire \Selector1~5_combout ;
wire \Selector1~6_combout ;
wire \Selector1~7_combout ;
wire \Selector1~2_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Selector1~3_combout ;
wire \Selector1~9_combout ;
wire \winner~1_combout ;
wire \winner~2_combout ;
wire \winner~3_combout ;
wire \winner[0]~8_combout ;
wire \winner[0]~_Duplicate_1_q ;
wire \winner[1]~_Duplicate_1_q ;
wire \HEX_1|seg~0_combout ;
wire \HEX_1|seg~1_combout ;
wire \HEX_1|seg~2_combout ;
wire \HEX_4|seg[0]~0_combout ;
wire \HEX_4|seg[1]~1_combout ;
wire \HEX_4|seg[2]~2_combout ;
wire \HEX_4|seg[3]~3_combout ;
wire \HEX_4|seg[4]~4_combout ;
wire \HEX_4|seg[5]~5_combout ;
wire \HEX_4|seg[6]~6_combout ;
wire \HEX_5|seg~0_combout ;
wire \HEX_5|seg~1_combout ;
wire \HEX_5|seg~2_combout ;
wire \HEX_5|seg~3_combout ;
wire \HEX_5|seg[4]~4_combout ;
wire \HEX_5|seg~5_combout ;
wire \HEX_5|seg~6_combout ;
wire \HEX_6|seg[0]~0_combout ;
wire \HEX_6|seg[1]~1_combout ;
wire \HEX_6|seg[2]~2_combout ;
wire \HEX_6|seg[3]~3_combout ;
wire \HEX_6|seg[4]~4_combout ;
wire \HEX_6|seg[5]~5_combout ;
wire \HEX_6|seg[6]~6_combout ;
wire \HEX_7|seg~0_combout ;
wire \HEX_7|seg~1_combout ;
wire \HEX_7|seg~2_combout ;
wire \HEX_7|seg~3_combout ;
wire \HEX_7|seg[4]~4_combout ;
wire \HEX_7|seg~5_combout ;
wire \HEX_7|seg~6_combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \KEY[2]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~1_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~4_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~9_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~1 ;
wire \VGA|controller|controller_translator|mem_address[7]~3 ;
wire \VGA|controller|controller_translator|mem_address[8]~5 ;
wire \VGA|controller|controller_translator|mem_address[9]~7 ;
wire \VGA|controller|controller_translator|mem_address[10]~9 ;
wire \VGA|controller|controller_translator|mem_address[11]~11 ;
wire \VGA|controller|controller_translator|mem_address[12]~13 ;
wire \VGA|controller|controller_translator|mem_address[13]~14_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~15 ;
wire \VGA|controller|controller_translator|mem_address[14]~17 ;
wire \VGA|controller|controller_translator|mem_address[15]~18_combout ;
wire \VGA|controller|controller_translator|Add0~15 ;
wire \VGA|controller|controller_translator|Add0~16_combout ;
wire \VGA|controller|controller_translator|mem_address[15]~19 ;
wire \VGA|controller|controller_translator|mem_address[16]~20_combout ;
wire \VGA|controller|controller_translator|mem_address[14]~16_combout ;
wire \datapathP1|x_counter[0]~9_combout ;
wire \datapathP1|x_counter[0]~10 ;
wire \datapathP1|x_counter[1]~12_combout ;
wire \datapathP1|x_counter[1]~13 ;
wire \datapathP1|x_counter[2]~14_combout ;
wire \datapathP1|x_counter[2]~15 ;
wire \datapathP1|x_counter[3]~16_combout ;
wire \datapathP1|Equal0~0_combout ;
wire \datapathP1|x_counter[3]~17 ;
wire \datapathP1|x_counter[4]~18_combout ;
wire \datapathP1|x_counter[4]~19 ;
wire \datapathP1|x_counter[5]~20_combout ;
wire \datapathP1|x_counter[5]~21 ;
wire \datapathP1|x_counter[6]~22_combout ;
wire \datapathP1|x_counter[6]~23 ;
wire \datapathP1|x_counter[7]~24_combout ;
wire \datapathP1|x_counter[7]~25 ;
wire \datapathP1|x_counter[8]~26_combout ;
wire \datapathP1|Equal0~1_combout ;
wire \datapathP1|x_counter[6]~11_combout ;
wire \datapathP1|y_counter[0]~9_combout ;
wire \datapathP1|y_counter[7]~25 ;
wire \datapathP1|y_counter[8]~26_combout ;
wire \datapathP1|Equal1~0_combout ;
wire \datapathP1|y_counter[6]~11_combout ;
wire \datapathP1|y_counter[0]~10 ;
wire \datapathP1|y_counter[1]~12_combout ;
wire \datapathP1|y_counter[1]~13 ;
wire \datapathP1|y_counter[2]~14_combout ;
wire \datapathP1|y_counter[2]~15 ;
wire \datapathP1|y_counter[3]~16_combout ;
wire \datapathP1|y_counter[3]~17 ;
wire \datapathP1|y_counter[4]~18_combout ;
wire \datapathP1|y_counter[4]~19 ;
wire \datapathP1|y_counter[5]~20_combout ;
wire \datapathP1|y_counter[5]~21 ;
wire \datapathP1|y_counter[6]~22_combout ;
wire \datapathP1|y_counter[6]~23 ;
wire \datapathP1|y_counter[7]~24_combout ;
wire \datapathP1|Equal1~1_combout ;
wire \datapathP1|isP2~0_combout ;
wire \lookUpP2|Selector3~0_combout ;
wire \lookUpP2|Selector7~9_combout ;
wire \lookUpP2|Selector7~10_combout ;
wire \lookUpP2|out_x[1]~0_combout ;
wire \lookUpP2|Selector7~6_combout ;
wire \lookUpP2|Selector7~7_combout ;
wire \lookUpP2|Selector2~0_combout ;
wire \lookUpP2|Selector7~3_combout ;
wire \lookUpP2|Selector7~4_combout ;
wire \lookUpP2|Selector7~2_combout ;
wire \lookUpP2|Selector7~5_combout ;
wire \lookUpP2|Selector7~8_combout ;
wire \lookUpP2|out_x[3]~6_combout ;
wire \lookUpP2|out_x[3]~7_combout ;
wire \lookUpP2|out_x[3]~8_combout ;
wire \lookUpP1|Selector3~0_combout ;
wire \lookUpP1|Selector7~9_combout ;
wire \lookUpP1|Selector7~10_combout ;
wire \lookUpP1|out_x[1]~0_combout ;
wire \lookUpP1|Selector7~7_combout ;
wire \lookUpP1|Selector7~6_combout ;
wire \lookUpP1|Selector7~2_combout ;
wire \lookUpP1|Selector7~3_combout ;
wire \lookUpP1|Selector2~0_combout ;
wire \lookUpP1|Selector7~4_combout ;
wire \lookUpP1|Selector7~5_combout ;
wire \lookUpP1|Selector7~8_combout ;
wire \lookUpP1|out_x[7]~6_combout ;
wire \lookUpP1|out_x[7]~7_combout ;
wire \lookUpP1|out_x[7]~8_combout ;
wire \datapathP1|x_previous~0_combout ;
wire \datapathP1|x[1]~0_combout ;
wire \lookUpP2|Selector6~5_combout ;
wire \lookUpP2|Selector6~11_combout ;
wire \lookUpP2|Selector6~12_combout ;
wire \lookUpP2|out_x[2]~1_combout ;
wire \lookUpP2|Selector6~8_combout ;
wire \lookUpP2|Selector2~1_combout ;
wire \lookUpP2|Selector6~4_combout ;
wire \lookUpP2|Selector6~9_combout ;
wire \lookUpP2|Selector6~6_combout ;
wire \lookUpP2|Selector6~7_combout ;
wire \lookUpP2|Selector6~10_combout ;
wire \lookUpP1|Selector6~2_combout ;
wire \lookUpP1|Selector6~9_combout ;
wire \lookUpP1|Selector6~10_combout ;
wire \lookUpP1|out_x[2]~1_combout ;
wire \lookUpP1|Selector6~5_combout ;
wire \lookUpP1|Selector6~8_combout ;
wire \lookUpP1|Selector2~8_combout ;
wire \lookUpP1|Selector6~6_combout ;
wire \lookUpP1|Selector6~3_combout ;
wire \lookUpP1|Selector6~4_combout ;
wire \lookUpP1|Selector6~7_combout ;
wire \datapathP1|x_previous~1_combout ;
wire \datapathP1|x[1]~1 ;
wire \datapathP1|x[2]~2_combout ;
wire \lookUpP1|Selector1~0_combout ;
wire \lookUpP1|Selector4~0_combout ;
wire \lookUpP1|Selector5~0_combout ;
wire \lookUpP1|out_x[3]~2_combout ;
wire \lookUpP1|Selector5~4_combout ;
wire \lookUpP1|Selector5~5_combout ;
wire \lookUpP1|Selector5~2_combout ;
wire \lookUpP1|Selector5~1_combout ;
wire \lookUpP1|Selector0~1_combout ;
wire \lookUpP1|Selector5~3_combout ;
wire \lookUpP1|Selector5~6_combout ;
wire \lookUpP2|Selector1~0_combout ;
wire \lookUpP2|Selector4~0_combout ;
wire \lookUpP2|Selector5~0_combout ;
wire \lookUpP2|out_x[3]~2_combout ;
wire \lookUpP2|Selector5~4_combout ;
wire \lookUpP2|Selector5~5_combout ;
wire \lookUpP2|Selector5~2_combout ;
wire \lookUpP2|Selector0~1_combout ;
wire \lookUpP2|Selector5~1_combout ;
wire \lookUpP2|Selector5~3_combout ;
wire \lookUpP2|Selector5~6_combout ;
wire \datapathP1|x_previous~2_combout ;
wire \datapathP1|x[2]~3 ;
wire \datapathP1|x[3]~4_combout ;
wire \lookUpP2|Selector4~2_combout ;
wire \lookUpP2|Selector4~3_combout ;
wire \HEX_7|seg~7_combout ;
wire \lookUpP2|Selector4~1_combout ;
wire \lookUpP2|Selector4~5_combout ;
wire \lookUpP2|Selector4~6_combout ;
wire \lookUpP2|Selector4~4_combout ;
wire \lookUpP1|Selector4~1_combout ;
wire \lookUpP1|Selector4~2_combout ;
wire \lookUpP1|Selector4~3_combout ;
wire \HEX_5|seg~7_combout ;
wire \lookUpP1|Selector4~5_combout ;
wire \lookUpP1|Selector4~6_combout ;
wire \lookUpP1|Selector4~4_combout ;
wire \datapathP1|x_previous~3_combout ;
wire \datapathP1|x[3]~5 ;
wire \datapathP1|x[4]~6_combout ;
wire \lookUpP2|Selector3~2_combout ;
wire \lookUpP2|Selector3~1_combout ;
wire \lookUpP2|Selector3~3_combout ;
wire \lookUpP2|out_x[5]~3_combout ;
wire \lookUpP2|Selector3~6_combout ;
wire \lookUpP2|Selector3~7_combout ;
wire \lookUpP2|Selector3~4_combout ;
wire \lookUpP2|Selector3~5_combout ;
wire \lookUpP2|Selector3~8_combout ;
wire \lookUpP1|Selector3~1_combout ;
wire \lookUpP1|Selector3~2_combout ;
wire \lookUpP1|Selector3~3_combout ;
wire \lookUpP1|out_x[5]~3_combout ;
wire \lookUpP1|Selector3~7_combout ;
wire \lookUpP1|Selector3~6_combout ;
wire \lookUpP1|Selector3~4_combout ;
wire \lookUpP1|Selector3~5_combout ;
wire \lookUpP1|Selector3~8_combout ;
wire \datapathP1|x_previous~4_combout ;
wire \datapathP1|x[4]~7 ;
wire \datapathP1|x[5]~8_combout ;
wire \datapathP1|y_previous~6_combout ;
wire \datapathP1|Add3~0_combout ;
wire \lookUpP2|Selector2~2_combout ;
wire \lookUpP2|Selector2~3_combout ;
wire \lookUpP2|Selector2~4_combout ;
wire \lookUpP2|out_x[6]~4_combout ;
wire \lookUpP2|Selector2~5_combout ;
wire \lookUpP2|Selector2~6_combout ;
wire \lookUpP2|Selector2~7_combout ;
wire \lookUpP1|Selector2~1_combout ;
wire \lookUpP1|Selector2~2_combout ;
wire \lookUpP1|Selector2~3_combout ;
wire \lookUpP1|out_x[6]~4_combout ;
wire \lookUpP1|Selector2~4_combout ;
wire \lookUpP1|Selector2~5_combout ;
wire \lookUpP1|Selector2~6_combout ;
wire \datapathP1|x_previous~5_combout ;
wire \datapathP1|x[5]~9 ;
wire \datapathP1|x[6]~10_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \lookUpP2|Selector14~6_combout ;
wire \lookUpP2|Selector14~7_combout ;
wire \lookUpP2|Selector14~10_combout ;
wire \lookUpP2|Selector14~11_combout ;
wire \lookUpP2|out_y[1]~0_combout ;
wire \lookUpP2|Selector14~8_combout ;
wire \lookUpP2|Selector14~9_combout ;
wire \datapathP1|y_previous[1]~7_combout ;
wire \lookUpP1|Selector14~6_combout ;
wire \lookUpP1|Selector14~7_combout ;
wire \lookUpP1|Selector14~10_combout ;
wire \lookUpP1|Selector14~11_combout ;
wire \lookUpP1|out_y[1]~0_combout ;
wire \lookUpP1|Selector14~8_combout ;
wire \lookUpP1|Selector14~9_combout ;
wire \datapathP1|Add3~1 ;
wire \datapathP1|Add3~2_combout ;
wire \lookUpP1|Selector1~1_combout ;
wire \lookUpP1|Selector1~2_combout ;
wire \lookUpP1|Selector1~3_combout ;
wire \lookUpP1|out_x[7]~5_combout ;
wire \lookUpP1|Selector1~4_combout ;
wire \lookUpP1|Selector1~5_combout ;
wire \lookUpP1|Selector1~6_combout ;
wire \lookUpP1|Selector1~7_combout ;
wire \lookUpP1|Selector1~8_combout ;
wire \lookUpP1|Selector1~9_combout ;
wire \lookUpP2|Selector1~1_combout ;
wire \lookUpP2|Selector1~2_combout ;
wire \lookUpP2|Selector1~3_combout ;
wire \lookUpP2|out_x[7]~5_combout ;
wire \lookUpP2|Selector1~6_combout ;
wire \lookUpP2|Selector1~4_combout ;
wire \lookUpP2|Selector1~5_combout ;
wire \lookUpP2|Selector1~7_combout ;
wire \datapathP1|x_previous~6_combout ;
wire \datapathP1|x[6]~11 ;
wire \datapathP1|x[7]~12_combout ;
wire \VGA|user_input_translator|Add1~1 ;
wire \VGA|user_input_translator|Add1~2_combout ;
wire \lookUpP1|Selector0~4_combout ;
wire \lookUpP1|Selector0~2_combout ;
wire \lookUpP1|Selector0~3_combout ;
wire \lookUpP1|Selector0~5_combout ;
wire \lookUpP2|Selector0~4_combout ;
wire \lookUpP2|Selector0~2_combout ;
wire \lookUpP2|Selector0~3_combout ;
wire \lookUpP2|Selector0~5_combout ;
wire \datapathP1|x_previous~7_combout ;
wire \datapathP1|x_previous[8]~feeder_combout ;
wire \datapathP1|x[7]~13 ;
wire \datapathP1|x[8]~14_combout ;
wire \lookUpP2|Selector13~1_combout ;
wire \lookUpP2|Selector13~2_combout ;
wire \lookUpP2|Selector13~0_combout ;
wire \lookUpP2|out_y[2]~1_combout ;
wire \lookUpP2|Selector13~3_combout ;
wire \datapathP1|y_previous[1]~8 ;
wire \datapathP1|y_previous[2]~9_combout ;
wire \lookUpP1|Selector13~1_combout ;
wire \lookUpP1|Selector13~2_combout ;
wire \lookUpP1|Selector13~0_combout ;
wire \lookUpP1|out_y[2]~1_combout ;
wire \lookUpP1|Selector13~3_combout ;
wire \datapathP1|Add3~3 ;
wire \datapathP1|Add3~4_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~4_combout ;
wire \lookUpP2|Selector12~1_combout ;
wire \lookUpP2|Selector12~2_combout ;
wire \lookUpP2|Selector2~8_combout ;
wire \lookUpP2|Selector12~0_combout ;
wire \lookUpP2|out_y[3]~2_combout ;
wire \lookUpP2|Selector12~3_combout ;
wire \lookUpP2|Selector12~4_combout ;
wire \datapathP1|y_previous[2]~10 ;
wire \datapathP1|y_previous[3]~11_combout ;
wire \lookUpP1|Selector2~7_combout ;
wire \lookUpP1|Selector12~0_combout ;
wire \lookUpP1|Selector12~1_combout ;
wire \lookUpP1|Selector12~2_combout ;
wire \lookUpP1|out_y[3]~2_combout ;
wire \lookUpP1|Selector12~3_combout ;
wire \lookUpP1|Selector12~4_combout ;
wire \datapathP1|Add3~5 ;
wire \datapathP1|Add3~6_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add1~5 ;
wire \VGA|user_input_translator|Add1~6_combout ;
wire \lookUpP2|Selector11~6_combout ;
wire \lookUpP2|Selector11~2_combout ;
wire \lookUpP2|Selector11~3_combout ;
wire \lookUpP2|Selector11~4_combout ;
wire \lookUpP2|Selector11~5_combout ;
wire \datapathP1|y_previous[3]~12 ;
wire \datapathP1|y_previous[4]~13_combout ;
wire \lookUpP1|Selector11~6_combout ;
wire \lookUpP1|Selector11~2_combout ;
wire \lookUpP1|Selector11~3_combout ;
wire \lookUpP1|Selector11~4_combout ;
wire \lookUpP1|Selector11~5_combout ;
wire \datapathP1|Add3~7 ;
wire \datapathP1|Add3~8_combout ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~8_combout ;
wire \lookUpP2|Selector10~3_combout ;
wire \lookUpP2|Selector10~6_combout ;
wire \lookUpP2|Selector10~2_combout ;
wire \lookUpP2|out_y[5]~3_combout ;
wire \lookUpP2|Selector10~4_combout ;
wire \lookUpP2|Selector10~5_combout ;
wire \datapathP1|y_previous[4]~14 ;
wire \datapathP1|y_previous[5]~15_combout ;
wire \lookUpP1|Selector10~2_combout ;
wire \lookUpP1|Selector10~3_combout ;
wire \lookUpP1|Selector10~6_combout ;
wire \lookUpP1|out_y[5]~3_combout ;
wire \lookUpP1|Selector10~4_combout ;
wire \lookUpP1|Selector10~5_combout ;
wire \datapathP1|Add3~9 ;
wire \datapathP1|Add3~10_combout ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add1~9 ;
wire \VGA|user_input_translator|Add1~10_combout ;
wire \lookUpP2|Selector9~0_combout ;
wire \lookUpP2|out_y[6]~4_combout ;
wire \lookUpP2|Selector0~0_combout ;
wire \lookUpP2|Selector9~1_combout ;
wire \datapathP1|y_previous[5]~16 ;
wire \datapathP1|y_previous[6]~17_combout ;
wire \lookUpP1|Selector9~0_combout ;
wire \lookUpP1|out_y[6]~4_combout ;
wire \lookUpP1|Selector0~0_combout ;
wire \lookUpP1|Selector9~1_combout ;
wire \datapathP1|Add3~11 ;
wire \datapathP1|Add3~12_combout ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~12_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ;
wire [8:0] \lookUpP1|out_y ;
wire [27:0] \rng|one|q ;
wire [8:0] \datapathP1|y_counter ;
wire [9:0] \VGA|controller|yCounter ;
wire [8:0] \datapathP1|x_counter ;
wire [8:0] \lookUpP1|out_x ;
wire [8:0] \lookUpP2|out_x ;
wire [8:0] \datapathP1|x_previous ;
wire [8:0] \datapathP1|y_previous ;
wire [8:0] \lookUpP2|out_y ;
wire [3:0] \rng|one1|q ;
wire [6:0] position_P1;
wire [6:0] position_P2;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [2:0] \datapathP1|color ;
wire [3:0] i;
wire [3:0] winner;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\HEX_0|seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\HEX_0|seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\HEX_0|seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\HEX_0|seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\HEX_0|seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\HEX_0|seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\HEX_0|seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(!\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(!\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(i[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\HEX_3|seg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(i[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\HEX_1|seg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\HEX_1|seg~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\HEX_1|seg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(winner[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\HEX_1|seg~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(winner[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\HEX_4|seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\HEX_4|seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\HEX_4|seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\HEX_4|seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\HEX_4|seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\HEX_4|seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\HEX_4|seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(!\HEX_5|seg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(!\HEX_5|seg~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\HEX_5|seg~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\HEX_5|seg~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\HEX_5|seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\HEX_5|seg~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\HEX_5|seg~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\HEX_6|seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\HEX_6|seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\HEX_6|seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\HEX_6|seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\HEX_6|seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\HEX_6|seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\HEX_6|seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(!\HEX_7|seg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(!\HEX_7|seg~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\HEX_7|seg~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\HEX_7|seg~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\HEX_7|seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\HEX_7|seg~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\HEX_7|seg~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \rng|one1|always0~0 (
// Equation(s):
// \rng|one1|always0~0_combout  = LCELL((!\KEY[0]~input_o  & \CLOCK_50~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\rng|one1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|always0~0 .lut_mask = 16'h0F00;
defparam \rng|one1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rng|one1|always0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rng|one1|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rng|one1|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \rng|one1|always0~0clkctrl .clock_type = "global clock";
defparam \rng|one1|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N4
cycloneive_lcell_comb \rng|one|always0~0 (
// Equation(s):
// \rng|one|always0~0_combout  = LCELL((!\KEY[0]~input_o  & \CLOCK_50~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\rng|one|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|always0~0 .lut_mask = 16'h0F00;
defparam \rng|one|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rng|one|always0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rng|one|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rng|one|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \rng|one|always0~0clkctrl .clock_type = "global clock";
defparam \rng|one|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N4
cycloneive_lcell_comb \rng|one|q[0]~28 (
// Equation(s):
// \rng|one|q[0]~28_combout  = \rng|one|q [0] $ (VCC)
// \rng|one|q[0]~29  = CARRY(\rng|one|q [0])

	.dataa(gnd),
	.datab(\rng|one|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rng|one|q[0]~28_combout ),
	.cout(\rng|one|q[0]~29 ));
// synopsys translate_off
defparam \rng|one|q[0]~28 .lut_mask = 16'h33CC;
defparam \rng|one|q[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N6
cycloneive_lcell_comb \SW[8]~_wirecell (
// Equation(s):
// \SW[8]~_wirecell_combout  = !\SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\SW[8]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SW[8]~_wirecell .lut_mask = 16'h00FF;
defparam \SW[8]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N28
cycloneive_lcell_comb \rng|one|q[0]~30 (
// Equation(s):
// \rng|one|q[0]~30_combout  = (\SW[8]~input_o ) # (!\rng|one|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rng|one|Equal0~8_combout ),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\rng|one|q[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|q[0]~30 .lut_mask = 16'hFF0F;
defparam \rng|one|q[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y14_N5
dffeas \rng|one|q[0] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[0]~28_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[0] .is_wysiwyg = "true";
defparam \rng|one|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N6
cycloneive_lcell_comb \rng|one|q[1]~31 (
// Equation(s):
// \rng|one|q[1]~31_combout  = (\rng|one|q [1] & (\rng|one|q[0]~29  & VCC)) # (!\rng|one|q [1] & (!\rng|one|q[0]~29 ))
// \rng|one|q[1]~32  = CARRY((!\rng|one|q [1] & !\rng|one|q[0]~29 ))

	.dataa(\rng|one|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[0]~29 ),
	.combout(\rng|one|q[1]~31_combout ),
	.cout(\rng|one|q[1]~32 ));
// synopsys translate_off
defparam \rng|one|q[1]~31 .lut_mask = 16'hA505;
defparam \rng|one|q[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N7
dffeas \rng|one|q[1] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[1]~31_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[1] .is_wysiwyg = "true";
defparam \rng|one|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N8
cycloneive_lcell_comb \rng|one|q[2]~33 (
// Equation(s):
// \rng|one|q[2]~33_combout  = (\rng|one|q [2] & ((GND) # (!\rng|one|q[1]~32 ))) # (!\rng|one|q [2] & (\rng|one|q[1]~32  $ (GND)))
// \rng|one|q[2]~34  = CARRY((\rng|one|q [2]) # (!\rng|one|q[1]~32 ))

	.dataa(gnd),
	.datab(\rng|one|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[1]~32 ),
	.combout(\rng|one|q[2]~33_combout ),
	.cout(\rng|one|q[2]~34 ));
// synopsys translate_off
defparam \rng|one|q[2]~33 .lut_mask = 16'h3CCF;
defparam \rng|one|q[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N9
dffeas \rng|one|q[2] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[2]~33_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[2] .is_wysiwyg = "true";
defparam \rng|one|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N10
cycloneive_lcell_comb \rng|one|q[3]~35 (
// Equation(s):
// \rng|one|q[3]~35_combout  = (\rng|one|q [3] & (\rng|one|q[2]~34  & VCC)) # (!\rng|one|q [3] & (!\rng|one|q[2]~34 ))
// \rng|one|q[3]~36  = CARRY((!\rng|one|q [3] & !\rng|one|q[2]~34 ))

	.dataa(\rng|one|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[2]~34 ),
	.combout(\rng|one|q[3]~35_combout ),
	.cout(\rng|one|q[3]~36 ));
// synopsys translate_off
defparam \rng|one|q[3]~35 .lut_mask = 16'hA505;
defparam \rng|one|q[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N11
dffeas \rng|one|q[3] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[3]~35_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[3] .is_wysiwyg = "true";
defparam \rng|one|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N12
cycloneive_lcell_comb \rng|one|q[4]~37 (
// Equation(s):
// \rng|one|q[4]~37_combout  = (\rng|one|q [4] & ((GND) # (!\rng|one|q[3]~36 ))) # (!\rng|one|q [4] & (\rng|one|q[3]~36  $ (GND)))
// \rng|one|q[4]~38  = CARRY((\rng|one|q [4]) # (!\rng|one|q[3]~36 ))

	.dataa(\rng|one|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[3]~36 ),
	.combout(\rng|one|q[4]~37_combout ),
	.cout(\rng|one|q[4]~38 ));
// synopsys translate_off
defparam \rng|one|q[4]~37 .lut_mask = 16'h5AAF;
defparam \rng|one|q[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N13
dffeas \rng|one|q[4] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[4]~37_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[4] .is_wysiwyg = "true";
defparam \rng|one|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N14
cycloneive_lcell_comb \rng|one|q[5]~39 (
// Equation(s):
// \rng|one|q[5]~39_combout  = (\rng|one|q [5] & (\rng|one|q[4]~38  & VCC)) # (!\rng|one|q [5] & (!\rng|one|q[4]~38 ))
// \rng|one|q[5]~40  = CARRY((!\rng|one|q [5] & !\rng|one|q[4]~38 ))

	.dataa(gnd),
	.datab(\rng|one|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[4]~38 ),
	.combout(\rng|one|q[5]~39_combout ),
	.cout(\rng|one|q[5]~40 ));
// synopsys translate_off
defparam \rng|one|q[5]~39 .lut_mask = 16'hC303;
defparam \rng|one|q[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y14_N15
dffeas \rng|one|q[5] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[5]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[5] .is_wysiwyg = "true";
defparam \rng|one|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N16
cycloneive_lcell_comb \rng|one|q[6]~41 (
// Equation(s):
// \rng|one|q[6]~41_combout  = (\rng|one|q [6] & ((GND) # (!\rng|one|q[5]~40 ))) # (!\rng|one|q [6] & (\rng|one|q[5]~40  $ (GND)))
// \rng|one|q[6]~42  = CARRY((\rng|one|q [6]) # (!\rng|one|q[5]~40 ))

	.dataa(gnd),
	.datab(\rng|one|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[5]~40 ),
	.combout(\rng|one|q[6]~41_combout ),
	.cout(\rng|one|q[6]~42 ));
// synopsys translate_off
defparam \rng|one|q[6]~41 .lut_mask = 16'h3CCF;
defparam \rng|one|q[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N17
dffeas \rng|one|q[6] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[6]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[6] .is_wysiwyg = "true";
defparam \rng|one|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N18
cycloneive_lcell_comb \rng|one|q[7]~43 (
// Equation(s):
// \rng|one|q[7]~43_combout  = (\rng|one|q [7] & (\rng|one|q[6]~42  & VCC)) # (!\rng|one|q [7] & (!\rng|one|q[6]~42 ))
// \rng|one|q[7]~44  = CARRY((!\rng|one|q [7] & !\rng|one|q[6]~42 ))

	.dataa(gnd),
	.datab(\rng|one|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[6]~42 ),
	.combout(\rng|one|q[7]~43_combout ),
	.cout(\rng|one|q[7]~44 ));
// synopsys translate_off
defparam \rng|one|q[7]~43 .lut_mask = 16'hC303;
defparam \rng|one|q[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N19
dffeas \rng|one|q[7] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[7]~43_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[7] .is_wysiwyg = "true";
defparam \rng|one|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N20
cycloneive_lcell_comb \rng|one|q[8]~45 (
// Equation(s):
// \rng|one|q[8]~45_combout  = (\rng|one|q [8] & ((GND) # (!\rng|one|q[7]~44 ))) # (!\rng|one|q [8] & (\rng|one|q[7]~44  $ (GND)))
// \rng|one|q[8]~46  = CARRY((\rng|one|q [8]) # (!\rng|one|q[7]~44 ))

	.dataa(gnd),
	.datab(\rng|one|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[7]~44 ),
	.combout(\rng|one|q[8]~45_combout ),
	.cout(\rng|one|q[8]~46 ));
// synopsys translate_off
defparam \rng|one|q[8]~45 .lut_mask = 16'h3CCF;
defparam \rng|one|q[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N21
dffeas \rng|one|q[8] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[8]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[8] .is_wysiwyg = "true";
defparam \rng|one|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N22
cycloneive_lcell_comb \rng|one|q[9]~47 (
// Equation(s):
// \rng|one|q[9]~47_combout  = (\rng|one|q [9] & (\rng|one|q[8]~46  & VCC)) # (!\rng|one|q [9] & (!\rng|one|q[8]~46 ))
// \rng|one|q[9]~48  = CARRY((!\rng|one|q [9] & !\rng|one|q[8]~46 ))

	.dataa(\rng|one|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[8]~46 ),
	.combout(\rng|one|q[9]~47_combout ),
	.cout(\rng|one|q[9]~48 ));
// synopsys translate_off
defparam \rng|one|q[9]~47 .lut_mask = 16'hA505;
defparam \rng|one|q[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N23
dffeas \rng|one|q[9] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[9]~47_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[9] .is_wysiwyg = "true";
defparam \rng|one|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N24
cycloneive_lcell_comb \rng|one|q[10]~49 (
// Equation(s):
// \rng|one|q[10]~49_combout  = (\rng|one|q [10] & ((GND) # (!\rng|one|q[9]~48 ))) # (!\rng|one|q [10] & (\rng|one|q[9]~48  $ (GND)))
// \rng|one|q[10]~50  = CARRY((\rng|one|q [10]) # (!\rng|one|q[9]~48 ))

	.dataa(gnd),
	.datab(\rng|one|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[9]~48 ),
	.combout(\rng|one|q[10]~49_combout ),
	.cout(\rng|one|q[10]~50 ));
// synopsys translate_off
defparam \rng|one|q[10]~49 .lut_mask = 16'h3CCF;
defparam \rng|one|q[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N25
dffeas \rng|one|q[10] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[10]~49_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[10] .is_wysiwyg = "true";
defparam \rng|one|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N26
cycloneive_lcell_comb \rng|one|q[11]~51 (
// Equation(s):
// \rng|one|q[11]~51_combout  = (\rng|one|q [11] & (\rng|one|q[10]~50  & VCC)) # (!\rng|one|q [11] & (!\rng|one|q[10]~50 ))
// \rng|one|q[11]~52  = CARRY((!\rng|one|q [11] & !\rng|one|q[10]~50 ))

	.dataa(\rng|one|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[10]~50 ),
	.combout(\rng|one|q[11]~51_combout ),
	.cout(\rng|one|q[11]~52 ));
// synopsys translate_off
defparam \rng|one|q[11]~51 .lut_mask = 16'hA505;
defparam \rng|one|q[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N27
dffeas \rng|one|q[11] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[11]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[11] .is_wysiwyg = "true";
defparam \rng|one|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N28
cycloneive_lcell_comb \rng|one|q[12]~53 (
// Equation(s):
// \rng|one|q[12]~53_combout  = (\rng|one|q [12] & ((GND) # (!\rng|one|q[11]~52 ))) # (!\rng|one|q [12] & (\rng|one|q[11]~52  $ (GND)))
// \rng|one|q[12]~54  = CARRY((\rng|one|q [12]) # (!\rng|one|q[11]~52 ))

	.dataa(gnd),
	.datab(\rng|one|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[11]~52 ),
	.combout(\rng|one|q[12]~53_combout ),
	.cout(\rng|one|q[12]~54 ));
// synopsys translate_off
defparam \rng|one|q[12]~53 .lut_mask = 16'h3CCF;
defparam \rng|one|q[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N29
dffeas \rng|one|q[12] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[12]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[12] .is_wysiwyg = "true";
defparam \rng|one|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N30
cycloneive_lcell_comb \rng|one|q[13]~55 (
// Equation(s):
// \rng|one|q[13]~55_combout  = (\rng|one|q [13] & (\rng|one|q[12]~54  & VCC)) # (!\rng|one|q [13] & (!\rng|one|q[12]~54 ))
// \rng|one|q[13]~56  = CARRY((!\rng|one|q [13] & !\rng|one|q[12]~54 ))

	.dataa(\rng|one|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[12]~54 ),
	.combout(\rng|one|q[13]~55_combout ),
	.cout(\rng|one|q[13]~56 ));
// synopsys translate_off
defparam \rng|one|q[13]~55 .lut_mask = 16'hA505;
defparam \rng|one|q[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y14_N31
dffeas \rng|one|q[13] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[13]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[13] .is_wysiwyg = "true";
defparam \rng|one|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N0
cycloneive_lcell_comb \rng|one|q[14]~57 (
// Equation(s):
// \rng|one|q[14]~57_combout  = (\rng|one|q [14] & ((GND) # (!\rng|one|q[13]~56 ))) # (!\rng|one|q [14] & (\rng|one|q[13]~56  $ (GND)))
// \rng|one|q[14]~58  = CARRY((\rng|one|q [14]) # (!\rng|one|q[13]~56 ))

	.dataa(gnd),
	.datab(\rng|one|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[13]~56 ),
	.combout(\rng|one|q[14]~57_combout ),
	.cout(\rng|one|q[14]~58 ));
// synopsys translate_off
defparam \rng|one|q[14]~57 .lut_mask = 16'h3CCF;
defparam \rng|one|q[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N1
dffeas \rng|one|q[14] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[14]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[14] .is_wysiwyg = "true";
defparam \rng|one|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N2
cycloneive_lcell_comb \rng|one|q[15]~59 (
// Equation(s):
// \rng|one|q[15]~59_combout  = (\rng|one|q [15] & (\rng|one|q[14]~58  & VCC)) # (!\rng|one|q [15] & (!\rng|one|q[14]~58 ))
// \rng|one|q[15]~60  = CARRY((!\rng|one|q [15] & !\rng|one|q[14]~58 ))

	.dataa(gnd),
	.datab(\rng|one|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[14]~58 ),
	.combout(\rng|one|q[15]~59_combout ),
	.cout(\rng|one|q[15]~60 ));
// synopsys translate_off
defparam \rng|one|q[15]~59 .lut_mask = 16'hC303;
defparam \rng|one|q[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N3
dffeas \rng|one|q[15] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[15]~59_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[15] .is_wysiwyg = "true";
defparam \rng|one|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N4
cycloneive_lcell_comb \rng|one|q[16]~61 (
// Equation(s):
// \rng|one|q[16]~61_combout  = (\rng|one|q [16] & ((GND) # (!\rng|one|q[15]~60 ))) # (!\rng|one|q [16] & (\rng|one|q[15]~60  $ (GND)))
// \rng|one|q[16]~62  = CARRY((\rng|one|q [16]) # (!\rng|one|q[15]~60 ))

	.dataa(gnd),
	.datab(\rng|one|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[15]~60 ),
	.combout(\rng|one|q[16]~61_combout ),
	.cout(\rng|one|q[16]~62 ));
// synopsys translate_off
defparam \rng|one|q[16]~61 .lut_mask = 16'h3CCF;
defparam \rng|one|q[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N5
dffeas \rng|one|q[16] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[16]~61_combout ),
	.asdata(\SW[8]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[16] .is_wysiwyg = "true";
defparam \rng|one|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N6
cycloneive_lcell_comb \rng|one|q[17]~63 (
// Equation(s):
// \rng|one|q[17]~63_combout  = (\rng|one|q [17] & (\rng|one|q[16]~62  & VCC)) # (!\rng|one|q [17] & (!\rng|one|q[16]~62 ))
// \rng|one|q[17]~64  = CARRY((!\rng|one|q [17] & !\rng|one|q[16]~62 ))

	.dataa(\rng|one|q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[16]~62 ),
	.combout(\rng|one|q[17]~63_combout ),
	.cout(\rng|one|q[17]~64 ));
// synopsys translate_off
defparam \rng|one|q[17]~63 .lut_mask = 16'hA505;
defparam \rng|one|q[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N7
dffeas \rng|one|q[17] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[17]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[17] .is_wysiwyg = "true";
defparam \rng|one|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N8
cycloneive_lcell_comb \rng|one|q[18]~65 (
// Equation(s):
// \rng|one|q[18]~65_combout  = (\rng|one|q [18] & ((GND) # (!\rng|one|q[17]~64 ))) # (!\rng|one|q [18] & (\rng|one|q[17]~64  $ (GND)))
// \rng|one|q[18]~66  = CARRY((\rng|one|q [18]) # (!\rng|one|q[17]~64 ))

	.dataa(gnd),
	.datab(\rng|one|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[17]~64 ),
	.combout(\rng|one|q[18]~65_combout ),
	.cout(\rng|one|q[18]~66 ));
// synopsys translate_off
defparam \rng|one|q[18]~65 .lut_mask = 16'h3CCF;
defparam \rng|one|q[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N9
dffeas \rng|one|q[18] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[18]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[18] .is_wysiwyg = "true";
defparam \rng|one|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N10
cycloneive_lcell_comb \rng|one|q[19]~67 (
// Equation(s):
// \rng|one|q[19]~67_combout  = (\rng|one|q [19] & (\rng|one|q[18]~66  & VCC)) # (!\rng|one|q [19] & (!\rng|one|q[18]~66 ))
// \rng|one|q[19]~68  = CARRY((!\rng|one|q [19] & !\rng|one|q[18]~66 ))

	.dataa(\rng|one|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[18]~66 ),
	.combout(\rng|one|q[19]~67_combout ),
	.cout(\rng|one|q[19]~68 ));
// synopsys translate_off
defparam \rng|one|q[19]~67 .lut_mask = 16'hA505;
defparam \rng|one|q[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N11
dffeas \rng|one|q[19] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[19]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[19] .is_wysiwyg = "true";
defparam \rng|one|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N12
cycloneive_lcell_comb \rng|one|Equal0~5 (
// Equation(s):
// \rng|one|Equal0~5_combout  = (\rng|one|q [18]) # ((\rng|one|q [17]) # ((\rng|one|q [19]) # (\rng|one|q [16])))

	.dataa(\rng|one|q [18]),
	.datab(\rng|one|q [17]),
	.datac(\rng|one|q [19]),
	.datad(\rng|one|q [16]),
	.cin(gnd),
	.combout(\rng|one|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~5 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N12
cycloneive_lcell_comb \rng|one|q[20]~69 (
// Equation(s):
// \rng|one|q[20]~69_combout  = (\rng|one|q [20] & ((GND) # (!\rng|one|q[19]~68 ))) # (!\rng|one|q [20] & (\rng|one|q[19]~68  $ (GND)))
// \rng|one|q[20]~70  = CARRY((\rng|one|q [20]) # (!\rng|one|q[19]~68 ))

	.dataa(\rng|one|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[19]~68 ),
	.combout(\rng|one|q[20]~69_combout ),
	.cout(\rng|one|q[20]~70 ));
// synopsys translate_off
defparam \rng|one|q[20]~69 .lut_mask = 16'h5AAF;
defparam \rng|one|q[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N13
dffeas \rng|one|q[20] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[20]~69_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[20] .is_wysiwyg = "true";
defparam \rng|one|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N14
cycloneive_lcell_comb \rng|one|q[21]~71 (
// Equation(s):
// \rng|one|q[21]~71_combout  = (\rng|one|q [21] & (\rng|one|q[20]~70  & VCC)) # (!\rng|one|q [21] & (!\rng|one|q[20]~70 ))
// \rng|one|q[21]~72  = CARRY((!\rng|one|q [21] & !\rng|one|q[20]~70 ))

	.dataa(gnd),
	.datab(\rng|one|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[20]~70 ),
	.combout(\rng|one|q[21]~71_combout ),
	.cout(\rng|one|q[21]~72 ));
// synopsys translate_off
defparam \rng|one|q[21]~71 .lut_mask = 16'hC303;
defparam \rng|one|q[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N15
dffeas \rng|one|q[21] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[21]~71_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[21] .is_wysiwyg = "true";
defparam \rng|one|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N16
cycloneive_lcell_comb \rng|one|q[22]~73 (
// Equation(s):
// \rng|one|q[22]~73_combout  = (\rng|one|q [22] & ((GND) # (!\rng|one|q[21]~72 ))) # (!\rng|one|q [22] & (\rng|one|q[21]~72  $ (GND)))
// \rng|one|q[22]~74  = CARRY((\rng|one|q [22]) # (!\rng|one|q[21]~72 ))

	.dataa(gnd),
	.datab(\rng|one|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[21]~72 ),
	.combout(\rng|one|q[22]~73_combout ),
	.cout(\rng|one|q[22]~74 ));
// synopsys translate_off
defparam \rng|one|q[22]~73 .lut_mask = 16'h3CCF;
defparam \rng|one|q[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N17
dffeas \rng|one|q[22] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[22]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[22] .is_wysiwyg = "true";
defparam \rng|one|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N18
cycloneive_lcell_comb \rng|one|q[23]~75 (
// Equation(s):
// \rng|one|q[23]~75_combout  = (\rng|one|q [23] & (\rng|one|q[22]~74  & VCC)) # (!\rng|one|q [23] & (!\rng|one|q[22]~74 ))
// \rng|one|q[23]~76  = CARRY((!\rng|one|q [23] & !\rng|one|q[22]~74 ))

	.dataa(gnd),
	.datab(\rng|one|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[22]~74 ),
	.combout(\rng|one|q[23]~75_combout ),
	.cout(\rng|one|q[23]~76 ));
// synopsys translate_off
defparam \rng|one|q[23]~75 .lut_mask = 16'hC303;
defparam \rng|one|q[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N19
dffeas \rng|one|q[23] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[23]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[23] .is_wysiwyg = "true";
defparam \rng|one|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N28
cycloneive_lcell_comb \rng|one|Equal0~6 (
// Equation(s):
// \rng|one|Equal0~6_combout  = (\rng|one|q [20]) # ((\rng|one|q [23]) # ((\rng|one|q [21]) # (\rng|one|q [22])))

	.dataa(\rng|one|q [20]),
	.datab(\rng|one|q [23]),
	.datac(\rng|one|q [21]),
	.datad(\rng|one|q [22]),
	.cin(gnd),
	.combout(\rng|one|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~6 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N20
cycloneive_lcell_comb \rng|one|q[24]~77 (
// Equation(s):
// \rng|one|q[24]~77_combout  = (\rng|one|q [24] & ((GND) # (!\rng|one|q[23]~76 ))) # (!\rng|one|q [24] & (\rng|one|q[23]~76  $ (GND)))
// \rng|one|q[24]~78  = CARRY((\rng|one|q [24]) # (!\rng|one|q[23]~76 ))

	.dataa(gnd),
	.datab(\rng|one|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[23]~76 ),
	.combout(\rng|one|q[24]~77_combout ),
	.cout(\rng|one|q[24]~78 ));
// synopsys translate_off
defparam \rng|one|q[24]~77 .lut_mask = 16'h3CCF;
defparam \rng|one|q[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N21
dffeas \rng|one|q[24] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[24]~77_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[24] .is_wysiwyg = "true";
defparam \rng|one|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N22
cycloneive_lcell_comb \rng|one|q[25]~79 (
// Equation(s):
// \rng|one|q[25]~79_combout  = (\rng|one|q [25] & (\rng|one|q[24]~78  & VCC)) # (!\rng|one|q [25] & (!\rng|one|q[24]~78 ))
// \rng|one|q[25]~80  = CARRY((!\rng|one|q [25] & !\rng|one|q[24]~78 ))

	.dataa(\rng|one|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[24]~78 ),
	.combout(\rng|one|q[25]~79_combout ),
	.cout(\rng|one|q[25]~80 ));
// synopsys translate_off
defparam \rng|one|q[25]~79 .lut_mask = 16'hA505;
defparam \rng|one|q[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N23
dffeas \rng|one|q[25] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[25]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[25] .is_wysiwyg = "true";
defparam \rng|one|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N24
cycloneive_lcell_comb \rng|one|q[26]~81 (
// Equation(s):
// \rng|one|q[26]~81_combout  = (\rng|one|q [26] & ((GND) # (!\rng|one|q[25]~80 ))) # (!\rng|one|q [26] & (\rng|one|q[25]~80  $ (GND)))
// \rng|one|q[26]~82  = CARRY((\rng|one|q [26]) # (!\rng|one|q[25]~80 ))

	.dataa(gnd),
	.datab(\rng|one|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rng|one|q[25]~80 ),
	.combout(\rng|one|q[26]~81_combout ),
	.cout(\rng|one|q[26]~82 ));
// synopsys translate_off
defparam \rng|one|q[26]~81 .lut_mask = 16'h3CCF;
defparam \rng|one|q[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N25
dffeas \rng|one|q[26] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[26]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[26] .is_wysiwyg = "true";
defparam \rng|one|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N26
cycloneive_lcell_comb \rng|one|q[27]~83 (
// Equation(s):
// \rng|one|q[27]~83_combout  = \rng|one|q [27] $ (!\rng|one|q[26]~82 )

	.dataa(\rng|one|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rng|one|q[26]~82 ),
	.combout(\rng|one|q[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|q[27]~83 .lut_mask = 16'hA5A5;
defparam \rng|one|q[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y13_N27
dffeas \rng|one|q[27] (
	.clk(\rng|one|always0~0clkctrl_outclk ),
	.d(\rng|one|q[27]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rng|one|q[0]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one|q[27] .is_wysiwyg = "true";
defparam \rng|one|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N30
cycloneive_lcell_comb \rng|one|Equal0~7 (
// Equation(s):
// \rng|one|Equal0~7_combout  = (\rng|one|q [27]) # ((\rng|one|q [26]) # ((\rng|one|q [25]) # (\rng|one|q [24])))

	.dataa(\rng|one|q [27]),
	.datab(\rng|one|q [26]),
	.datac(\rng|one|q [25]),
	.datad(\rng|one|q [24]),
	.cin(gnd),
	.combout(\rng|one|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~7 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N2
cycloneive_lcell_comb \rng|one|Equal0~3 (
// Equation(s):
// \rng|one|Equal0~3_combout  = (\rng|one|q [15]) # ((\rng|one|q [14]) # ((\rng|one|q [13]) # (\rng|one|q [12])))

	.dataa(\rng|one|q [15]),
	.datab(\rng|one|q [14]),
	.datac(\rng|one|q [13]),
	.datad(\rng|one|q [12]),
	.cin(gnd),
	.combout(\rng|one|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~3 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N18
cycloneive_lcell_comb \rng|one|Equal0~1 (
// Equation(s):
// \rng|one|Equal0~1_combout  = (\rng|one|q [7]) # ((\rng|one|q [5]) # ((\rng|one|q [4]) # (\rng|one|q [6])))

	.dataa(\rng|one|q [7]),
	.datab(\rng|one|q [5]),
	.datac(\rng|one|q [4]),
	.datad(\rng|one|q [6]),
	.cin(gnd),
	.combout(\rng|one|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~1 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N0
cycloneive_lcell_comb \rng|one|Equal0~2 (
// Equation(s):
// \rng|one|Equal0~2_combout  = (\rng|one|q [11]) # ((\rng|one|q [8]) # ((\rng|one|q [9]) # (\rng|one|q [10])))

	.dataa(\rng|one|q [11]),
	.datab(\rng|one|q [8]),
	.datac(\rng|one|q [9]),
	.datad(\rng|one|q [10]),
	.cin(gnd),
	.combout(\rng|one|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~2 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N28
cycloneive_lcell_comb \rng|one|Equal0~0 (
// Equation(s):
// \rng|one|Equal0~0_combout  = (\rng|one|q [0]) # ((\rng|one|q [3]) # ((\rng|one|q [2]) # (\rng|one|q [1])))

	.dataa(\rng|one|q [0]),
	.datab(\rng|one|q [3]),
	.datac(\rng|one|q [2]),
	.datad(\rng|one|q [1]),
	.cin(gnd),
	.combout(\rng|one|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~0 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N8
cycloneive_lcell_comb \rng|one|Equal0~4 (
// Equation(s):
// \rng|one|Equal0~4_combout  = (\rng|one|Equal0~3_combout ) # ((\rng|one|Equal0~1_combout ) # ((\rng|one|Equal0~2_combout ) # (\rng|one|Equal0~0_combout )))

	.dataa(\rng|one|Equal0~3_combout ),
	.datab(\rng|one|Equal0~1_combout ),
	.datac(\rng|one|Equal0~2_combout ),
	.datad(\rng|one|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rng|one|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~4 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N30
cycloneive_lcell_comb \rng|one|Equal0~8 (
// Equation(s):
// \rng|one|Equal0~8_combout  = (\rng|one|Equal0~5_combout ) # ((\rng|one|Equal0~6_combout ) # ((\rng|one|Equal0~7_combout ) # (\rng|one|Equal0~4_combout )))

	.dataa(\rng|one|Equal0~5_combout ),
	.datab(\rng|one|Equal0~6_combout ),
	.datac(\rng|one|Equal0~7_combout ),
	.datad(\rng|one|Equal0~4_combout ),
	.cin(gnd),
	.combout(\rng|one|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one|Equal0~8 .lut_mask = 16'hFFFE;
defparam \rng|one|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N0
cycloneive_lcell_comb \rng|one1|q[0]~0 (
// Equation(s):
// \rng|one1|q[0]~0_combout  = (!\SW[8]~input_o  & ((\rng|one1|Equal0~0_combout ) # (\rng|one|Equal0~8_combout  $ (!\rng|one1|q [0]))))

	.dataa(\rng|one|Equal0~8_combout ),
	.datab(\rng|one1|Equal0~0_combout ),
	.datac(\rng|one1|q [0]),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\rng|one1|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|q[0]~0 .lut_mask = 16'h00ED;
defparam \rng|one1|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N1
dffeas \rng|one1|q[0] (
	.clk(\rng|one1|always0~0clkctrl_outclk ),
	.d(\rng|one1|q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one1|q[0] .is_wysiwyg = "true";
defparam \rng|one1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N18
cycloneive_lcell_comb \rng|one1|q[1]~4 (
// Equation(s):
// \rng|one1|q[1]~4_combout  = (\rng|one1|q[1]~1_combout  & (\rng|one1|q [1] $ (((!\rng|one|Equal0~8_combout  & \rng|one1|q [0])))))

	.dataa(\rng|one|Equal0~8_combout ),
	.datab(\rng|one1|q[1]~1_combout ),
	.datac(\rng|one1|q [1]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\rng|one1|q[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|q[1]~4 .lut_mask = 16'h84C0;
defparam \rng|one1|q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N19
dffeas \rng|one1|q[1] (
	.clk(\rng|one1|always0~0clkctrl_outclk ),
	.d(\rng|one1|q[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one1|q[1] .is_wysiwyg = "true";
defparam \rng|one1|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N0
cycloneive_lcell_comb \rng|one1|Equal0~0 (
// Equation(s):
// \rng|one1|Equal0~0_combout  = (!\rng|one1|q [3] & (\rng|one1|q [1] & (\rng|one1|q [2] & \rng|one1|q [0])))

	.dataa(\rng|one1|q [3]),
	.datab(\rng|one1|q [1]),
	.datac(\rng|one1|q [2]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\rng|one1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|Equal0~0 .lut_mask = 16'h4000;
defparam \rng|one1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N24
cycloneive_lcell_comb \rng|one1|q[1]~1 (
// Equation(s):
// \rng|one1|q[1]~1_combout  = (!\rng|one1|Equal0~0_combout  & !\SW[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rng|one1|Equal0~0_combout ),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\rng|one1|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|q[1]~1 .lut_mask = 16'h000F;
defparam \rng|one1|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N30
cycloneive_lcell_comb \rng|one1|Add0~1 (
// Equation(s):
// \rng|one1|Add0~1_combout  = \rng|one1|q [2] $ (((\rng|one1|q [0] & \rng|one1|q [1])))

	.dataa(gnd),
	.datab(\rng|one1|q [0]),
	.datac(\rng|one1|q [2]),
	.datad(\rng|one1|q [1]),
	.cin(gnd),
	.combout(\rng|one1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|Add0~1 .lut_mask = 16'h3CF0;
defparam \rng|one1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N16
cycloneive_lcell_comb \rng|one1|q[2]~3 (
// Equation(s):
// \rng|one1|q[2]~3_combout  = (\rng|one1|q[1]~1_combout  & ((\rng|one|Equal0~8_combout  & (\rng|one1|q [2])) # (!\rng|one|Equal0~8_combout  & ((\rng|one1|Add0~1_combout )))))

	.dataa(\rng|one|Equal0~8_combout ),
	.datab(\rng|one1|q[1]~1_combout ),
	.datac(\rng|one1|q [2]),
	.datad(\rng|one1|Add0~1_combout ),
	.cin(gnd),
	.combout(\rng|one1|q[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|q[2]~3 .lut_mask = 16'hC480;
defparam \rng|one1|q[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N17
dffeas \rng|one1|q[2] (
	.clk(\rng|one1|always0~0clkctrl_outclk ),
	.d(\rng|one1|q[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one1|q[2] .is_wysiwyg = "true";
defparam \rng|one1|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N2
cycloneive_lcell_comb \rng|one1|Add0~0 (
// Equation(s):
// \rng|one1|Add0~0_combout  = \rng|one1|q [3] $ (((\rng|one1|q [2] & (\rng|one1|q [1] & \rng|one1|q [0]))))

	.dataa(\rng|one1|q [3]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [1]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\rng|one1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|Add0~0 .lut_mask = 16'h6AAA;
defparam \rng|one1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N22
cycloneive_lcell_comb \rng|one1|q[3]~2 (
// Equation(s):
// \rng|one1|q[3]~2_combout  = (\rng|one1|q[1]~1_combout  & ((\rng|one|Equal0~8_combout  & ((\rng|one1|q [3]))) # (!\rng|one|Equal0~8_combout  & (\rng|one1|Add0~0_combout ))))

	.dataa(\rng|one|Equal0~8_combout ),
	.datab(\rng|one1|Add0~0_combout ),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q[1]~1_combout ),
	.cin(gnd),
	.combout(\rng|one1|q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rng|one1|q[3]~2 .lut_mask = 16'hE400;
defparam \rng|one1|q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N23
dffeas \rng|one1|q[3] (
	.clk(\rng|one1|always0~0clkctrl_outclk ),
	.d(\rng|one1|q[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rng|one1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rng|one1|q[3] .is_wysiwyg = "true";
defparam \rng|one1|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N12
cycloneive_lcell_comb \HEX_0|seg[0]~0 (
// Equation(s):
// \HEX_0|seg[0]~0_combout  = (\rng|one1|q [3] & (\rng|one1|q [0] & (\rng|one1|q [1] $ (\rng|one1|q [2])))) # (!\rng|one1|q [3] & (!\rng|one1|q [1] & (\rng|one1|q [2] $ (\rng|one1|q [0]))))

	.dataa(\rng|one1|q [3]),
	.datab(\rng|one1|q [1]),
	.datac(\rng|one1|q [2]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[0]~0 .lut_mask = 16'h2910;
defparam \HEX_0|seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N10
cycloneive_lcell_comb \HEX_0|seg[1]~1 (
// Equation(s):
// \HEX_0|seg[1]~1_combout  = (\rng|one1|q [1] & ((\rng|one1|q [0] & ((\rng|one1|q [3]))) # (!\rng|one1|q [0] & (\rng|one1|q [2])))) # (!\rng|one1|q [1] & (\rng|one1|q [2] & (\rng|one1|q [3] $ (\rng|one1|q [0]))))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[1]~1 .lut_mask = 16'hA4C8;
defparam \HEX_0|seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N6
cycloneive_lcell_comb \HEX_0|seg[2]~2 (
// Equation(s):
// \HEX_0|seg[2]~2_combout  = (\rng|one1|q [3] & (\rng|one1|q [2] & ((\rng|one1|q [1]) # (!\rng|one1|q [0])))) # (!\rng|one1|q [3] & (\rng|one1|q [1] & (!\rng|one1|q [2] & !\rng|one1|q [0])))

	.dataa(\rng|one1|q [3]),
	.datab(\rng|one1|q [1]),
	.datac(\rng|one1|q [2]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[2]~2 .lut_mask = 16'h80A4;
defparam \HEX_0|seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N12
cycloneive_lcell_comb \HEX_0|seg[3]~3 (
// Equation(s):
// \HEX_0|seg[3]~3_combout  = (\rng|one1|q [1] & ((\rng|one1|q [2] & ((\rng|one1|q [0]))) # (!\rng|one1|q [2] & (\rng|one1|q [3] & !\rng|one1|q [0])))) # (!\rng|one1|q [1] & (!\rng|one1|q [3] & (\rng|one1|q [2] $ (\rng|one1|q [0]))))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[3]~3 .lut_mask = 16'h8924;
defparam \HEX_0|seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N6
cycloneive_lcell_comb \HEX_0|seg[4]~4 (
// Equation(s):
// \HEX_0|seg[4]~4_combout  = (\rng|one1|q [1] & (((!\rng|one1|q [3] & \rng|one1|q [0])))) # (!\rng|one1|q [1] & ((\rng|one1|q [2] & (!\rng|one1|q [3])) # (!\rng|one1|q [2] & ((\rng|one1|q [0])))))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[4]~4 .lut_mask = 16'h1F04;
defparam \HEX_0|seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N28
cycloneive_lcell_comb \HEX_0|seg[5]~5 (
// Equation(s):
// \HEX_0|seg[5]~5_combout  = (\rng|one1|q [1] & (!\rng|one1|q [3] & ((\rng|one1|q [0]) # (!\rng|one1|q [2])))) # (!\rng|one1|q [1] & (\rng|one1|q [0] & (\rng|one1|q [2] $ (!\rng|one1|q [3]))))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[5]~5 .lut_mask = 16'h4B02;
defparam \HEX_0|seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N18
cycloneive_lcell_comb \HEX_0|seg[6]~6 (
// Equation(s):
// \HEX_0|seg[6]~6_combout  = (\rng|one1|q [0] & (!\rng|one1|q [3] & (\rng|one1|q [1] $ (!\rng|one1|q [2])))) # (!\rng|one1|q [0] & (!\rng|one1|q [1] & (\rng|one1|q [2] $ (!\rng|one1|q [3]))))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\HEX_0|seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_0|seg[6]~6 .lut_mask = 16'h0941;
defparam \HEX_0|seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N26
cycloneive_lcell_comb \i~0 (
// Equation(s):
// \i~0_combout  = (\rng|one1|q [1]) # ((\rng|one1|q [2]) # ((\rng|one1|q [3]) # (\rng|one1|q [0])))

	.dataa(\rng|one1|q [1]),
	.datab(\rng|one1|q [2]),
	.datac(\rng|one1|q [3]),
	.datad(\rng|one1|q [0]),
	.cin(gnd),
	.combout(\i~0_combout ),
	.cout());
// synopsys translate_off
defparam \i~0 .lut_mask = 16'hFFFE;
defparam \i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N30
cycloneive_lcell_comb \i~2 (
// Equation(s):
// \i~2_combout  = (\i~0_combout  & ((!\i[0]~_Duplicate_1_q ))) # (!\i~0_combout  & (\i[1]~_Duplicate_1_q ))

	.dataa(\i~0_combout ),
	.datab(\i[1]~_Duplicate_1_q ),
	.datac(\i[0]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i~2_combout ),
	.cout());
// synopsys translate_off
defparam \i~2 .lut_mask = 16'h4E4E;
defparam \i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y18_N21
dffeas \i[1]~_Duplicate_1 (
	.clk(\SW[4]~input_o ),
	.d(gnd),
	.asdata(\i~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \i[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N16
cycloneive_lcell_comb \i[0]~1 (
// Equation(s):
// \i[0]~1_combout  = (\SW[0]~input_o  & ((\i~0_combout  & (!\i[1]~_Duplicate_1_q )) # (!\i~0_combout  & ((\i[0]~_Duplicate_1_q )))))

	.dataa(\i~0_combout ),
	.datab(\i[1]~_Duplicate_1_q ),
	.datac(\i[0]~_Duplicate_1_q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\i[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i[0]~1 .lut_mask = 16'h7200;
defparam \i[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N8
cycloneive_lcell_comb \i[0]~_Duplicate_1feeder (
// Equation(s):
// \i[0]~_Duplicate_1feeder_combout  = \i[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i[0]~1_combout ),
	.cin(gnd),
	.combout(\i[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i[0]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \i[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N9
dffeas \i[0]~_Duplicate_1 (
	.clk(\SW[4]~input_o ),
	.d(\i[0]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \i[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\i[0]~_Duplicate_1_q ) # (\i[1]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i[0]~_Duplicate_1_q ),
	.datad(\i[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFFF0;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N6
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\i[0]~_Duplicate_1_q  & \i[1]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i[0]~_Duplicate_1_q ),
	.datad(\i[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'hF000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N25
dffeas \i[0] (
	.clk(\SW[4]~input_o ),
	.d(!\i[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N4
cycloneive_lcell_comb \HEX_3|seg~0 (
// Equation(s):
// \HEX_3|seg~0_combout  = (\i[1]~_Duplicate_1_q ) # (!\i[0]~_Duplicate_1_q )

	.dataa(\i[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HEX_3|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_3|seg~0 .lut_mask = 16'hFF55;
defparam \HEX_3|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X105_Y0_N4
dffeas \i[1] (
	.clk(\SW[4]~input_o ),
	.d(!\i~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N28
cycloneive_lcell_comb \winner~0 (
// Equation(s):
// \winner~0_combout  = (!\i[1]~_Duplicate_1_q  & (\SW[0]~input_o  & !\i[0]~_Duplicate_1_q ))

	.dataa(\i[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\i[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\winner~0_combout ),
	.cout());
// synopsys translate_off
defparam \winner~0 .lut_mask = 16'h0050;
defparam \winner~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N10
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\position_P2~6_combout  & (\position_P2~7_combout  & \position_P2~4_combout ))

	.dataa(\position_P2~6_combout ),
	.datab(gnd),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~4_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hA000;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N8
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (position_P2[0] & (\rng|one1|q [0] $ (VCC))) # (!position_P2[0] & (\rng|one1|q [0] & VCC))
// \Add2~1  = CARRY((position_P2[0] & \rng|one1|q [0]))

	.dataa(position_P2[0]),
	.datab(\rng|one1|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N10
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (position_P2[1] & ((\rng|one1|q [1] & (\Add2~1  & VCC)) # (!\rng|one1|q [1] & (!\Add2~1 )))) # (!position_P2[1] & ((\rng|one1|q [1] & (!\Add2~1 )) # (!\rng|one1|q [1] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((position_P2[1] & (!\rng|one1|q [1] & !\Add2~1 )) # (!position_P2[1] & ((!\Add2~1 ) # (!\rng|one1|q [1]))))

	.dataa(position_P2[1]),
	.datab(\rng|one1|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\Add2~6_combout ) # ((\Add2~4_combout  & ((\Add2~2_combout ) # (\Add2~0_combout ))))

	.dataa(\Add2~2_combout ),
	.datab(\Add2~0_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFEF0;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N28
cycloneive_lcell_comb \position_P2~2 (
// Equation(s):
// \position_P2~2_combout  = (\Add2~8_combout  & (((position_P2[0])))) # (!\Add2~8_combout  & ((\LessThan1~0_combout  & ((position_P2[0]))) # (!\LessThan1~0_combout  & (\Add2~0_combout ))))

	.dataa(\Add2~0_combout ),
	.datab(position_P2[0]),
	.datac(\Add2~8_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\position_P2~2_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~2 .lut_mask = 16'hCCCA;
defparam \position_P2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N14
cycloneive_lcell_comb \position_P2~3 (
// Equation(s):
// \position_P2~3_combout  = (\Add2~10_combout  & ((\Add2~12_combout  & ((\position_P2~2_combout ))) # (!\Add2~12_combout  & (\Add2~0_combout )))) # (!\Add2~10_combout  & (\Add2~0_combout ))

	.dataa(\Add2~0_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~12_combout ),
	.datad(\position_P2~2_combout ),
	.cin(gnd),
	.combout(\position_P2~3_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~3 .lut_mask = 16'hEA2A;
defparam \position_P2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N14
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\position_P2~3_combout  & ((\position_P2~1_combout ) # ((!\position_P2~7_combout  & \position_P2~4_combout )))) # (!\position_P2~3_combout  & (!\position_P2~1_combout  & (\position_P2~7_combout  & !\position_P2~4_combout )))

	.dataa(\position_P2~3_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~4_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h8A98;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N28
cycloneive_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\position_P2~7_combout  & ((\position_P2~4_combout  & ((\position_P2~1_combout ))) # (!\position_P2~4_combout  & (\position_P2~3_combout )))) # (!\position_P2~7_combout  & (\position_P2~3_combout  & (\position_P2~1_combout )))

	.dataa(\position_P2~3_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~4_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hC8A8;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N18
cycloneive_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (!\position_P2~8_combout  & (\Selector13~1_combout  $ (\Selector13~2_combout )))

	.dataa(gnd),
	.datab(\position_P2~8_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\Selector13~2_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'h0330;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N22
cycloneive_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\position_P2~8_combout  & ((!\Selector13~2_combout ) # (!\Selector13~1_combout ))) # (!\position_P2~8_combout  & ((\Selector13~2_combout )))

	.dataa(gnd),
	.datab(\position_P2~8_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\Selector13~2_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'h3FCC;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N20
cycloneive_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = (!\position_P2~6_combout  & (!\position_P2~7_combout  & !\position_P2~4_combout ))

	.dataa(\position_P2~6_combout ),
	.datab(gnd),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~4_combout ),
	.cin(gnd),
	.combout(\Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~6 .lut_mask = 16'h0005;
defparam \Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N4
cycloneive_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\position_P2~1_combout  & (\Selector8~6_combout )) # (!\position_P2~1_combout  & ((\Selector10~0_combout )))

	.dataa(gnd),
	.datab(\Selector8~6_combout ),
	.datac(\position_P2~1_combout ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hCFC0;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N12
cycloneive_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~3_combout  & (\Selector13~5_combout  $ ((\position_P2~9_combout )))) # (!\Selector13~3_combout  & (\Selector13~5_combout  & (\position_P2~9_combout  & \Selector13~4_combout )))

	.dataa(\Selector13~5_combout ),
	.datab(\position_P2~9_combout ),
	.datac(\Selector13~4_combout ),
	.datad(\Selector13~3_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'h6680;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N6
cycloneive_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (\Selector13~6_combout  & (((\Selector13~3_combout  & !\position_P2~6_combout )))) # (!\Selector13~6_combout  & (\position_P2~3_combout ))

	.dataa(\position_P2~3_combout ),
	.datab(\Selector13~3_combout ),
	.datac(\position_P2~6_combout ),
	.datad(\Selector13~6_combout ),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'h0CAA;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N26
cycloneive_lcell_comb \position_P2~10 (
// Equation(s):
// \position_P2~10_combout  = (\SW[0]~input_o  & \Selector13~7_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\Selector13~7_combout ),
	.cin(gnd),
	.combout(\position_P2~10_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~10 .lut_mask = 16'hCC00;
defparam \position_P2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N8
cycloneive_lcell_comb \position_P2[6]~11 (
// Equation(s):
// \position_P2[6]~11_combout  = ((\i[1]~_Duplicate_1_q  & \i[0]~_Duplicate_1_q )) # (!\SW[0]~input_o )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\i[1]~_Duplicate_1_q ),
	.datad(\i[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\position_P2[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2[6]~11 .lut_mask = 16'hF333;
defparam \position_P2[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N27
dffeas \position_P2[0] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[0] .is_wysiwyg = "true";
defparam \position_P2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N12
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((position_P2[2] $ (\rng|one1|q [2] $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((position_P2[2] & ((\rng|one1|q [2]) # (!\Add2~3 ))) # (!position_P2[2] & (\rng|one1|q [2] & !\Add2~3 )))

	.dataa(position_P2[2]),
	.datab(\rng|one1|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N14
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (position_P2[3] & ((\rng|one1|q [3] & (\Add2~5  & VCC)) # (!\rng|one1|q [3] & (!\Add2~5 )))) # (!position_P2[3] & ((\rng|one1|q [3] & (!\Add2~5 )) # (!\rng|one1|q [3] & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((position_P2[3] & (!\rng|one1|q [3] & !\Add2~5 )) # (!position_P2[3] & ((!\Add2~5 ) # (!\rng|one1|q [3]))))

	.dataa(position_P2[3]),
	.datab(\rng|one1|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N2
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\Add2~10_combout  & (\Add2~12_combout  & ((\Add2~8_combout ) # (\LessThan1~0_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~12_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hC080;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N0
cycloneive_lcell_comb \position_P2~8 (
// Equation(s):
// \position_P2~8_combout  = (\LessThan1~1_combout  & (position_P2[3])) # (!\LessThan1~1_combout  & ((\Add2~6_combout )))

	.dataa(position_P2[3]),
	.datab(gnd),
	.datac(\Add2~6_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\position_P2~8_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~8 .lut_mask = 16'hAAF0;
defparam \position_P2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N0
cycloneive_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\position_P2~1_combout  & (!\position_P2~9_combout  & !\position_P2~3_combout ))

	.dataa(gnd),
	.datab(\position_P2~1_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'h000C;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N30
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\position_P2~8_combout  & ((!\Selector11~2_combout ) # (!\Selector10~0_combout )))

	.dataa(\Selector10~0_combout ),
	.datab(\position_P2~8_combout ),
	.datac(gnd),
	.datad(\Selector11~2_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h44CC;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N8
cycloneive_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\position_P2~7_combout  & ((\position_P2~6_combout ) # ((\position_P2~9_combout ) # (\position_P2~4_combout )))) # (!\position_P2~7_combout  & (\position_P2~4_combout  $ (((\position_P2~6_combout  & \position_P2~9_combout )))))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\position_P2~4_combout ),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hBFE8;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N2
cycloneive_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = (\position_P2~9_combout  & (((\Selector10~3_combout ) # (!\position_P2~3_combout )))) # (!\position_P2~9_combout  & (\Selector10~3_combout  $ (((!\position_P2~4_combout  & \position_P2~3_combout )))))

	.dataa(\position_P2~9_combout ),
	.datab(\position_P2~4_combout ),
	.datac(\Selector10~3_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~4 .lut_mask = 16'hE1FA;
defparam \Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N24
cycloneive_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\Selector10~1_combout ) # ((!\Selector10~4_combout  & (\position_P2~6_combout  $ (\position_P2~1_combout ))))

	.dataa(\position_P2~6_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\Selector10~1_combout ),
	.datad(\Selector10~4_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hF0F6;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N22
cycloneive_lcell_comb \position_P2~12 (
// Equation(s):
// \position_P2~12_combout  = (\SW[0]~input_o  & \Selector10~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Selector10~2_combout ),
	.cin(gnd),
	.combout(\position_P2~12_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~12 .lut_mask = 16'hF000;
defparam \position_P2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N23
dffeas \position_P2[3] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[3] .is_wysiwyg = "true";
defparam \position_P2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N16
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (position_P2[4] & (\Add2~7  $ (GND))) # (!position_P2[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((position_P2[4] & !\Add2~7 ))

	.dataa(position_P2[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N18
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (position_P2[5] & (!\Add2~9 )) # (!position_P2[5] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!position_P2[5]))

	.dataa(position_P2[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h5A5F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N6
cycloneive_lcell_comb \position_P2~0 (
// Equation(s):
// \position_P2~0_combout  = (!\Add2~8_combout  & !\LessThan1~0_combout )

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\position_P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~0 .lut_mask = 16'h0033;
defparam \position_P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N4
cycloneive_lcell_comb \position_P2~1 (
// Equation(s):
// \position_P2~1_combout  = (\Add2~10_combout  & ((position_P2[5]) # ((\position_P2~0_combout ) # (!\Add2~12_combout ))))

	.dataa(position_P2[5]),
	.datab(\Add2~10_combout ),
	.datac(\Add2~12_combout ),
	.datad(\position_P2~0_combout ),
	.cin(gnd),
	.combout(\position_P2~1_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~1 .lut_mask = 16'hCC8C;
defparam \position_P2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N30
cycloneive_lcell_comb \Selector8~7 (
// Equation(s):
// \Selector8~7_combout  = (\position_P2~1_combout  & (\position_P2~9_combout  & ((!\Selector8~6_combout ) # (!\position_P2~3_combout ))))

	.dataa(\position_P2~1_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\Selector8~6_combout ),
	.cin(gnd),
	.combout(\Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~7 .lut_mask = 16'h20A0;
defparam \Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N10
cycloneive_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (!\position_P2~1_combout  & (\position_P2~6_combout  & (!\position_P2~8_combout  & \position_P2~3_combout )))

	.dataa(\position_P2~1_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'h0400;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N8
cycloneive_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (\position_P2~7_combout  & (!\position_P2~4_combout  & (!\position_P2~9_combout  & \Selector8~4_combout )))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~4_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\Selector8~4_combout ),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'h0200;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N4
cycloneive_lcell_comb \Selector8~8 (
// Equation(s):
// \Selector8~8_combout  = (\position_P2~1_combout  & (\position_P2~8_combout  & ((\position_P2~3_combout ) # (!\Selector10~0_combout ))))

	.dataa(\position_P2~1_combout ),
	.datab(\position_P2~8_combout ),
	.datac(\Selector10~0_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~8 .lut_mask = 16'h8808;
defparam \Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N14
cycloneive_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\position_P2~4_combout  & (((!\position_P2~3_combout ) # (!\position_P2~8_combout )) # (!\position_P2~6_combout ))) # (!\position_P2~4_combout  & ((\position_P2~6_combout ) # ((\position_P2~8_combout ) # (\position_P2~3_combout 
// ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'h7FFE;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N2
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\position_P2~3_combout ) # ((\position_P2~7_combout  & ((\position_P2~6_combout ))) # (!\position_P2~7_combout  & (\position_P2~4_combout )))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hFFCA;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N12
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\position_P2~1_combout  & (!\position_P2~8_combout  & (!\position_P2~9_combout  & \Selector8~0_combout )))

	.dataa(\position_P2~1_combout ),
	.datab(\position_P2~8_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h0200;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N28
cycloneive_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (\Selector8~1_combout ) # ((\position_P2~9_combout  & (\position_P2~7_combout  & !\Selector8~2_combout )))

	.dataa(\position_P2~9_combout ),
	.datab(\position_P2~7_combout ),
	.datac(\Selector8~2_combout ),
	.datad(\Selector8~1_combout ),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hFF08;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N6
cycloneive_lcell_comb \Selector8~9 (
// Equation(s):
// \Selector8~9_combout  = (\Selector8~7_combout ) # ((\Selector8~5_combout ) # ((\Selector8~8_combout ) # (\Selector8~3_combout )))

	.dataa(\Selector8~7_combout ),
	.datab(\Selector8~5_combout ),
	.datac(\Selector8~8_combout ),
	.datad(\Selector8~3_combout ),
	.cin(gnd),
	.combout(\Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~9 .lut_mask = 16'hFFFE;
defparam \Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N4
cycloneive_lcell_comb \position_P2~15 (
// Equation(s):
// \position_P2~15_combout  = (\SW[0]~input_o  & \Selector8~9_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\Selector8~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\position_P2~15_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~15 .lut_mask = 16'hC0C0;
defparam \position_P2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N5
dffeas \position_P2[5] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[5] .is_wysiwyg = "true";
defparam \position_P2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N20
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = \Add2~11  $ (!position_P2[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(position_P2[6]),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hF00F;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N26
cycloneive_lcell_comb \Selector9~9 (
// Equation(s):
// \Selector9~9_combout  = (!\position_P2~1_combout  & ((\LessThan1~1_combout  & (!position_P2[6])) # (!\LessThan1~1_combout  & ((!\Add2~12_combout )))))

	.dataa(position_P2[6]),
	.datab(\Add2~12_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(\position_P2~1_combout ),
	.cin(gnd),
	.combout(\Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~9 .lut_mask = 16'h0053;
defparam \Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N14
cycloneive_lcell_comb \Selector9~7 (
// Equation(s):
// \Selector9~7_combout  = (\position_P2~7_combout  & ((\position_P2~8_combout ) # ((\position_P2~6_combout ) # (\position_P2~3_combout ))))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~8_combout ),
	.datac(\position_P2~6_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~7 .lut_mask = 16'hAAA8;
defparam \Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N24
cycloneive_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (!\position_P2~6_combout  & (\position_P2~8_combout  & (!\position_P2~7_combout  & !\position_P2~3_combout )))

	.dataa(\position_P2~6_combout ),
	.datab(\position_P2~8_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'h0004;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N16
cycloneive_lcell_comb \Selector9~8 (
// Equation(s):
// \Selector9~8_combout  = (\Selector9~9_combout  & (!\position_P2~4_combout  & ((\Selector9~6_combout )))) # (!\Selector9~9_combout  & (((\Selector9~7_combout ))))

	.dataa(\Selector9~9_combout ),
	.datab(\position_P2~4_combout ),
	.datac(\Selector9~7_combout ),
	.datad(\Selector9~6_combout ),
	.cin(gnd),
	.combout(\Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~8 .lut_mask = 16'h7250;
defparam \Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N0
cycloneive_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = (!\position_P2~4_combout  & (\position_P2~6_combout  & (\position_P2~3_combout  $ (\position_P2~8_combout ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~6_combout ),
	.cin(gnd),
	.combout(\Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~3 .lut_mask = 16'h1400;
defparam \Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N16
cycloneive_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (!\position_P2~4_combout  & (\position_P2~7_combout  & \position_P2~1_combout ))

	.dataa(\position_P2~4_combout ),
	.datab(gnd),
	.datac(\position_P2~7_combout ),
	.datad(\position_P2~1_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'h5000;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N18
cycloneive_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (\Selector9~2_combout ) # ((\position_P2~7_combout  & (!\Selector9~3_combout  & \Selector9~9_combout )))

	.dataa(\position_P2~7_combout ),
	.datab(\Selector9~3_combout ),
	.datac(\Selector9~9_combout ),
	.datad(\Selector9~2_combout ),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hFF20;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N0
cycloneive_lcell_comb \position_P2~16 (
// Equation(s):
// \position_P2~16_combout  = (\SW[0]~input_o  & ((\Selector9~8_combout ) # ((\Selector9~4_combout ) # (\Selector9~5_combout ))))

	.dataa(\Selector9~8_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Selector9~4_combout ),
	.datad(\Selector9~5_combout ),
	.cin(gnd),
	.combout(\position_P2~16_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~16 .lut_mask = 16'hCCC8;
defparam \position_P2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N1
dffeas \position_P2[4] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[4] .is_wysiwyg = "true";
defparam \position_P2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N8
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\Add2~12_combout  & \Add2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~12_combout ),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hF000;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N26
cycloneive_lcell_comb \position_P2~7 (
// Equation(s):
// \position_P2~7_combout  = (\LessThan1~2_combout  & (position_P2[4] & ((\Add2~8_combout ) # (\LessThan1~0_combout )))) # (!\LessThan1~2_combout  & (\Add2~8_combout ))

	.dataa(\Add2~8_combout ),
	.datab(position_P2[4]),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\position_P2~7_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~7 .lut_mask = 16'hCA8A;
defparam \position_P2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N24
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\position_P2~1_combout  & (!\position_P2~8_combout  & (\position_P2~9_combout  & \position_P2~3_combout ))) # (!\position_P2~1_combout  & (\position_P2~8_combout  & (!\position_P2~9_combout  & !\position_P2~3_combout )))

	.dataa(\position_P2~1_combout ),
	.datab(\position_P2~8_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\position_P2~3_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h2004;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N22
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (!\position_P2~7_combout  & ((\position_P2~6_combout ) # ((!\position_P2~4_combout  & \Selector11~0_combout ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'h0D0C;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N26
cycloneive_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (\position_P2~3_combout  & (!\position_P2~1_combout  & (\position_P2~9_combout  $ (!\position_P2~8_combout ))))

	.dataa(\position_P2~3_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\position_P2~9_combout ),
	.datad(\position_P2~8_combout ),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'h2002;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N16
cycloneive_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\position_P2~8_combout  & (((!\Selector11~3_combout  & !\Selector11~2_combout )) # (!\position_P2~4_combout ))) # (!\position_P2~8_combout  & ((\position_P2~4_combout ) # ((!\Selector11~3_combout ))))

	.dataa(\position_P2~8_combout ),
	.datab(\position_P2~4_combout ),
	.datac(\Selector11~3_combout ),
	.datad(\Selector11~2_combout ),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'h676F;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N0
cycloneive_lcell_comb \position_P2~13 (
// Equation(s):
// \position_P2~13_combout  = (\SW[0]~input_o  & ((\Selector11~1_combout ) # ((\position_P2~6_combout  & \Selector11~4_combout ))))

	.dataa(\Selector11~1_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\position_P2~6_combout ),
	.datad(\Selector11~4_combout ),
	.cin(gnd),
	.combout(\position_P2~13_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~13 .lut_mask = 16'hC888;
defparam \position_P2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N1
dffeas \position_P2[2] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[2] .is_wysiwyg = "true";
defparam \position_P2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N28
cycloneive_lcell_comb \position_P2~5 (
// Equation(s):
// \position_P2~5_combout  = (\Add2~8_combout  & (((position_P2[2])))) # (!\Add2~8_combout  & ((\LessThan1~0_combout  & ((position_P2[2]))) # (!\LessThan1~0_combout  & (\Add2~4_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~8_combout ),
	.datac(position_P2[2]),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\position_P2~5_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~5 .lut_mask = 16'hF0E2;
defparam \position_P2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N22
cycloneive_lcell_comb \position_P2~6 (
// Equation(s):
// \position_P2~6_combout  = (\Add2~10_combout  & ((\Add2~12_combout  & ((\position_P2~5_combout ))) # (!\Add2~12_combout  & (\Add2~4_combout )))) # (!\Add2~10_combout  & (\Add2~4_combout ))

	.dataa(\Add2~4_combout ),
	.datab(\Add2~10_combout ),
	.datac(\Add2~12_combout ),
	.datad(\position_P2~5_combout ),
	.cin(gnd),
	.combout(\position_P2~6_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~6 .lut_mask = 16'hEA2A;
defparam \position_P2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N4
cycloneive_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\position_P2~7_combout  & (!\position_P2~3_combout  & (\position_P2~1_combout  $ (\position_P2~9_combout )))) # (!\position_P2~7_combout  & (\position_P2~1_combout  & (\position_P2~3_combout  $ (!\position_P2~9_combout ))))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~1_combout ),
	.datad(\position_P2~9_combout ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'h4230;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N2
cycloneive_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\position_P2~9_combout ) # ((\position_P2~7_combout  & ((\position_P2~1_combout ) # (!\position_P2~3_combout ))) # (!\position_P2~7_combout  & (\position_P2~3_combout )))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~1_combout ),
	.datad(\position_P2~9_combout ),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hFFE6;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N10
cycloneive_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\position_P2~6_combout  & ((\Selector12~4_combout ))) # (!\position_P2~6_combout  & (\Selector12~5_combout ))

	.dataa(gnd),
	.datab(\position_P2~6_combout ),
	.datac(\Selector12~5_combout ),
	.datad(\Selector12~4_combout ),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'hFC30;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N24
cycloneive_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = (\position_P2~4_combout  & (!\position_P2~6_combout )) # (!\position_P2~4_combout  & (!\position_P2~8_combout  & (\position_P2~6_combout  $ (\Selector12~6_combout ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\Selector12~6_combout ),
	.cin(gnd),
	.combout(\Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~7 .lut_mask = 16'h2326;
defparam \Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N16
cycloneive_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\position_P2~3_combout  & (\position_P2~9_combout  & (\position_P2~7_combout  $ (!\position_P2~8_combout ))))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~9_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'h8400;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N22
cycloneive_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = (!\Selector12~3_combout  & ((\LessThan1~1_combout  & ((position_P2[1]))) # (!\LessThan1~1_combout  & (\Add2~2_combout ))))

	.dataa(\LessThan1~1_combout ),
	.datab(\Add2~2_combout ),
	.datac(position_P2[1]),
	.datad(\Selector12~3_combout ),
	.cin(gnd),
	.combout(\Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~8 .lut_mask = 16'h00E4;
defparam \Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N18
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\position_P2~4_combout  & ((\position_P2~1_combout ) # ((\Selector9~9_combout  & \Selector9~6_combout )))) # (!\position_P2~4_combout  & (((\Selector9~9_combout  & \Selector9~6_combout ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\Selector9~9_combout ),
	.datad(\Selector9~6_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hF888;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N14
cycloneive_lcell_comb \position_P2~14 (
// Equation(s):
// \position_P2~14_combout  = (\SW[0]~input_o  & ((\Selector12~7_combout ) # ((\Selector12~8_combout ) # (\Selector12~2_combout ))))

	.dataa(\Selector12~7_combout ),
	.datab(\Selector12~8_combout ),
	.datac(\Selector12~2_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\position_P2~14_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~14 .lut_mask = 16'hFE00;
defparam \position_P2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N15
dffeas \position_P2[1] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[1] .is_wysiwyg = "true";
defparam \position_P2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N26
cycloneive_lcell_comb \position_P2~4 (
// Equation(s):
// \position_P2~4_combout  = (\LessThan1~1_combout  & (position_P2[1])) # (!\LessThan1~1_combout  & ((\Add2~2_combout )))

	.dataa(position_P2[1]),
	.datab(gnd),
	.datac(\Add2~2_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\position_P2~4_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~4 .lut_mask = 16'hAAF0;
defparam \position_P2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N12
cycloneive_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\position_P2~4_combout  & (\position_P2~1_combout  & (!\position_P2~8_combout  & !\position_P2~6_combout ))) # (!\position_P2~4_combout  & (!\position_P2~1_combout  & (\position_P2~8_combout  & \position_P2~6_combout )))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~1_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~6_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h1008;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N30
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\position_P2~7_combout  & ((\LessThan1~1_combout  & ((!position_P2[0]))) # (!\LessThan1~1_combout  & (!\Add2~0_combout ))))

	.dataa(\Add2~0_combout ),
	.datab(position_P2[0]),
	.datac(\position_P2~7_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h3050;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N18
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\position_P2~8_combout  & ((\position_P2~4_combout  & (\position_P2~3_combout  & \position_P2~6_combout )) # (!\position_P2~4_combout  & (!\position_P2~3_combout  & !\position_P2~6_combout ))))

	.dataa(\position_P2~4_combout ),
	.datab(\position_P2~3_combout ),
	.datac(\position_P2~8_combout ),
	.datad(\position_P2~6_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h8010;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N20
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\position_P2~9_combout  & (((\position_P2~1_combout ) # (!\Selector7~0_combout )) # (!\position_P2~7_combout )))

	.dataa(\position_P2~7_combout ),
	.datab(\position_P2~9_combout ),
	.datac(\position_P2~1_combout ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hC4CC;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N6
cycloneive_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\Selector7~1_combout ) # ((\Selector7~2_combout  & (!\position_P2~9_combout  & \Selector13~0_combout )))

	.dataa(\Selector7~2_combout ),
	.datab(\position_P2~9_combout ),
	.datac(\Selector13~0_combout ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hFF20;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N2
cycloneive_lcell_comb \position_P2~17 (
// Equation(s):
// \position_P2~17_combout  = (\Selector7~3_combout  & \SW[0]~input_o )

	.dataa(\Selector7~3_combout ),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\position_P2~17_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~17 .lut_mask = 16'hA0A0;
defparam \position_P2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N3
dffeas \position_P2[6] (
	.clk(\SW[4]~input_o ),
	.d(\position_P2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\position_P2[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P2[6] .is_wysiwyg = "true";
defparam \position_P2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N30
cycloneive_lcell_comb \position_P2~9 (
// Equation(s):
// \position_P2~9_combout  = (\LessThan1~1_combout  & (position_P2[6])) # (!\LessThan1~1_combout  & ((\Add2~12_combout )))

	.dataa(gnd),
	.datab(position_P2[6]),
	.datac(\Add2~12_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\position_P2~9_combout ),
	.cout());
// synopsys translate_off
defparam \position_P2~9 .lut_mask = 16'hCCF0;
defparam \position_P2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N20
cycloneive_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (\position_P2~9_combout  & (\position_P2~4_combout  & ((\position_P2~7_combout ) # (\Selector8~4_combout ))))

	.dataa(\position_P2~9_combout ),
	.datab(\position_P2~4_combout ),
	.datac(\position_P2~7_combout ),
	.datad(\Selector8~4_combout ),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'h8880;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N26
cycloneive_lcell_comb \winner~4 (
// Equation(s):
// \winner~4_combout  = (!\Selector9~5_combout  & (!\Selector9~4_combout  & (!\Selector9~8_combout  & \Selector8~9_combout )))

	.dataa(\Selector9~5_combout ),
	.datab(\Selector9~4_combout ),
	.datac(\Selector9~8_combout ),
	.datad(\Selector8~9_combout ),
	.cin(gnd),
	.combout(\winner~4_combout ),
	.cout());
// synopsys translate_off
defparam \winner~4 .lut_mask = 16'h0100;
defparam \winner~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N18
cycloneive_lcell_comb \winner~5 (
// Equation(s):
// \winner~5_combout  = (\Equal2~0_combout  & ((\Selector11~1_combout ) # ((\position_P2~6_combout  & \Selector11~4_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\position_P2~6_combout ),
	.datac(\Selector11~4_combout ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\winner~5_combout ),
	.cout());
// synopsys translate_off
defparam \winner~5 .lut_mask = 16'hAA80;
defparam \winner~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N16
cycloneive_lcell_comb \winner~6 (
// Equation(s):
// \winner~6_combout  = (!\Selector12~2_combout  & (!\Selector12~8_combout  & (!\Selector12~7_combout  & \winner~5_combout )))

	.dataa(\Selector12~2_combout ),
	.datab(\Selector12~8_combout ),
	.datac(\Selector12~7_combout ),
	.datad(\winner~5_combout ),
	.cin(gnd),
	.combout(\winner~6_combout ),
	.cout());
// synopsys translate_off
defparam \winner~6 .lut_mask = 16'h0100;
defparam \winner~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N26
cycloneive_lcell_comb \winner~7 (
// Equation(s):
// \winner~7_combout  = (\Selector7~3_combout  & (!\Selector10~2_combout  & (!\Selector13~7_combout  & \winner~6_combout )))

	.dataa(\Selector7~3_combout ),
	.datab(\Selector10~2_combout ),
	.datac(\Selector13~7_combout ),
	.datad(\winner~6_combout ),
	.cin(gnd),
	.combout(\winner~7_combout ),
	.cout());
// synopsys translate_off
defparam \winner~7 .lut_mask = 16'h0200;
defparam \winner~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N6
cycloneive_lcell_comb \position_P1~15 (
// Equation(s):
// \position_P1~15_combout  = (\SW[0]~input_o  & \Selector1~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Selector1~9_combout ),
	.cin(gnd),
	.combout(\position_P1~15_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~15 .lut_mask = 16'hF000;
defparam \position_P1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N20
cycloneive_lcell_comb \winner~9 (
// Equation(s):
// \winner~9_combout  = (\SW[0]~input_o  & ((\i[0]~_Duplicate_1_q ) # (\i[1]~_Duplicate_1_q )))

	.dataa(\SW[0]~input_o ),
	.datab(\i[0]~_Duplicate_1_q ),
	.datac(\i[1]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\winner~9_combout ),
	.cout());
// synopsys translate_off
defparam \winner~9 .lut_mask = 16'hA8A8;
defparam \winner~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N7
dffeas \position_P1[5] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[5] .is_wysiwyg = "true";
defparam \position_P1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N8
cycloneive_lcell_comb \position_P1~4 (
// Equation(s):
// \position_P1~4_combout  = (\LessThan0~1_combout  & ((position_P1[1]))) # (!\LessThan0~1_combout  & (\Add0~2_combout ))

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(position_P1[1]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\position_P1~4_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~4 .lut_mask = 16'hF0AA;
defparam \position_P1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N30
cycloneive_lcell_comb \position_P1~9 (
// Equation(s):
// \position_P1~9_combout  = (\LessThan0~1_combout  & ((position_P1[3]))) # (!\LessThan0~1_combout  & (\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(position_P1[3]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\position_P1~9_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~9 .lut_mask = 16'hF0CC;
defparam \position_P1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N26
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\position_P1~1_combout  & (!\position_P1~10_combout  & !\position_P1~3_combout ))

	.dataa(\position_P1~1_combout ),
	.datab(gnd),
	.datac(\position_P1~10_combout ),
	.datad(\position_P1~3_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'h000A;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N12
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (!\position_P1~1_combout  & (\position_P1~3_combout  & (\position_P1~9_combout  $ (!\position_P1~10_combout ))))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~9_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\position_P1~3_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h4100;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N2
cycloneive_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\position_P1~4_combout  & (((!\Selector4~2_combout  & !\Selector4~3_combout )) # (!\position_P1~9_combout ))) # (!\position_P1~4_combout  & ((\position_P1~9_combout ) # ((!\Selector4~3_combout ))))

	.dataa(\position_P1~4_combout ),
	.datab(\position_P1~9_combout ),
	.datac(\Selector4~2_combout ),
	.datad(\Selector4~3_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'h667F;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N30
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\position_P1~1_combout  & (!\position_P1~9_combout  & (\position_P1~10_combout  & \position_P1~3_combout ))) # (!\position_P1~1_combout  & (\position_P1~9_combout  & (!\position_P1~10_combout  & !\position_P1~3_combout )))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~9_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\position_P1~3_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h2004;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N0
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\position_P1~8_combout  & ((\LessThan0~1_combout  & ((!position_P1[1]))) # (!\LessThan0~1_combout  & (!\Add0~2_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(position_P1[1]),
	.datac(\position_P1~8_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0305;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N4
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\position_P1~6_combout  & (((\Selector4~0_combout  & \Selector3~1_combout )) # (!\position_P1~8_combout ))) # (!\position_P1~6_combout  & (((\Selector4~0_combout  & \Selector3~1_combout ))))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\Selector4~0_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hF222;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N0
cycloneive_lcell_comb \position_P1~13 (
// Equation(s):
// \position_P1~13_combout  = (\SW[0]~input_o  & ((\Selector4~1_combout ) # ((\Selector4~4_combout  & \position_P1~6_combout ))))

	.dataa(\Selector4~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Selector4~1_combout ),
	.datad(\position_P1~6_combout ),
	.cin(gnd),
	.combout(\position_P1~13_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~13 .lut_mask = 16'hC8C0;
defparam \position_P1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N1
dffeas \position_P1[2] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[2] .is_wysiwyg = "true";
defparam \position_P1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N12
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (position_P1[0] & (\rng|one1|q [0] $ (VCC))) # (!position_P1[0] & (\rng|one1|q [0] & VCC))
// \Add0~1  = CARRY((position_P1[0] & \rng|one1|q [0]))

	.dataa(position_P1[0]),
	.datab(\rng|one1|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\rng|one1|q [1] & ((position_P1[1] & (\Add0~1  & VCC)) # (!position_P1[1] & (!\Add0~1 )))) # (!\rng|one1|q [1] & ((position_P1[1] & (!\Add0~1 )) # (!position_P1[1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\rng|one1|q [1] & (!position_P1[1] & !\Add0~1 )) # (!\rng|one1|q [1] & ((!\Add0~1 ) # (!position_P1[1]))))

	.dataa(\rng|one1|q [1]),
	.datab(position_P1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N16
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((position_P1[2] $ (\rng|one1|q [2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((position_P1[2] & ((\rng|one1|q [2]) # (!\Add0~3 ))) # (!position_P1[2] & (\rng|one1|q [2] & !\Add0~3 )))

	.dataa(position_P1[2]),
	.datab(\rng|one1|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N18
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\rng|one1|q [3] & ((position_P1[3] & (\Add0~5  & VCC)) # (!position_P1[3] & (!\Add0~5 )))) # (!\rng|one1|q [3] & ((position_P1[3] & (!\Add0~5 )) # (!position_P1[3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\rng|one1|q [3] & (!position_P1[3] & !\Add0~5 )) # (!\rng|one1|q [3] & ((!\Add0~5 ) # (!position_P1[3]))))

	.dataa(\rng|one1|q [3]),
	.datab(position_P1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Add0~6_combout ) # ((\Add0~4_combout  & ((\Add0~0_combout ) # (\Add0~2_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~6_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFECC;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N2
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Add0~10_combout  & (\Add0~12_combout  & ((\Add0~8_combout ) # (\LessThan0~0_combout ))))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~8_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h8880;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N10
cycloneive_lcell_comb \position_P1~10 (
// Equation(s):
// \position_P1~10_combout  = (\LessThan0~1_combout  & ((position_P1[6]))) # (!\LessThan0~1_combout  & (\Add0~12_combout ))

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(position_P1[6]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\position_P1~10_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~10 .lut_mask = 16'hF0CC;
defparam \position_P1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N22
cycloneive_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\position_P1~9_combout  & (\position_P1~10_combout )) # (!\position_P1~9_combout  & (\position_P1~8_combout  & (\position_P1~10_combout  $ (\position_P1~4_combout ))))

	.dataa(\position_P1~10_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\position_P1~4_combout ),
	.datad(\position_P1~9_combout ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hAA48;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N16
cycloneive_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\position_P1~10_combout  & ((\position_P1~9_combout ) # ((!\position_P1~8_combout  & \position_P1~4_combout )))) # (!\position_P1~10_combout  & (\position_P1~8_combout  & (!\position_P1~4_combout  & !\position_P1~9_combout )))

	.dataa(\position_P1~10_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\position_P1~4_combout ),
	.datad(\position_P1~9_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hAA24;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N12
cycloneive_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\position_P1~1_combout  & (!\position_P1~10_combout  & (\Selector6~4_combout  & !\Selector6~3_combout ))) # (!\position_P1~1_combout  & ((\Selector6~4_combout  & (\position_P1~10_combout )) # (!\Selector6~4_combout  & 
// ((\Selector6~3_combout )))))

	.dataa(\position_P1~10_combout ),
	.datab(\position_P1~1_combout ),
	.datac(\Selector6~4_combout ),
	.datad(\Selector6~3_combout ),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'h2360;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N22
cycloneive_lcell_comb \Selector6~9 (
// Equation(s):
// \Selector6~9_combout  = (\position_P1~6_combout  & (((\position_P1~8_combout  & \position_P1~4_combout )) # (!\position_P1~9_combout )))

	.dataa(\position_P1~9_combout ),
	.datab(\position_P1~6_combout ),
	.datac(\position_P1~8_combout ),
	.datad(\position_P1~4_combout ),
	.cin(gnd),
	.combout(\Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~9 .lut_mask = 16'hC444;
defparam \Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N2
cycloneive_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = (\Selector6~4_combout  & (!\Selector6~3_combout  & ((\position_P1~10_combout ) # (\position_P1~1_combout )))) # (!\Selector6~4_combout  & (\position_P1~10_combout  & (\position_P1~1_combout )))

	.dataa(\position_P1~10_combout ),
	.datab(\position_P1~1_combout ),
	.datac(\Selector6~4_combout ),
	.datad(\Selector6~3_combout ),
	.cin(gnd),
	.combout(\Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~6 .lut_mask = 16'h08E8;
defparam \Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N10
cycloneive_lcell_comb \Selector6~7 (
// Equation(s):
// \Selector6~7_combout  = (\Selector6~6_combout  & ((\Selector6~5_combout ) # (\Selector3~1_combout )))

	.dataa(\Selector6~5_combout ),
	.datab(\Selector3~1_combout ),
	.datac(gnd),
	.datad(\Selector6~6_combout ),
	.cin(gnd),
	.combout(\Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~7 .lut_mask = 16'hEE00;
defparam \Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N20
cycloneive_lcell_comb \Selector6~8 (
// Equation(s):
// \Selector6~8_combout  = (\Selector6~9_combout  & (\position_P1~3_combout  & ((\Selector6~7_combout ) # (!\Selector6~5_combout )))) # (!\Selector6~9_combout  & ((\Selector6~7_combout  & (\Selector6~5_combout )) # (!\Selector6~7_combout  & 
// ((\position_P1~3_combout )))))

	.dataa(\Selector6~5_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\Selector6~9_combout ),
	.datad(\Selector6~7_combout ),
	.cin(gnd),
	.combout(\Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~8 .lut_mask = 16'hCA4C;
defparam \Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N16
cycloneive_lcell_comb \position_P1~11 (
// Equation(s):
// \position_P1~11_combout  = (\SW[0]~input_o  & \Selector6~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Selector6~8_combout ),
	.cin(gnd),
	.combout(\position_P1~11_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~11 .lut_mask = 16'hF000;
defparam \position_P1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N17
dffeas \position_P1[0] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[0] .is_wysiwyg = "true";
defparam \position_P1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N10
cycloneive_lcell_comb \position_P1~2 (
// Equation(s):
// \position_P1~2_combout  = (\Add0~8_combout  & (position_P1[0])) # (!\Add0~8_combout  & ((\LessThan0~0_combout  & (position_P1[0])) # (!\LessThan0~0_combout  & ((\Add0~0_combout )))))

	.dataa(position_P1[0]),
	.datab(\Add0~8_combout ),
	.datac(\Add0~0_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\position_P1~2_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~2 .lut_mask = 16'hAAB8;
defparam \position_P1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N8
cycloneive_lcell_comb \position_P1~3 (
// Equation(s):
// \position_P1~3_combout  = (\Add0~10_combout  & ((\Add0~12_combout  & ((\position_P1~2_combout ))) # (!\Add0~12_combout  & (\Add0~0_combout )))) # (!\Add0~10_combout  & (((\Add0~0_combout ))))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~0_combout ),
	.datad(\position_P1~2_combout ),
	.cin(gnd),
	.combout(\position_P1~3_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~3 .lut_mask = 16'hF870;
defparam \position_P1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N18
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\position_P1~1_combout  & (!\position_P1~6_combout  & (\position_P1~8_combout  $ (\position_P1~10_combout )))) # (!\position_P1~1_combout  & (\position_P1~10_combout  & ((\position_P1~6_combout ) # (\position_P1~8_combout ))))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~6_combout ),
	.datac(\position_P1~8_combout ),
	.datad(\position_P1~10_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'h5620;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N24
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\position_P1~6_combout  & ((\position_P1~8_combout  & (!\position_P1~1_combout )) # (!\position_P1~8_combout  & ((!\position_P1~10_combout ))))) # (!\position_P1~6_combout  & (\position_P1~1_combout  & (!\position_P1~8_combout )))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~6_combout ),
	.datac(\position_P1~8_combout ),
	.datad(\position_P1~10_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h424E;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N6
cycloneive_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\position_P1~3_combout  & (\Selector5~2_combout  & (\position_P1~8_combout  $ (!\Selector5~1_combout ))))

	.dataa(\position_P1~3_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\Selector5~2_combout ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'h8020;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N8
cycloneive_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Selector5~1_combout  & (\position_P1~3_combout  $ (((!\position_P1~8_combout  & !\Selector5~2_combout ))))) # (!\Selector5~1_combout  & (!\position_P1~3_combout  & (\position_P1~8_combout  & \Selector5~2_combout )))

	.dataa(\position_P1~3_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\Selector5~2_combout ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hA940;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N30
cycloneive_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\position_P1~9_combout  & (!\Selector5~4_combout  & \Selector5~3_combout )) # (!\position_P1~9_combout  & (\Selector5~4_combout ))

	.dataa(\position_P1~9_combout ),
	.datab(gnd),
	.datac(\Selector5~4_combout ),
	.datad(\Selector5~3_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h5A50;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N26
cycloneive_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\position_P1~9_combout  & (!\position_P1~8_combout  & (!\position_P1~3_combout  & !\position_P1~6_combout )))

	.dataa(\position_P1~9_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\position_P1~3_combout ),
	.datad(\position_P1~6_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'h0002;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N24
cycloneive_lcell_comb \Selector2~11 (
// Equation(s):
// \Selector2~11_combout  = (!\position_P1~1_combout  & ((\LessThan0~1_combout  & (!position_P1[6])) # (!\LessThan0~1_combout  & ((!\Add0~12_combout )))))

	.dataa(position_P1[6]),
	.datab(\Add0~12_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~11 .lut_mask = 16'h0053;
defparam \Selector2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N0
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Selector2~5_combout  & \Selector2~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector2~5_combout ),
	.datad(\Selector2~11_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF000;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N4
cycloneive_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~0_combout ) # ((\Selector5~3_combout  & (\position_P1~4_combout  & \Selector5~5_combout )) # (!\Selector5~3_combout  & ((\position_P1~4_combout ) # (\Selector5~5_combout ))))

	.dataa(\Selector5~3_combout ),
	.datab(\position_P1~4_combout ),
	.datac(\Selector5~5_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hFFD4;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N6
cycloneive_lcell_comb \position_P1~14 (
// Equation(s):
// \position_P1~14_combout  = (\SW[0]~input_o  & \Selector5~6_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\Selector5~6_combout ),
	.cin(gnd),
	.combout(\position_P1~14_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~14 .lut_mask = 16'hCC00;
defparam \position_P1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N7
dffeas \position_P1[1] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[1] .is_wysiwyg = "true";
defparam \position_P1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N14
cycloneive_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\position_P1~10_combout  & ((\LessThan0~1_combout  & ((position_P1[1]))) # (!\LessThan0~1_combout  & (\Add0~2_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(position_P1[1]),
	.datac(\position_P1~10_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hC0A0;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N0
cycloneive_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (!\position_P1~8_combout  & (\position_P1~3_combout  & (\position_P1~6_combout  & !\position_P1~1_combout )))

	.dataa(\position_P1~8_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~6_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'h0040;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N16
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\position_P1~10_combout  & ((\position_P1~8_combout ) # ((!\position_P1~1_combout ) # (!\position_P1~3_combout )))) # (!\position_P1~10_combout  & (\position_P1~3_combout  $ (((\position_P1~8_combout  & !\position_P1~1_combout 
// )))))

	.dataa(\position_P1~8_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hBCF6;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N30
cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (!\position_P1~4_combout  & (!\Selector3~3_combout  & (\position_P1~6_combout  $ (\position_P1~1_combout ))))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~1_combout ),
	.datad(\Selector3~3_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'h0012;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N8
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\position_P1~4_combout  & (\position_P1~6_combout  & \position_P1~8_combout ))

	.dataa(gnd),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~6_combout ),
	.datad(\position_P1~8_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hC000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N18
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\position_P1~9_combout  & ((!\Selector4~2_combout ) # (!\Selector3~0_combout )))

	.dataa(\position_P1~9_combout ),
	.datab(gnd),
	.datac(\Selector3~0_combout ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'h0AAA;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N14
cycloneive_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\Selector3~4_combout ) # ((\Selector3~2_combout ) # ((\Selector2~4_combout  & \Selector3~5_combout )))

	.dataa(\Selector2~4_combout ),
	.datab(\Selector3~5_combout ),
	.datac(\Selector3~4_combout ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hFFF8;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N22
cycloneive_lcell_comb \position_P1~12 (
// Equation(s):
// \position_P1~12_combout  = (\SW[0]~input_o  & \Selector3~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Selector3~6_combout ),
	.cin(gnd),
	.combout(\position_P1~12_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~12 .lut_mask = 16'hF000;
defparam \position_P1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N23
dffeas \position_P1[3] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[3] .is_wysiwyg = "true";
defparam \position_P1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N20
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (position_P1[4] & (\Add0~7  $ (GND))) # (!position_P1[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((position_P1[4] & !\Add0~7 ))

	.dataa(position_P1[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N26
cycloneive_lcell_comb \position_P1~7 (
// Equation(s):
// \position_P1~7_combout  = (\Add0~10_combout  & (position_P1[4])) # (!\Add0~10_combout  & ((\Add0~8_combout )))

	.dataa(position_P1[4]),
	.datab(gnd),
	.datac(\Add0~10_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\position_P1~7_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~7 .lut_mask = 16'hAFA0;
defparam \position_P1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N4
cycloneive_lcell_comb \position_P1~8 (
// Equation(s):
// \position_P1~8_combout  = (\Add0~12_combout  & (\position_P1~7_combout  & ((\Add0~8_combout ) # (\LessThan0~0_combout )))) # (!\Add0~12_combout  & (\Add0~8_combout ))

	.dataa(\Add0~8_combout ),
	.datab(\Add0~12_combout ),
	.datac(\position_P1~7_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\position_P1~8_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~8 .lut_mask = 16'hE2A2;
defparam \position_P1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N14
cycloneive_lcell_comb \Selector2~12 (
// Equation(s):
// \Selector2~12_combout  = (\position_P1~4_combout  & (\position_P1~10_combout )) # (!\position_P1~4_combout  & ((\Selector2~11_combout )))

	.dataa(gnd),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\Selector2~11_combout ),
	.cin(gnd),
	.combout(\Selector2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~12 .lut_mask = 16'hF3C0;
defparam \Selector2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N8
cycloneive_lcell_comb \Selector2~7 (
// Equation(s):
// \Selector2~7_combout  = (\position_P1~4_combout  & (\position_P1~10_combout )) # (!\position_P1~4_combout  & ((\position_P1~1_combout )))

	.dataa(gnd),
	.datab(\position_P1~10_combout ),
	.datac(\position_P1~4_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~7 .lut_mask = 16'hCFC0;
defparam \Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N18
cycloneive_lcell_comb \Selector2~8 (
// Equation(s):
// \Selector2~8_combout  = (\position_P1~6_combout  & ((\position_P1~3_combout  $ (\position_P1~9_combout )) # (!\Selector2~11_combout ))) # (!\position_P1~6_combout  & (!\Selector2~11_combout  & ((\position_P1~3_combout ) # (\position_P1~9_combout ))))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~9_combout ),
	.datad(\Selector2~11_combout ),
	.cin(gnd),
	.combout(\Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~8 .lut_mask = 16'h28FE;
defparam \Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N4
cycloneive_lcell_comb \Selector2~9 (
// Equation(s):
// \Selector2~9_combout  = (\Selector2~7_combout  & (!\position_P1~4_combout  & (!\Selector2~11_combout ))) # (!\Selector2~7_combout  & ((\Selector2~8_combout ) # ((\position_P1~4_combout  & \Selector2~11_combout ))))

	.dataa(\position_P1~4_combout ),
	.datab(\Selector2~11_combout ),
	.datac(\Selector2~7_combout ),
	.datad(\Selector2~8_combout ),
	.cin(gnd),
	.combout(\Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~9 .lut_mask = 16'h1F18;
defparam \Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N28
cycloneive_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (!\position_P1~9_combout  & (\position_P1~3_combout  & (\position_P1~6_combout  & !\position_P1~1_combout )))

	.dataa(\position_P1~9_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~6_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'h0040;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N2
cycloneive_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\position_P1~4_combout  & ((\Selector1~4_combout ))) # (!\position_P1~4_combout  & (\Selector2~5_combout ))

	.dataa(\Selector2~5_combout ),
	.datab(gnd),
	.datac(\position_P1~4_combout ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFA0A;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N6
cycloneive_lcell_comb \Selector2~10 (
// Equation(s):
// \Selector2~10_combout  = (\Selector2~12_combout  & ((\Selector2~6_combout ) # ((\position_P1~8_combout  & !\Selector2~9_combout )))) # (!\Selector2~12_combout  & (\position_P1~8_combout  & (\Selector2~9_combout )))

	.dataa(\position_P1~8_combout ),
	.datab(\Selector2~12_combout ),
	.datac(\Selector2~9_combout ),
	.datad(\Selector2~6_combout ),
	.cin(gnd),
	.combout(\Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~10 .lut_mask = 16'hEC28;
defparam \Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N8
cycloneive_lcell_comb \position_P1~16 (
// Equation(s):
// \position_P1~16_combout  = (\SW[0]~input_o  & \Selector2~10_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\Selector2~10_combout ),
	.cin(gnd),
	.combout(\position_P1~16_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~16 .lut_mask = 16'hCC00;
defparam \position_P1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N9
dffeas \position_P1[4] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[4] .is_wysiwyg = "true";
defparam \position_P1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N22
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (position_P1[5] & (!\Add0~9 )) # (!position_P1[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!position_P1[5]))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N0
cycloneive_lcell_comb \position_P1~5 (
// Equation(s):
// \position_P1~5_combout  = (\Add0~8_combout  & (position_P1[2])) # (!\Add0~8_combout  & ((\LessThan0~0_combout  & (position_P1[2])) # (!\LessThan0~0_combout  & ((\Add0~4_combout )))))

	.dataa(position_P1[2]),
	.datab(\Add0~4_combout ),
	.datac(\Add0~8_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\position_P1~5_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~5 .lut_mask = 16'hAAAC;
defparam \position_P1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N6
cycloneive_lcell_comb \position_P1~6 (
// Equation(s):
// \position_P1~6_combout  = (\Add0~10_combout  & ((\Add0~12_combout  & ((\position_P1~5_combout ))) # (!\Add0~12_combout  & (\Add0~4_combout )))) # (!\Add0~10_combout  & (\Add0~4_combout ))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~4_combout ),
	.datac(\Add0~12_combout ),
	.datad(\position_P1~5_combout ),
	.cin(gnd),
	.combout(\position_P1~6_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~6 .lut_mask = 16'hEC4C;
defparam \position_P1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N22
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\position_P1~6_combout  & (!\position_P1~4_combout  & (\position_P1~9_combout  & !\position_P1~1_combout ))) # (!\position_P1~6_combout  & (\position_P1~4_combout  & (!\position_P1~9_combout  & \position_P1~1_combout )))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~9_combout ),
	.datad(\position_P1~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h0420;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N16
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\position_P1~8_combout  & ((\LessThan0~1_combout  & ((!position_P1[0]))) # (!\LessThan0~1_combout  & (!\Add0~0_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(position_P1[0]),
	.datac(\position_P1~8_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h3050;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N20
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\position_P1~9_combout  & ((\position_P1~6_combout  & (\position_P1~4_combout  & \position_P1~3_combout )) # (!\position_P1~6_combout  & (!\position_P1~4_combout  & !\position_P1~3_combout ))))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~9_combout ),
	.datac(\position_P1~4_combout ),
	.datad(\position_P1~3_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h8004;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N10
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\position_P1~10_combout  & ((\position_P1~1_combout ) # ((!\Selector0~0_combout ) # (!\position_P1~8_combout ))))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~8_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hB0F0;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N12
cycloneive_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Selector0~1_combout ) # ((\Selector0~2_combout  & (\Selector6~2_combout  & !\position_P1~10_combout )))

	.dataa(\Selector0~2_combout ),
	.datab(\Selector6~2_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hFF08;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N30
cycloneive_lcell_comb \position_P1~17 (
// Equation(s):
// \position_P1~17_combout  = (\SW[0]~input_o  & \Selector0~3_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\Selector0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\position_P1~17_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~17 .lut_mask = 16'hC0C0;
defparam \position_P1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N31
dffeas \position_P1[6] (
	.clk(\SW[4]~input_o ),
	.d(\position_P1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\winner~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(position_P1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \position_P1[6] .is_wysiwyg = "true";
defparam \position_P1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N24
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \Add0~11  $ (!position_P1[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(position_P1[6]),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hF00F;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N20
cycloneive_lcell_comb \position_P1~0 (
// Equation(s):
// \position_P1~0_combout  = (!\Add0~8_combout  & !\LessThan0~0_combout )

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\position_P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~0 .lut_mask = 16'h0033;
defparam \position_P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N6
cycloneive_lcell_comb \position_P1~1 (
// Equation(s):
// \position_P1~1_combout  = (\Add0~10_combout  & ((position_P1[5]) # ((\position_P1~0_combout ) # (!\Add0~12_combout ))))

	.dataa(position_P1[5]),
	.datab(\Add0~12_combout ),
	.datac(\Add0~10_combout ),
	.datad(\position_P1~0_combout ),
	.cin(gnd),
	.combout(\position_P1~1_combout ),
	.cout());
// synopsys translate_off
defparam \position_P1~1 .lut_mask = 16'hF0B0;
defparam \position_P1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N10
cycloneive_lcell_comb \Selector1~8 (
// Equation(s):
// \Selector1~8_combout  = (\position_P1~1_combout  & (\position_P1~9_combout  & ((\position_P1~3_combout ) # (!\Selector3~0_combout ))))

	.dataa(\position_P1~1_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\position_P1~3_combout ),
	.datad(\position_P1~9_combout ),
	.cin(gnd),
	.combout(\Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~8 .lut_mask = 16'hA200;
defparam \Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N26
cycloneive_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\position_P1~8_combout  & (!\position_P1~4_combout  & (!\position_P1~10_combout  & \Selector1~4_combout )))

	.dataa(\position_P1~8_combout ),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'h0200;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N12
cycloneive_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\position_P1~8_combout ) # (((\position_P1~6_combout ) # (\position_P1~4_combout )) # (!\position_P1~3_combout ))

	.dataa(\position_P1~8_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~6_combout ),
	.datad(\position_P1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hFFFB;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N22
cycloneive_lcell_comb \Selector1~7 (
// Equation(s):
// \Selector1~7_combout  = (\position_P1~10_combout  & (\position_P1~1_combout  & \Selector1~6_combout ))

	.dataa(gnd),
	.datab(\position_P1~10_combout ),
	.datac(\position_P1~1_combout ),
	.datad(\Selector1~6_combout ),
	.cin(gnd),
	.combout(\Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~7 .lut_mask = 16'hC000;
defparam \Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N4
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\position_P1~9_combout  & (((!\position_P1~3_combout ) # (!\position_P1~6_combout )) # (!\position_P1~4_combout ))) # (!\position_P1~9_combout  & ((\position_P1~4_combout ) # ((\position_P1~6_combout ) # (\position_P1~3_combout 
// ))))

	.dataa(\position_P1~9_combout ),
	.datab(\position_P1~4_combout ),
	.datac(\position_P1~6_combout ),
	.datad(\position_P1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'h7FFE;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N24
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\position_P1~3_combout ) # ((\position_P1~8_combout  & (\position_P1~6_combout )) # (!\position_P1~8_combout  & ((\position_P1~4_combout ))))

	.dataa(\position_P1~6_combout ),
	.datab(\position_P1~3_combout ),
	.datac(\position_P1~4_combout ),
	.datad(\position_P1~8_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hEEFC;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N2
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\position_P1~1_combout  & (!\position_P1~9_combout  & (!\position_P1~10_combout  & \Selector1~0_combout )))

	.dataa(\position_P1~1_combout ),
	.datab(\position_P1~9_combout ),
	.datac(\position_P1~10_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0200;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N6
cycloneive_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Selector1~1_combout ) # ((\position_P1~8_combout  & (\position_P1~10_combout  & !\Selector1~2_combout )))

	.dataa(\position_P1~8_combout ),
	.datab(\position_P1~10_combout ),
	.datac(\Selector1~2_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hFF08;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N20
cycloneive_lcell_comb \Selector1~9 (
// Equation(s):
// \Selector1~9_combout  = (\Selector1~8_combout ) # ((\Selector1~5_combout ) # ((\Selector1~7_combout ) # (\Selector1~3_combout )))

	.dataa(\Selector1~8_combout ),
	.datab(\Selector1~5_combout ),
	.datac(\Selector1~7_combout ),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~9 .lut_mask = 16'hFFFE;
defparam \Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N28
cycloneive_lcell_comb \winner~1 (
// Equation(s):
// \winner~1_combout  = (!\Equal0~0_combout  & ((\Selector4~1_combout ) # ((\position_P1~6_combout  & \Selector4~4_combout ))))

	.dataa(\Equal0~0_combout ),
	.datab(\position_P1~6_combout ),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~4_combout ),
	.cin(gnd),
	.combout(\winner~1_combout ),
	.cout());
// synopsys translate_off
defparam \winner~1 .lut_mask = 16'h5450;
defparam \winner~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N14
cycloneive_lcell_comb \winner~2 (
// Equation(s):
// \winner~2_combout  = (\winner~1_combout  & (!\Selector3~6_combout  & (!\Selector5~6_combout  & !\Selector6~8_combout )))

	.dataa(\winner~1_combout ),
	.datab(\Selector3~6_combout ),
	.datac(\Selector5~6_combout ),
	.datad(\Selector6~8_combout ),
	.cin(gnd),
	.combout(\winner~2_combout ),
	.cout());
// synopsys translate_off
defparam \winner~2 .lut_mask = 16'h0002;
defparam \winner~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N0
cycloneive_lcell_comb \winner~3 (
// Equation(s):
// \winner~3_combout  = (\Selector1~9_combout  & (\Selector0~3_combout  & (\winner~2_combout  & !\Selector2~10_combout )))

	.dataa(\Selector1~9_combout ),
	.datab(\Selector0~3_combout ),
	.datac(\winner~2_combout ),
	.datad(\Selector2~10_combout ),
	.cin(gnd),
	.combout(\winner~3_combout ),
	.cout());
// synopsys translate_off
defparam \winner~3 .lut_mask = 16'h0080;
defparam \winner~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N24
cycloneive_lcell_comb \winner[0]~8 (
// Equation(s):
// \winner[0]~8_combout  = ((\winner~3_combout ) # ((\winner~4_combout  & \winner~7_combout ))) # (!\SW[0]~input_o )

	.dataa(\winner~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\winner~7_combout ),
	.datad(\winner~3_combout ),
	.cin(gnd),
	.combout(\winner[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \winner[0]~8 .lut_mask = 16'hFFB3;
defparam \winner[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y17_N29
dffeas \winner[0]~_Duplicate_1 (
	.clk(\SW[4]~input_o ),
	.d(\winner~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\winner[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\winner[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \winner[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \winner[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y17_N11
dffeas \winner[1]~_Duplicate_1 (
	.clk(\SW[4]~input_o ),
	.d(gnd),
	.asdata(\winner~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\winner[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\winner[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \winner[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \winner[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N16
cycloneive_lcell_comb \HEX_1|seg~0 (
// Equation(s):
// \HEX_1|seg~0_combout  = (\winner[0]~_Duplicate_1_q  & !\winner[1]~_Duplicate_1_q )

	.dataa(\winner[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\winner[1]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_1|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_1|seg~0 .lut_mask = 16'h0A0A;
defparam \HEX_1|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N2
cycloneive_lcell_comb \HEX_1|seg~1 (
// Equation(s):
// \HEX_1|seg~1_combout  = (!\winner[0]~_Duplicate_1_q  & \winner[1]~_Duplicate_1_q )

	.dataa(\winner[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\winner[1]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_1|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_1|seg~1 .lut_mask = 16'h5050;
defparam \HEX_1|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y20_N11
dffeas \winner[0] (
	.clk(\SW[4]~input_o ),
	.d(\winner~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\winner[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(winner[0]),
	.prn(vcc));
// synopsys translate_off
defparam \winner[0] .is_wysiwyg = "true";
defparam \winner[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N0
cycloneive_lcell_comb \HEX_1|seg~2 (
// Equation(s):
// \HEX_1|seg~2_combout  = (\winner[0]~_Duplicate_1_q ) # (\winner[1]~_Duplicate_1_q )

	.dataa(\winner[0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\winner[1]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_1|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_1|seg~2 .lut_mask = 16'hFAFA;
defparam \HEX_1|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N11
dffeas \winner[1] (
	.clk(\SW[4]~input_o ),
	.d(!\winner~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\winner[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(winner[1]),
	.prn(vcc));
// synopsys translate_off
defparam \winner[1] .is_wysiwyg = "true";
defparam \winner[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N28
cycloneive_lcell_comb \HEX_4|seg[0]~0 (
// Equation(s):
// \HEX_4|seg[0]~0_combout  = (position_P1[2] & (!position_P1[1] & (position_P1[3] $ (!position_P1[0])))) # (!position_P1[2] & (position_P1[0] & (position_P1[3] $ (!position_P1[1]))))

	.dataa(position_P1[2]),
	.datab(position_P1[3]),
	.datac(position_P1[1]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\HEX_4|seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[0]~0 .lut_mask = 16'h4902;
defparam \HEX_4|seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N30
cycloneive_lcell_comb \HEX_4|seg[1]~1 (
// Equation(s):
// \HEX_4|seg[1]~1_combout  = (position_P1[3] & ((position_P1[0] & ((position_P1[1]))) # (!position_P1[0] & (position_P1[2])))) # (!position_P1[3] & (position_P1[2] & (position_P1[1] $ (position_P1[0]))))

	.dataa(position_P1[2]),
	.datab(position_P1[3]),
	.datac(position_P1[1]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\HEX_4|seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[1]~1 .lut_mask = 16'hC2A8;
defparam \HEX_4|seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N4
cycloneive_lcell_comb \HEX_4|seg[2]~2 (
// Equation(s):
// \HEX_4|seg[2]~2_combout  = (position_P1[3] & (position_P1[2] & ((position_P1[1]) # (!position_P1[0])))) # (!position_P1[3] & (!position_P1[0] & (position_P1[1] & !position_P1[2])))

	.dataa(position_P1[0]),
	.datab(position_P1[3]),
	.datac(position_P1[1]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\HEX_4|seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[2]~2 .lut_mask = 16'hC410;
defparam \HEX_4|seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N24
cycloneive_lcell_comb \HEX_4|seg[3]~3 (
// Equation(s):
// \HEX_4|seg[3]~3_combout  = (position_P1[1] & ((position_P1[2] & ((position_P1[0]))) # (!position_P1[2] & (position_P1[3] & !position_P1[0])))) # (!position_P1[1] & (!position_P1[3] & (position_P1[2] $ (position_P1[0]))))

	.dataa(position_P1[3]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\HEX_4|seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[3]~3 .lut_mask = 16'hC118;
defparam \HEX_4|seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N10
cycloneive_lcell_comb \HEX_4|seg[4]~4 (
// Equation(s):
// \HEX_4|seg[4]~4_combout  = (position_P1[1] & (position_P1[0] & ((!position_P1[3])))) # (!position_P1[1] & ((position_P1[2] & ((!position_P1[3]))) # (!position_P1[2] & (position_P1[0]))))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\HEX_4|seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[4]~4 .lut_mask = 16'h02BA;
defparam \HEX_4|seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N0
cycloneive_lcell_comb \HEX_4|seg[5]~5 (
// Equation(s):
// \HEX_4|seg[5]~5_combout  = (position_P1[0] & (position_P1[3] $ (((position_P1[1]) # (!position_P1[2]))))) # (!position_P1[0] & (position_P1[1] & (!position_P1[2] & !position_P1[3])))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\HEX_4|seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[5]~5 .lut_mask = 16'h208E;
defparam \HEX_4|seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N22
cycloneive_lcell_comb \HEX_4|seg[6]~6 (
// Equation(s):
// \HEX_4|seg[6]~6_combout  = (position_P1[0] & (!position_P1[3] & (position_P1[1] $ (!position_P1[2])))) # (!position_P1[0] & (!position_P1[1] & (position_P1[3] $ (!position_P1[2]))))

	.dataa(position_P1[0]),
	.datab(position_P1[3]),
	.datac(position_P1[1]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\HEX_4|seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_4|seg[6]~6 .lut_mask = 16'h2403;
defparam \HEX_4|seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N18
cycloneive_lcell_comb \HEX_5|seg~0 (
// Equation(s):
// \HEX_5|seg~0_combout  = (position_P1[5]) # (position_P1[6] $ (!position_P1[4]))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[6]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\HEX_5|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~0 .lut_mask = 16'hFCCF;
defparam \HEX_5|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N12
cycloneive_lcell_comb \HEX_5|seg~1 (
// Equation(s):
// \HEX_5|seg~1_combout  = (position_P1[5] $ (!position_P1[4])) # (!position_P1[6])

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[6]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\HEX_5|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~1 .lut_mask = 16'hCF3F;
defparam \HEX_5|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N2
cycloneive_lcell_comb \HEX_5|seg~2 (
// Equation(s):
// \HEX_5|seg~2_combout  = (!position_P1[6] & (!position_P1[4] & position_P1[5]))

	.dataa(gnd),
	.datab(position_P1[6]),
	.datac(position_P1[4]),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\HEX_5|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~2 .lut_mask = 16'h0300;
defparam \HEX_5|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N12
cycloneive_lcell_comb \HEX_5|seg~3 (
// Equation(s):
// \HEX_5|seg~3_combout  = (position_P1[6] & (position_P1[5] $ (!position_P1[4]))) # (!position_P1[6] & (!position_P1[5] & position_P1[4]))

	.dataa(position_P1[6]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_5|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~3 .lut_mask = 16'h9292;
defparam \HEX_5|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N10
cycloneive_lcell_comb \HEX_5|seg[4]~4 (
// Equation(s):
// \HEX_5|seg[4]~4_combout  = (position_P1[4]) # ((position_P1[6] & !position_P1[5]))

	.dataa(position_P1[6]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_5|seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg[4]~4 .lut_mask = 16'hF2F2;
defparam \HEX_5|seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N28
cycloneive_lcell_comb \HEX_5|seg~5 (
// Equation(s):
// \HEX_5|seg~5_combout  = (position_P1[6] & (position_P1[5] & position_P1[4])) # (!position_P1[6] & ((position_P1[5]) # (position_P1[4])))

	.dataa(position_P1[6]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_5|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~5 .lut_mask = 16'hD4D4;
defparam \HEX_5|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N26
cycloneive_lcell_comb \HEX_5|seg~6 (
// Equation(s):
// \HEX_5|seg~6_combout  = (position_P1[6] & (position_P1[5] & position_P1[4])) # (!position_P1[6] & (!position_P1[5]))

	.dataa(position_P1[6]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX_5|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~6 .lut_mask = 16'h9191;
defparam \HEX_5|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N0
cycloneive_lcell_comb \HEX_6|seg[0]~0 (
// Equation(s):
// \HEX_6|seg[0]~0_combout  = (position_P2[2] & (!position_P2[1] & (position_P2[0] $ (!position_P2[3])))) # (!position_P2[2] & (position_P2[0] & (position_P2[1] $ (!position_P2[3]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[0]~0 .lut_mask = 16'h6012;
defparam \HEX_6|seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N26
cycloneive_lcell_comb \HEX_6|seg[1]~1 (
// Equation(s):
// \HEX_6|seg[1]~1_combout  = (position_P2[1] & ((position_P2[0] & ((position_P2[3]))) # (!position_P2[0] & (position_P2[2])))) # (!position_P2[1] & (position_P2[2] & (position_P2[0] $ (position_P2[3]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[1]~1 .lut_mask = 16'hCA28;
defparam \HEX_6|seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N28
cycloneive_lcell_comb \HEX_6|seg[2]~2 (
// Equation(s):
// \HEX_6|seg[2]~2_combout  = (position_P2[2] & (position_P2[3] & ((position_P2[1]) # (!position_P2[0])))) # (!position_P2[2] & (position_P2[1] & (!position_P2[0] & !position_P2[3])))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[2]~2 .lut_mask = 16'h8A04;
defparam \HEX_6|seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N2
cycloneive_lcell_comb \HEX_6|seg[3]~3 (
// Equation(s):
// \HEX_6|seg[3]~3_combout  = (position_P2[1] & ((position_P2[2] & (position_P2[0])) # (!position_P2[2] & (!position_P2[0] & position_P2[3])))) # (!position_P2[1] & (!position_P2[3] & (position_P2[2] $ (position_P2[0]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[3]~3 .lut_mask = 16'h8492;
defparam \HEX_6|seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N12
cycloneive_lcell_comb \HEX_6|seg[4]~4 (
// Equation(s):
// \HEX_6|seg[4]~4_combout  = (position_P2[1] & (((position_P2[0] & !position_P2[3])))) # (!position_P2[1] & ((position_P2[2] & ((!position_P2[3]))) # (!position_P2[2] & (position_P2[0]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[4]~4 .lut_mask = 16'h10F2;
defparam \HEX_6|seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N22
cycloneive_lcell_comb \HEX_6|seg[5]~5 (
// Equation(s):
// \HEX_6|seg[5]~5_combout  = (position_P2[2] & (position_P2[0] & (position_P2[1] $ (position_P2[3])))) # (!position_P2[2] & (!position_P2[3] & ((position_P2[1]) # (position_P2[0]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[5]~5 .lut_mask = 16'h20D4;
defparam \HEX_6|seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N4
cycloneive_lcell_comb \HEX_6|seg[6]~6 (
// Equation(s):
// \HEX_6|seg[6]~6_combout  = (position_P2[0] & (!position_P2[3] & (position_P2[2] $ (!position_P2[1])))) # (!position_P2[0] & (!position_P2[1] & (position_P2[2] $ (!position_P2[3]))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\HEX_6|seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_6|seg[6]~6 .lut_mask = 16'h0291;
defparam \HEX_6|seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N8
cycloneive_lcell_comb \HEX_7|seg~0 (
// Equation(s):
// \HEX_7|seg~0_combout  = (position_P2[5]) # (position_P2[4] $ (!position_P2[6]))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[6]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\HEX_7|seg~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~0 .lut_mask = 16'hFFC3;
defparam \HEX_7|seg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N30
cycloneive_lcell_comb \HEX_7|seg~1 (
// Equation(s):
// \HEX_7|seg~1_combout  = (position_P2[4] $ (!position_P2[5])) # (!position_P2[6])

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[6]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\HEX_7|seg~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~1 .lut_mask = 16'hCF3F;
defparam \HEX_7|seg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N12
cycloneive_lcell_comb \HEX_7|seg~2 (
// Equation(s):
// \HEX_7|seg~2_combout  = (!position_P2[4] & (!position_P2[6] & position_P2[5]))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[6]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\HEX_7|seg~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~2 .lut_mask = 16'h0300;
defparam \HEX_7|seg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N22
cycloneive_lcell_comb \HEX_7|seg~3 (
// Equation(s):
// \HEX_7|seg~3_combout  = (position_P2[4] & (position_P2[6] $ (!position_P2[5]))) # (!position_P2[4] & (position_P2[6] & !position_P2[5]))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[6]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\HEX_7|seg~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~3 .lut_mask = 16'hC03C;
defparam \HEX_7|seg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N14
cycloneive_lcell_comb \HEX_7|seg[4]~4 (
// Equation(s):
// \HEX_7|seg[4]~4_combout  = (position_P2[4]) # ((!position_P2[5] & position_P2[6]))

	.dataa(position_P2[5]),
	.datab(gnd),
	.datac(position_P2[4]),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\HEX_7|seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg[4]~4 .lut_mask = 16'hF5F0;
defparam \HEX_7|seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N20
cycloneive_lcell_comb \HEX_7|seg~5 (
// Equation(s):
// \HEX_7|seg~5_combout  = (position_P2[5] & ((position_P2[4]) # (!position_P2[6]))) # (!position_P2[5] & (position_P2[4] & !position_P2[6]))

	.dataa(position_P2[5]),
	.datab(gnd),
	.datac(position_P2[4]),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\HEX_7|seg~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~5 .lut_mask = 16'hA0FA;
defparam \HEX_7|seg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N2
cycloneive_lcell_comb \HEX_7|seg~6 (
// Equation(s):
// \HEX_7|seg~6_combout  = (position_P2[5] & (position_P2[4] & position_P2[6])) # (!position_P2[5] & ((!position_P2[6])))

	.dataa(position_P2[5]),
	.datab(gnd),
	.datac(position_P2[4]),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\HEX_7|seg~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~6 .lut_mask = 16'hA055;
defparam \HEX_7|seg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y27_N9
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N11
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N13
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N15
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N17
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N21
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y27_N23
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N3
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~18_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N1
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [9] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|Equal0~1_combout ),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N7
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|VGA_HS1~0_combout ),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8111;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|VGA_HS1~1_combout ),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N29
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((\VGA|controller|Add1~0_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Add1~10_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N13
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~1 (
// Equation(s):
// \VGA|controller|yCounter[6]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~12_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((\VGA|controller|Add1~12_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \VGA|controller|yCounter[7]~4 (
// Equation(s):
// \VGA|controller|yCounter[7]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((\VGA|controller|Add1~14_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~4 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \VGA|controller|yCounter[8]~2 (
// Equation(s):
// \VGA|controller|yCounter[8]~2_combout  = (\VGA|controller|Add1~16_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~16_combout  & 
// (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~2 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N23
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [7] & !\VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \VGA|controller|yCounter[9]~9 (
// Equation(s):
// \VGA|controller|yCounter[9]~9_combout  = (\VGA|controller|Add1~18_combout  & (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~9 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N25
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~4_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [2]) # (!\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|yCounter [1]),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEBFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0515;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3300;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [1] $ (VCC))) # (!\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [1] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [3] & \VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [2] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [3] $ (\VGA|controller|yCounter [5] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [5] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [4] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [4] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [6] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [5] $ (\VGA|controller|yCounter [7] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~9  & VCC)) # (!\VGA|controller|yCounter [8] & 
// (!\VGA|controller|controller_translator|Add0~9 )))) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~9 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~11  = CARRY((\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [6] & ((!\VGA|controller|controller_translator|Add0~9 ) # 
// (!\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~0_combout  = (\VGA|controller|yCounter [1] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [1] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[6]~1  = CARRY((\VGA|controller|yCounter [1] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[6]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~2_combout  = (\VGA|controller|yCounter [2] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[6]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[6]~1 )))) # (!\VGA|controller|yCounter [2] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[6]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[7]~3  = CARRY((\VGA|controller|yCounter [2] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|yCounter [2] & 
// ((!\VGA|controller|controller_translator|mem_address[6]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[7]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[8]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[7]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[7]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[8]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[8]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[9]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[8]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[9]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[9]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[10]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[9]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[10]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[10]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[11]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[10]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[11]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[11]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[12]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[11]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[12]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[12]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[13]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[12]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = \VGA|controller|controller_translator|mem_address[13]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N11
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N27
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = (\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~13 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~13 ) # (GND)))
// \VGA|controller|controller_translator|Add0~15  = CARRY((!\VGA|controller|controller_translator|Add0~13 ) # (!\VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout(\VGA|controller|controller_translator|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[13]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[14]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[13]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[14]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[15]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[15]~18_combout  = (\VGA|controller|controller_translator|Add0~14_combout  & (!\VGA|controller|controller_translator|mem_address[14]~17 )) # (!\VGA|controller|controller_translator|Add0~14_combout  & 
// ((\VGA|controller|controller_translator|mem_address[14]~17 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[15]~19  = CARRY((!\VGA|controller|controller_translator|mem_address[14]~17 ) # (!\VGA|controller|controller_translator|Add0~14_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[14]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[15]~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[15]~18 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~16 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~16_combout  = !\VGA|controller|controller_translator|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~15 ),
	.combout(\VGA|controller|controller_translator|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~16 .lut_mask = 16'h0F0F;
defparam \VGA|controller|controller_translator|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[16]~20 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[16]~20_combout  = \VGA|controller|controller_translator|mem_address[15]~19  $ (!\VGA|controller|controller_translator|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~16_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[15]~19 ),
	.combout(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[16]~20 .lut_mask = 16'hF00F;
defparam \VGA|controller|controller_translator|mem_address[16]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 16'h0010;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N14
cycloneive_lcell_comb \datapathP1|x_counter[0]~9 (
// Equation(s):
// \datapathP1|x_counter[0]~9_combout  = \datapathP1|x_counter [0] $ (VCC)
// \datapathP1|x_counter[0]~10  = CARRY(\datapathP1|x_counter [0])

	.dataa(gnd),
	.datab(\datapathP1|x_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapathP1|x_counter[0]~9_combout ),
	.cout(\datapathP1|x_counter[0]~10 ));
// synopsys translate_off
defparam \datapathP1|x_counter[0]~9 .lut_mask = 16'h33CC;
defparam \datapathP1|x_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N16
cycloneive_lcell_comb \datapathP1|x_counter[1]~12 (
// Equation(s):
// \datapathP1|x_counter[1]~12_combout  = (\datapathP1|x_counter [1] & (!\datapathP1|x_counter[0]~10 )) # (!\datapathP1|x_counter [1] & ((\datapathP1|x_counter[0]~10 ) # (GND)))
// \datapathP1|x_counter[1]~13  = CARRY((!\datapathP1|x_counter[0]~10 ) # (!\datapathP1|x_counter [1]))

	.dataa(\datapathP1|x_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[0]~10 ),
	.combout(\datapathP1|x_counter[1]~12_combout ),
	.cout(\datapathP1|x_counter[1]~13 ));
// synopsys translate_off
defparam \datapathP1|x_counter[1]~12 .lut_mask = 16'h5A5F;
defparam \datapathP1|x_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N17
dffeas \datapathP1|x_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[1] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N18
cycloneive_lcell_comb \datapathP1|x_counter[2]~14 (
// Equation(s):
// \datapathP1|x_counter[2]~14_combout  = (\datapathP1|x_counter [2] & (\datapathP1|x_counter[1]~13  $ (GND))) # (!\datapathP1|x_counter [2] & (!\datapathP1|x_counter[1]~13  & VCC))
// \datapathP1|x_counter[2]~15  = CARRY((\datapathP1|x_counter [2] & !\datapathP1|x_counter[1]~13 ))

	.dataa(gnd),
	.datab(\datapathP1|x_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[1]~13 ),
	.combout(\datapathP1|x_counter[2]~14_combout ),
	.cout(\datapathP1|x_counter[2]~15 ));
// synopsys translate_off
defparam \datapathP1|x_counter[2]~14 .lut_mask = 16'hC30C;
defparam \datapathP1|x_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N19
dffeas \datapathP1|x_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[2] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N20
cycloneive_lcell_comb \datapathP1|x_counter[3]~16 (
// Equation(s):
// \datapathP1|x_counter[3]~16_combout  = (\datapathP1|x_counter [3] & (!\datapathP1|x_counter[2]~15 )) # (!\datapathP1|x_counter [3] & ((\datapathP1|x_counter[2]~15 ) # (GND)))
// \datapathP1|x_counter[3]~17  = CARRY((!\datapathP1|x_counter[2]~15 ) # (!\datapathP1|x_counter [3]))

	.dataa(gnd),
	.datab(\datapathP1|x_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[2]~15 ),
	.combout(\datapathP1|x_counter[3]~16_combout ),
	.cout(\datapathP1|x_counter[3]~17 ));
// synopsys translate_off
defparam \datapathP1|x_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \datapathP1|x_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N21
dffeas \datapathP1|x_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[3] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N12
cycloneive_lcell_comb \datapathP1|Equal0~0 (
// Equation(s):
// \datapathP1|Equal0~0_combout  = ((\datapathP1|x_counter [3]) # ((\datapathP1|x_counter [0]) # (\datapathP1|x_counter [2]))) # (!\datapathP1|x_counter [1])

	.dataa(\datapathP1|x_counter [1]),
	.datab(\datapathP1|x_counter [3]),
	.datac(\datapathP1|x_counter [0]),
	.datad(\datapathP1|x_counter [2]),
	.cin(gnd),
	.combout(\datapathP1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|Equal0~0 .lut_mask = 16'hFFFD;
defparam \datapathP1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N22
cycloneive_lcell_comb \datapathP1|x_counter[4]~18 (
// Equation(s):
// \datapathP1|x_counter[4]~18_combout  = (\datapathP1|x_counter [4] & (\datapathP1|x_counter[3]~17  $ (GND))) # (!\datapathP1|x_counter [4] & (!\datapathP1|x_counter[3]~17  & VCC))
// \datapathP1|x_counter[4]~19  = CARRY((\datapathP1|x_counter [4] & !\datapathP1|x_counter[3]~17 ))

	.dataa(\datapathP1|x_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[3]~17 ),
	.combout(\datapathP1|x_counter[4]~18_combout ),
	.cout(\datapathP1|x_counter[4]~19 ));
// synopsys translate_off
defparam \datapathP1|x_counter[4]~18 .lut_mask = 16'hA50A;
defparam \datapathP1|x_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N23
dffeas \datapathP1|x_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[4] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N24
cycloneive_lcell_comb \datapathP1|x_counter[5]~20 (
// Equation(s):
// \datapathP1|x_counter[5]~20_combout  = (\datapathP1|x_counter [5] & (!\datapathP1|x_counter[4]~19 )) # (!\datapathP1|x_counter [5] & ((\datapathP1|x_counter[4]~19 ) # (GND)))
// \datapathP1|x_counter[5]~21  = CARRY((!\datapathP1|x_counter[4]~19 ) # (!\datapathP1|x_counter [5]))

	.dataa(gnd),
	.datab(\datapathP1|x_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[4]~19 ),
	.combout(\datapathP1|x_counter[5]~20_combout ),
	.cout(\datapathP1|x_counter[5]~21 ));
// synopsys translate_off
defparam \datapathP1|x_counter[5]~20 .lut_mask = 16'h3C3F;
defparam \datapathP1|x_counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N25
dffeas \datapathP1|x_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[5] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N26
cycloneive_lcell_comb \datapathP1|x_counter[6]~22 (
// Equation(s):
// \datapathP1|x_counter[6]~22_combout  = (\datapathP1|x_counter [6] & (\datapathP1|x_counter[5]~21  $ (GND))) # (!\datapathP1|x_counter [6] & (!\datapathP1|x_counter[5]~21  & VCC))
// \datapathP1|x_counter[6]~23  = CARRY((\datapathP1|x_counter [6] & !\datapathP1|x_counter[5]~21 ))

	.dataa(\datapathP1|x_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[5]~21 ),
	.combout(\datapathP1|x_counter[6]~22_combout ),
	.cout(\datapathP1|x_counter[6]~23 ));
// synopsys translate_off
defparam \datapathP1|x_counter[6]~22 .lut_mask = 16'hA50A;
defparam \datapathP1|x_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N27
dffeas \datapathP1|x_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[6] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N28
cycloneive_lcell_comb \datapathP1|x_counter[7]~24 (
// Equation(s):
// \datapathP1|x_counter[7]~24_combout  = (\datapathP1|x_counter [7] & (!\datapathP1|x_counter[6]~23 )) # (!\datapathP1|x_counter [7] & ((\datapathP1|x_counter[6]~23 ) # (GND)))
// \datapathP1|x_counter[7]~25  = CARRY((!\datapathP1|x_counter[6]~23 ) # (!\datapathP1|x_counter [7]))

	.dataa(gnd),
	.datab(\datapathP1|x_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x_counter[6]~23 ),
	.combout(\datapathP1|x_counter[7]~24_combout ),
	.cout(\datapathP1|x_counter[7]~25 ));
// synopsys translate_off
defparam \datapathP1|x_counter[7]~24 .lut_mask = 16'h3C3F;
defparam \datapathP1|x_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N29
dffeas \datapathP1|x_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[7] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N30
cycloneive_lcell_comb \datapathP1|x_counter[8]~26 (
// Equation(s):
// \datapathP1|x_counter[8]~26_combout  = \datapathP1|x_counter [8] $ (!\datapathP1|x_counter[7]~25 )

	.dataa(\datapathP1|x_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\datapathP1|x_counter[7]~25 ),
	.combout(\datapathP1|x_counter[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_counter[8]~26 .lut_mask = 16'hA5A5;
defparam \datapathP1|x_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N31
dffeas \datapathP1|x_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[8] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N10
cycloneive_lcell_comb \datapathP1|Equal0~1 (
// Equation(s):
// \datapathP1|Equal0~1_combout  = (\datapathP1|x_counter [6]) # ((\datapathP1|x_counter [7]) # ((\datapathP1|x_counter [4]) # (\datapathP1|x_counter [5])))

	.dataa(\datapathP1|x_counter [6]),
	.datab(\datapathP1|x_counter [7]),
	.datac(\datapathP1|x_counter [4]),
	.datad(\datapathP1|x_counter [5]),
	.cin(gnd),
	.combout(\datapathP1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|Equal0~1 .lut_mask = 16'hFFFE;
defparam \datapathP1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N0
cycloneive_lcell_comb \datapathP1|x_counter[6]~11 (
// Equation(s):
// \datapathP1|x_counter[6]~11_combout  = ((!\datapathP1|Equal0~0_combout  & (!\datapathP1|x_counter [8] & !\datapathP1|Equal0~1_combout ))) # (!\KEY[2]~input_o )

	.dataa(\datapathP1|Equal0~0_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\datapathP1|x_counter [8]),
	.datad(\datapathP1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\datapathP1|x_counter[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_counter[6]~11 .lut_mask = 16'h3337;
defparam \datapathP1|x_counter[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y19_N15
dffeas \datapathP1|x_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|x_counter[6]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_counter[0] .is_wysiwyg = "true";
defparam \datapathP1|x_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N12
cycloneive_lcell_comb \datapathP1|y_counter[0]~9 (
// Equation(s):
// \datapathP1|y_counter[0]~9_combout  = \datapathP1|y_counter [0] $ (VCC)
// \datapathP1|y_counter[0]~10  = CARRY(\datapathP1|y_counter [0])

	.dataa(\datapathP1|y_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapathP1|y_counter[0]~9_combout ),
	.cout(\datapathP1|y_counter[0]~10 ));
// synopsys translate_off
defparam \datapathP1|y_counter[0]~9 .lut_mask = 16'h55AA;
defparam \datapathP1|y_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N26
cycloneive_lcell_comb \datapathP1|y_counter[7]~24 (
// Equation(s):
// \datapathP1|y_counter[7]~24_combout  = (\datapathP1|y_counter [7] & (!\datapathP1|y_counter[6]~23 )) # (!\datapathP1|y_counter [7] & ((\datapathP1|y_counter[6]~23 ) # (GND)))
// \datapathP1|y_counter[7]~25  = CARRY((!\datapathP1|y_counter[6]~23 ) # (!\datapathP1|y_counter [7]))

	.dataa(\datapathP1|y_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[6]~23 ),
	.combout(\datapathP1|y_counter[7]~24_combout ),
	.cout(\datapathP1|y_counter[7]~25 ));
// synopsys translate_off
defparam \datapathP1|y_counter[7]~24 .lut_mask = 16'h5A5F;
defparam \datapathP1|y_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N28
cycloneive_lcell_comb \datapathP1|y_counter[8]~26 (
// Equation(s):
// \datapathP1|y_counter[8]~26_combout  = \datapathP1|y_counter[7]~25  $ (!\datapathP1|y_counter [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapathP1|y_counter [8]),
	.cin(\datapathP1|y_counter[7]~25 ),
	.combout(\datapathP1|y_counter[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|y_counter[8]~26 .lut_mask = 16'hF00F;
defparam \datapathP1|y_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N29
dffeas \datapathP1|y_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[8] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N8
cycloneive_lcell_comb \datapathP1|Equal1~0 (
// Equation(s):
// \datapathP1|Equal1~0_combout  = (\datapathP1|y_counter [0]) # ((\datapathP1|y_counter [3]) # ((\datapathP1|y_counter [2]) # (!\datapathP1|y_counter [1])))

	.dataa(\datapathP1|y_counter [0]),
	.datab(\datapathP1|y_counter [3]),
	.datac(\datapathP1|y_counter [1]),
	.datad(\datapathP1|y_counter [2]),
	.cin(gnd),
	.combout(\datapathP1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|Equal1~0 .lut_mask = 16'hFFEF;
defparam \datapathP1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N4
cycloneive_lcell_comb \datapathP1|y_counter[6]~11 (
// Equation(s):
// \datapathP1|y_counter[6]~11_combout  = ((!\datapathP1|Equal1~1_combout  & (!\datapathP1|y_counter [8] & !\datapathP1|Equal1~0_combout ))) # (!\KEY[2]~input_o )

	.dataa(\datapathP1|Equal1~1_combout ),
	.datab(\datapathP1|y_counter [8]),
	.datac(\datapathP1|Equal1~0_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\datapathP1|y_counter[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|y_counter[6]~11 .lut_mask = 16'h01FF;
defparam \datapathP1|y_counter[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N13
dffeas \datapathP1|y_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[0] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N14
cycloneive_lcell_comb \datapathP1|y_counter[1]~12 (
// Equation(s):
// \datapathP1|y_counter[1]~12_combout  = (\datapathP1|y_counter [1] & (!\datapathP1|y_counter[0]~10 )) # (!\datapathP1|y_counter [1] & ((\datapathP1|y_counter[0]~10 ) # (GND)))
// \datapathP1|y_counter[1]~13  = CARRY((!\datapathP1|y_counter[0]~10 ) # (!\datapathP1|y_counter [1]))

	.dataa(gnd),
	.datab(\datapathP1|y_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[0]~10 ),
	.combout(\datapathP1|y_counter[1]~12_combout ),
	.cout(\datapathP1|y_counter[1]~13 ));
// synopsys translate_off
defparam \datapathP1|y_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \datapathP1|y_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N15
dffeas \datapathP1|y_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[1] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N16
cycloneive_lcell_comb \datapathP1|y_counter[2]~14 (
// Equation(s):
// \datapathP1|y_counter[2]~14_combout  = (\datapathP1|y_counter [2] & (\datapathP1|y_counter[1]~13  $ (GND))) # (!\datapathP1|y_counter [2] & (!\datapathP1|y_counter[1]~13  & VCC))
// \datapathP1|y_counter[2]~15  = CARRY((\datapathP1|y_counter [2] & !\datapathP1|y_counter[1]~13 ))

	.dataa(gnd),
	.datab(\datapathP1|y_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[1]~13 ),
	.combout(\datapathP1|y_counter[2]~14_combout ),
	.cout(\datapathP1|y_counter[2]~15 ));
// synopsys translate_off
defparam \datapathP1|y_counter[2]~14 .lut_mask = 16'hC30C;
defparam \datapathP1|y_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N17
dffeas \datapathP1|y_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[2] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N18
cycloneive_lcell_comb \datapathP1|y_counter[3]~16 (
// Equation(s):
// \datapathP1|y_counter[3]~16_combout  = (\datapathP1|y_counter [3] & (!\datapathP1|y_counter[2]~15 )) # (!\datapathP1|y_counter [3] & ((\datapathP1|y_counter[2]~15 ) # (GND)))
// \datapathP1|y_counter[3]~17  = CARRY((!\datapathP1|y_counter[2]~15 ) # (!\datapathP1|y_counter [3]))

	.dataa(gnd),
	.datab(\datapathP1|y_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[2]~15 ),
	.combout(\datapathP1|y_counter[3]~16_combout ),
	.cout(\datapathP1|y_counter[3]~17 ));
// synopsys translate_off
defparam \datapathP1|y_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \datapathP1|y_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N19
dffeas \datapathP1|y_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[3] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N20
cycloneive_lcell_comb \datapathP1|y_counter[4]~18 (
// Equation(s):
// \datapathP1|y_counter[4]~18_combout  = (\datapathP1|y_counter [4] & (\datapathP1|y_counter[3]~17  $ (GND))) # (!\datapathP1|y_counter [4] & (!\datapathP1|y_counter[3]~17  & VCC))
// \datapathP1|y_counter[4]~19  = CARRY((\datapathP1|y_counter [4] & !\datapathP1|y_counter[3]~17 ))

	.dataa(gnd),
	.datab(\datapathP1|y_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[3]~17 ),
	.combout(\datapathP1|y_counter[4]~18_combout ),
	.cout(\datapathP1|y_counter[4]~19 ));
// synopsys translate_off
defparam \datapathP1|y_counter[4]~18 .lut_mask = 16'hC30C;
defparam \datapathP1|y_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N21
dffeas \datapathP1|y_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[4] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N22
cycloneive_lcell_comb \datapathP1|y_counter[5]~20 (
// Equation(s):
// \datapathP1|y_counter[5]~20_combout  = (\datapathP1|y_counter [5] & (!\datapathP1|y_counter[4]~19 )) # (!\datapathP1|y_counter [5] & ((\datapathP1|y_counter[4]~19 ) # (GND)))
// \datapathP1|y_counter[5]~21  = CARRY((!\datapathP1|y_counter[4]~19 ) # (!\datapathP1|y_counter [5]))

	.dataa(\datapathP1|y_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[4]~19 ),
	.combout(\datapathP1|y_counter[5]~20_combout ),
	.cout(\datapathP1|y_counter[5]~21 ));
// synopsys translate_off
defparam \datapathP1|y_counter[5]~20 .lut_mask = 16'h5A5F;
defparam \datapathP1|y_counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N23
dffeas \datapathP1|y_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[5] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N24
cycloneive_lcell_comb \datapathP1|y_counter[6]~22 (
// Equation(s):
// \datapathP1|y_counter[6]~22_combout  = (\datapathP1|y_counter [6] & (\datapathP1|y_counter[5]~21  $ (GND))) # (!\datapathP1|y_counter [6] & (!\datapathP1|y_counter[5]~21  & VCC))
// \datapathP1|y_counter[6]~23  = CARRY((\datapathP1|y_counter [6] & !\datapathP1|y_counter[5]~21 ))

	.dataa(gnd),
	.datab(\datapathP1|y_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_counter[5]~21 ),
	.combout(\datapathP1|y_counter[6]~22_combout ),
	.cout(\datapathP1|y_counter[6]~23 ));
// synopsys translate_off
defparam \datapathP1|y_counter[6]~22 .lut_mask = 16'hC30C;
defparam \datapathP1|y_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y20_N25
dffeas \datapathP1|y_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[6] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N27
dffeas \datapathP1|y_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_counter[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapathP1|y_counter[6]~11_combout ),
	.sload(gnd),
	.ena(\datapathP1|x_counter[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_counter[7] .is_wysiwyg = "true";
defparam \datapathP1|y_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N10
cycloneive_lcell_comb \datapathP1|Equal1~1 (
// Equation(s):
// \datapathP1|Equal1~1_combout  = (\datapathP1|y_counter [7]) # ((\datapathP1|y_counter [6]) # ((\datapathP1|y_counter [5]) # (\datapathP1|y_counter [4])))

	.dataa(\datapathP1|y_counter [7]),
	.datab(\datapathP1|y_counter [6]),
	.datac(\datapathP1|y_counter [5]),
	.datad(\datapathP1|y_counter [4]),
	.cin(gnd),
	.combout(\datapathP1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|Equal1~1 .lut_mask = 16'hFFFE;
defparam \datapathP1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N30
cycloneive_lcell_comb \datapathP1|isP2~0 (
// Equation(s):
// \datapathP1|isP2~0_combout  = \datapathP1|isP2~0_combout  $ (((!\datapathP1|Equal1~1_combout  & (!\datapathP1|Equal1~0_combout  & !\datapathP1|y_counter [8]))))

	.dataa(\datapathP1|Equal1~1_combout ),
	.datab(\datapathP1|isP2~0_combout ),
	.datac(\datapathP1|Equal1~0_combout ),
	.datad(\datapathP1|y_counter [8]),
	.cin(gnd),
	.combout(\datapathP1|isP2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|isP2~0 .lut_mask = 16'hCCC9;
defparam \datapathP1|isP2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N2
cycloneive_lcell_comb \lookUpP2|Selector3~0 (
// Equation(s):
// \lookUpP2|Selector3~0_combout  = (!position_P2[2] & position_P2[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[2]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~0 .lut_mask = 16'h0F00;
defparam \lookUpP2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N16
cycloneive_lcell_comb \lookUpP2|Selector7~9 (
// Equation(s):
// \lookUpP2|Selector7~9_combout  = (position_P2[2] & ((position_P2[0] & (!position_P2[1] & !position_P2[3])) # (!position_P2[0] & ((position_P2[3]))))) # (!position_P2[2] & ((position_P2[1] & (position_P2[0] & !position_P2[3])) # (!position_P2[1] & 
// ((position_P2[0]) # (!position_P2[3])))))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~9 .lut_mask = 16'h1A71;
defparam \lookUpP2|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector7~10 (
// Equation(s):
// \lookUpP2|Selector7~10_combout  = (position_P2[4] & ((\lookUpP2|Selector7~9_combout ) # ((position_P2[0] & !position_P2[3])))) # (!position_P2[4] & ((position_P2[0] & (!position_P2[3] & \lookUpP2|Selector7~9_combout )) # (!position_P2[0] & 
// (position_P2[3]))))

	.dataa(position_P2[0]),
	.datab(position_P2[3]),
	.datac(position_P2[4]),
	.datad(\lookUpP2|Selector7~9_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~10 .lut_mask = 16'hF624;
defparam \lookUpP2|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N0
cycloneive_lcell_comb \lookUpP2|out_x[1]~0 (
// Equation(s):
// \lookUpP2|out_x[1]~0_combout  = (position_P2[5] & (!\lookUpP2|Selector3~0_combout )) # (!position_P2[5] & ((\lookUpP2|Selector7~10_combout )))

	.dataa(position_P2[5]),
	.datab(\lookUpP2|Selector3~0_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector7~10_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[1]~0 .lut_mask = 16'h7722;
defparam \lookUpP2|out_x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N14
cycloneive_lcell_comb \lookUpP2|Selector7~6 (
// Equation(s):
// \lookUpP2|Selector7~6_combout  = (position_P2[0] & (position_P2[5] $ ((!position_P2[3])))) # (!position_P2[0] & ((position_P2[5] & (!position_P2[3])) # (!position_P2[5] & (position_P2[3] & position_P2[2]))))

	.dataa(position_P2[0]),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~6 .lut_mask = 16'h9686;
defparam \lookUpP2|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N0
cycloneive_lcell_comb \lookUpP2|Selector7~7 (
// Equation(s):
// \lookUpP2|Selector7~7_combout  = (position_P2[3] & (!position_P2[2] & (position_P2[0] $ (position_P2[5]))))

	.dataa(position_P2[0]),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~7 .lut_mask = 16'h0060;
defparam \lookUpP2|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector2~0 (
// Equation(s):
// \lookUpP2|Selector2~0_combout  = (position_P2[3] & (position_P2[5] $ (!position_P2[2]))) # (!position_P2[3] & (!position_P2[5] & position_P2[2]))

	.dataa(position_P2[3]),
	.datab(position_P2[5]),
	.datac(position_P2[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~0 .lut_mask = 16'h9292;
defparam \lookUpP2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector7~3 (
// Equation(s):
// \lookUpP2|Selector7~3_combout  = (position_P2[2] & (!position_P2[3] & position_P2[5])) # (!position_P2[2] & (position_P2[3] $ (!position_P2[5])))

	.dataa(gnd),
	.datab(position_P2[2]),
	.datac(position_P2[3]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~3 .lut_mask = 16'h3C03;
defparam \lookUpP2|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector7~4 (
// Equation(s):
// \lookUpP2|Selector7~4_combout  = (position_P2[1] & ((position_P2[0] & (\lookUpP2|Selector2~0_combout )) # (!position_P2[0] & ((\lookUpP2|Selector7~3_combout )))))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(\lookUpP2|Selector2~0_combout ),
	.datad(\lookUpP2|Selector7~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~4 .lut_mask = 16'hA280;
defparam \lookUpP2|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N2
cycloneive_lcell_comb \lookUpP2|Selector7~2 (
// Equation(s):
// \lookUpP2|Selector7~2_combout  = (position_P2[2] & ((position_P2[0] & ((position_P2[3]) # (!position_P2[5]))) # (!position_P2[0] & ((position_P2[5]) # (!position_P2[3]))))) # (!position_P2[2] & (position_P2[0] $ (position_P2[5] $ (!position_P2[3]))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[5]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~2 .lut_mask = 16'hDA6D;
defparam \lookUpP2|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector7~5 (
// Equation(s):
// \lookUpP2|Selector7~5_combout  = (position_P2[4] & ((\lookUpP2|Selector7~4_combout ) # ((!position_P2[1] & \lookUpP2|Selector7~2_combout )))) # (!position_P2[4] & (position_P2[1]))

	.dataa(position_P2[1]),
	.datab(\lookUpP2|Selector7~4_combout ),
	.datac(position_P2[4]),
	.datad(\lookUpP2|Selector7~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~5 .lut_mask = 16'hDACA;
defparam \lookUpP2|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector7~8 (
// Equation(s):
// \lookUpP2|Selector7~8_combout  = (position_P2[4] & (((\lookUpP2|Selector7~5_combout )))) # (!position_P2[4] & ((\lookUpP2|Selector7~6_combout  & (!\lookUpP2|Selector7~7_combout )) # (!\lookUpP2|Selector7~6_combout  & (\lookUpP2|Selector7~7_combout  & 
// !\lookUpP2|Selector7~5_combout ))))

	.dataa(\lookUpP2|Selector7~6_combout ),
	.datab(position_P2[4]),
	.datac(\lookUpP2|Selector7~7_combout ),
	.datad(\lookUpP2|Selector7~5_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector7~8 .lut_mask = 16'hCE12;
defparam \lookUpP2|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N20
cycloneive_lcell_comb \lookUpP2|out_x[3]~6 (
// Equation(s):
// \lookUpP2|out_x[3]~6_combout  = (position_P2[2] & ((position_P2[0]) # (position_P2[1])))

	.dataa(gnd),
	.datab(position_P2[2]),
	.datac(position_P2[0]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|out_x[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[3]~6 .lut_mask = 16'hCCC0;
defparam \lookUpP2|out_x[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N10
cycloneive_lcell_comb \lookUpP2|out_x[3]~7 (
// Equation(s):
// \lookUpP2|out_x[3]~7_combout  = (!position_P2[3] & !position_P2[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[3]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|out_x[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[3]~7 .lut_mask = 16'h000F;
defparam \lookUpP2|out_x[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N4
cycloneive_lcell_comb \lookUpP2|out_x[3]~8 (
// Equation(s):
// \lookUpP2|out_x[3]~8_combout  = (((!\lookUpP2|out_x[3]~6_combout  & \lookUpP2|out_x[3]~7_combout )) # (!position_P2[6])) # (!position_P2[5])

	.dataa(position_P2[5]),
	.datab(\lookUpP2|out_x[3]~6_combout ),
	.datac(position_P2[6]),
	.datad(\lookUpP2|out_x[3]~7_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[3]~8 .lut_mask = 16'h7F5F;
defparam \lookUpP2|out_x[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N1
dffeas \lookUpP2|out_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[1]~0_combout ),
	.asdata(\lookUpP2|Selector7~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[1] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector3~0 (
// Equation(s):
// \lookUpP1|Selector3~0_combout  = (position_P1[0] & !position_P1[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P1[0]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~0 .lut_mask = 16'h00F0;
defparam \lookUpP1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector7~9 (
// Equation(s):
// \lookUpP1|Selector7~9_combout  = (position_P1[2] & ((position_P1[3] & ((!position_P1[0]))) # (!position_P1[3] & (!position_P1[1] & position_P1[0])))) # (!position_P1[2] & ((position_P1[1] & (!position_P1[3] & position_P1[0])) # (!position_P1[1] & 
// ((position_P1[0]) # (!position_P1[3])))))

	.dataa(position_P1[1]),
	.datab(position_P1[2]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~9 .lut_mask = 16'h17C1;
defparam \lookUpP1|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector7~10 (
// Equation(s):
// \lookUpP1|Selector7~10_combout  = (position_P1[4] & ((\lookUpP1|Selector7~9_combout ) # ((position_P1[0] & !position_P1[3])))) # (!position_P1[4] & ((position_P1[0] & (!position_P1[3] & \lookUpP1|Selector7~9_combout )) # (!position_P1[0] & 
// (position_P1[3]))))

	.dataa(position_P1[0]),
	.datab(position_P1[4]),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector7~9_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~10 .lut_mask = 16'hDE18;
defparam \lookUpP1|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N16
cycloneive_lcell_comb \lookUpP1|out_x[1]~0 (
// Equation(s):
// \lookUpP1|out_x[1]~0_combout  = (position_P1[5] & (!\lookUpP1|Selector3~0_combout )) # (!position_P1[5] & ((\lookUpP1|Selector7~10_combout )))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector3~0_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector7~10_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[1]~0 .lut_mask = 16'h7722;
defparam \lookUpP1|out_x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector7~7 (
// Equation(s):
// \lookUpP1|Selector7~7_combout  = (position_P1[3] & (!position_P1[2] & (position_P1[0] $ (position_P1[5]))))

	.dataa(position_P1[3]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~7 .lut_mask = 16'h0208;
defparam \lookUpP1|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N0
cycloneive_lcell_comb \lookUpP1|Selector7~6 (
// Equation(s):
// \lookUpP1|Selector7~6_combout  = (position_P1[3] & ((position_P1[0] & ((position_P1[5]))) # (!position_P1[0] & (position_P1[2] & !position_P1[5])))) # (!position_P1[3] & (position_P1[0] $ (((position_P1[5])))))

	.dataa(position_P1[3]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~6 .lut_mask = 16'h9964;
defparam \lookUpP1|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector7~2 (
// Equation(s):
// \lookUpP1|Selector7~2_combout  = (position_P1[2] & ((position_P1[5] & ((position_P1[3]) # (!position_P1[0]))) # (!position_P1[5] & ((position_P1[0]) # (!position_P1[3]))))) # (!position_P1[2] & (position_P1[5] $ (position_P1[3] $ (!position_P1[0]))))

	.dataa(position_P1[5]),
	.datab(position_P1[2]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~2 .lut_mask = 16'hD6AD;
defparam \lookUpP1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector7~3 (
// Equation(s):
// \lookUpP1|Selector7~3_combout  = (position_P1[5] & (position_P1[3] $ (position_P1[2]))) # (!position_P1[5] & (!position_P1[3] & !position_P1[2]))

	.dataa(position_P1[5]),
	.datab(gnd),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~3 .lut_mask = 16'h0AA5;
defparam \lookUpP1|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector2~0 (
// Equation(s):
// \lookUpP1|Selector2~0_combout  = (position_P1[5] & (position_P1[3] & position_P1[2])) # (!position_P1[5] & (position_P1[3] $ (position_P1[2])))

	.dataa(position_P1[5]),
	.datab(gnd),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~0 .lut_mask = 16'hA550;
defparam \lookUpP1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector7~4 (
// Equation(s):
// \lookUpP1|Selector7~4_combout  = (position_P1[1] & ((position_P1[0] & ((\lookUpP1|Selector2~0_combout ))) # (!position_P1[0] & (\lookUpP1|Selector7~3_combout ))))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(\lookUpP1|Selector7~3_combout ),
	.datad(\lookUpP1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~4 .lut_mask = 16'hC840;
defparam \lookUpP1|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector7~5 (
// Equation(s):
// \lookUpP1|Selector7~5_combout  = (position_P1[4] & ((\lookUpP1|Selector7~4_combout ) # ((!position_P1[1] & \lookUpP1|Selector7~2_combout )))) # (!position_P1[4] & (position_P1[1]))

	.dataa(position_P1[4]),
	.datab(position_P1[1]),
	.datac(\lookUpP1|Selector7~2_combout ),
	.datad(\lookUpP1|Selector7~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~5 .lut_mask = 16'hEE64;
defparam \lookUpP1|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector7~8 (
// Equation(s):
// \lookUpP1|Selector7~8_combout  = (position_P1[4] & (((\lookUpP1|Selector7~5_combout )))) # (!position_P1[4] & ((\lookUpP1|Selector7~7_combout  & (!\lookUpP1|Selector7~6_combout  & !\lookUpP1|Selector7~5_combout )) # (!\lookUpP1|Selector7~7_combout  & 
// (\lookUpP1|Selector7~6_combout ))))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector7~7_combout ),
	.datac(\lookUpP1|Selector7~6_combout ),
	.datad(\lookUpP1|Selector7~5_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector7~8 .lut_mask = 16'hBA14;
defparam \lookUpP1|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N30
cycloneive_lcell_comb \lookUpP1|out_x[7]~6 (
// Equation(s):
// \lookUpP1|out_x[7]~6_combout  = (position_P1[2] & ((position_P1[1]) # (position_P1[0])))

	.dataa(gnd),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|out_x[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[7]~6 .lut_mask = 16'hF0C0;
defparam \lookUpP1|out_x[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N28
cycloneive_lcell_comb \lookUpP1|out_x[7]~7 (
// Equation(s):
// \lookUpP1|out_x[7]~7_combout  = (!position_P1[3] & !position_P1[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P1[3]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|out_x[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[7]~7 .lut_mask = 16'h000F;
defparam \lookUpP1|out_x[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N6
cycloneive_lcell_comb \lookUpP1|out_x[7]~8 (
// Equation(s):
// \lookUpP1|out_x[7]~8_combout  = (((!\lookUpP1|out_x[7]~6_combout  & \lookUpP1|out_x[7]~7_combout )) # (!position_P1[6])) # (!position_P1[5])

	.dataa(position_P1[5]),
	.datab(position_P1[6]),
	.datac(\lookUpP1|out_x[7]~6_combout ),
	.datad(\lookUpP1|out_x[7]~7_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[7]~8 .lut_mask = 16'h7F77;
defparam \lookUpP1|out_x[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N17
dffeas \lookUpP1|out_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[1]~0_combout ),
	.asdata(\lookUpP1|Selector7~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[1] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N4
cycloneive_lcell_comb \datapathP1|x_previous~0 (
// Equation(s):
// \datapathP1|x_previous~0_combout  = (\datapathP1|isP2~0_combout  & ((\lookUpP1|out_x [1]))) # (!\datapathP1|isP2~0_combout  & (\lookUpP2|out_x [1]))

	.dataa(gnd),
	.datab(\datapathP1|isP2~0_combout ),
	.datac(\lookUpP2|out_x [1]),
	.datad(\lookUpP1|out_x [1]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~0 .lut_mask = 16'hFC30;
defparam \datapathP1|x_previous~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N5
dffeas \datapathP1|x_previous[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[1] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N16
cycloneive_lcell_comb \datapathP1|x[1]~0 (
// Equation(s):
// \datapathP1|x[1]~0_combout  = (\datapathP1|x_previous [1] & (\datapathP1|x_counter [1] $ (VCC))) # (!\datapathP1|x_previous [1] & (\datapathP1|x_counter [1] & VCC))
// \datapathP1|x[1]~1  = CARRY((\datapathP1|x_previous [1] & \datapathP1|x_counter [1]))

	.dataa(\datapathP1|x_previous [1]),
	.datab(\datapathP1|x_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapathP1|x[1]~0_combout ),
	.cout(\datapathP1|x[1]~1 ));
// synopsys translate_off
defparam \datapathP1|x[1]~0 .lut_mask = 16'h6688;
defparam \datapathP1|x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N28
cycloneive_lcell_comb \lookUpP2|Selector6~5 (
// Equation(s):
// \lookUpP2|Selector6~5_combout  = (position_P2[2]) # (position_P2[0] $ (!position_P2[1]))

	.dataa(position_P2[2]),
	.datab(gnd),
	.datac(position_P2[0]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~5 .lut_mask = 16'hFAAF;
defparam \lookUpP2|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector6~11 (
// Equation(s):
// \lookUpP2|Selector6~11_combout  = (position_P2[4] & (!position_P2[2] & ((!position_P2[0]) # (!position_P2[1])))) # (!position_P2[4] & (position_P2[1] & (position_P2[0] & position_P2[2])))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(position_P2[4]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~11 .lut_mask = 16'h0870;
defparam \lookUpP2|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector6~12 (
// Equation(s):
// \lookUpP2|Selector6~12_combout  = (\lookUpP2|Selector6~11_combout  & ((position_P2[1]) # ((position_P2[0]) # (!position_P2[3])))) # (!\lookUpP2|Selector6~11_combout  & (position_P2[1] $ (position_P2[3] $ (position_P2[0]))))

	.dataa(position_P2[1]),
	.datab(position_P2[3]),
	.datac(position_P2[0]),
	.datad(\lookUpP2|Selector6~11_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~12 .lut_mask = 16'hFB96;
defparam \lookUpP2|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N0
cycloneive_lcell_comb \lookUpP2|out_x[2]~1 (
// Equation(s):
// \lookUpP2|out_x[2]~1_combout  = (position_P2[5] & (\lookUpP2|Selector6~5_combout )) # (!position_P2[5] & ((\lookUpP2|Selector6~12_combout )))

	.dataa(position_P2[5]),
	.datab(\lookUpP2|Selector6~5_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector6~12_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[2]~1 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_x[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N10
cycloneive_lcell_comb \lookUpP2|Selector6~8 (
// Equation(s):
// \lookUpP2|Selector6~8_combout  = (!position_P2[3] & (position_P2[1] $ (position_P2[0] $ (position_P2[5]))))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(position_P2[5]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~8 .lut_mask = 16'h0096;
defparam \lookUpP2|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector2~1 (
// Equation(s):
// \lookUpP2|Selector2~1_combout  = (position_P2[1] & (position_P2[0])) # (!position_P2[1] & (!position_P2[0] & position_P2[2]))

	.dataa(gnd),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~1 .lut_mask = 16'hC3C0;
defparam \lookUpP2|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N10
cycloneive_lcell_comb \lookUpP2|Selector6~4 (
// Equation(s):
// \lookUpP2|Selector6~4_combout  = (position_P2[1] & ((position_P2[0]) # (!position_P2[2]))) # (!position_P2[1] & (position_P2[2] $ (position_P2[0])))

	.dataa(position_P2[1]),
	.datab(gnd),
	.datac(position_P2[2]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~4 .lut_mask = 16'hAF5A;
defparam \lookUpP2|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector6~9 (
// Equation(s):
// \lookUpP2|Selector6~9_combout  = (position_P2[3] & ((position_P2[5] & (!\lookUpP2|Selector2~1_combout )) # (!position_P2[5] & ((\lookUpP2|Selector6~4_combout )))))

	.dataa(position_P2[5]),
	.datab(position_P2[3]),
	.datac(\lookUpP2|Selector2~1_combout ),
	.datad(\lookUpP2|Selector6~4_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~9 .lut_mask = 16'h4C08;
defparam \lookUpP2|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N26
cycloneive_lcell_comb \lookUpP2|Selector6~6 (
// Equation(s):
// \lookUpP2|Selector6~6_combout  = (position_P2[0] & ((position_P2[2] & (position_P2[5] $ (position_P2[3]))) # (!position_P2[2] & ((position_P2[5]) # (!position_P2[3]))))) # (!position_P2[0] & ((position_P2[2] & ((position_P2[3]) # (!position_P2[5]))) # 
// (!position_P2[2] & (position_P2[5] $ (position_P2[3])))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[5]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~6 .lut_mask = 16'h6DB6;
defparam \lookUpP2|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector6~7 (
// Equation(s):
// \lookUpP2|Selector6~7_combout  = (position_P2[4] & ((position_P2[1] & (\lookUpP2|Selector6~6_combout )) # (!position_P2[1] & ((\lookUpP2|Selector7~2_combout )))))

	.dataa(position_P2[1]),
	.datab(position_P2[4]),
	.datac(\lookUpP2|Selector6~6_combout ),
	.datad(\lookUpP2|Selector7~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~7 .lut_mask = 16'hC480;
defparam \lookUpP2|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector6~10 (
// Equation(s):
// \lookUpP2|Selector6~10_combout  = (\lookUpP2|Selector6~7_combout ) # ((!position_P2[4] & ((\lookUpP2|Selector6~8_combout ) # (\lookUpP2|Selector6~9_combout ))))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector6~8_combout ),
	.datac(\lookUpP2|Selector6~9_combout ),
	.datad(\lookUpP2|Selector6~7_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector6~10 .lut_mask = 16'hFF54;
defparam \lookUpP2|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N1
dffeas \lookUpP2|out_x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[2]~1_combout ),
	.asdata(\lookUpP2|Selector6~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[2] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N16
cycloneive_lcell_comb \lookUpP1|Selector6~2 (
// Equation(s):
// \lookUpP1|Selector6~2_combout  = (position_P1[2]) # (position_P1[0] $ (!position_P1[1]))

	.dataa(gnd),
	.datab(position_P1[2]),
	.datac(position_P1[0]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~2 .lut_mask = 16'hFCCF;
defparam \lookUpP1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector6~9 (
// Equation(s):
// \lookUpP1|Selector6~9_combout  = (position_P1[2] & (position_P1[1] & (position_P1[0] & !position_P1[4]))) # (!position_P1[2] & (position_P1[4] & ((!position_P1[0]) # (!position_P1[1]))))

	.dataa(position_P1[1]),
	.datab(position_P1[2]),
	.datac(position_P1[0]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~9 .lut_mask = 16'h1380;
defparam \lookUpP1|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N6
cycloneive_lcell_comb \lookUpP1|Selector6~10 (
// Equation(s):
// \lookUpP1|Selector6~10_combout  = (\lookUpP1|Selector6~9_combout  & ((position_P1[1]) # ((position_P1[0]) # (!position_P1[3])))) # (!\lookUpP1|Selector6~9_combout  & (position_P1[1] $ (position_P1[0] $ (position_P1[3]))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector6~9_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~10 .lut_mask = 16'hEF96;
defparam \lookUpP1|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N8
cycloneive_lcell_comb \lookUpP1|out_x[2]~1 (
// Equation(s):
// \lookUpP1|out_x[2]~1_combout  = (position_P1[5] & (\lookUpP1|Selector6~2_combout )) # (!position_P1[5] & ((\lookUpP1|Selector6~10_combout )))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector6~2_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector6~10_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[2]~1 .lut_mask = 16'hDD88;
defparam \lookUpP1|out_x[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector6~5 (
// Equation(s):
// \lookUpP1|Selector6~5_combout  = (!position_P1[3] & (position_P1[1] $ (position_P1[0] $ (position_P1[5]))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[3]),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~5 .lut_mask = 16'h0906;
defparam \lookUpP1|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector6~8 (
// Equation(s):
// \lookUpP1|Selector6~8_combout  = (position_P1[2] & (position_P1[0] $ (!position_P1[1]))) # (!position_P1[2] & ((position_P1[0]) # (position_P1[1])))

	.dataa(gnd),
	.datab(position_P1[2]),
	.datac(position_P1[0]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~8 .lut_mask = 16'hF33C;
defparam \lookUpP1|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector2~8 (
// Equation(s):
// \lookUpP1|Selector2~8_combout  = (position_P1[1] & (position_P1[0])) # (!position_P1[1] & (!position_P1[0] & position_P1[2]))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(gnd),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~8 .lut_mask = 16'h9988;
defparam \lookUpP1|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector6~6 (
// Equation(s):
// \lookUpP1|Selector6~6_combout  = (position_P1[3] & ((position_P1[5] & ((!\lookUpP1|Selector2~8_combout ))) # (!position_P1[5] & (\lookUpP1|Selector6~8_combout ))))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector6~8_combout ),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector2~8_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~6 .lut_mask = 16'h40E0;
defparam \lookUpP1|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N30
cycloneive_lcell_comb \lookUpP1|Selector6~3 (
// Equation(s):
// \lookUpP1|Selector6~3_combout  = (position_P1[0] & ((position_P1[2] & (position_P1[3] $ (position_P1[5]))) # (!position_P1[2] & ((position_P1[5]) # (!position_P1[3]))))) # (!position_P1[0] & ((position_P1[2] & ((position_P1[3]) # (!position_P1[5]))) # 
// (!position_P1[2] & (position_P1[3] $ (position_P1[5])))))

	.dataa(position_P1[0]),
	.datab(position_P1[2]),
	.datac(position_P1[3]),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~3 .lut_mask = 16'h6BD6;
defparam \lookUpP1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector6~4 (
// Equation(s):
// \lookUpP1|Selector6~4_combout  = (position_P1[4] & ((position_P1[1] & (\lookUpP1|Selector6~3_combout )) # (!position_P1[1] & ((\lookUpP1|Selector7~2_combout )))))

	.dataa(position_P1[1]),
	.datab(position_P1[4]),
	.datac(\lookUpP1|Selector6~3_combout ),
	.datad(\lookUpP1|Selector7~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~4 .lut_mask = 16'hC480;
defparam \lookUpP1|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N22
cycloneive_lcell_comb \lookUpP1|Selector6~7 (
// Equation(s):
// \lookUpP1|Selector6~7_combout  = (\lookUpP1|Selector6~4_combout ) # ((!position_P1[4] & ((\lookUpP1|Selector6~5_combout ) # (\lookUpP1|Selector6~6_combout ))))

	.dataa(\lookUpP1|Selector6~5_combout ),
	.datab(position_P1[4]),
	.datac(\lookUpP1|Selector6~6_combout ),
	.datad(\lookUpP1|Selector6~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector6~7 .lut_mask = 16'hFF32;
defparam \lookUpP1|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N9
dffeas \lookUpP1|out_x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[2]~1_combout ),
	.asdata(\lookUpP1|Selector6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[2] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N30
cycloneive_lcell_comb \datapathP1|x_previous~1 (
// Equation(s):
// \datapathP1|x_previous~1_combout  = (\datapathP1|isP2~0_combout  & ((\lookUpP1|out_x [2]))) # (!\datapathP1|isP2~0_combout  & (\lookUpP2|out_x [2]))

	.dataa(gnd),
	.datab(\lookUpP2|out_x [2]),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP1|out_x [2]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~1 .lut_mask = 16'hFC0C;
defparam \datapathP1|x_previous~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N31
dffeas \datapathP1|x_previous[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[2] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N18
cycloneive_lcell_comb \datapathP1|x[2]~2 (
// Equation(s):
// \datapathP1|x[2]~2_combout  = (\datapathP1|x_previous [2] & ((\datapathP1|x_counter [2] & (\datapathP1|x[1]~1  & VCC)) # (!\datapathP1|x_counter [2] & (!\datapathP1|x[1]~1 )))) # (!\datapathP1|x_previous [2] & ((\datapathP1|x_counter [2] & 
// (!\datapathP1|x[1]~1 )) # (!\datapathP1|x_counter [2] & ((\datapathP1|x[1]~1 ) # (GND)))))
// \datapathP1|x[2]~3  = CARRY((\datapathP1|x_previous [2] & (!\datapathP1|x_counter [2] & !\datapathP1|x[1]~1 )) # (!\datapathP1|x_previous [2] & ((!\datapathP1|x[1]~1 ) # (!\datapathP1|x_counter [2]))))

	.dataa(\datapathP1|x_previous [2]),
	.datab(\datapathP1|x_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[1]~1 ),
	.combout(\datapathP1|x[2]~2_combout ),
	.cout(\datapathP1|x[2]~3 ));
// synopsys translate_off
defparam \datapathP1|x[2]~2 .lut_mask = 16'h9617;
defparam \datapathP1|x[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N16
cycloneive_lcell_comb \lookUpP1|Selector1~0 (
// Equation(s):
// \lookUpP1|Selector1~0_combout  = (position_P1[2]) # ((position_P1[0]) # (position_P1[1]))

	.dataa(gnd),
	.datab(position_P1[2]),
	.datac(position_P1[0]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~0 .lut_mask = 16'hFFFC;
defparam \lookUpP1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N0
cycloneive_lcell_comb \lookUpP1|Selector4~0 (
// Equation(s):
// \lookUpP1|Selector4~0_combout  = position_P1[2] $ (((position_P1[1]) # (position_P1[0])))

	.dataa(gnd),
	.datab(position_P1[2]),
	.datac(position_P1[1]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~0 .lut_mask = 16'h333C;
defparam \lookUpP1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector5~0 (
// Equation(s):
// \lookUpP1|Selector5~0_combout  = (position_P1[4] & ((position_P1[3] & (\lookUpP1|Selector4~0_combout )) # (!position_P1[3] & ((!\lookUpP1|out_x[7]~6_combout ))))) # (!position_P1[4] & (((!\lookUpP1|Selector4~0_combout ))))

	.dataa(position_P1[4]),
	.datab(position_P1[3]),
	.datac(\lookUpP1|Selector4~0_combout ),
	.datad(\lookUpP1|out_x[7]~6_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~0 .lut_mask = 16'h85A7;
defparam \lookUpP1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N16
cycloneive_lcell_comb \lookUpP1|out_x[3]~2 (
// Equation(s):
// \lookUpP1|out_x[3]~2_combout  = (position_P1[5] & (\lookUpP1|Selector1~0_combout )) # (!position_P1[5] & ((\lookUpP1|Selector5~0_combout )))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector1~0_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[3]~2 .lut_mask = 16'hDD88;
defparam \lookUpP1|out_x[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector5~4 (
// Equation(s):
// \lookUpP1|Selector5~4_combout  = position_P1[0] $ (((position_P1[2] & ((!position_P1[3]))) # (!position_P1[2] & (!position_P1[5] & position_P1[3]))))

	.dataa(position_P1[5]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~4 .lut_mask = 16'hC93C;
defparam \lookUpP1|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N30
cycloneive_lcell_comb \lookUpP1|Selector5~5 (
// Equation(s):
// \lookUpP1|Selector5~5_combout  = (position_P1[1] & (position_P1[5] $ ((position_P1[2])))) # (!position_P1[1] & (((\lookUpP1|Selector5~4_combout ))))

	.dataa(position_P1[5]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(\lookUpP1|Selector5~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~5 .lut_mask = 16'h7B48;
defparam \lookUpP1|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N22
cycloneive_lcell_comb \lookUpP1|Selector5~2 (
// Equation(s):
// \lookUpP1|Selector5~2_combout  = position_P1[5] $ (position_P1[2] $ (((position_P1[1]) # (position_P1[0]))))

	.dataa(position_P1[5]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~2 .lut_mask = 16'hA596;
defparam \lookUpP1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector5~1 (
// Equation(s):
// \lookUpP1|Selector5~1_combout  = (position_P1[2] & ((position_P1[4]) # ((!position_P1[0] & !position_P1[1])))) # (!position_P1[2] & (((position_P1[1]) # (!position_P1[4]))))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~1 .lut_mask = 16'hFC1F;
defparam \lookUpP1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector0~1 (
// Equation(s):
// \lookUpP1|Selector0~1_combout  = position_P1[5] $ (position_P1[3])

	.dataa(position_P1[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~1 .lut_mask = 16'h55AA;
defparam \lookUpP1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N6
cycloneive_lcell_comb \lookUpP1|Selector5~3 (
// Equation(s):
// \lookUpP1|Selector5~3_combout  = (\lookUpP1|Selector0~1_combout  & (\lookUpP1|Selector5~2_combout  & (!position_P1[4]))) # (!\lookUpP1|Selector0~1_combout  & (((\lookUpP1|Selector5~1_combout ))))

	.dataa(\lookUpP1|Selector5~2_combout ),
	.datab(position_P1[4]),
	.datac(\lookUpP1|Selector5~1_combout ),
	.datad(\lookUpP1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~3 .lut_mask = 16'h22F0;
defparam \lookUpP1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector5~6 (
// Equation(s):
// \lookUpP1|Selector5~6_combout  = (\lookUpP1|Selector5~3_combout ) # ((position_P1[4] & \lookUpP1|Selector5~5_combout ))

	.dataa(position_P1[4]),
	.datab(gnd),
	.datac(\lookUpP1|Selector5~5_combout ),
	.datad(\lookUpP1|Selector5~3_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector5~6 .lut_mask = 16'hFFA0;
defparam \lookUpP1|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y15_N17
dffeas \lookUpP1|out_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[3]~2_combout ),
	.asdata(\lookUpP1|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[3] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector1~0 (
// Equation(s):
// \lookUpP2|Selector1~0_combout  = (position_P2[1]) # ((position_P2[0]) # (position_P2[2]))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(gnd),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~0 .lut_mask = 16'hFFEE;
defparam \lookUpP2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector4~0 (
// Equation(s):
// \lookUpP2|Selector4~0_combout  = position_P2[2] $ (((position_P2[1]) # (position_P2[0])))

	.dataa(gnd),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~0 .lut_mask = 16'h03FC;
defparam \lookUpP2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N4
cycloneive_lcell_comb \lookUpP2|Selector5~0 (
// Equation(s):
// \lookUpP2|Selector5~0_combout  = (position_P2[4] & ((position_P2[3] & ((\lookUpP2|Selector4~0_combout ))) # (!position_P2[3] & (!\lookUpP2|out_x[3]~6_combout )))) # (!position_P2[4] & (((!\lookUpP2|Selector4~0_combout ))))

	.dataa(position_P2[3]),
	.datab(\lookUpP2|out_x[3]~6_combout ),
	.datac(\lookUpP2|Selector4~0_combout ),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~0 .lut_mask = 16'hB10F;
defparam \lookUpP2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N28
cycloneive_lcell_comb \lookUpP2|out_x[3]~2 (
// Equation(s):
// \lookUpP2|out_x[3]~2_combout  = (position_P2[5] & (\lookUpP2|Selector1~0_combout )) # (!position_P2[5] & ((\lookUpP2|Selector5~0_combout )))

	.dataa(\lookUpP2|Selector1~0_combout ),
	.datab(position_P2[5]),
	.datac(gnd),
	.datad(\lookUpP2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[3]~2 .lut_mask = 16'hBB88;
defparam \lookUpP2|out_x[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N28
cycloneive_lcell_comb \lookUpP2|Selector5~4 (
// Equation(s):
// \lookUpP2|Selector5~4_combout  = position_P2[0] $ (((position_P2[3] & (!position_P2[5] & !position_P2[2])) # (!position_P2[3] & ((position_P2[2])))))

	.dataa(position_P2[3]),
	.datab(position_P2[5]),
	.datac(position_P2[0]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~4 .lut_mask = 16'hA5D2;
defparam \lookUpP2|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector5~5 (
// Equation(s):
// \lookUpP2|Selector5~5_combout  = (position_P2[1] & (position_P2[2] $ ((position_P2[5])))) # (!position_P2[1] & (((\lookUpP2|Selector5~4_combout ))))

	.dataa(position_P2[2]),
	.datab(position_P2[5]),
	.datac(position_P2[1]),
	.datad(\lookUpP2|Selector5~4_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~5 .lut_mask = 16'h6F60;
defparam \lookUpP2|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector5~2 (
// Equation(s):
// \lookUpP2|Selector5~2_combout  = position_P2[2] $ (position_P2[5] $ (((position_P2[0]) # (position_P2[1]))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~2 .lut_mask = 16'hC936;
defparam \lookUpP2|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N10
cycloneive_lcell_comb \lookUpP2|Selector0~1 (
// Equation(s):
// \lookUpP2|Selector0~1_combout  = position_P2[5] $ (position_P2[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[5]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~1 .lut_mask = 16'h0FF0;
defparam \lookUpP2|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector5~1 (
// Equation(s):
// \lookUpP2|Selector5~1_combout  = (position_P2[2] & ((position_P2[4]) # ((!position_P2[0] & !position_P2[1])))) # (!position_P2[2] & (((position_P2[1]) # (!position_P2[4]))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~1 .lut_mask = 16'hFC37;
defparam \lookUpP2|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector5~3 (
// Equation(s):
// \lookUpP2|Selector5~3_combout  = (\lookUpP2|Selector0~1_combout  & (\lookUpP2|Selector5~2_combout  & ((!position_P2[4])))) # (!\lookUpP2|Selector0~1_combout  & (((\lookUpP2|Selector5~1_combout ))))

	.dataa(\lookUpP2|Selector5~2_combout ),
	.datab(\lookUpP2|Selector0~1_combout ),
	.datac(\lookUpP2|Selector5~1_combout ),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~3 .lut_mask = 16'h30B8;
defparam \lookUpP2|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N2
cycloneive_lcell_comb \lookUpP2|Selector5~6 (
// Equation(s):
// \lookUpP2|Selector5~6_combout  = (\lookUpP2|Selector5~3_combout ) # ((position_P2[4] & \lookUpP2|Selector5~5_combout ))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(\lookUpP2|Selector5~5_combout ),
	.datad(\lookUpP2|Selector5~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector5~6 .lut_mask = 16'hFFC0;
defparam \lookUpP2|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N29
dffeas \lookUpP2|out_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[3]~2_combout ),
	.asdata(\lookUpP2|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[3] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N4
cycloneive_lcell_comb \datapathP1|x_previous~2 (
// Equation(s):
// \datapathP1|x_previous~2_combout  = (\datapathP1|isP2~0_combout  & (\lookUpP1|out_x [3])) # (!\datapathP1|isP2~0_combout  & ((\lookUpP2|out_x [3])))

	.dataa(\lookUpP1|out_x [3]),
	.datab(gnd),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP2|out_x [3]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~2 .lut_mask = 16'hAFA0;
defparam \datapathP1|x_previous~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N5
dffeas \datapathP1|x_previous[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[3] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N20
cycloneive_lcell_comb \datapathP1|x[3]~4 (
// Equation(s):
// \datapathP1|x[3]~4_combout  = ((\datapathP1|x_counter [3] $ (\datapathP1|x_previous [3] $ (!\datapathP1|x[2]~3 )))) # (GND)
// \datapathP1|x[3]~5  = CARRY((\datapathP1|x_counter [3] & ((\datapathP1|x_previous [3]) # (!\datapathP1|x[2]~3 ))) # (!\datapathP1|x_counter [3] & (\datapathP1|x_previous [3] & !\datapathP1|x[2]~3 )))

	.dataa(\datapathP1|x_counter [3]),
	.datab(\datapathP1|x_previous [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[2]~3 ),
	.combout(\datapathP1|x[3]~4_combout ),
	.cout(\datapathP1|x[3]~5 ));
// synopsys translate_off
defparam \datapathP1|x[3]~4 .lut_mask = 16'h698E;
defparam \datapathP1|x[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector4~2 (
// Equation(s):
// \lookUpP2|Selector4~2_combout  = (position_P2[2] & (!position_P2[3] & ((position_P2[1]) # (position_P2[0])))) # (!position_P2[2] & (!position_P2[1] & (!position_P2[0] & position_P2[3])))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~2 .lut_mask = 16'h01C8;
defparam \lookUpP2|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N4
cycloneive_lcell_comb \lookUpP2|Selector4~3 (
// Equation(s):
// \lookUpP2|Selector4~3_combout  = (position_P2[4] & (\lookUpP2|Selector4~0_combout  & (position_P2[3]))) # (!position_P2[4] & (((\lookUpP2|Selector4~2_combout ))))

	.dataa(\lookUpP2|Selector4~0_combout ),
	.datab(position_P2[3]),
	.datac(position_P2[4]),
	.datad(\lookUpP2|Selector4~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~3 .lut_mask = 16'h8F80;
defparam \lookUpP2|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N20
cycloneive_lcell_comb \HEX_7|seg~7 (
// Equation(s):
// \HEX_7|seg~7_combout  = (!position_P2[5] & position_P2[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[5]),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\HEX_7|seg~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_7|seg~7 .lut_mask = 16'h0F00;
defparam \HEX_7|seg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector4~1 (
// Equation(s):
// \lookUpP2|Selector4~1_combout  = (!position_P2[6] & (position_P2[3] $ (position_P2[5])))

	.dataa(position_P2[6]),
	.datab(position_P2[3]),
	.datac(gnd),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~1 .lut_mask = 16'h1144;
defparam \lookUpP2|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N16
cycloneive_lcell_comb \lookUpP2|Selector4~5 (
// Equation(s):
// \lookUpP2|Selector4~5_combout  = (position_P2[1] & (((!position_P2[2] & !position_P2[5])))) # (!position_P2[1] & (position_P2[0] $ (((position_P2[2]) # (position_P2[5])))))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(position_P2[2]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~5 .lut_mask = 16'h111E;
defparam \lookUpP2|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N26
cycloneive_lcell_comb \lookUpP2|Selector4~6 (
// Equation(s):
// \lookUpP2|Selector4~6_combout  = (\lookUpP2|Selector4~5_combout  & (position_P2[4] $ (((!position_P2[2]) # (!position_P2[5]))))) # (!\lookUpP2|Selector4~5_combout  & (position_P2[4] & (position_P2[5] $ (position_P2[2]))))

	.dataa(position_P2[5]),
	.datab(\lookUpP2|Selector4~5_combout ),
	.datac(position_P2[2]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~6 .lut_mask = 16'h924C;
defparam \lookUpP2|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector4~4 (
// Equation(s):
// \lookUpP2|Selector4~4_combout  = (\lookUpP2|Selector4~3_combout  & ((\HEX_7|seg~7_combout ) # ((\lookUpP2|Selector4~1_combout  & \lookUpP2|Selector4~6_combout )))) # (!\lookUpP2|Selector4~3_combout  & (((\lookUpP2|Selector4~1_combout  & 
// \lookUpP2|Selector4~6_combout ))))

	.dataa(\lookUpP2|Selector4~3_combout ),
	.datab(\HEX_7|seg~7_combout ),
	.datac(\lookUpP2|Selector4~1_combout ),
	.datad(\lookUpP2|Selector4~6_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector4~4 .lut_mask = 16'hF888;
defparam \lookUpP2|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N13
dffeas \lookUpP2|out_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[4] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N16
cycloneive_lcell_comb \lookUpP1|Selector4~1 (
// Equation(s):
// \lookUpP1|Selector4~1_combout  = (!position_P1[6] & (position_P1[5] $ (position_P1[3])))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[3]),
	.datad(position_P1[6]),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~1 .lut_mask = 16'h003C;
defparam \lookUpP1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector4~2 (
// Equation(s):
// \lookUpP1|Selector4~2_combout  = (position_P1[2] & (!position_P1[3] & ((position_P1[0]) # (position_P1[1])))) # (!position_P1[2] & (!position_P1[0] & (!position_P1[1] & position_P1[3])))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~2 .lut_mask = 16'h01E0;
defparam \lookUpP1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector4~3 (
// Equation(s):
// \lookUpP1|Selector4~3_combout  = (position_P1[4] & (position_P1[3] & ((\lookUpP1|Selector4~0_combout )))) # (!position_P1[4] & (((\lookUpP1|Selector4~2_combout ))))

	.dataa(position_P1[4]),
	.datab(position_P1[3]),
	.datac(\lookUpP1|Selector4~2_combout ),
	.datad(\lookUpP1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~3 .lut_mask = 16'hD850;
defparam \lookUpP1|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N6
cycloneive_lcell_comb \HEX_5|seg~7 (
// Equation(s):
// \HEX_5|seg~7_combout  = (!position_P1[5] & position_P1[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P1[5]),
	.datad(position_P1[6]),
	.cin(gnd),
	.combout(\HEX_5|seg~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX_5|seg~7 .lut_mask = 16'h0F00;
defparam \HEX_5|seg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector4~5 (
// Equation(s):
// \lookUpP1|Selector4~5_combout  = (position_P1[1] & (!position_P1[5] & ((!position_P1[2])))) # (!position_P1[1] & (position_P1[0] $ (((position_P1[5]) # (position_P1[2])))))

	.dataa(position_P1[1]),
	.datab(position_P1[5]),
	.datac(position_P1[0]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~5 .lut_mask = 16'h0536;
defparam \lookUpP1|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N30
cycloneive_lcell_comb \lookUpP1|Selector4~6 (
// Equation(s):
// \lookUpP1|Selector4~6_combout  = (\lookUpP1|Selector4~5_combout  & (position_P1[4] $ (((!position_P1[5]) # (!position_P1[2]))))) # (!\lookUpP1|Selector4~5_combout  & (position_P1[4] & (position_P1[2] $ (position_P1[5]))))

	.dataa(position_P1[2]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector4~5_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~6 .lut_mask = 16'h8760;
defparam \lookUpP1|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector4~4 (
// Equation(s):
// \lookUpP1|Selector4~4_combout  = (\lookUpP1|Selector4~1_combout  & ((\lookUpP1|Selector4~6_combout ) # ((\lookUpP1|Selector4~3_combout  & \HEX_5|seg~7_combout )))) # (!\lookUpP1|Selector4~1_combout  & (\lookUpP1|Selector4~3_combout  & 
// (\HEX_5|seg~7_combout )))

	.dataa(\lookUpP1|Selector4~1_combout ),
	.datab(\lookUpP1|Selector4~3_combout ),
	.datac(\HEX_5|seg~7_combout ),
	.datad(\lookUpP1|Selector4~6_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector4~4 .lut_mask = 16'hEAC0;
defparam \lookUpP1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N19
dffeas \lookUpP1|out_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[4] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N20
cycloneive_lcell_comb \datapathP1|x_previous~3 (
// Equation(s):
// \datapathP1|x_previous~3_combout  = (\datapathP1|isP2~0_combout  & ((\lookUpP1|out_x [4]))) # (!\datapathP1|isP2~0_combout  & (\lookUpP2|out_x [4]))

	.dataa(gnd),
	.datab(\lookUpP2|out_x [4]),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP1|out_x [4]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~3 .lut_mask = 16'hFC0C;
defparam \datapathP1|x_previous~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N21
dffeas \datapathP1|x_previous[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[4] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N22
cycloneive_lcell_comb \datapathP1|x[4]~6 (
// Equation(s):
// \datapathP1|x[4]~6_combout  = (\datapathP1|x_previous [4] & ((\datapathP1|x_counter [4] & (\datapathP1|x[3]~5  & VCC)) # (!\datapathP1|x_counter [4] & (!\datapathP1|x[3]~5 )))) # (!\datapathP1|x_previous [4] & ((\datapathP1|x_counter [4] & 
// (!\datapathP1|x[3]~5 )) # (!\datapathP1|x_counter [4] & ((\datapathP1|x[3]~5 ) # (GND)))))
// \datapathP1|x[4]~7  = CARRY((\datapathP1|x_previous [4] & (!\datapathP1|x_counter [4] & !\datapathP1|x[3]~5 )) # (!\datapathP1|x_previous [4] & ((!\datapathP1|x[3]~5 ) # (!\datapathP1|x_counter [4]))))

	.dataa(\datapathP1|x_previous [4]),
	.datab(\datapathP1|x_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[3]~5 ),
	.combout(\datapathP1|x[4]~6_combout ),
	.cout(\datapathP1|x[4]~7 ));
// synopsys translate_off
defparam \datapathP1|x[4]~6 .lut_mask = 16'h9617;
defparam \datapathP1|x[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N14
cycloneive_lcell_comb \lookUpP2|Selector3~2 (
// Equation(s):
// \lookUpP2|Selector3~2_combout  = (position_P2[3] & ((position_P2[0]) # ((!position_P2[2] & !position_P2[1])))) # (!position_P2[3] & ((position_P2[2] & ((!position_P2[1]))) # (!position_P2[2] & (!position_P2[0]))))

	.dataa(position_P2[2]),
	.datab(position_P2[0]),
	.datac(position_P2[1]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~2 .lut_mask = 16'hCD1B;
defparam \lookUpP2|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector3~1 (
// Equation(s):
// \lookUpP2|Selector3~1_combout  = (position_P2[3] & (((position_P2[2] & position_P2[0])) # (!position_P2[1]))) # (!position_P2[3] & (!position_P2[0] & ((position_P2[1]) # (position_P2[2]))))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[3]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~1 .lut_mask = 16'hD05E;
defparam \lookUpP2|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N14
cycloneive_lcell_comb \lookUpP2|Selector3~3 (
// Equation(s):
// \lookUpP2|Selector3~3_combout  = (position_P2[4] & ((\lookUpP2|Selector3~1_combout ))) # (!position_P2[4] & (\lookUpP2|Selector3~2_combout ))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(\lookUpP2|Selector3~2_combout ),
	.datad(\lookUpP2|Selector3~1_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~3 .lut_mask = 16'hFC30;
defparam \lookUpP2|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N10
cycloneive_lcell_comb \lookUpP2|out_x[5]~3 (
// Equation(s):
// \lookUpP2|out_x[5]~3_combout  = (position_P2[5] & (\lookUpP2|Selector3~0_combout )) # (!position_P2[5] & ((\lookUpP2|Selector3~3_combout )))

	.dataa(position_P2[5]),
	.datab(\lookUpP2|Selector3~0_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector3~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[5]~3 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_x[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector3~6 (
// Equation(s):
// \lookUpP2|Selector3~6_combout  = (!position_P2[1] & ((position_P2[5] & ((\lookUpP2|Selector3~0_combout ) # (!position_P2[3]))) # (!position_P2[5] & (position_P2[3] $ (\lookUpP2|Selector3~0_combout )))))

	.dataa(position_P2[1]),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(\lookUpP2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~6 .lut_mask = 16'h4514;
defparam \lookUpP2|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N4
cycloneive_lcell_comb \lookUpP2|Selector3~7 (
// Equation(s):
// \lookUpP2|Selector3~7_combout  = (position_P2[1] & ((position_P2[0] & ((\lookUpP2|Selector7~3_combout ))) # (!position_P2[0] & (\lookUpP2|Selector2~0_combout ))))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(\lookUpP2|Selector2~0_combout ),
	.datad(\lookUpP2|Selector7~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~7 .lut_mask = 16'hA820;
defparam \lookUpP2|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector3~4 (
// Equation(s):
// \lookUpP2|Selector3~4_combout  = position_P2[3] $ (((position_P2[0]) # ((!position_P2[2] & !position_P2[1]))))

	.dataa(position_P2[0]),
	.datab(position_P2[3]),
	.datac(position_P2[2]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~4 .lut_mask = 16'h6663;
defparam \lookUpP2|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N28
cycloneive_lcell_comb \lookUpP2|Selector3~5 (
// Equation(s):
// \lookUpP2|Selector3~5_combout  = (!position_P2[4] & ((position_P2[5] & ((\lookUpP2|Selector3~4_combout ))) # (!position_P2[5] & (\lookUpP2|Selector3~1_combout ))))

	.dataa(position_P2[5]),
	.datab(\lookUpP2|Selector3~1_combout ),
	.datac(\lookUpP2|Selector3~4_combout ),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~5 .lut_mask = 16'h00E4;
defparam \lookUpP2|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector3~8 (
// Equation(s):
// \lookUpP2|Selector3~8_combout  = (\lookUpP2|Selector3~5_combout ) # ((position_P2[4] & ((\lookUpP2|Selector3~6_combout ) # (\lookUpP2|Selector3~7_combout ))))

	.dataa(\lookUpP2|Selector3~6_combout ),
	.datab(position_P2[4]),
	.datac(\lookUpP2|Selector3~7_combout ),
	.datad(\lookUpP2|Selector3~5_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector3~8 .lut_mask = 16'hFFC8;
defparam \lookUpP2|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N11
dffeas \lookUpP2|out_x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[5]~3_combout ),
	.asdata(\lookUpP2|Selector3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[5] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector3~1 (
// Equation(s):
// \lookUpP1|Selector3~1_combout  = (position_P1[3] & (((position_P1[0] & position_P1[2])) # (!position_P1[1]))) # (!position_P1[3] & (!position_P1[0] & ((position_P1[1]) # (position_P1[2]))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~1 .lut_mask = 16'hD352;
defparam \lookUpP1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector3~2 (
// Equation(s):
// \lookUpP1|Selector3~2_combout  = (position_P1[3] & ((position_P1[0]) # ((!position_P1[1] & !position_P1[2])))) # (!position_P1[3] & ((position_P1[2] & (!position_P1[1])) # (!position_P1[2] & ((!position_P1[0])))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~2 .lut_mask = 16'hC5D3;
defparam \lookUpP1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector3~3 (
// Equation(s):
// \lookUpP1|Selector3~3_combout  = (position_P1[4] & (\lookUpP1|Selector3~1_combout )) # (!position_P1[4] & ((\lookUpP1|Selector3~2_combout )))

	.dataa(\lookUpP1|Selector3~1_combout ),
	.datab(gnd),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector3~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~3 .lut_mask = 16'hAFA0;
defparam \lookUpP1|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N30
cycloneive_lcell_comb \lookUpP1|out_x[5]~3 (
// Equation(s):
// \lookUpP1|out_x[5]~3_combout  = (position_P1[5] & (\lookUpP1|Selector3~0_combout )) # (!position_P1[5] & ((\lookUpP1|Selector3~3_combout )))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector3~0_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector3~3_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[5]~3 .lut_mask = 16'hDD88;
defparam \lookUpP1|out_x[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector3~7 (
// Equation(s):
// \lookUpP1|Selector3~7_combout  = (position_P1[1] & ((position_P1[0] & (\lookUpP1|Selector7~3_combout )) # (!position_P1[0] & ((\lookUpP1|Selector2~0_combout )))))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(\lookUpP1|Selector7~3_combout ),
	.datad(\lookUpP1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~7 .lut_mask = 16'hC480;
defparam \lookUpP1|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector3~6 (
// Equation(s):
// \lookUpP1|Selector3~6_combout  = (!position_P1[1] & ((position_P1[3] & (\lookUpP1|Selector3~0_combout  $ (!position_P1[5]))) # (!position_P1[3] & ((\lookUpP1|Selector3~0_combout ) # (position_P1[5])))))

	.dataa(position_P1[3]),
	.datab(\lookUpP1|Selector3~0_combout ),
	.datac(position_P1[5]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~6 .lut_mask = 16'h00D6;
defparam \lookUpP1|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector3~4 (
// Equation(s):
// \lookUpP1|Selector3~4_combout  = position_P1[3] $ (((position_P1[0]) # ((!position_P1[1] & !position_P1[2]))))

	.dataa(position_P1[0]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~4 .lut_mask = 16'h5A4B;
defparam \lookUpP1|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N0
cycloneive_lcell_comb \lookUpP1|Selector3~5 (
// Equation(s):
// \lookUpP1|Selector3~5_combout  = (!position_P1[4] & ((position_P1[5] & ((\lookUpP1|Selector3~4_combout ))) # (!position_P1[5] & (\lookUpP1|Selector3~1_combout ))))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector3~1_combout ),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector3~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~5 .lut_mask = 16'h0E04;
defparam \lookUpP1|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector3~8 (
// Equation(s):
// \lookUpP1|Selector3~8_combout  = (\lookUpP1|Selector3~5_combout ) # ((position_P1[4] & ((\lookUpP1|Selector3~7_combout ) # (\lookUpP1|Selector3~6_combout ))))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector3~7_combout ),
	.datac(\lookUpP1|Selector3~6_combout ),
	.datad(\lookUpP1|Selector3~5_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector3~8 .lut_mask = 16'hFFA8;
defparam \lookUpP1|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N31
dffeas \lookUpP1|out_x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[5]~3_combout ),
	.asdata(\lookUpP1|Selector3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[5] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N22
cycloneive_lcell_comb \datapathP1|x_previous~4 (
// Equation(s):
// \datapathP1|x_previous~4_combout  = (\datapathP1|isP2~0_combout  & ((\lookUpP1|out_x [5]))) # (!\datapathP1|isP2~0_combout  & (\lookUpP2|out_x [5]))

	.dataa(\lookUpP2|out_x [5]),
	.datab(gnd),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP1|out_x [5]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~4 .lut_mask = 16'hFA0A;
defparam \datapathP1|x_previous~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N23
dffeas \datapathP1|x_previous[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[5] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N24
cycloneive_lcell_comb \datapathP1|x[5]~8 (
// Equation(s):
// \datapathP1|x[5]~8_combout  = ((\datapathP1|x_previous [5] $ (\datapathP1|x_counter [5] $ (!\datapathP1|x[4]~7 )))) # (GND)
// \datapathP1|x[5]~9  = CARRY((\datapathP1|x_previous [5] & ((\datapathP1|x_counter [5]) # (!\datapathP1|x[4]~7 ))) # (!\datapathP1|x_previous [5] & (\datapathP1|x_counter [5] & !\datapathP1|x[4]~7 )))

	.dataa(\datapathP1|x_previous [5]),
	.datab(\datapathP1|x_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[4]~7 ),
	.combout(\datapathP1|x[5]~8_combout ),
	.cout(\datapathP1|x[5]~9 ));
// synopsys translate_off
defparam \datapathP1|x[5]~8 .lut_mask = 16'h698E;
defparam \datapathP1|x[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N4
cycloneive_lcell_comb \datapathP1|y_previous~6 (
// Equation(s):
// \datapathP1|y_previous~6_combout  = (!\datapathP1|isP2~0_combout  & \KEY[2]~input_o )

	.dataa(\datapathP1|isP2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\datapathP1|y_previous~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|y_previous~6 .lut_mask = 16'h5500;
defparam \datapathP1|y_previous~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N5
dffeas \datapathP1|y_previous[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[0] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N6
cycloneive_lcell_comb \datapathP1|Add3~0 (
// Equation(s):
// \datapathP1|Add3~0_combout  = (\datapathP1|y_counter [0] & (\datapathP1|y_previous [0] $ (VCC))) # (!\datapathP1|y_counter [0] & (\datapathP1|y_previous [0] & VCC))
// \datapathP1|Add3~1  = CARRY((\datapathP1|y_counter [0] & \datapathP1|y_previous [0]))

	.dataa(\datapathP1|y_counter [0]),
	.datab(\datapathP1|y_previous [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapathP1|Add3~0_combout ),
	.cout(\datapathP1|Add3~1 ));
// synopsys translate_off
defparam \datapathP1|Add3~0 .lut_mask = 16'h6688;
defparam \datapathP1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N28
cycloneive_lcell_comb \lookUpP2|Selector2~2 (
// Equation(s):
// \lookUpP2|Selector2~2_combout  = (position_P2[1] & (position_P2[0] $ (((position_P2[2]) # (!position_P2[4]))))) # (!position_P2[1] & ((position_P2[0]) # ((position_P2[4]) # (!position_P2[2]))))

	.dataa(position_P2[0]),
	.datab(position_P2[4]),
	.datac(position_P2[2]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~2 .lut_mask = 16'h59EF;
defparam \lookUpP2|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N10
cycloneive_lcell_comb \lookUpP2|Selector2~3 (
// Equation(s):
// \lookUpP2|Selector2~3_combout  = (position_P2[0] & (position_P2[1] $ (((!position_P2[4] & position_P2[2]))))) # (!position_P2[0] & (!position_P2[1] & ((position_P2[2]) # (!position_P2[4]))))

	.dataa(position_P2[1]),
	.datab(position_P2[4]),
	.datac(position_P2[2]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~3 .lut_mask = 16'h9A51;
defparam \lookUpP2|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N20
cycloneive_lcell_comb \lookUpP2|Selector2~4 (
// Equation(s):
// \lookUpP2|Selector2~4_combout  = (position_P2[3] & (\lookUpP2|Selector2~2_combout )) # (!position_P2[3] & ((\lookUpP2|Selector2~3_combout )))

	.dataa(gnd),
	.datab(\lookUpP2|Selector2~2_combout ),
	.datac(position_P2[3]),
	.datad(\lookUpP2|Selector2~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~4 .lut_mask = 16'hCFC0;
defparam \lookUpP2|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N16
cycloneive_lcell_comb \lookUpP2|out_x[6]~4 (
// Equation(s):
// \lookUpP2|out_x[6]~4_combout  = (position_P2[5] & (!\lookUpP2|Selector6~5_combout )) # (!position_P2[5] & ((\lookUpP2|Selector2~4_combout )))

	.dataa(\lookUpP2|Selector6~5_combout ),
	.datab(position_P2[5]),
	.datac(gnd),
	.datad(\lookUpP2|Selector2~4_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[6]~4 .lut_mask = 16'h7744;
defparam \lookUpP2|out_x[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N20
cycloneive_lcell_comb \lookUpP2|Selector2~5 (
// Equation(s):
// \lookUpP2|Selector2~5_combout  = (position_P2[0] & (((!position_P2[1])))) # (!position_P2[0] & ((position_P2[2] & ((position_P2[1]) # (!position_P2[5]))) # (!position_P2[2] & ((position_P2[5]) # (!position_P2[1])))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~5 .lut_mask = 16'h5B4F;
defparam \lookUpP2|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N20
cycloneive_lcell_comb \lookUpP2|Selector2~6 (
// Equation(s):
// \lookUpP2|Selector2~6_combout  = (!position_P2[4] & ((\lookUpP2|Selector0~1_combout  & (\lookUpP2|Selector2~5_combout )) # (!\lookUpP2|Selector0~1_combout  & ((\lookUpP2|Selector2~1_combout )))))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector0~1_combout ),
	.datac(\lookUpP2|Selector2~5_combout ),
	.datad(\lookUpP2|Selector2~1_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~6 .lut_mask = 16'h5140;
defparam \lookUpP2|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N26
cycloneive_lcell_comb \lookUpP2|Selector2~7 (
// Equation(s):
// \lookUpP2|Selector2~7_combout  = (\lookUpP2|Selector2~6_combout ) # ((position_P2[4] & ((\lookUpP2|Selector3~6_combout ) # (\lookUpP2|Selector7~4_combout ))))

	.dataa(\lookUpP2|Selector3~6_combout ),
	.datab(\lookUpP2|Selector7~4_combout ),
	.datac(position_P2[4]),
	.datad(\lookUpP2|Selector2~6_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~7 .lut_mask = 16'hFFE0;
defparam \lookUpP2|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N17
dffeas \lookUpP2|out_x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[6]~4_combout ),
	.asdata(\lookUpP2|Selector2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[6] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector2~1 (
// Equation(s):
// \lookUpP1|Selector2~1_combout  = (position_P1[1] & (position_P1[0] $ (((position_P1[2]) # (!position_P1[4]))))) # (!position_P1[1] & ((position_P1[0]) # ((position_P1[4]) # (!position_P1[2]))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~1 .lut_mask = 16'h7D67;
defparam \lookUpP1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector2~2 (
// Equation(s):
// \lookUpP1|Selector2~2_combout  = (position_P1[0] & (position_P1[1] $ (((position_P1[2] & !position_P1[4]))))) # (!position_P1[0] & (!position_P1[1] & ((position_P1[2]) # (!position_P1[4]))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~2 .lut_mask = 16'h9859;
defparam \lookUpP1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector2~3 (
// Equation(s):
// \lookUpP1|Selector2~3_combout  = (position_P1[3] & (\lookUpP1|Selector2~1_combout )) # (!position_P1[3] & ((\lookUpP1|Selector2~2_combout )))

	.dataa(position_P1[3]),
	.datab(\lookUpP1|Selector2~1_combout ),
	.datac(\lookUpP1|Selector2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~3 .lut_mask = 16'hD8D8;
defparam \lookUpP1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N24
cycloneive_lcell_comb \lookUpP1|out_x[6]~4 (
// Equation(s):
// \lookUpP1|out_x[6]~4_combout  = (position_P1[5] & (!\lookUpP1|Selector6~2_combout )) # (!position_P1[5] & ((\lookUpP1|Selector2~3_combout )))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector6~2_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector2~3_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[6]~4 .lut_mask = 16'h7722;
defparam \lookUpP1|out_x[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N22
cycloneive_lcell_comb \lookUpP1|Selector2~4 (
// Equation(s):
// \lookUpP1|Selector2~4_combout  = (position_P1[1] & (!position_P1[0] & ((position_P1[5]) # (position_P1[2])))) # (!position_P1[1] & (((position_P1[0]) # (!position_P1[2])) # (!position_P1[5])))

	.dataa(position_P1[5]),
	.datab(position_P1[1]),
	.datac(position_P1[0]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~4 .lut_mask = 16'h3D3B;
defparam \lookUpP1|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector2~5 (
// Equation(s):
// \lookUpP1|Selector2~5_combout  = (!position_P1[4] & ((\lookUpP1|Selector0~1_combout  & ((\lookUpP1|Selector2~4_combout ))) # (!\lookUpP1|Selector0~1_combout  & (\lookUpP1|Selector2~8_combout ))))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector2~8_combout ),
	.datac(\lookUpP1|Selector2~4_combout ),
	.datad(\lookUpP1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~5 .lut_mask = 16'h5044;
defparam \lookUpP1|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector2~6 (
// Equation(s):
// \lookUpP1|Selector2~6_combout  = (\lookUpP1|Selector2~5_combout ) # ((position_P1[4] & ((\lookUpP1|Selector7~4_combout ) # (\lookUpP1|Selector3~6_combout ))))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector7~4_combout ),
	.datac(\lookUpP1|Selector3~6_combout ),
	.datad(\lookUpP1|Selector2~5_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~6 .lut_mask = 16'hFFA8;
defparam \lookUpP1|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N25
dffeas \lookUpP1|out_x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[6]~4_combout ),
	.asdata(\lookUpP1|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[6] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N12
cycloneive_lcell_comb \datapathP1|x_previous~5 (
// Equation(s):
// \datapathP1|x_previous~5_combout  = (\datapathP1|isP2~0_combout  & ((\lookUpP1|out_x [6]))) # (!\datapathP1|isP2~0_combout  & (\lookUpP2|out_x [6]))

	.dataa(gnd),
	.datab(\datapathP1|isP2~0_combout ),
	.datac(\lookUpP2|out_x [6]),
	.datad(\lookUpP1|out_x [6]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~5 .lut_mask = 16'hFC30;
defparam \datapathP1|x_previous~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N13
dffeas \datapathP1|x_previous[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[6] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N26
cycloneive_lcell_comb \datapathP1|x[6]~10 (
// Equation(s):
// \datapathP1|x[6]~10_combout  = (\datapathP1|x_previous [6] & ((\datapathP1|x_counter [6] & (\datapathP1|x[5]~9  & VCC)) # (!\datapathP1|x_counter [6] & (!\datapathP1|x[5]~9 )))) # (!\datapathP1|x_previous [6] & ((\datapathP1|x_counter [6] & 
// (!\datapathP1|x[5]~9 )) # (!\datapathP1|x_counter [6] & ((\datapathP1|x[5]~9 ) # (GND)))))
// \datapathP1|x[6]~11  = CARRY((\datapathP1|x_previous [6] & (!\datapathP1|x_counter [6] & !\datapathP1|x[5]~9 )) # (!\datapathP1|x_previous [6] & ((!\datapathP1|x[5]~9 ) # (!\datapathP1|x_counter [6]))))

	.dataa(\datapathP1|x_previous [6]),
	.datab(\datapathP1|x_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[5]~9 ),
	.combout(\datapathP1|x[6]~10_combout ),
	.cout(\datapathP1|x[6]~11 ));
// synopsys translate_off
defparam \datapathP1|x[6]~10 .lut_mask = 16'h9617;
defparam \datapathP1|x[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\datapathP1|Add3~0_combout  & (\datapathP1|x[6]~10_combout  $ (VCC))) # (!\datapathP1|Add3~0_combout  & (\datapathP1|x[6]~10_combout  & VCC))
// \VGA|user_input_translator|Add1~1  = CARRY((\datapathP1|Add3~0_combout  & \datapathP1|x[6]~10_combout ))

	.dataa(\datapathP1|Add3~0_combout ),
	.datab(\datapathP1|x[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.cout(\VGA|user_input_translator|Add1~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N10
cycloneive_lcell_comb \lookUpP2|Selector14~6 (
// Equation(s):
// \lookUpP2|Selector14~6_combout  = (!position_P2[2] & ((!position_P2[0]) # (!position_P2[1])))

	.dataa(gnd),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~6 .lut_mask = 16'h0333;
defparam \lookUpP2|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector14~7 (
// Equation(s):
// \lookUpP2|Selector14~7_combout  = (\lookUpP2|Selector14~6_combout ) # ((position_P2[5]) # (!position_P2[3]))

	.dataa(gnd),
	.datab(\lookUpP2|Selector14~6_combout ),
	.datac(position_P2[3]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~7 .lut_mask = 16'hFFCF;
defparam \lookUpP2|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector14~10 (
// Equation(s):
// \lookUpP2|Selector14~10_combout  = (position_P2[0] & ((position_P2[5] $ (!position_P2[3])) # (!position_P2[1]))) # (!position_P2[0] & ((position_P2[1]) # (position_P2[5] $ (position_P2[3]))))

	.dataa(position_P2[0]),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~10 .lut_mask = 16'hD7BE;
defparam \lookUpP2|Selector14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector14~11 (
// Equation(s):
// \lookUpP2|Selector14~11_combout  = (position_P2[5] & (\lookUpP2|Selector14~10_combout  & (position_P2[2] $ (!position_P2[3])))) # (!position_P2[5] & ((position_P2[2] & (\lookUpP2|Selector14~10_combout )) # (!position_P2[2] & ((position_P2[3])))))

	.dataa(position_P2[2]),
	.datab(position_P2[5]),
	.datac(\lookUpP2|Selector14~10_combout ),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~11_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~11 .lut_mask = 16'hB160;
defparam \lookUpP2|Selector14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N16
cycloneive_lcell_comb \lookUpP2|out_y[1]~0 (
// Equation(s):
// \lookUpP2|out_y[1]~0_combout  = (position_P2[4] & ((\lookUpP2|Selector14~11_combout ))) # (!position_P2[4] & (\lookUpP2|Selector14~7_combout ))

	.dataa(\lookUpP2|Selector14~7_combout ),
	.datab(\lookUpP2|Selector14~11_combout ),
	.datac(gnd),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|out_y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_y[1]~0 .lut_mask = 16'hCCAA;
defparam \lookUpP2|out_y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N20
cycloneive_lcell_comb \lookUpP2|Selector14~8 (
// Equation(s):
// \lookUpP2|Selector14~8_combout  = (position_P2[2] & (!position_P2[4] & ((!position_P2[0]) # (!position_P2[1])))) # (!position_P2[2] & (((!position_P2[4]) # (!position_P2[0])) # (!position_P2[1])))

	.dataa(position_P2[2]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~8 .lut_mask = 16'h157F;
defparam \lookUpP2|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N26
cycloneive_lcell_comb \lookUpP2|Selector14~9 (
// Equation(s):
// \lookUpP2|Selector14~9_combout  = (!position_P2[5] & ((\lookUpP2|Selector14~8_combout ) # (position_P2[4] $ (position_P2[3]))))

	.dataa(position_P2[4]),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(\lookUpP2|Selector14~8_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector14~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector14~9 .lut_mask = 16'h3312;
defparam \lookUpP2|Selector14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N17
dffeas \lookUpP2|out_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_y[1]~0_combout ),
	.asdata(\lookUpP2|Selector14~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[1] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N20
cycloneive_lcell_comb \datapathP1|y_previous[1]~7 (
// Equation(s):
// \datapathP1|y_previous[1]~7_combout  = \lookUpP2|out_y [1] $ (VCC)
// \datapathP1|y_previous[1]~8  = CARRY(\lookUpP2|out_y [1])

	.dataa(gnd),
	.datab(\lookUpP2|out_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapathP1|y_previous[1]~7_combout ),
	.cout(\datapathP1|y_previous[1]~8 ));
// synopsys translate_off
defparam \datapathP1|y_previous[1]~7 .lut_mask = 16'h33CC;
defparam \datapathP1|y_previous[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector14~6 (
// Equation(s):
// \lookUpP1|Selector14~6_combout  = (!position_P1[2] & ((!position_P1[0]) # (!position_P1[1])))

	.dataa(gnd),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~6 .lut_mask = 16'h030F;
defparam \lookUpP1|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector14~7 (
// Equation(s):
// \lookUpP1|Selector14~7_combout  = (position_P1[5]) # ((\lookUpP1|Selector14~6_combout ) # (!position_P1[3]))

	.dataa(position_P1[5]),
	.datab(gnd),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector14~6_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~7 .lut_mask = 16'hFFAF;
defparam \lookUpP1|Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector14~10 (
// Equation(s):
// \lookUpP1|Selector14~10_combout  = (position_P1[1] & ((position_P1[5] $ (!position_P1[3])) # (!position_P1[0]))) # (!position_P1[1] & ((position_P1[0]) # (position_P1[5] $ (position_P1[3]))))

	.dataa(position_P1[5]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~10_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~10 .lut_mask = 16'hB7DE;
defparam \lookUpP1|Selector14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector14~11 (
// Equation(s):
// \lookUpP1|Selector14~11_combout  = (position_P1[5] & (\lookUpP1|Selector14~10_combout  & (position_P1[2] $ (!position_P1[3])))) # (!position_P1[5] & ((position_P1[2] & ((\lookUpP1|Selector14~10_combout ))) # (!position_P1[2] & (position_P1[3]))))

	.dataa(position_P1[5]),
	.datab(position_P1[2]),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector14~10_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~11_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~11 .lut_mask = 16'hD610;
defparam \lookUpP1|Selector14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N24
cycloneive_lcell_comb \lookUpP1|out_y[1]~0 (
// Equation(s):
// \lookUpP1|out_y[1]~0_combout  = (position_P1[4] & ((\lookUpP1|Selector14~11_combout ))) # (!position_P1[4] & (\lookUpP1|Selector14~7_combout ))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector14~7_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector14~11_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_y[1]~0 .lut_mask = 16'hEE44;
defparam \lookUpP1|out_y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N20
cycloneive_lcell_comb \lookUpP1|Selector14~8 (
// Equation(s):
// \lookUpP1|Selector14~8_combout  = (position_P1[4] & (!position_P1[2] & ((!position_P1[0]) # (!position_P1[1])))) # (!position_P1[4] & (((!position_P1[2]) # (!position_P1[0])) # (!position_P1[1])))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[4]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~8 .lut_mask = 16'h077F;
defparam \lookUpP1|Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector14~9 (
// Equation(s):
// \lookUpP1|Selector14~9_combout  = (!position_P1[5] & ((\lookUpP1|Selector14~8_combout ) # (position_P1[3] $ (position_P1[4]))))

	.dataa(position_P1[5]),
	.datab(position_P1[3]),
	.datac(\lookUpP1|Selector14~8_combout ),
	.datad(position_P1[4]),
	.cin(gnd),
	.combout(\lookUpP1|Selector14~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector14~9 .lut_mask = 16'h5154;
defparam \lookUpP1|Selector14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N25
dffeas \lookUpP1|out_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_y[1]~0_combout ),
	.asdata(\lookUpP1|Selector14~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[1] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N21
dffeas \datapathP1|y_previous[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[1]~7_combout ),
	.asdata(\lookUpP1|out_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[1] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N8
cycloneive_lcell_comb \datapathP1|Add3~2 (
// Equation(s):
// \datapathP1|Add3~2_combout  = (\datapathP1|y_counter [1] & ((\datapathP1|y_previous [1] & (\datapathP1|Add3~1  & VCC)) # (!\datapathP1|y_previous [1] & (!\datapathP1|Add3~1 )))) # (!\datapathP1|y_counter [1] & ((\datapathP1|y_previous [1] & 
// (!\datapathP1|Add3~1 )) # (!\datapathP1|y_previous [1] & ((\datapathP1|Add3~1 ) # (GND)))))
// \datapathP1|Add3~3  = CARRY((\datapathP1|y_counter [1] & (!\datapathP1|y_previous [1] & !\datapathP1|Add3~1 )) # (!\datapathP1|y_counter [1] & ((!\datapathP1|Add3~1 ) # (!\datapathP1|y_previous [1]))))

	.dataa(\datapathP1|y_counter [1]),
	.datab(\datapathP1|y_previous [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|Add3~1 ),
	.combout(\datapathP1|Add3~2_combout ),
	.cout(\datapathP1|Add3~3 ));
// synopsys translate_off
defparam \datapathP1|Add3~2 .lut_mask = 16'h9617;
defparam \datapathP1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector1~1 (
// Equation(s):
// \lookUpP1|Selector1~1_combout  = (position_P1[1] & (position_P1[2])) # (!position_P1[1] & ((position_P1[3]) # ((position_P1[2] & position_P1[0]))))

	.dataa(position_P1[2]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~1 .lut_mask = 16'hBAB8;
defparam \lookUpP1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector1~2 (
// Equation(s):
// \lookUpP1|Selector1~2_combout  = (position_P1[2] & (!position_P1[1] & ((!position_P1[0]) # (!position_P1[3])))) # (!position_P1[2] & ((position_P1[1]) # ((position_P1[3]) # (position_P1[0]))))

	.dataa(position_P1[2]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~2 .lut_mask = 16'h5776;
defparam \lookUpP1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N6
cycloneive_lcell_comb \lookUpP1|Selector1~3 (
// Equation(s):
// \lookUpP1|Selector1~3_combout  = (position_P1[4] & (\lookUpP1|Selector1~1_combout )) # (!position_P1[4] & ((\lookUpP1|Selector1~2_combout )))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector1~1_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector1~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~3 .lut_mask = 16'hDD88;
defparam \lookUpP1|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N16
cycloneive_lcell_comb \lookUpP1|out_x[7]~5 (
// Equation(s):
// \lookUpP1|out_x[7]~5_combout  = (position_P1[5] & ((!\lookUpP1|Selector1~0_combout ))) # (!position_P1[5] & (\lookUpP1|Selector1~3_combout ))

	.dataa(\lookUpP1|Selector1~3_combout ),
	.datab(position_P1[5]),
	.datac(gnd),
	.datad(\lookUpP1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_x[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_x[7]~5 .lut_mask = 16'h22EE;
defparam \lookUpP1|out_x[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector1~4 (
// Equation(s):
// \lookUpP1|Selector1~4_combout  = position_P1[3] $ ((((!position_P1[1] & !position_P1[0])) # (!position_P1[2])))

	.dataa(position_P1[2]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~4 .lut_mask = 16'hA587;
defparam \lookUpP1|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N30
cycloneive_lcell_comb \lookUpP1|Selector1~5 (
// Equation(s):
// \lookUpP1|Selector1~5_combout  = (!position_P1[4] & ((position_P1[5] & (\lookUpP1|Selector1~4_combout )) # (!position_P1[5] & ((\lookUpP1|Selector1~1_combout )))))

	.dataa(position_P1[4]),
	.datab(position_P1[5]),
	.datac(\lookUpP1|Selector1~4_combout ),
	.datad(\lookUpP1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~5 .lut_mask = 16'h5140;
defparam \lookUpP1|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector1~6 (
// Equation(s):
// \lookUpP1|Selector1~6_combout  = (position_P1[1] & ((position_P1[5] & (position_P1[2] & !position_P1[3])) # (!position_P1[5] & (!position_P1[2] & position_P1[3]))))

	.dataa(position_P1[5]),
	.datab(position_P1[1]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~6 .lut_mask = 16'h0480;
defparam \lookUpP1|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector1~7 (
// Equation(s):
// \lookUpP1|Selector1~7_combout  = (position_P1[5] & (((!position_P1[2] & !position_P1[0])) # (!position_P1[3]))) # (!position_P1[5] & (position_P1[3] $ (((!position_P1[2] & !position_P1[0])))))

	.dataa(position_P1[5]),
	.datab(position_P1[2]),
	.datac(position_P1[0]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~7 .lut_mask = 16'h56AB;
defparam \lookUpP1|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector1~8 (
// Equation(s):
// \lookUpP1|Selector1~8_combout  = (position_P1[4] & ((\lookUpP1|Selector1~6_combout ) # ((!position_P1[1] & \lookUpP1|Selector1~7_combout ))))

	.dataa(position_P1[4]),
	.datab(position_P1[1]),
	.datac(\lookUpP1|Selector1~6_combout ),
	.datad(\lookUpP1|Selector1~7_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~8 .lut_mask = 16'hA2A0;
defparam \lookUpP1|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector1~9 (
// Equation(s):
// \lookUpP1|Selector1~9_combout  = (\lookUpP1|Selector1~5_combout ) # (\lookUpP1|Selector1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lookUpP1|Selector1~5_combout ),
	.datad(\lookUpP1|Selector1~8_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector1~9 .lut_mask = 16'hFFF0;
defparam \lookUpP1|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N17
dffeas \lookUpP1|out_x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_x[7]~5_combout ),
	.asdata(\lookUpP1|Selector1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[7] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector1~1 (
// Equation(s):
// \lookUpP2|Selector1~1_combout  = (position_P2[1] & (((position_P2[2])))) # (!position_P2[1] & ((position_P2[3]) # ((position_P2[2] & position_P2[0]))))

	.dataa(position_P2[1]),
	.datab(position_P2[3]),
	.datac(position_P2[2]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~1 .lut_mask = 16'hF4E4;
defparam \lookUpP2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N28
cycloneive_lcell_comb \lookUpP2|Selector1~2 (
// Equation(s):
// \lookUpP2|Selector1~2_combout  = (position_P2[1] & (((!position_P2[2])))) # (!position_P2[1] & ((position_P2[3] & ((!position_P2[0]) # (!position_P2[2]))) # (!position_P2[3] & ((position_P2[2]) # (position_P2[0])))))

	.dataa(position_P2[1]),
	.datab(position_P2[3]),
	.datac(position_P2[2]),
	.datad(position_P2[0]),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~2 .lut_mask = 16'h1F5E;
defparam \lookUpP2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector1~3 (
// Equation(s):
// \lookUpP2|Selector1~3_combout  = (position_P2[4] & (\lookUpP2|Selector1~1_combout )) # (!position_P2[4] & ((\lookUpP2|Selector1~2_combout )))

	.dataa(position_P2[4]),
	.datab(gnd),
	.datac(\lookUpP2|Selector1~1_combout ),
	.datad(\lookUpP2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~3 .lut_mask = 16'hF5A0;
defparam \lookUpP2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N0
cycloneive_lcell_comb \lookUpP2|out_x[7]~5 (
// Equation(s):
// \lookUpP2|out_x[7]~5_combout  = (position_P2[5] & (!\lookUpP2|Selector1~0_combout )) # (!position_P2[5] & ((\lookUpP2|Selector1~3_combout )))

	.dataa(\lookUpP2|Selector1~0_combout ),
	.datab(position_P2[5]),
	.datac(gnd),
	.datad(\lookUpP2|Selector1~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_x[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_x[7]~5 .lut_mask = 16'h7744;
defparam \lookUpP2|out_x[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N4
cycloneive_lcell_comb \lookUpP2|Selector1~6 (
// Equation(s):
// \lookUpP2|Selector1~6_combout  = (position_P2[4] & ((position_P2[2] $ (!position_P2[5])) # (!position_P2[1]))) # (!position_P2[4] & (((position_P2[5]))))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[5]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~6 .lut_mask = 16'hD7F0;
defparam \lookUpP2|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector1~4 (
// Equation(s):
// \lookUpP2|Selector1~4_combout  = (position_P2[2] & (!position_P2[4] & ((position_P2[1]) # (position_P2[0])))) # (!position_P2[2] & (!position_P2[1] & (!position_P2[0] & position_P2[4])))

	.dataa(position_P2[1]),
	.datab(position_P2[0]),
	.datac(position_P2[2]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~4 .lut_mask = 16'h01E0;
defparam \lookUpP2|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector1~5 (
// Equation(s):
// \lookUpP2|Selector1~5_combout  = (position_P2[5] & ((position_P2[3] & ((\lookUpP2|Selector1~4_combout ))) # (!position_P2[3] & ((position_P2[4]) # (!\lookUpP2|Selector1~4_combout ))))) # (!position_P2[5] & ((position_P2[3] $ (\lookUpP2|Selector1~4_combout 
// )) # (!position_P2[4])))

	.dataa(position_P2[4]),
	.datab(position_P2[3]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector1~4_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~5 .lut_mask = 16'hE73D;
defparam \lookUpP2|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector1~7 (
// Equation(s):
// \lookUpP2|Selector1~7_combout  = (\lookUpP2|Selector1~5_combout  & ((\lookUpP2|Selector1~6_combout ) # ((!position_P2[4] & \lookUpP2|Selector1~1_combout ))))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector1~6_combout ),
	.datac(\lookUpP2|Selector1~1_combout ),
	.datad(\lookUpP2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector1~7 .lut_mask = 16'hDC00;
defparam \lookUpP2|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N1
dffeas \lookUpP2|out_x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_x[7]~5_combout ),
	.asdata(\lookUpP2|Selector1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[7] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N6
cycloneive_lcell_comb \datapathP1|x_previous~6 (
// Equation(s):
// \datapathP1|x_previous~6_combout  = (\datapathP1|isP2~0_combout  & (\lookUpP1|out_x [7])) # (!\datapathP1|isP2~0_combout  & ((\lookUpP2|out_x [7])))

	.dataa(gnd),
	.datab(\lookUpP1|out_x [7]),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP2|out_x [7]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~6 .lut_mask = 16'hCFC0;
defparam \datapathP1|x_previous~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N7
dffeas \datapathP1|x_previous[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[7] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N28
cycloneive_lcell_comb \datapathP1|x[7]~12 (
// Equation(s):
// \datapathP1|x[7]~12_combout  = ((\datapathP1|x_previous [7] $ (\datapathP1|x_counter [7] $ (!\datapathP1|x[6]~11 )))) # (GND)
// \datapathP1|x[7]~13  = CARRY((\datapathP1|x_previous [7] & ((\datapathP1|x_counter [7]) # (!\datapathP1|x[6]~11 ))) # (!\datapathP1|x_previous [7] & (\datapathP1|x_counter [7] & !\datapathP1|x[6]~11 )))

	.dataa(\datapathP1|x_previous [7]),
	.datab(\datapathP1|x_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|x[6]~11 ),
	.combout(\datapathP1|x[7]~12_combout ),
	.cout(\datapathP1|x[7]~13 ));
// synopsys translate_off
defparam \datapathP1|x[7]~12 .lut_mask = 16'h698E;
defparam \datapathP1|x[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add1~2 (
// Equation(s):
// \VGA|user_input_translator|Add1~2_combout  = (\datapathP1|Add3~2_combout  & ((\datapathP1|x[7]~12_combout  & (\VGA|user_input_translator|Add1~1  & VCC)) # (!\datapathP1|x[7]~12_combout  & (!\VGA|user_input_translator|Add1~1 )))) # 
// (!\datapathP1|Add3~2_combout  & ((\datapathP1|x[7]~12_combout  & (!\VGA|user_input_translator|Add1~1 )) # (!\datapathP1|x[7]~12_combout  & ((\VGA|user_input_translator|Add1~1 ) # (GND)))))
// \VGA|user_input_translator|Add1~3  = CARRY((\datapathP1|Add3~2_combout  & (!\datapathP1|x[7]~12_combout  & !\VGA|user_input_translator|Add1~1 )) # (!\datapathP1|Add3~2_combout  & ((!\VGA|user_input_translator|Add1~1 ) # (!\datapathP1|x[7]~12_combout ))))

	.dataa(\datapathP1|Add3~2_combout ),
	.datab(\datapathP1|x[7]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~1 ),
	.combout(\VGA|user_input_translator|Add1~2_combout ),
	.cout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector0~4 (
// Equation(s):
// \lookUpP1|Selector0~4_combout  = (position_P1[3] & (!position_P1[5] & (position_P1[4] $ (!position_P1[2])))) # (!position_P1[3] & (position_P1[5] & (position_P1[4] & !position_P1[2])))

	.dataa(position_P1[3]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~4 .lut_mask = 16'h2042;
defparam \lookUpP1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N14
cycloneive_lcell_comb \lookUpP1|Selector0~2 (
// Equation(s):
// \lookUpP1|Selector0~2_combout  = (position_P1[1] & ((position_P1[4] & (!position_P1[0] & !position_P1[2])) # (!position_P1[4] & ((position_P1[2])))))

	.dataa(position_P1[4]),
	.datab(position_P1[0]),
	.datac(position_P1[1]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~2 .lut_mask = 16'h5020;
defparam \lookUpP1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N28
cycloneive_lcell_comb \lookUpP1|Selector0~3 (
// Equation(s):
// \lookUpP1|Selector0~3_combout  = (\lookUpP1|Selector0~2_combout  & (\HEX_5|seg~7_combout  & (position_P1[4] $ (!position_P1[3]))))

	.dataa(position_P1[4]),
	.datab(position_P1[3]),
	.datac(\lookUpP1|Selector0~2_combout ),
	.datad(\HEX_5|seg~7_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~3 .lut_mask = 16'h9000;
defparam \lookUpP1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector0~5 (
// Equation(s):
// \lookUpP1|Selector0~5_combout  = (\lookUpP1|Selector0~3_combout ) # ((!position_P1[6] & (position_P1[1] & \lookUpP1|Selector0~4_combout )))

	.dataa(position_P1[6]),
	.datab(position_P1[1]),
	.datac(\lookUpP1|Selector0~4_combout ),
	.datad(\lookUpP1|Selector0~3_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~5 .lut_mask = 16'hFF40;
defparam \lookUpP1|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N13
dffeas \lookUpP1|out_x[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_x[8] .is_wysiwyg = "true";
defparam \lookUpP1|out_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector0~4 (
// Equation(s):
// \lookUpP2|Selector0~4_combout  = (position_P2[3] & (!position_P2[5] & (position_P2[2] $ (!position_P2[4])))) # (!position_P2[3] & (position_P2[5] & (!position_P2[2] & position_P2[4])))

	.dataa(position_P2[3]),
	.datab(position_P2[5]),
	.datac(position_P2[2]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~4 .lut_mask = 16'h2402;
defparam \lookUpP2|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N4
cycloneive_lcell_comb \lookUpP2|Selector0~2 (
// Equation(s):
// \lookUpP2|Selector0~2_combout  = (position_P2[1] & ((position_P2[2] & ((!position_P2[4]))) # (!position_P2[2] & (!position_P2[0] & position_P2[4]))))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[0]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~2 .lut_mask = 16'h0288;
defparam \lookUpP2|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N10
cycloneive_lcell_comb \lookUpP2|Selector0~3 (
// Equation(s):
// \lookUpP2|Selector0~3_combout  = (\lookUpP2|Selector0~2_combout  & (\HEX_7|seg~7_combout  & (position_P2[4] $ (!position_P2[3]))))

	.dataa(position_P2[4]),
	.datab(position_P2[3]),
	.datac(\lookUpP2|Selector0~2_combout ),
	.datad(\HEX_7|seg~7_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~3 .lut_mask = 16'h9000;
defparam \lookUpP2|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N0
cycloneive_lcell_comb \lookUpP2|Selector0~5 (
// Equation(s):
// \lookUpP2|Selector0~5_combout  = (\lookUpP2|Selector0~3_combout ) # ((position_P2[1] & (\lookUpP2|Selector0~4_combout  & !position_P2[6])))

	.dataa(position_P2[1]),
	.datab(\lookUpP2|Selector0~4_combout ),
	.datac(\lookUpP2|Selector0~3_combout ),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~5 .lut_mask = 16'hF0F8;
defparam \lookUpP2|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N1
dffeas \lookUpP2|out_x[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_x[8] .is_wysiwyg = "true";
defparam \lookUpP2|out_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N10
cycloneive_lcell_comb \datapathP1|x_previous~7 (
// Equation(s):
// \datapathP1|x_previous~7_combout  = (\datapathP1|isP2~0_combout  & (\lookUpP1|out_x [8])) # (!\datapathP1|isP2~0_combout  & ((\lookUpP2|out_x [8])))

	.dataa(gnd),
	.datab(\lookUpP1|out_x [8]),
	.datac(\datapathP1|isP2~0_combout ),
	.datad(\lookUpP2|out_x [8]),
	.cin(gnd),
	.combout(\datapathP1|x_previous~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous~7 .lut_mask = 16'hCFC0;
defparam \datapathP1|x_previous~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N16
cycloneive_lcell_comb \datapathP1|x_previous[8]~feeder (
// Equation(s):
// \datapathP1|x_previous[8]~feeder_combout  = \datapathP1|x_previous~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\datapathP1|x_previous~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapathP1|x_previous[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x_previous[8]~feeder .lut_mask = 16'hF0F0;
defparam \datapathP1|x_previous[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N17
dffeas \datapathP1|x_previous[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|x_previous[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|x_previous [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|x_previous[8] .is_wysiwyg = "true";
defparam \datapathP1|x_previous[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N30
cycloneive_lcell_comb \datapathP1|x[8]~14 (
// Equation(s):
// \datapathP1|x[8]~14_combout  = \datapathP1|x_counter [8] $ (\datapathP1|x[7]~13  $ (\datapathP1|x_previous [8]))

	.dataa(\datapathP1|x_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapathP1|x_previous [8]),
	.cin(\datapathP1|x[7]~13 ),
	.combout(\datapathP1|x[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|x[8]~14 .lut_mask = 16'hA55A;
defparam \datapathP1|x[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N26
cycloneive_lcell_comb \lookUpP2|Selector13~1 (
// Equation(s):
// \lookUpP2|Selector13~1_combout  = (position_P2[2] & (position_P2[3] & ((position_P2[1]) # (position_P2[0])))) # (!position_P2[2] & (position_P2[1] & (position_P2[0] & !position_P2[3])))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[0]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector13~1 .lut_mask = 16'hC820;
defparam \lookUpP2|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N12
cycloneive_lcell_comb \lookUpP2|Selector13~2 (
// Equation(s):
// \lookUpP2|Selector13~2_combout  = (\lookUpP2|Selector13~1_combout ) # (!position_P2[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lookUpP2|Selector13~1_combout ),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector13~2 .lut_mask = 16'hF0FF;
defparam \lookUpP2|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector13~0 (
// Equation(s):
// \lookUpP2|Selector13~0_combout  = (position_P2[3] & ((position_P2[5] & ((!\lookUpP2|Selector1~0_combout ))) # (!position_P2[5] & (!\lookUpP2|Selector14~6_combout )))) # (!position_P2[3] & (((position_P2[5]))))

	.dataa(position_P2[3]),
	.datab(\lookUpP2|Selector14~6_combout ),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector13~0 .lut_mask = 16'h52F2;
defparam \lookUpP2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N28
cycloneive_lcell_comb \lookUpP2|out_y[2]~1 (
// Equation(s):
// \lookUpP2|out_y[2]~1_combout  = (position_P2[4] & (\lookUpP2|Selector13~2_combout )) # (!position_P2[4] & ((\lookUpP2|Selector13~0_combout )))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector13~2_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector13~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_y[2]~1 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector13~3 (
// Equation(s):
// \lookUpP2|Selector13~3_combout  = (position_P2[5]) # ((position_P2[3] & (!\lookUpP2|Selector14~6_combout  & position_P2[4])) # (!position_P2[3] & ((!position_P2[4]))))

	.dataa(\lookUpP2|Selector14~6_combout ),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector13~3 .lut_mask = 16'hDCCF;
defparam \lookUpP2|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N29
dffeas \lookUpP2|out_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_y[2]~1_combout ),
	.asdata(\lookUpP2|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[2] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N22
cycloneive_lcell_comb \datapathP1|y_previous[2]~9 (
// Equation(s):
// \datapathP1|y_previous[2]~9_combout  = (\lookUpP2|out_y [2] & (\datapathP1|y_previous[1]~8  & VCC)) # (!\lookUpP2|out_y [2] & (!\datapathP1|y_previous[1]~8 ))
// \datapathP1|y_previous[2]~10  = CARRY((!\lookUpP2|out_y [2] & !\datapathP1|y_previous[1]~8 ))

	.dataa(gnd),
	.datab(\lookUpP2|out_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_previous[1]~8 ),
	.combout(\datapathP1|y_previous[2]~9_combout ),
	.cout(\datapathP1|y_previous[2]~10 ));
// synopsys translate_off
defparam \datapathP1|y_previous[2]~9 .lut_mask = 16'hC303;
defparam \datapathP1|y_previous[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N22
cycloneive_lcell_comb \lookUpP1|Selector13~1 (
// Equation(s):
// \lookUpP1|Selector13~1_combout  = (position_P1[2] & (position_P1[3] & ((position_P1[1]) # (position_P1[0])))) # (!position_P1[2] & (position_P1[1] & (!position_P1[3] & position_P1[0])))

	.dataa(position_P1[2]),
	.datab(position_P1[1]),
	.datac(position_P1[3]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector13~1 .lut_mask = 16'hA480;
defparam \lookUpP1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector13~2 (
// Equation(s):
// \lookUpP1|Selector13~2_combout  = (\lookUpP1|Selector13~1_combout ) # (!position_P1[5])

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(\lookUpP1|Selector13~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lookUpP1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector13~2 .lut_mask = 16'hF3F3;
defparam \lookUpP1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector13~0 (
// Equation(s):
// \lookUpP1|Selector13~0_combout  = (position_P1[3] & ((position_P1[5] & ((!\lookUpP1|Selector1~0_combout ))) # (!position_P1[5] & (!\lookUpP1|Selector14~6_combout )))) # (!position_P1[3] & (((position_P1[5]))))

	.dataa(\lookUpP1|Selector14~6_combout ),
	.datab(position_P1[3]),
	.datac(position_P1[5]),
	.datad(\lookUpP1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector13~0 .lut_mask = 16'h34F4;
defparam \lookUpP1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N20
cycloneive_lcell_comb \lookUpP1|out_y[2]~1 (
// Equation(s):
// \lookUpP1|out_y[2]~1_combout  = (position_P1[4] & (\lookUpP1|Selector13~2_combout )) # (!position_P1[4] & ((\lookUpP1|Selector13~0_combout )))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector13~2_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_y[2]~1 .lut_mask = 16'hDD88;
defparam \lookUpP1|out_y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector13~3 (
// Equation(s):
// \lookUpP1|Selector13~3_combout  = (position_P1[5]) # ((position_P1[3] & (position_P1[4] & !\lookUpP1|Selector14~6_combout )) # (!position_P1[3] & (!position_P1[4])))

	.dataa(position_P1[3]),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector14~6_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector13~3 .lut_mask = 16'hCDED;
defparam \lookUpP1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N21
dffeas \lookUpP1|out_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_y[2]~1_combout ),
	.asdata(\lookUpP1|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[2] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N23
dffeas \datapathP1|y_previous[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[2]~9_combout ),
	.asdata(\lookUpP1|out_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[2] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N10
cycloneive_lcell_comb \datapathP1|Add3~4 (
// Equation(s):
// \datapathP1|Add3~4_combout  = ((\datapathP1|y_counter [2] $ (\datapathP1|y_previous [2] $ (!\datapathP1|Add3~3 )))) # (GND)
// \datapathP1|Add3~5  = CARRY((\datapathP1|y_counter [2] & ((\datapathP1|y_previous [2]) # (!\datapathP1|Add3~3 ))) # (!\datapathP1|y_counter [2] & (\datapathP1|y_previous [2] & !\datapathP1|Add3~3 )))

	.dataa(\datapathP1|y_counter [2]),
	.datab(\datapathP1|y_previous [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|Add3~3 ),
	.combout(\datapathP1|Add3~4_combout ),
	.cout(\datapathP1|Add3~5 ));
// synopsys translate_off
defparam \datapathP1|Add3~4 .lut_mask = 16'h698E;
defparam \datapathP1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\datapathP1|Add3~0_combout  & (\datapathP1|Add3~4_combout  $ (VCC))) # (!\datapathP1|Add3~0_combout  & (\datapathP1|Add3~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\datapathP1|Add3~0_combout  & \datapathP1|Add3~4_combout ))

	.dataa(\datapathP1|Add3~0_combout ),
	.datab(\datapathP1|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add1~4 (
// Equation(s):
// \VGA|user_input_translator|Add1~4_combout  = ((\datapathP1|x[8]~14_combout  $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|Add1~3 )))) # (GND)
// \VGA|user_input_translator|Add1~5  = CARRY((\datapathP1|x[8]~14_combout  & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|Add1~3 ))) # (!\datapathP1|x[8]~14_combout  & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|Add1~3 )))

	.dataa(\datapathP1|x[8]~14_combout ),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~3 ),
	.combout(\VGA|user_input_translator|Add1~4_combout ),
	.cout(\VGA|user_input_translator|Add1~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector12~1 (
// Equation(s):
// \lookUpP2|Selector12~1_combout  = (position_P2[3] & (position_P2[2] & ((position_P2[1]) # (position_P2[0])))) # (!position_P2[3] & (!position_P2[2] & ((!position_P2[0]) # (!position_P2[1]))))

	.dataa(position_P2[3]),
	.datab(position_P2[1]),
	.datac(position_P2[0]),
	.datad(position_P2[2]),
	.cin(gnd),
	.combout(\lookUpP2|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector12~1 .lut_mask = 16'hA815;
defparam \lookUpP2|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N16
cycloneive_lcell_comb \lookUpP2|Selector12~2 (
// Equation(s):
// \lookUpP2|Selector12~2_combout  = (position_P2[5] & \lookUpP2|Selector12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector12~1_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector12~2 .lut_mask = 16'hF000;
defparam \lookUpP2|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N6
cycloneive_lcell_comb \lookUpP2|Selector2~8 (
// Equation(s):
// \lookUpP2|Selector2~8_combout  = (position_P2[0] & position_P2[1])

	.dataa(position_P2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector2~8 .lut_mask = 16'hAA00;
defparam \lookUpP2|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector12~0 (
// Equation(s):
// \lookUpP2|Selector12~0_combout  = (position_P2[5]) # ((position_P2[3] & (!position_P2[2] & \lookUpP2|Selector2~8_combout )))

	.dataa(position_P2[3]),
	.datab(position_P2[5]),
	.datac(position_P2[2]),
	.datad(\lookUpP2|Selector2~8_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector12~0 .lut_mask = 16'hCECC;
defparam \lookUpP2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N26
cycloneive_lcell_comb \lookUpP2|out_y[3]~2 (
// Equation(s):
// \lookUpP2|out_y[3]~2_combout  = (position_P2[4] & (\lookUpP2|Selector12~2_combout )) # (!position_P2[4] & ((\lookUpP2|Selector12~0_combout )))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector12~2_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector12~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_y[3]~2 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N16
cycloneive_lcell_comb \lookUpP2|Selector12~3 (
// Equation(s):
// \lookUpP2|Selector12~3_combout  = (position_P2[2] & (((position_P2[3])))) # (!position_P2[2] & ((position_P2[0] & (position_P2[1] & position_P2[3])) # (!position_P2[0] & (!position_P2[1] & !position_P2[3]))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector12~3 .lut_mask = 16'hEC01;
defparam \lookUpP2|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N20
cycloneive_lcell_comb \lookUpP2|Selector12~4 (
// Equation(s):
// \lookUpP2|Selector12~4_combout  = ((position_P2[5]) # (\lookUpP2|Selector12~3_combout )) # (!position_P2[4])

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector12~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector12~4 .lut_mask = 16'hFFF3;
defparam \lookUpP2|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N27
dffeas \lookUpP2|out_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_y[3]~2_combout ),
	.asdata(\lookUpP2|Selector12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[3] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N24
cycloneive_lcell_comb \datapathP1|y_previous[3]~11 (
// Equation(s):
// \datapathP1|y_previous[3]~11_combout  = (\lookUpP2|out_y [3] & ((GND) # (!\datapathP1|y_previous[2]~10 ))) # (!\lookUpP2|out_y [3] & (\datapathP1|y_previous[2]~10  $ (GND)))
// \datapathP1|y_previous[3]~12  = CARRY((\lookUpP2|out_y [3]) # (!\datapathP1|y_previous[2]~10 ))

	.dataa(gnd),
	.datab(\lookUpP2|out_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_previous[2]~10 ),
	.combout(\datapathP1|y_previous[3]~11_combout ),
	.cout(\datapathP1|y_previous[3]~12 ));
// synopsys translate_off
defparam \datapathP1|y_previous[3]~11 .lut_mask = 16'h3CCF;
defparam \datapathP1|y_previous[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector2~7 (
// Equation(s):
// \lookUpP1|Selector2~7_combout  = (position_P1[0] & position_P1[1])

	.dataa(gnd),
	.datab(position_P1[0]),
	.datac(gnd),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector2~7 .lut_mask = 16'hCC00;
defparam \lookUpP1|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector12~0 (
// Equation(s):
// \lookUpP1|Selector12~0_combout  = (position_P1[5]) # ((position_P1[3] & (!position_P1[2] & \lookUpP1|Selector2~7_combout )))

	.dataa(position_P1[3]),
	.datab(position_P1[2]),
	.datac(position_P1[5]),
	.datad(\lookUpP1|Selector2~7_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector12~0 .lut_mask = 16'hF2F0;
defparam \lookUpP1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector12~1 (
// Equation(s):
// \lookUpP1|Selector12~1_combout  = (position_P1[3] & (position_P1[2] & ((position_P1[1]) # (position_P1[0])))) # (!position_P1[3] & (!position_P1[2] & ((!position_P1[0]) # (!position_P1[1]))))

	.dataa(position_P1[1]),
	.datab(position_P1[3]),
	.datac(position_P1[2]),
	.datad(position_P1[0]),
	.cin(gnd),
	.combout(\lookUpP1|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector12~1 .lut_mask = 16'hC183;
defparam \lookUpP1|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N4
cycloneive_lcell_comb \lookUpP1|Selector12~2 (
// Equation(s):
// \lookUpP1|Selector12~2_combout  = (\lookUpP1|Selector12~1_combout  & position_P1[5])

	.dataa(\lookUpP1|Selector12~1_combout ),
	.datab(gnd),
	.datac(position_P1[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lookUpP1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector12~2 .lut_mask = 16'hA0A0;
defparam \lookUpP1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N22
cycloneive_lcell_comb \lookUpP1|out_y[3]~2 (
// Equation(s):
// \lookUpP1|out_y[3]~2_combout  = (position_P1[4] & ((\lookUpP1|Selector12~2_combout ))) # (!position_P1[4] & (\lookUpP1|Selector12~0_combout ))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector12~0_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector12~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_y[3]~2 .lut_mask = 16'hEE44;
defparam \lookUpP1|out_y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector12~3 (
// Equation(s):
// \lookUpP1|Selector12~3_combout  = (position_P1[3] & ((position_P1[2]) # ((position_P1[1] & position_P1[0])))) # (!position_P1[3] & (!position_P1[1] & (!position_P1[0] & !position_P1[2])))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[3]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector12~3 .lut_mask = 16'hF081;
defparam \lookUpP1|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N10
cycloneive_lcell_comb \lookUpP1|Selector12~4 (
// Equation(s):
// \lookUpP1|Selector12~4_combout  = ((\lookUpP1|Selector12~3_combout ) # (position_P1[5])) # (!position_P1[4])

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector12~3_combout ),
	.datac(gnd),
	.datad(position_P1[5]),
	.cin(gnd),
	.combout(\lookUpP1|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector12~4 .lut_mask = 16'hFFDD;
defparam \lookUpP1|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N23
dffeas \lookUpP1|out_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_y[3]~2_combout ),
	.asdata(\lookUpP1|Selector12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[3] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N25
dffeas \datapathP1|y_previous[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[3]~11_combout ),
	.asdata(\lookUpP1|out_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[3] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N12
cycloneive_lcell_comb \datapathP1|Add3~6 (
// Equation(s):
// \datapathP1|Add3~6_combout  = (\datapathP1|y_counter [3] & ((\datapathP1|y_previous [3] & (\datapathP1|Add3~5  & VCC)) # (!\datapathP1|y_previous [3] & (!\datapathP1|Add3~5 )))) # (!\datapathP1|y_counter [3] & ((\datapathP1|y_previous [3] & 
// (!\datapathP1|Add3~5 )) # (!\datapathP1|y_previous [3] & ((\datapathP1|Add3~5 ) # (GND)))))
// \datapathP1|Add3~7  = CARRY((\datapathP1|y_counter [3] & (!\datapathP1|y_previous [3] & !\datapathP1|Add3~5 )) # (!\datapathP1|y_counter [3] & ((!\datapathP1|Add3~5 ) # (!\datapathP1|y_previous [3]))))

	.dataa(\datapathP1|y_counter [3]),
	.datab(\datapathP1|y_previous [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|Add3~5 ),
	.combout(\datapathP1|Add3~6_combout ),
	.cout(\datapathP1|Add3~7 ));
// synopsys translate_off
defparam \datapathP1|Add3~6 .lut_mask = 16'h9617;
defparam \datapathP1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\datapathP1|Add3~6_combout  & ((\datapathP1|Add3~2_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\datapathP1|Add3~2_combout  & (!\VGA|user_input_translator|Add0~1 )))) # 
// (!\datapathP1|Add3~6_combout  & ((\datapathP1|Add3~2_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\datapathP1|Add3~2_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\datapathP1|Add3~6_combout  & (!\datapathP1|Add3~2_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\datapathP1|Add3~6_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\datapathP1|Add3~2_combout ))))

	.dataa(\datapathP1|Add3~6_combout ),
	.datab(\datapathP1|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add1~6 (
// Equation(s):
// \VGA|user_input_translator|Add1~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|Add1~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|Add1~5 ) # (GND)))
// \VGA|user_input_translator|Add1~7  = CARRY((!\VGA|user_input_translator|Add1~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~5 ),
	.combout(\VGA|user_input_translator|Add1~6_combout ),
	.cout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N30
cycloneive_lcell_comb \lookUpP2|Selector11~6 (
// Equation(s):
// \lookUpP2|Selector11~6_combout  = (position_P2[3]) # ((position_P2[5] & (position_P2[0] & position_P2[1])))

	.dataa(position_P2[5]),
	.datab(position_P2[0]),
	.datac(position_P2[3]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector11~6 .lut_mask = 16'hF8F0;
defparam \lookUpP2|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector11~2 (
// Equation(s):
// \lookUpP2|Selector11~2_combout  = (position_P2[0] & ((position_P2[1]) # (position_P2[4]))) # (!position_P2[0] & (position_P2[1] & position_P2[4]))

	.dataa(gnd),
	.datab(position_P2[0]),
	.datac(position_P2[1]),
	.datad(position_P2[4]),
	.cin(gnd),
	.combout(\lookUpP2|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector11~2 .lut_mask = 16'hFCC0;
defparam \lookUpP2|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N24
cycloneive_lcell_comb \lookUpP2|Selector11~3 (
// Equation(s):
// \lookUpP2|Selector11~3_combout  = (position_P2[5]) # ((!\lookUpP2|Selector11~6_combout  & (position_P2[2] $ (\lookUpP2|Selector11~2_combout ))))

	.dataa(\lookUpP2|Selector11~6_combout ),
	.datab(position_P2[2]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector11~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector11~3 .lut_mask = 16'hF1F4;
defparam \lookUpP2|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N14
cycloneive_lcell_comb \lookUpP2|Selector11~4 (
// Equation(s):
// \lookUpP2|Selector11~4_combout  = (\lookUpP2|Selector11~6_combout ) # ((position_P2[2] & ((position_P2[5]) # (\lookUpP2|Selector11~2_combout ))))

	.dataa(\lookUpP2|Selector11~6_combout ),
	.datab(position_P2[2]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector11~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector11~4 .lut_mask = 16'hEEEA;
defparam \lookUpP2|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N22
cycloneive_lcell_comb \lookUpP2|Selector11~5 (
// Equation(s):
// \lookUpP2|Selector11~5_combout  = (position_P2[6] & (!\lookUpP2|Selector11~3_combout  & (position_P2[4] $ (\lookUpP2|Selector11~4_combout )))) # (!position_P2[6] & (((!\lookUpP2|Selector11~4_combout )) # (!position_P2[4])))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector11~3_combout ),
	.datac(\lookUpP2|Selector11~4_combout ),
	.datad(position_P2[6]),
	.cin(gnd),
	.combout(\lookUpP2|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector11~5 .lut_mask = 16'h125F;
defparam \lookUpP2|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N23
dffeas \lookUpP2|out_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[4] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N26
cycloneive_lcell_comb \datapathP1|y_previous[4]~13 (
// Equation(s):
// \datapathP1|y_previous[4]~13_combout  = (\lookUpP2|out_y [4] & (!\datapathP1|y_previous[3]~12 )) # (!\lookUpP2|out_y [4] & ((\datapathP1|y_previous[3]~12 ) # (GND)))
// \datapathP1|y_previous[4]~14  = CARRY((!\datapathP1|y_previous[3]~12 ) # (!\lookUpP2|out_y [4]))

	.dataa(\lookUpP2|out_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_previous[3]~12 ),
	.combout(\datapathP1|y_previous[4]~13_combout ),
	.cout(\datapathP1|y_previous[4]~14 ));
// synopsys translate_off
defparam \datapathP1|y_previous[4]~13 .lut_mask = 16'h5A5F;
defparam \datapathP1|y_previous[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector11~6 (
// Equation(s):
// \lookUpP1|Selector11~6_combout  = (position_P1[3]) # ((position_P1[0] & (position_P1[5] & position_P1[1])))

	.dataa(position_P1[0]),
	.datab(position_P1[5]),
	.datac(position_P1[3]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector11~6 .lut_mask = 16'hF8F0;
defparam \lookUpP1|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector11~2 (
// Equation(s):
// \lookUpP1|Selector11~2_combout  = (position_P1[0] & ((position_P1[4]) # (position_P1[1]))) # (!position_P1[0] & (position_P1[4] & position_P1[1]))

	.dataa(position_P1[0]),
	.datab(gnd),
	.datac(position_P1[4]),
	.datad(position_P1[1]),
	.cin(gnd),
	.combout(\lookUpP1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector11~2 .lut_mask = 16'hFAA0;
defparam \lookUpP1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N24
cycloneive_lcell_comb \lookUpP1|Selector11~3 (
// Equation(s):
// \lookUpP1|Selector11~3_combout  = (position_P1[5]) # ((!\lookUpP1|Selector11~6_combout  & (position_P1[2] $ (\lookUpP1|Selector11~2_combout ))))

	.dataa(position_P1[2]),
	.datab(position_P1[5]),
	.datac(\lookUpP1|Selector11~6_combout ),
	.datad(\lookUpP1|Selector11~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector11~3 .lut_mask = 16'hCDCE;
defparam \lookUpP1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector11~4 (
// Equation(s):
// \lookUpP1|Selector11~4_combout  = (\lookUpP1|Selector11~6_combout ) # ((position_P1[2] & ((position_P1[5]) # (\lookUpP1|Selector11~2_combout ))))

	.dataa(position_P1[2]),
	.datab(position_P1[5]),
	.datac(\lookUpP1|Selector11~6_combout ),
	.datad(\lookUpP1|Selector11~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector11~4 .lut_mask = 16'hFAF8;
defparam \lookUpP1|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N0
cycloneive_lcell_comb \lookUpP1|Selector11~5 (
// Equation(s):
// \lookUpP1|Selector11~5_combout  = (position_P1[6] & (!\lookUpP1|Selector11~3_combout  & (position_P1[4] $ (\lookUpP1|Selector11~4_combout )))) # (!position_P1[6] & (((!\lookUpP1|Selector11~4_combout ) # (!position_P1[4]))))

	.dataa(position_P1[6]),
	.datab(\lookUpP1|Selector11~3_combout ),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector11~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector11~5 .lut_mask = 16'h0775;
defparam \lookUpP1|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N1
dffeas \lookUpP1|out_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[4] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N27
dffeas \datapathP1|y_previous[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[4]~13_combout ),
	.asdata(\lookUpP1|out_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[4] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N14
cycloneive_lcell_comb \datapathP1|Add3~8 (
// Equation(s):
// \datapathP1|Add3~8_combout  = ((\datapathP1|y_previous [4] $ (\datapathP1|y_counter [4] $ (!\datapathP1|Add3~7 )))) # (GND)
// \datapathP1|Add3~9  = CARRY((\datapathP1|y_previous [4] & ((\datapathP1|y_counter [4]) # (!\datapathP1|Add3~7 ))) # (!\datapathP1|y_previous [4] & (\datapathP1|y_counter [4] & !\datapathP1|Add3~7 )))

	.dataa(\datapathP1|y_previous [4]),
	.datab(\datapathP1|y_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|Add3~7 ),
	.combout(\datapathP1|Add3~8_combout ),
	.cout(\datapathP1|Add3~9 ));
// synopsys translate_off
defparam \datapathP1|Add3~8 .lut_mask = 16'h698E;
defparam \datapathP1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\datapathP1|Add3~8_combout  $ (\datapathP1|Add3~4_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\datapathP1|Add3~8_combout  & ((\datapathP1|Add3~4_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\datapathP1|Add3~8_combout  & (\datapathP1|Add3~4_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\datapathP1|Add3~8_combout ),
	.datab(\datapathP1|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N26
cycloneive_lcell_comb \VGA|user_input_translator|Add1~8 (
// Equation(s):
// \VGA|user_input_translator|Add1~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|Add1~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|Add1~7  & VCC))
// \VGA|user_input_translator|Add1~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|Add1~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~7 ),
	.combout(\VGA|user_input_translator|Add1~8_combout ),
	.cout(\VGA|user_input_translator|Add1~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N0
cycloneive_lcell_comb \lookUpP2|Selector10~3 (
// Equation(s):
// \lookUpP2|Selector10~3_combout  = position_P2[5] $ (((position_P2[2] & ((position_P2[1]) # (position_P2[0])))))

	.dataa(position_P2[1]),
	.datab(position_P2[2]),
	.datac(position_P2[0]),
	.datad(position_P2[5]),
	.cin(gnd),
	.combout(\lookUpP2|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector10~3 .lut_mask = 16'h37C8;
defparam \lookUpP2|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector10~6 (
// Equation(s):
// \lookUpP2|Selector10~6_combout  = (\lookUpP2|Selector10~3_combout ) # (position_P2[5] $ (position_P2[3]))

	.dataa(gnd),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(\lookUpP2|Selector10~3_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector10~6 .lut_mask = 16'hFF3C;
defparam \lookUpP2|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N2
cycloneive_lcell_comb \lookUpP2|Selector10~2 (
// Equation(s):
// \lookUpP2|Selector10~2_combout  = (position_P2[5] & (position_P2[3] & \lookUpP2|Selector1~0_combout ))

	.dataa(gnd),
	.datab(position_P2[5]),
	.datac(position_P2[3]),
	.datad(\lookUpP2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector10~2 .lut_mask = 16'hC000;
defparam \lookUpP2|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N12
cycloneive_lcell_comb \lookUpP2|out_y[5]~3 (
// Equation(s):
// \lookUpP2|out_y[5]~3_combout  = (position_P2[4] & (\lookUpP2|Selector10~6_combout )) # (!position_P2[4] & ((\lookUpP2|Selector10~2_combout )))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector10~6_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector10~2_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_y[5]~3 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N18
cycloneive_lcell_comb \lookUpP2|Selector10~4 (
// Equation(s):
// \lookUpP2|Selector10~4_combout  = (position_P2[2] & (((!position_P2[3])))) # (!position_P2[2] & ((position_P2[0] & ((!position_P2[3]) # (!position_P2[1]))) # (!position_P2[0] & ((position_P2[1]) # (position_P2[3])))))

	.dataa(position_P2[0]),
	.datab(position_P2[2]),
	.datac(position_P2[1]),
	.datad(position_P2[3]),
	.cin(gnd),
	.combout(\lookUpP2|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector10~4 .lut_mask = 16'h13FE;
defparam \lookUpP2|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N14
cycloneive_lcell_comb \lookUpP2|Selector10~5 (
// Equation(s):
// \lookUpP2|Selector10~5_combout  = (position_P2[4] & (!position_P2[5] & \lookUpP2|Selector10~4_combout ))

	.dataa(gnd),
	.datab(position_P2[4]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector10~4_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector10~5 .lut_mask = 16'h0C00;
defparam \lookUpP2|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N13
dffeas \lookUpP2|out_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_y[5]~3_combout ),
	.asdata(\lookUpP2|Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[5] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N28
cycloneive_lcell_comb \datapathP1|y_previous[5]~15 (
// Equation(s):
// \datapathP1|y_previous[5]~15_combout  = (\lookUpP2|out_y [5] & (\datapathP1|y_previous[4]~14  $ (GND))) # (!\lookUpP2|out_y [5] & (!\datapathP1|y_previous[4]~14  & VCC))
// \datapathP1|y_previous[5]~16  = CARRY((\lookUpP2|out_y [5] & !\datapathP1|y_previous[4]~14 ))

	.dataa(gnd),
	.datab(\lookUpP2|out_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|y_previous[4]~14 ),
	.combout(\datapathP1|y_previous[5]~15_combout ),
	.cout(\datapathP1|y_previous[5]~16 ));
// synopsys translate_off
defparam \datapathP1|y_previous[5]~15 .lut_mask = 16'hC30C;
defparam \datapathP1|y_previous[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N12
cycloneive_lcell_comb \lookUpP1|Selector10~2 (
// Equation(s):
// \lookUpP1|Selector10~2_combout  = (position_P1[5] & (position_P1[3] & \lookUpP1|Selector1~0_combout ))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector10~2 .lut_mask = 16'hC000;
defparam \lookUpP1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N2
cycloneive_lcell_comb \lookUpP1|Selector10~3 (
// Equation(s):
// \lookUpP1|Selector10~3_combout  = position_P1[5] $ (((position_P1[2] & ((position_P1[1]) # (position_P1[0])))))

	.dataa(position_P1[1]),
	.datab(position_P1[5]),
	.datac(position_P1[0]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector10~3 .lut_mask = 16'h36CC;
defparam \lookUpP1|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N18
cycloneive_lcell_comb \lookUpP1|Selector10~6 (
// Equation(s):
// \lookUpP1|Selector10~6_combout  = (\lookUpP1|Selector10~3_combout ) # (position_P1[5] $ (position_P1[3]))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector10~3_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector10~6 .lut_mask = 16'hFF3C;
defparam \lookUpP1|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N22
cycloneive_lcell_comb \lookUpP1|out_y[5]~3 (
// Equation(s):
// \lookUpP1|out_y[5]~3_combout  = (position_P1[4] & ((\lookUpP1|Selector10~6_combout ))) # (!position_P1[4] & (\lookUpP1|Selector10~2_combout ))

	.dataa(\lookUpP1|Selector10~2_combout ),
	.datab(position_P1[4]),
	.datac(gnd),
	.datad(\lookUpP1|Selector10~6_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_y[5]~3 .lut_mask = 16'hEE22;
defparam \lookUpP1|out_y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector10~4 (
// Equation(s):
// \lookUpP1|Selector10~4_combout  = (position_P1[2] & (((!position_P1[3])))) # (!position_P1[2] & ((position_P1[1] & ((!position_P1[3]) # (!position_P1[0]))) # (!position_P1[1] & ((position_P1[0]) # (position_P1[3])))))

	.dataa(position_P1[1]),
	.datab(position_P1[0]),
	.datac(position_P1[2]),
	.datad(position_P1[3]),
	.cin(gnd),
	.combout(\lookUpP1|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector10~4 .lut_mask = 16'h07FE;
defparam \lookUpP1|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector10~5 (
// Equation(s):
// \lookUpP1|Selector10~5_combout  = (!position_P1[5] & (position_P1[4] & \lookUpP1|Selector10~4_combout ))

	.dataa(gnd),
	.datab(position_P1[5]),
	.datac(position_P1[4]),
	.datad(\lookUpP1|Selector10~4_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector10~5 .lut_mask = 16'h3000;
defparam \lookUpP1|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N23
dffeas \lookUpP1|out_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_y[5]~3_combout ),
	.asdata(\lookUpP1|Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[5] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N29
dffeas \datapathP1|y_previous[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[5]~15_combout ),
	.asdata(\lookUpP1|out_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[5] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N16
cycloneive_lcell_comb \datapathP1|Add3~10 (
// Equation(s):
// \datapathP1|Add3~10_combout  = (\datapathP1|y_counter [5] & ((\datapathP1|y_previous [5] & (\datapathP1|Add3~9  & VCC)) # (!\datapathP1|y_previous [5] & (!\datapathP1|Add3~9 )))) # (!\datapathP1|y_counter [5] & ((\datapathP1|y_previous [5] & 
// (!\datapathP1|Add3~9 )) # (!\datapathP1|y_previous [5] & ((\datapathP1|Add3~9 ) # (GND)))))
// \datapathP1|Add3~11  = CARRY((\datapathP1|y_counter [5] & (!\datapathP1|y_previous [5] & !\datapathP1|Add3~9 )) # (!\datapathP1|y_counter [5] & ((!\datapathP1|Add3~9 ) # (!\datapathP1|y_previous [5]))))

	.dataa(\datapathP1|y_counter [5]),
	.datab(\datapathP1|y_previous [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapathP1|Add3~9 ),
	.combout(\datapathP1|Add3~10_combout ),
	.cout(\datapathP1|Add3~11 ));
// synopsys translate_off
defparam \datapathP1|Add3~10 .lut_mask = 16'h9617;
defparam \datapathP1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\datapathP1|Add3~6_combout  & ((\datapathP1|Add3~10_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\datapathP1|Add3~10_combout  & (!\VGA|user_input_translator|Add0~5 )))) # 
// (!\datapathP1|Add3~6_combout  & ((\datapathP1|Add3~10_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\datapathP1|Add3~10_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\datapathP1|Add3~6_combout  & (!\datapathP1|Add3~10_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\datapathP1|Add3~6_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\datapathP1|Add3~10_combout ))))

	.dataa(\datapathP1|Add3~6_combout ),
	.datab(\datapathP1|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N28
cycloneive_lcell_comb \VGA|user_input_translator|Add1~10 (
// Equation(s):
// \VGA|user_input_translator|Add1~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|Add1~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|Add1~9 ) # (GND)))
// \VGA|user_input_translator|Add1~11  = CARRY((!\VGA|user_input_translator|Add1~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~9 ),
	.combout(\VGA|user_input_translator|Add1~10_combout ),
	.cout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N16
cycloneive_lcell_comb \lookUpP2|Selector9~0 (
// Equation(s):
// \lookUpP2|Selector9~0_combout  = (position_P2[3] & ((position_P2[5] & ((\lookUpP2|Selector1~0_combout ))) # (!position_P2[5] & (\lookUpP2|Selector14~6_combout )))) # (!position_P2[3] & (((!position_P2[5]))))

	.dataa(position_P2[3]),
	.datab(\lookUpP2|Selector14~6_combout ),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector9~0 .lut_mask = 16'hAD0D;
defparam \lookUpP2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N2
cycloneive_lcell_comb \lookUpP2|out_y[6]~4 (
// Equation(s):
// \lookUpP2|out_y[6]~4_combout  = (position_P2[4] & (\lookUpP2|Selector12~2_combout )) # (!position_P2[4] & ((\lookUpP2|Selector9~0_combout )))

	.dataa(position_P2[4]),
	.datab(\lookUpP2|Selector12~2_combout ),
	.datac(gnd),
	.datad(\lookUpP2|Selector9~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|out_y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|out_y[6]~4 .lut_mask = 16'hDD88;
defparam \lookUpP2|out_y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N28
cycloneive_lcell_comb \lookUpP2|Selector0~0 (
// Equation(s):
// \lookUpP2|Selector0~0_combout  = (position_P2[2] & position_P2[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P2[2]),
	.datad(position_P2[1]),
	.cin(gnd),
	.combout(\lookUpP2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector0~0 .lut_mask = 16'hF000;
defparam \lookUpP2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N8
cycloneive_lcell_comb \lookUpP2|Selector9~1 (
// Equation(s):
// \lookUpP2|Selector9~1_combout  = (\lookUpP2|out_x[3]~7_combout  & (!position_P2[5] & ((!\lookUpP2|Selector0~0_combout ) # (!position_P2[0]))))

	.dataa(\lookUpP2|out_x[3]~7_combout ),
	.datab(position_P2[0]),
	.datac(position_P2[5]),
	.datad(\lookUpP2|Selector0~0_combout ),
	.cin(gnd),
	.combout(\lookUpP2|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP2|Selector9~1 .lut_mask = 16'h020A;
defparam \lookUpP2|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N3
dffeas \lookUpP2|out_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP2|out_y[6]~4_combout ),
	.asdata(\lookUpP2|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P2[6]),
	.ena(\lookUpP2|out_x[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP2|out_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP2|out_y[6] .is_wysiwyg = "true";
defparam \lookUpP2|out_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N30
cycloneive_lcell_comb \datapathP1|y_previous[6]~17 (
// Equation(s):
// \datapathP1|y_previous[6]~17_combout  = \datapathP1|y_previous[5]~16  $ (\lookUpP2|out_y [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lookUpP2|out_y [6]),
	.cin(\datapathP1|y_previous[5]~16 ),
	.combout(\datapathP1|y_previous[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|y_previous[6]~17 .lut_mask = 16'h0FF0;
defparam \datapathP1|y_previous[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N8
cycloneive_lcell_comb \lookUpP1|Selector9~0 (
// Equation(s):
// \lookUpP1|Selector9~0_combout  = (position_P1[5] & (((position_P1[3] & \lookUpP1|Selector1~0_combout )))) # (!position_P1[5] & ((\lookUpP1|Selector14~6_combout ) # ((!position_P1[3]))))

	.dataa(position_P1[5]),
	.datab(\lookUpP1|Selector14~6_combout ),
	.datac(position_P1[3]),
	.datad(\lookUpP1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector9~0 .lut_mask = 16'hE545;
defparam \lookUpP1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N0
cycloneive_lcell_comb \lookUpP1|out_y[6]~4 (
// Equation(s):
// \lookUpP1|out_y[6]~4_combout  = (position_P1[4] & ((\lookUpP1|Selector12~2_combout ))) # (!position_P1[4] & (\lookUpP1|Selector9~0_combout ))

	.dataa(position_P1[4]),
	.datab(\lookUpP1|Selector9~0_combout ),
	.datac(gnd),
	.datad(\lookUpP1|Selector12~2_combout ),
	.cin(gnd),
	.combout(\lookUpP1|out_y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|out_y[6]~4 .lut_mask = 16'hEE44;
defparam \lookUpP1|out_y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N0
cycloneive_lcell_comb \lookUpP1|Selector0~0 (
// Equation(s):
// \lookUpP1|Selector0~0_combout  = (position_P1[1] & position_P1[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(position_P1[1]),
	.datad(position_P1[2]),
	.cin(gnd),
	.combout(\lookUpP1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector0~0 .lut_mask = 16'hF000;
defparam \lookUpP1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N26
cycloneive_lcell_comb \lookUpP1|Selector9~1 (
// Equation(s):
// \lookUpP1|Selector9~1_combout  = (!position_P1[5] & (\lookUpP1|out_x[7]~7_combout  & ((!\lookUpP1|Selector0~0_combout ) # (!position_P1[0]))))

	.dataa(position_P1[5]),
	.datab(position_P1[0]),
	.datac(\lookUpP1|Selector0~0_combout ),
	.datad(\lookUpP1|out_x[7]~7_combout ),
	.cin(gnd),
	.combout(\lookUpP1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \lookUpP1|Selector9~1 .lut_mask = 16'h1500;
defparam \lookUpP1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N1
dffeas \lookUpP1|out_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lookUpP1|out_y[6]~4_combout ),
	.asdata(\lookUpP1|Selector9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(position_P1[6]),
	.ena(\lookUpP1|out_x[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lookUpP1|out_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lookUpP1|out_y[6] .is_wysiwyg = "true";
defparam \lookUpP1|out_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y19_N31
dffeas \datapathP1|y_previous[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\datapathP1|y_previous[6]~17_combout ),
	.asdata(\lookUpP1|out_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(\datapathP1|isP2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|y_previous [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|y_previous[6] .is_wysiwyg = "true";
defparam \datapathP1|y_previous[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N18
cycloneive_lcell_comb \datapathP1|Add3~12 (
// Equation(s):
// \datapathP1|Add3~12_combout  = \datapathP1|y_previous [6] $ (\datapathP1|Add3~11  $ (!\datapathP1|y_counter [6]))

	.dataa(\datapathP1|y_previous [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapathP1|y_counter [6]),
	.cin(\datapathP1|Add3~11 ),
	.combout(\datapathP1|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapathP1|Add3~12 .lut_mask = 16'h5AA5;
defparam \datapathP1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = \datapathP1|Add3~12_combout  $ (\VGA|user_input_translator|Add0~7  $ (!\datapathP1|Add3~8_combout ))

	.dataa(\datapathP1|Add3~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapathP1|Add3~8_combout ),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h5AA5;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N30
cycloneive_lcell_comb \VGA|user_input_translator|Add1~12 (
// Equation(s):
// \VGA|user_input_translator|Add1~12_combout  = \VGA|user_input_translator|Add1~11  $ (!\VGA|user_input_translator|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~8_combout ),
	.cin(\VGA|user_input_translator|Add1~11 ),
	.combout(\VGA|user_input_translator|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~12 .lut_mask = 16'hF00F;
defparam \VGA|user_input_translator|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFE00887FFFF9FFFFFF0FFFFFFE7FFFFFE00001FF87FFFFFCFFFFFFF0FFFFFF01FFFFFF9FFF7FC3FEFC03CC3FFFF1FFFFFE03FFFFFE7FFFFFC0FF00FF03FFFFFCFFFFFFE07FFFFF01FFFFFF9FFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = 2048'h3FEF813CE3FFFF3FFFFFE23FFFFFE7FFFFFCCFFC03F33FFFFF80FFFFFE67FFFFFF3FFFFFF9FFF7FC3FEF833C63FFFE3FFFFBE23FFFFFCFFFFFFCCFFF01F33FFE0780FFFFFE67FFFFFE7FFFFFF9FFF7FC3FEF033C03FFFE7FFFF4E23FFFFFCFFFFFFCCFFFC0F3FFF0F3CCFFFFFE7FFFFFFC7FFFFFF9FFF7FC3FEF033C07FFFC1FFFDFF27FFFFFCFFFFFFC0FFFE0733F1F6FCCFFFFFE1FFFFFF8FFFFFFF9FFF7FC3FEE033C8FFFFC0FFFB0F07FFFFF9FFFFFFE0FFFF03038F20FF9FFFFFF1FFFFFF9FFFFFFF9FFF7FC3FEE033CFFFFFCCFFF23223FFFFF9FFFFFFF9FFFF0380789C7F9FFFFFE7FFFFFF1FFFFFFF9FFF7FC3FEE033CFFFFFCCFFECDC23FFFFF39FF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFF1FFFFC1EB2CFC7F3FFFFFE67FFFFF39FFFFFF9FFF7FC3FEE033C3FFFFCCFFD9E003FFFFF01FFFFFF3FFFFC0BC2E4D3F3FFFFFE67FFFFF11FFFFFF87FF7FC3FEE007C3FFFFC0FFB67B87FFFFF01FFFFFE3FFFFC05B876E0E7FFFFFE07FFFFF83FFFFFF87FF7FC3FEE00FCFFFFFE1FF41B27FFFFFFFFFFFFFE7FFFE400DD7A9067FFFFFF0FFFFFFC7FFFFFF9FFF7FC3FEE07FFFFFFFFFFCDE96FFFFFFFFFFFFFFFFFFD5A069CB391FFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEF03FFFFFFFFFF99F69FFFFFFFFFFFFFFFFFE2C3032E16BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEF03FFFFFFFFFF717BBFFFFFFFFFFFFFFFFE2F2B83ECF9FFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFF7FC3FEF81FFFFFFFFFEC95B7FFFFFFFFFFFFFFFE9D2E983BB5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFC0FFFFFFFFFCDEEFFFFFFFFFFFFFFFFF569A7580B4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFE03FFFFFFFFBAF3BFFFFFFFFFFFFE00168A17C83DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFF01FFFFFFFF2031FFFFFFFFFFFFFE007E001FA02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFF80FFFFFFFECED2FFFFFFFFFFFFFE0BC30413383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFC07FFFFFFC9E55FFFFFFFFFFFFFAB483000EE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFE03FFFFFF36;
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 16'h0040;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF00FFFFCFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAFFFFFFFFFFFFFFEAAAAAAAAAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAAAAF;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout  = \VGA|controller|controller_translator|mem_address[15]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N3
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N7
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a29 ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 16'h0001;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFC000001F03E3FFFF00003FE078FFFFD9D3FFF0F0F3F7FC3FEFFCFE7FFFFF33FFFE67CFFFF01F3FFFCC0000FF33E7FFFF00007FE679FFFF93C37FE66673F7FC3FEFFCFC7FFFF6E3FFFE678FFFF01E3FFFCCE00FFF33C7FFFE0001FFE671FFFF9E84FFE66673F7FC3FEFFCFCFFFFF2E7FFFE7F9FFFF99E7FFFCFF1FFFF33CFFFFE0003FFE673FFFF0705FFE66673F7FC3FEFFCF83FFFE5C1FFFE1F07FFF99C1FFFCCE0FFFF0383FFFC601FFFE060FFFF0561FFE66673F7FC3FEFFCF81FFFC7C0FFFF1F03FFFF3C0FFFC0E07FFF8381FFFC700FFFF0E07FFF0339FFE66673F7FC3FEFFCF99FFF8FCCFFFE7F33FFFF3CCFFFE0E67FFFE799FFFCFCCFFFE6667FFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h3391FFE66673F7FC3FEFFCF99FFF9CCCFFFE7F33FFFE7CCFFFFCE67FFFC799FFF8FCCFFFE6667FFF3389FFE66673F7FC3FEFFC399FFF88CCFFFE6733FFFE7CCFFFFCE67FFFCF99FFF89CCFFFE6667FFF3399FFE66670F7FC3FEFFC381FFFC1C0FFFE0703FFFCFC0FFFC0E07FFF8F81FFF81C0FFFE0607FFF0381FFF0F0F0F7FC3FEFFCFC3FFFE3E1FFFF0F87FFFCFE1FFFC0F0FFFF1FC3FFF81E1FFFF0F0FFFF87C3FFF9F9F3F7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FE000000000000000000000000000000000000000000000000000000000000000000000000007FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = \VGA|controller|controller_translator|mem_address[14]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N9
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFF4FCDFFFF7FC3FEFFFFB33D7FFFFFFFFC007FFFFFFFFFFFFFFFFFFE07FFFFFFFFE1FFFFFFFFFFFFFFF7EFFFFF7FC3FEFFFFDCFDBFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE07FFFFFFFFE0FFFFFFFFFFFFFE8E53FFFF7FC3FEFF9FEDF3DF1E1FFFF800FFFFF3C3FFFE1F0FFFF8007FFFCFE1E0FF0F87FFF01C3D6517E1FF7FC3FEFF0FF6CC6F3C0FFFF0007FFFE381FFFC0E07FFF0003FFFCFC0F0FE0703FFF018197EF7C0FF7FC3FEFE67E333B63CCFFFF3233FFFE799FFFCCE67FFF2033FFF80CCF07E6733FFFE399B3F47CCFF7FC3FEFE67C3CFBA7CCFFFF3333FFFE799FFFCCE67FFF2033FFF80CCF07E6733FFFE79948647CCFF7FC3FEFE67C5BE787CC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFF3333FFFCF99FFFCCE67FFF2033FFFCCCCF07E7F33FFFC79857087CCFF7FC3FEFE6782DCCC1C0FFFF0303FFFCF81FFFC0E07FFF2003FFFCCC0F03F1F03FFF8F8098727C0FF7FC3FEFE678163361E1FFFF8787FFFCFC3FFFE0F0FFFF0007FFFF9E1F83E1F87FFF9FC13FB67E1FF7FC3FEFE6799BCFACCCFFFF3333FFF9F99FFFF9E67FFF8033FFFF9CCF83E7F33FFF1F99DFE67CCFF7FC3FEFE6799DBF74CCFFFF3333FFF9F99FFFF1E67FFFE033FFFF3CCFC3E6733FFF339A77CE7CCFF7FC3FEFE6799ED8F8CCFFFF3333FFF3999FFFF3E67FFFC033FFFF3CCFC1E6733FFF3396CC5E1CCFF7FC3FEFF0F81F670DC0FFFF0303FFF0181FFFE3E07FFF0003FF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'hFE7C0FC1E0703FFF038DFBBE1C0FF7FC3FEFF9FC3F7CF6E1FFFF8787FFF01C3FFFC7F0FFFE0007FFFE7E1FC1F0F87FFF87D8FD3E7E1FF7FC3FEFFFFFFFBBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFE1FFFFFFFFFFD2797FFFFFF7FC3FEFFFFFFFDB9BBFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFE1FFFFFFFFFFB5E67FFFFFF7FC3FEFFFFFFFEC66DFFFFFFFFFFFFFFFFFFFFFF81FFE00FFFFFFFFFFF1FFFFFFFFFFAF0EFFFFFFF7FC3FEFFFFFFFF78F6FFFFFFFFFFFFFFFFFFFFFE00FF801FFFFFFFFFFF1FFFFFFFFFF6FEDFFFFFFF7FC3FEFFFFFFFFB7E77FFFFFFFFFFFFFFFFFFFF8007C003FFFFFFFFFFE1FFFFFFFFFE77D9FFFFFFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h3FEFFFFFFFFB71FBFFFFFFFFFFFFFFFFFFFE00070007FFFFFFFFFFE1FFFFFFFFFF84DFFFFFFFF7FC3FEFFFFFFFFD860BFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFC1FFFFFFFFFDA097FFFFFFF7FC3FEFFFFFFFFEF9F5FFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFF83FFFFFFFFF97CEFFFFFFFF7FC3FEFFFFFFFFF77F6FFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFF03FFFFFFFFF73F7FFFFFFFF7FC3FEFFFFFFFFFB78F7FFFFFFFFFFFFFFFFFF0000001FFFFFFFFF0FC07FFFFFFFFF60E5FFFFFFFF7FC3FEFFCFF3FFF9B707FFF0FE7FFF9FF9FFFE000000787F3FFFF80380FF0FCFFFFED48BFF9F9F3F7FC3FEFFCFE3FFF9CC9FFFE07C7FFF9FF1F;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 .lut_mask = 16'hFECE;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFC0C3FFFF0787FF807E1FFFF0F0FE010387813CCFCFF7FC3FEFF9F3FFFF8FE7FFFE7F3FF49F01FFFFE0CFFFFFC79FFF00FE7FFFE673FC03339F84B2CFCFF7FC3FEFF9F33FFF99E67FFE6733FB7E019FFFFCCCFFFFCF99FE00FE67FFE6733C0333991F90CF9FF7FC3FEFF8733FFF99E67FFE6733FDF8099FFFFCCCFFFF8F99F801CE67FFE673380733990FE4CF9FF7FC3FEFF8703FFF81E07FFE0703FEB40C1FFFC0C0FFFF9F81E0080E07FFE0703007038115E00F3FF7FC3FEFF9F87FFFC3F0FFFF0F87FFD40E3FFFC0E1FFFF1FC3C0080F0FFFF0F8600F87C315423F3FF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFE006FFFFFFFFFFFFFFFC003FFFFFFFFFFFE01F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFE45A3FFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFD60BFFFFFFFFFFFFFE0000FFFFFFFFFFFFC01FFFFE3F87FFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFEA04BFFFFFFFFFFF000003FFFFFFFFFFFFC01FFFFC3F87FFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFE81E5FFFFFFFFE0000000FFFFFFFFFFFFFC03FFFFC174FFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFF43E6FFFFFFFC0000000FFFFFFFFFFFFFFC07FFFF8100FFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFF83827FFFFFFC000000FFFFFFFFFFFFFFF807FFFFAFF1FFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFF8000A101FFFFE000007FFFFFFFFFFFFFFFF80FFFFFCFE5FFFFFF7FC3FEFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFF800B80C1FFFF00000FFFFFFFFFFFFFFFFFF00FFFFF05E3FFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFF800E00E1FFFC0001FFFFFFFFFFFFFFFFFFF01FFFFF9243FFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFF800203A1FFF0000FFFFFFFFFFFFFFFFFFFF01FFFFE6907FFFFFF7FC3FEFFCF87FFFF3E7FFFF0F3FF80010A11FFC0007FFFF9FFFFCFE7FFFFFFE03FF01D3F97F3E7FF7FC3FEFF8703FFFE3E7FFFE073FF8001A819FE0003FFF0F9FFFFCFE7FFFF0F203FF018BF87F3E7FF7FC3FEFF3333FFFE7E07FFE6703F8000E00DFC001FFFE0701FFF80C07FFE07203FFF30274FF3C07F7FC3FEFF333FFFFC7E07FFE6703F80004004FC0007FFE6701FF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = 2048'hF80C07FFE66003FFE70221FF3C07F7FC3FEFF3333FFFCFE67FFE6433F80003002780067FFE7F99FFFCCE67FFE66003FFC718A1FF3E67F7FC3FEFF3303FFF83E67FFE0003F80003081A00267FFE6799FFFCCE67FFE7F007FF8F81C1FF3E67F7FC3FEFF3383FFF81FCFFFF0801F80001C00E0064FFFE07F3FFFF9FCFFFF1F007FF9F81CBFF3FCFF7FC3FEFF33F3FFF99FCFFFE6001FC0000C04C00FCFFFF07F3FFFF9FCFFFE1F80FFF1FF3F3FF3FCFF7FC3FEFF33F3D3F99F9FFFE6001F00000211801F9FFFFE7E7FFFF3F9FFFE7F00FFF39F3FFFF3F9FF7FC3FEFF3303C0F99F9FFFE6001E00000341001F9FFFFE7E7FFFF3F9FFFE6701FFF11E3FFFF0F9FF7FC;
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = 2048'h3FEFF8703E0381F3FFFE0601000000181003F3FFFE07CFFFFE7F3FFFE6701FFF83E7FFFF0F3FF7FC3FEFFCFFFC00C3F3FFFF0E00000000080003F3FFFE07CFFFFE7F3FFFE0601FFFC7C7FFFF3F3FF7FC3FEFFFFFF8603FFFFFFFFF8000000006000FFFFFFFFFFFFFFFFFFFFFF0E03FFFFFFFFFFFFFFFF7FC3FEFFFFFF0F00FFFFFFFFF80000000032027FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFF7FC3FEFFFFF81E003FFFFFFFFE038000001801FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFF7FC3FEFFFFF03C380FFFFFFFFFFF8000000802BFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFF7FC3FEFFFFF81C7803FFFFFFFFFF8000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = 2048'h400CFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFF7FC3FEFFFFFC04F0A0FFFFFFFFFF800000000327FFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFF7FC3FEFFFFFF03E1E03FFFFFFFFFFFFFFFF80020000FFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFF7FC3FEFFFFFFC063E00FFFFFFFFFFFFFFFF80058000FFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFF7FC3FEFFFFFFF007C603FFFFFFFFFFFFFFF80108000FFC001FFFFFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFC078700FFFFFFFFFFFFFFF80004000FF00007FFFFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFF9FFFFF030E003FFFFFFFFFFFFFF80007000FE00000FFFFFFFFFFF80FFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFF7FC3FEFF9F87FFC00C100FF0F07FFF9FC3FC0005800FE008007FF3E1FFFE1807FFFE7C3FFFF3F0FF7FC3FEFF9F03FFF0080C03E0603FFF0181FC0019800FC230001FF3C0FFFC0003FFFC781FFFE1E07F7FC3FEFF9F33FFFC004801E6633FFF0199FC0060C00FC233300FF3CCFFFCC013FFFCF99FFFCCE67F7FC3FEFF9F3FFFFF00F0C067E3FFFF999FFE0280200FC633F807E7CFFFFCC01FFFF8F9FFFFCCE67F7FC3FEFF9F33FFFE0061E007E3FFFF9999FE0000900FC6733807E7CCFFFCC01FFFF9F99FFFCCE67F7FC3FEFF9F03FFFC7003C001E33FFFF381FE0004100FE0703C03E7C0FFFC0013FFF0781FFFCCE07F7FC3FEFF9F83FFFCFC0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = 2048'h78701F03FFFF3C1FE00C2080FF0783E03CFE0FFFE1003FFF03C1FFFCCF07F7FC3FEFF9FF3FFF9FF010E007F3FFFE7F9FE0060040FFCFF3F01CFFCFFFCC003FFF33F9FFFCCFCFF7FC3FEFF87F3FFF9CFC01E001F3FFFE7F9FE00601B0FFCFF3F019CFCFFFCC013FFF33F9FFFCCF8FF7FC3FEFF8703FFF88FC01C24073FFFCF81FE0030238FF8F03F8180C0FFFCC003FFF3381FFFCCF9FF7FC3FEFF9F03FFFC1C0C0060003FFFCF81FE000901CFF1F03F8180C0FFFC0803FFF0381FFFE1F1FF7FC3FEFFFFFFFFFE3C0F00F0C07FFFFFFFFE0006004FFFFFFF80FFFFFFFE1803FFF87FFFFFF3E3FF7FC3FEFFFFFFFFFFFFFFC0E1E01FFFFFFFFE000601EFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 .lut_mask = 16'hFDF8;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = 2048'h7FBFFFFFFFFFFFFE7E041822C7079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFF900FFFF8042B87F0FCFFFF9FC418304081F3F079FFFFF9E7FFFF0F3FFFFF3CFFFFF3C07F7FC3FEFF9C07FFF80C686FE07CFFFF9FC19820409E0FF079FFFFF9E7FFFE073FFFFE3CFFFFE1C07F7FC3FEFF9E03FFFFBC789FE67CFFFF01CE2400A0E80FE039FFFFF3E7FFFE673FFFFE7CFFFFCCFCFF7FC3FEFF9F01FFFF327DBFE67CFFFF01C2E0180F800FE039FFFFF3E7FFFE673FFFFC7CFFFFCCF9FF7FC3FEFF9F80FFFECCFF7FE7FCFFFF99C4760870000FE039FFFFE7E7FFFE673FFFFCFCFFFFCCF1FF7FC3FEFF9F80FFFCDE0CFFF1FCFFFF99C57007C0000FC039FFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = 2048'hFE7E7FFFE073FFFF83CFFFFCCE3FF7FC3FEFF9F807FFB8E39FFE1FCFFFFF3C6397C00000FC079FFFFE7E7FFFF0F3FFFF81CFFFFCCE7FF7FC3FEFF9F803FF28613FFE7FCFFFFF3C683A000000F8079FFFFCFE7FFFE673FFFF99CFFFFCCC7FF7FC3FEFF9F903FED8027FFE67CFFFFE7C67A0000000F80F87FFFCFE7FFFE673FFFF99CFFFFCCCE7F7FC3FEFF87803FC8874FFFE67C3FFFE7C1C60000000F00F87FFF9CE1FFFE670FFFF99C3FFFCCC47F7FC3FEFF87803F360F9FFFE07C3FFFCFC03E0000000E01F9FFFF80E1FFFE00007FF81C3FFFE1E0FF7FC3FEFF9F983E48907FFFF0FCFFFFCFC7FE0000000E01FFFFFF80E7FFFF00003FFC3CFFFFF3F1FF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = 2048'h3FEFFFFF83EDC94FFFFFFFFFFFFFFFFFE0000000C0FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFF7FC3FEFFFFF83B9F89FFFFFFFFFFFFFFFFFE0000000C0FFFFFFFFFFFFFFFC7F80FFFFFFFFFFFFFFF7FC3FEFFFFF03603DBFFFFFFFFFFFFFFFFFE000000081FFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFF7FC3FEFFFFF02F93FFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFF7FC3FEFFFFF04DE2DFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFF7FC3FEFFFFC032FBBFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFF7FC3FEFFFFE00A397FFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFE0FFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF7FC3FEFFFFC01C52FFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF7FC3FEFFFFC15F1DFFFFFFFFFFFFFFFFFFFF801FFF81FFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFF7FC3FEFFFF8147DBFFFFFFFFFFFFFFFFFFFC000FFF83FFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFF7FC3FEFFCF80C3A73C07FFF0E03FFFF380F800040707F0F01FFF9F80FFFF0E03F808180FFFFFFFFF7FC3FEFF8781EA6E3C07FFE0603FFFF380E03C040707E0701FFF9F80FFFE0603FC00180FFFE7C07F7FC3FEFF3300F19E7FCFFFE67E3FFFE7F9C07CCFCF0FE67F3FFF01F9FFFE67E7FC0;
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = 2048'h73F9FFFE7C07F7FC3FEFF33017DBC7F9FFFE67C7FFFE7F181FCCF9E0FE7FE7FFF01F3FFFE67CFFE067F3FFFE7FCFF7FC3FEFF33051F7CFF1FFFE6793FFFCFE303FCCF1E1FE67C7FFF99E3FFFE7F8FFE047E3FFFE7F9FF7FC3FEFF32062EFC3E3FFFE6709FFFCFC40FFC0E3E1FE078FFFF99C7FFFF1F1FFE00FC7FFFE7F1FF7FC3FEFF3207B9FC1E7FFFF0F1EFFFCFC81FFE0E7C1FF079FFFFF9CFFFFE1F3FFE01FCFFFFE7E3FF7FC3FEFF320793F99C7FFFE6663FFF9F883FFF9C7C1FFE71FFFE738FFFFE7E3FFE01F8FFFE27C7FF7FC3FEFF320787F99CE7FFE5595FFF9F107FFF1CE41FFE739FFE339CFFFE6673FF0399CFFE27CE7F7FC3FEFF3201CFF99C4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = 2048'h7FFE4C319FF39007FFF3C441FE0711FFE0788FFFE6623FF01188FFC018C7F7FC3FEFF8601FFF81E0FFFF0400CFF0180FFFE3E0C1FE0783FFF07C1FFFE0707FF003C1FFC8860FF7FC3FEFFCE07FFFC3F1FFFF16802FF01C1FFFE7F1C0FFFFC7FFF87E3FFFF0F8FFF007E3FFA48A1FF7FC3FEFFFE07FFFFFFFFFFFFA4C97FFF81FFFFFFFC0FFFFFFFFFC7FFFFFFFFFFFF03FFFFF9FC07FF7FC3FEFFFF07FFFFFFFFFFFF913D1FFF83FFFFFFFE07FFFFFFFFC7FFFFFFFFFFFF03FFFFF4FE5FFF7FC3FEFFFF07FFFFFFFFFFFFCDF18FFF03FFFFFFFE07FFFFFFFFC3FFFFFFFFFFFF03FFFFF09E3FFF7FC3FEFFFF03FFFFFFFFFFFFE5C447FF07FFFFFFFF03FFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = 2048'hFC3FFFFFFFFFFFF03FFFFE889BFFF7FC3FEFFFF81FFFFFFFFFFFFFE9333FE07FFFFFFFF01FFFFFFFFC3FFFFFFFFFFFF03FFFFE7C83FFF7FC3FEFFFF807FFFFFFFFFFFFFA7B3FE0FFFFFFFFF8007FFFFFFC3FFFFFFFFFFFF03FFFFE3F87FFF7FC3FEFFFFC01FFFFFFFFFFFFC9F9BFE0FFFFFFFFFC001FFFFFFC3FFFFFFFFFFFE03FFFFE2F87FFF7FC3FEFFFFE00387FFFFFFFFFE5CCDFE0FFFFFFFFFE000FFFFFFC3FFFFFFFFFFFE03FFFFC82CFFFF7FC3FEFFFFF00000FFFFFFFFFF62B3FC1FFFFFFFFFF0007FFFFFC3FFFFFFFFFFFE03FFFFF49BFFFF7FC3FEFFFFFC00003FFFFFFFFFA67B7C1FFFFFFFFFF8003FFFFF83FFFFFFFFFFFE03FFFFAFC1FFFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = 2048'h3FEFFFF8600000F0FFFF0F859FB3C03FFFE1E1FFC001C3FFF81F0FFFF0F87FC067C3F2FE7E7FF7FC3FEFF9F0380000E07FFE0701CECDC01FFFC0C0FFC00181FFF81E07FFE0703FC04781F33C1E7FF7FC3FEFF9F33E0000E67FFE6732EB36019FFFCCCCFFE00199FFF03E67FFE6733F804F99FE910C07F7FC3FEFF9F33FC001E67FFE673360F3019FFFCCCCFFF00199FFE03E67FFE6733F801F99E3480C07F7FC3FEFF9F3FFF873E7FFFE7F3F9BF301FFFFCFCFFFF8019FFFE03E7FFFE673FF801F9FF7F04E67F7FC3FEFF9F0FFFFE7F1FFFF1F8FCBC8007FFFCCE3FFFE03C7FFC07F1FFFE078FF0107C7C3F8CE67F7FC3FEFF9F8FFFFC7E1FFFE1F0FE122047F;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'hF7B3;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout  & 
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hFF80;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFF800000000007FFFFFFF00465FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFF009F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFF017E67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFF017813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFF01A447FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFF01D1FFFFFFFFFFFC01FFFFFFFFFFFFFFFFFF7FC3FEFF9FF3FFF80FCFFFF0807FFF9FF9FFFE1F9FFF0027FFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFC00027FFFE7FFFFFE3F1FF7FC3FEFF9FE3FFF80FCFFFE0003FFF9FF9FFFC0F9FFF00267FFFF3F3FF0003E7FFFC7F3FFFC0C0FF7FC3FEFF9FE7FFFF9F9FFFE6003FFF01F3FFFCCF9FFF00067FFFF3F3FE0067CFFFFCFF3FFFCCCC7F7FC3FEFF9FE7FFFF3F9FFFE7007FFF01F3FFFCFF3FFF013E7FFFF3F3FC0E67CFFFF8FF3FFF8CCE7F7FC3FEFF9FCFFFFE3F3FFFE6007FFF99E7FFFCCF3FFF803CFFFFE7E7F83E679FFFF9FE7FFFC8CE7F7FC3FEFF9FCFFFFC7F3FFFF000FFFF99E7FFFC0F3FFF803CFFFFE7E7F07E079FFFF07E7FFFB0E47F7FC3FEFF9FC7FFFCFF3FFFE000FFFFF3E7FFFE0E7FFF807CFFFFE7E7E0FF0F9FFFF03E7FFFA0C0FF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = 2048'h3FEFF9F9BFFF8FE7FFFE600FFFFF3CFFFFFCE7FFFC079FFFFCFCFE1FE673FFFF33CFFFF7046FF7FC3FEFF9F8DFFF9CE7FFFE600FFFFE7CFFFFFCCE7FFC079FFFFCFCFC1FE673FFFF33CFFFEC3087F7FC3FEFF873EFFF88CE7FFE6003FFFE79CFFFC0C07FFC0739FFF9C9CC3FE6673FFF339CFFECCD87F7FC3FEFF86E77FFC1C07FFE0003FFFCF80FFFC0C07FFE0301FFF8080C3FE0603FFF0380FFC01107F7FC3FEFF9199BFFE3C07FFF0007FFFCF80FFFFFFFFFFE0101FFF8080C3FF0E03FFF8780FFB87B7FF7FC3FEFFDE7EBFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF01FFFFFFFFFC3FFFFFFFFFFFFFFFA7B0FFF7FC3FEFFECF9DFFFFFFFFFF0001FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFF01FFFFFFFFFC3FFFFFFFFFFFFFFF48CDFFF7FC3FEFFF6E76FFFFFFFFFF0001FFFFFFFFFFFFFFFFFF81FFFFFFFFFC3FFFFFFFFFFFFFFE1FBFFFF7FC3FEFFFB1CB7FFFFFFFFF0001FFFFFFFFFFFFFFFFFF80FFFFFFFFFC1FFFFFFFFFFFFFFE9FD3FFF7FC3FEFFFDF3DBFFFFFFFFF0001FFFFFFFFFFFFFFFFFF80FFFFFFFFFC1FFFFFFFFFFFFFFD21F7FFF7FC3FEFFFDCFDDFFFFFFFFF8001FFFFFFFFFFFFFFFFFF807FFFFFFFFC1FFFFFFFFFFFFFFD1E2FFFF7FC3FEFFFEDE25FFFFFFFFF8003FFFFFFFFFFFFFFFFFFC07FFFFFFFFC1FFFFFFFFFFFFFFA714FFFF7FC3FEFFFF6DDAFFFFFFFFFC003FFFFFFFFFFFFFFFFFFC07FFFFFFFFE1FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = 2048'h0FFFFFFFFF81FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFF003C007FFFFFFFE00020137FFFFFF80FFFFFFFFF81FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFC078701FFFFFFFE00019C13FFFFFF80FFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFF0B0F107FFFFFFE0001D00FFFFFFF80FFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFC01E101FFFFFFE0000600FFFFFFF00FFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFF03E3C07FFFFFFF80FEFC3FFFFFF01FFFFFFFFF80FFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFC0C7E01FFFFFFF807A33F7FFFFC01FFFFFFFFF807FFF80FFFFFFFFFFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = 2048'h3FEFFFFFFFFFFFFFFFFFF00F8C07FFFFFFC07CCFCBFFFF801FFFFFFFFFC03FF8003FFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFC0F1E03FFFFFFC07E4F1DFFFF003FFFFFFFFFC03FE0001FFFFFFFFFF7FC3FEFFFFFFFFFF9E1FFFFFF063E07FFFFFFC07F4E42FFFE007FFFFFFFFFC03FC0001FFFFFFFFFF7FC3FEFFCFF3FFFF1C0FFFF0F807C3F3C3FFFC070A13B078000FCFE1FFFF0E01F800003FFFF3F0FF7FC3FEFF87F3FFFF3CCFFFE0700787F381FFFC06014FD030001FCFC0FFFE0600F800001FFFF3E07F7FC3FEFF33E7FFFE3CCFFFE673000FE799FFFC0666DF1F30003F80CCFFFE66000000019FFFF3E67F7FC3FEFF33E7FFFE7CCFFFE673301FE799F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = 2048'hFF80667CC072000FF80CCFFFE66000000019FFFF3E67F7FC3FEFF33CFFFFC1C0FFFE6733C0FCF99FFF8066761A6C003FFCCCCFFFE7E000000099FFFF3E67F7FC3FEFF33CFFFFC0E0FFFE0703F0FCF81FFF80E0790F30007FFCCC0FFFE1E000000181FFFF3E07F7FC3FEFF33CFFFFCCF9FFFF0F83F8FCFC1FFF00F07CBF0001FFFF9E0FFFF1F0000003C3FFFF3F07F7FC3FEFF339FFFFCCF1FFFE67E7FFF9FF3FFE01FCFEDCC007FFFF9F9FFFE7FC00000FE3FFFF3FCFF7FC3FEFF339FFFFCCF3FFFE67C7FFF9FE3FFC01F8FF420007FFFF3F1FFFE678C00433E7FFFF3F8FF7FC3FEFF3339FFFC0E3FFFE67CFFFF39E7FF803F9FFA0000FFFFF3F3FFFE678FC3F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = 2048'h33C7FFFF0F9FF7FC3FEFF8701FFFE1C7FFFE078FFFF01C7FF003F1FFD0008FFFFE7E3FFFE071FFFF03CFFFFF0F1FF7FC3FEFFCF01FFFFFFFFFFF0F1FFFF018FFC007E3FFE8009FFFFE7C7FFFF0F1FFFF878FFFFF3E3FF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFEC035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFF007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFFE00FFF800007FFFFFF80677FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFF0018BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3FEFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'hEF4F;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout  & 
// (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'hCCEC;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'hC0F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'hE003FFFB1F03E3FC0019870FE078FF80180581F0F0F3F7FC3FE00000003FF733FF00000007F01F3FE0001FE07F33E7FC003FBC0FE679FF80380201E66673F7FC3FE00000003FF6E3FF00000007F01E3FE00000207F33C7FC007CB80FE671FF80140201E66673F7FC3FE00000003FF2E7FF00000007F99E7FE00000007F33CFFC001C800FE673FF802C8401E66673F7FC3FE00000003FE5C1FF00000007F99C1FE00000007F0383FC0007800FE060FF8004E001E66673F7FC3FE00000003FC7C0FF00000007FF3C0FE00000007F8381FC0000800FF0E07F80003801E66673F7FC3FE00000003F8FCCFF00000007FF3CCFE00000007FE799FC0000000FE6667F80;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h001001E66673F7FC3FE00000003F9CCCFF00000007FE7CCFE00000007FC799FC0000000FE6667F80000001E66673F7FC3FE00000003F88CCFF00000007FE7CCFE00000007FCF99FC0000000FE6667F80000001E66670F7FC3FE00000003FC1C0FF00000007FCFC0FE00000007F8F81FC0000000FE0607F80000001F0F0F0F7FC3FE00000003FE3E1FF00000007FCFE1FE00000007F1FC3FC0000000FF0F0FF80000001F9F9F3F7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'hFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE000000000000000000000000000000000000000000000000000000000000000000000000007FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFF600C00007FC3FEFFFFB33D8000000FFCFF7F80000001FFFFFFF000F0003FFFFFEC00000007FFFFFFF01800007FC3FEFFFFDEFD8000000FFEFEFF80000001FFFFFFF000F0003FFFFFEE00000007FFFFFEF81000007FC3FEFF9FEDF3C000000FF87CFF80000001FE1F0FF000F0003FCFE1EE00000007F01C3D23D000007FC3FEFF0FF6EC6000000FF0187F80000001FC0E07F000F8003FCFC0F600000007F0181860A000007FC3FEFE67E3303000000FF3233F80000001FCCE67F000F8003F80CCF700000007FE399E200000007FC3FEFE67C3CC3800000FF3333F80000001FCCE67F000F8003F80CCF700000007FE7996A04000007FC3FEFE67C5BC78000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00FF3333F80000001FCCE67F000F8003FCCCCF380000007FCF98111C000007FC3FEFE6782FCCC00000FF0303F80000001FC0E07F000F8003FCCC0F380000007F8F80DE50000007FC3FEFE6781630600000FF8787F80000001FE0F0FF000F8003FF9E1FB80000007F9F813E10000007FC3FEFE6799BC0200000FF3333F80000001FF9E67F000F8003FF9CCF980000007F1F9BCE30000007FC3FEFE6799980700000FF3333F80000001FF1E67F000F8003FF3CCFD80000007F339A6E40000007FC3FEFE6799EC0F80000FF3333F80000001FF3E67F000F8003FF3CCFDC0000007F3397D440000007FC3FEFF0F81F670C0000FF0303F80000001FE3E07F001F0003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'hFE7C0FCC0000007F0381F380000007FC3FEFF9FC3F7C070000FF8787F80000001FC7F0FF001F0003FE7E1FCC0000007FA7C8FD00000007FC3FEFFFFFFFB8070000FFFFFFF80000001FFFFFFF003E0003FFFFFFEC0000007FFFD63900000007FC3FEFFFFFFFD8198000FFFFFFF80000001FFFFFFF007E0003FFFFFFE40000007FFF859A00000007FC3FEFFFFFFFCC61C000FFFFFFF80000001FFFF81F00FC0003FFFFFFE40000007FFFEFFE00000007FC3FEFFFFFFFC7A0E000FFFFFFF80000001FFFEBEF01F80003FFFFFFE40000007FFE7FE000000007FC3FEFFFFFFFC3007000FFFFFFF80000001FFF8FE707F00003FFFFFFE40000007FFEF7CA00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h3FEFFFFFFFC301F800FFFFFFF80000001FFEB8F01FE7FFFC0000000DFFFFFF8000AF19FFFFFFF7FC3FE00000003D865FFF00000007FFFFFFE000F8F0FFCFFFFC00000019FFFFFF800101A1FFFFFFF7FC3FE00000003EF9F5FF00000007FFFFFFE001FFFBFF1FFFFC0000003BFFFFFF80020161FFFFFFF7FC3FE00000003F77F7FF00000007FFFFFFE003FFFBFC7FFFFC00000073FFFFFF80030061FFFFFFF7FC3FE00000003FB78F7F00000007FFFFFFE007FC7BF9FFFFFC000000F7FFFFFF800EE081FFFFFFF7FC3FE00000003F9B707F00000007F9FF9FE007FC7BE787F3FC0009038FF0FCFF8000E881F9F9F3F7FC3FE00000003F8CC9FF00000007F9FF1F;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 .lut_mask = 16'hFFE2;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = 2048'h73F9FE00000007FC3FEFF337B3D0000000FE67E7F80000039FCCF9EC00000003F01F3FE00000006F67F3FE00000007FC3FEFF3375930000000FE678BF80000031FCCF1ED00000003F99E3FE00000006F47E3FE00000007FC3FEFF32F6440000000FE670DF80000071FC0E3ED00000003F99C7FE00000006F0FC7FE00000007FC3FEFF32F7980000000FF0F1FF800001C1FE0E7DD00000003FF9CFFE0000000679FCFFE00000007FC3FEFF32E7980000000FE66667800003C1FF9C7DD00000003E738FFE0000000779F8FFE08020007FC3FEFF32E7840000000FE5B9B780000301FF9CE5D00000003E339CFE000000077B99CFE1C000007FC3FEFF32E9CC00000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = 2048'h00FE6E32D80000601FF3C45D00000003E0788FE0000000779188FE0C000007FC3FEFF86E1FC0000000FF0D03D80000E01FE3E0DD00000003F07C1FE00000007783C1FE3AC20007FC3FEFFCEE7FC0000000FF0147200001C01FE7F1DC00000003F97E3FE00000007787E3FE21AA0007FC3FEFFFEF7FC0000000FFF0CB880001C01FFFFFDE00000003FD7FFFE000000077BFFFFE20040007FC3FEFFFF77FC0000000FFFDA7C80003801FFFFFEF00000003FD7FFFE000000077BFFFFE600C0007FC3FEFFFF77FC0000000FFFC8FEC0003801FFFFFEF80000003FDBFFFE000000077BFFFFE6C180007FC3FEFFFF7BFC0000000FFFE7FB40007001FFFFFF780000003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = 2048'hFDBFFFE000000077BFFFFE5ADC0007FC3FEFFFFBDFC0000000FFFFF5DE0007001FFFFFF7C0000003FDFFFFE000000077BFFFFE41380007FC3FE00003E03FFFFFFF00003F01800E001FFFFFFBF07FFFFC0180001FFFFFFF87800001BF97FFF7FC3FE00001F83FFFFFFF00000C03FFEEFFE0000001FB1FFFFC0180001FFFFFFF8F800000CFAFFFF7FC3FE00000FE387FFFFF00000808DFEEFFE0000000FBCFFFFC0180001FFFFFFF9F800003AC0FFFF7FC3FE000003FC78FFFFF000006337FCDFFE00000007727FFFC0180001FFFFFFF8F800001535FFFF7FC3FE000003FEC63FFFF0000030797DDFFE00000008F33FFFC0180001FFFFFFF8F000005F95FFFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = 2048'h3FE0000007EFF8F0FF0000018713DC3FE0000000DFF9C3FC0380001FF0F87F9F000004FE1E7FF7FC3FE0000001EFFCE07F000000840DDC1FE0000000DCFD81FC0300001FE0703FBF0000049DDE7FF7FC3FE00000002C78E67F00000041B6F99FE0000000E4FD99FC0300001FE6733FBF000001C90C07F7FC3FE00000000783E67F00000077F2399FE0000000F3FD99FC0700001FE6733FFE0000053D8C07F7FC3FE00000003873E7FF00000017FFB9FFE0000000F8F19FFC0E00001FE673FFBC000009F04E67F7FC3FE00000003FE7F1FF00000013FC707FE0000000FE03C7FC0C00001FE078FF3C000005FBCE67F7FC3FE00000003FC7E1FF0000000FE6747F;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = 2048'h7980000007FFFFFBD00C1021D3BB9FFC0000001FFFFFFF80000001FFFFFFF7FC3FE0003C003F80619300000007FFFF57A20C303D7FF79FFC0000001FF0FFFF80000001FF3C07F7FC3FE0001F003F8086F400000007F9FC5EA1000568FE779FFC0000001FE073FF80000001FE1C07F7FC3FE0000F803FF9875900000007F01DE1A1C21F40FE739FFC0000001FE673FF80000001FCCFCFF7FC3FE00007C03FE647D300000007F19C26418B6800FFF79FFC0000001FE673FF80000001FCCF9FF7FC3FE00003E03FE5CFB700000007F99C57E04BC000FEE79FFC0000001FE673FF80000001FCCF1FF7FC3FE00001E03FCBEC4F00000007F99C5380F01000FDE79FFC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = 2048'h0000001FE073FF80000001FCCE3FF7FC3FE00000F03FBCE19F00000007FF3C6BBB601000FDE79FFC0000001FF0F3FF80000001FCCE7FF7FC3FE00000F03F26613F00000007FF3C685C001000F9C79FFC0000001FE673FF80000001FCCC7FF7FC3FE00000783C49827F00000007FE7C62C0001000FB8F87FC0000001FE673FF80000001FCCCE7F7FC3FE00000383998ECFF00000007FE7C8860001000F79F87FC0000001FE670FF80000001FCCC47F7FC3FE00000383A00B0FF00000007FEFC03E0401000E71F9FFC0000001FE0000780000001FE1E0FF7FC3FE0000038045187FF00000007FCFC7FE0400000EE3FFFFC0000001FF03FF380000001FF3F1FF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = 2048'h3FE00000381DDE67FF00000007FFFFFFE0000000DEFFFFFC0000001FFD803980000001FFFFFFF7FC3FE000003817FABFFF00000007FFFFFFE0000000DCFFFFFC0000001FFC7F8C80000001FFFFFFF7FC3FE000003823FB3FFF00000007FFFFFFE0000000B9FFFFFC0000001FFFFFE300000001FFFFFFF7FC3FE00000F8CD537FFF00000007FFFFFFE00000003FFFFFFC0000001FFFFFF980000001FFFFFFF7FC3FE00000719E27FFFF00000007FFFFFFE000000077FFFFFC0000001FFFFFFCE0000001FFFFFFF7FC3FE00002F2203C0000FFFFFFF80000001FFFFFFE70000003FFFFFFE0000000F7FFFFFE00000007FC3FEFFFFEF2B0380000FFFFFFF8000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = 2048'h1FFFFFFEE0000003FFFFFFE000000073FFFFFE00000007FC3FEFFFFCE0CC000000FFFFFFF80000001FFFFFFCC0000003FFFFFFE000000039FFFFFE00000007FC3FEFFFFFEFC3400000FFFFFFF80000001801FFFBC0000003FFFFFFE00000003DFFFFFE00000007FC3FEFFFF9D6C1000000FFFFFFF800000003FCFFFB80000003FFFFFFE00000003CFFFFFE00000007FC3FEFFCFFD900000000FF0E03F80000001802407300000003F9F80FE00000001E8180FE00000007FC3FEFF87B9E44000000FE0603F80000007BC0407700000003F9F80FE00000005E0180FE00000007FC3FEFF3378F08000000FE67E3F8000000C7CCFCEE00000003F01F9FE00000006F;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hFD75;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = 2048'hE0000000FF0787FC1800001FF0F0FE78000016ECCFCFF7FC3FE00000003F8FE7FF0000000DAF79FFE0000000FFC79FFC3800001FE673FCF8000001A4CFCFF7FC3FE00000003F99E67F000000073EF19FE0000000FFCF99FC7000001FE6733DF8000023EDCF9FF7FC3FE00000003F99E67F0000000539799FE0000000FF8F99F8E000001FE67339F0000003E5CF9FF7FC3FE00000003F81E07F00000007F3EC1FE0000000FF9F81E3E000001FE07033E00000FBFC8F3FF7FC3FE00000003FC3F0FF000000077CE43FE0000000FF1FC3CF8000001FF0F867C0000072863F3FF7FC3FE00000003FFFFFFF00000007B2F7FFE0000000FFFFFC1E0000001FFFFFE7C0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = 2048'h0000C0B3FFFFF7FC3FE00000003FFFFFFF00000007C7CF7FE0000000FFFE03F80000001FFFFFCFC000008187FFFFF7FC3FE00000003FFFFFFF00000007F9FEBFE0000000FF00FFE00000001FFFFFCF80000001B7FFFFF7FC3FE00000003FFFFFFF00000007E5DE9FE0000000007FFE0C0000001FFFFFDF000003C1EFFFFFF7FC3FE00000003FFFFFFF00000007F3BFCFE0000000FFFFC0FC0000001FFFFFDF00000027CFFFFFF7FC3FE00000003FFFFFFF00000007FBFDC7E000001FFFF01FFC0000001FFFFF9E7FFFFEFFDFFFFFF7FC3FEFFFFFFFC0000000FFFFFFF80787101FFFFE1FFE000003FFFFFFE000003E7FFFF1FE00000007FC3FEFFFFFFFC00000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = 2048'h00FFFFFFF8037C0C3FFFF1FFC0000003FFFFFFE000003C7FFFF51F80000007FC3FEFFFFFFFC0000000FFFFFFF807400C3FFFC7FE00000003FFFFFFE000007C7FFFE7D100000007FC3FEFFFFFFFC0000000FFFFFFF80E606A3FFF1FF000000003FFFFFFE00000787FFFEC3900000007FC3FEFFCF87FC0000000FF0F3FF80EA1C1BFFC7F8700000003FCFE7FE00000787F01CBF500000007FC3FEFF8703FC0000000FE073FF81D03013FE1FE3F00000003FCFE7FE00000F87F0189FA00000007FC3FEFF3333FC0000000FE6703F81C0E019FC3F9FF00000003F80C07E00000F87FF3B19C00000007FC3FEFF333FFC0000000FE6703F8384405EFC7F07F00000003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = 2048'hF80C07E00001F87FE7241400000007FC3FEFF3333FC0000000FE6433F87006162F9F867F00000003FCCE67E00001F07FC7184800000007FC3FEFF3303FC0000000FE0183F87001D0363F267F00000003FCCE67E00001F07F8F81E800000007FC3FEFF3383FC0000000FF0BF1F8F405A018FE64FF00000003FF9FCFE00003E07F9F81CA00000007FC3FEFF33F3FC0000000FE63EDF9C000C024FCFCFF00000003FF9FCFE00003E07F1FF3E200000007FC3FEFF33F3E00000000FE6325F3C10060BBFDF9FF00000003FF3F9FE00003C07F39F3FE00000007FC3FEFF3303D80000000FE60B9E7082102B3F9F9FF00000003FF3F9FE00007C07F11F3FE00000007FC;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = 2048'h3FEFF8703EF0000000FE02F11F00200C37F3F3FF00000003FE7F3FE00007C07F83E7FE00000007FC3FEFFCFFFD9C000000FF0E047C0020583FC3F3FF00000003FE7F3FE00007807FC7C7FE00000007FC3FEFFFFFFB47000000FFFFBFF400000E1FEFFFFF00000003FFFFFFE0000F807FFFFFFE00000007FC3FEFFFFFF6C7C00000FFFF8FDC0000065FA7FFFF00000003FFFFFFE0000F007FFFFFFE00000007FC3FEFFFFF85CC700000FFFFE01C0000019F93FFFF00000003FFFFFFE0000F007FFFFFFE00000007FC3FEFFFFF7BD83C0000FFFFFFFC0000009F8BFFFF00000003FFFFFFE0000F007FFFFFFE00000007FC3FEFFFFF99D03F0000FFFFFFFC000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = 2048'h3FFDFFFF00000003FFFFFFE0001F007FFFFFFE00000007FC3FE000000E2021C000FFFFFFFC0000013F623FFF00000003FFFFFFE0001F007FFFFFFE00000007FC3FE0000003DE5EF3FF00000007FFFFFFBF010000FFFFFFFC0000001FFFDEFF80000001FFFFFFF7FC3FE0000000EEBE9CFF00000007FFFFFFBF070000FFFFFFFC0000001FFFDEFF80000001FFFFFFF7FC3FE000000039FD673F00000007FFFFFFBF18C000FFC001FC0000001FFF9EFF80000001FFFFFFF7FC3FE00000000F7977CF00000007FFFFFFBF604000FF0FF87C0000001FFFBEFF80000001FFFFFFF7FC3FE000000033B6ECE300000007FFFFFF9F402000FE7F3F0C0000001FFFBCFF80;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = 2048'h000001FFFFFFF7FC3FE00000003CD8D93C00000007F9FC3FDF019800FEE083E40000001FE1BC7F80000001FF3F0FF7FC3FE00000003F38B0DF00000007F0181FDF038C00FC8300700000001FC03C3F80000001FE1E07F7FC3FE00000003FCE64B380000007F0199FCF2E0C00FFA33B3C0000001FCC7D3F80000001FCCE67F7FC3FE00000003FF3EF6CE0000007F999FFEFB00600FD633FBE0000001FCC7DFF80000001FCCE67F7FC3FE00000003FE0E6FEF8000007F9999FE7801600FDE7339F0000001FCC7DFF80000001FCCE67F7FC3FE00000003FC73DBD8E000007FF381FE7C83880FE0703CF0000001FC07D3F80000001FCCE07F7FC3FE00000003FCFCF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = 2048'h7B07800007FF3C1FE7FD40C0FFC783E78000001FE17C3F80000001FCCF07F7FC3FE00000003F9FF3960EE00007FE7F9FE3EF82C0FFCFF3F78000001FCC7E3F80000001FCCFCFF7FC3FE00000003F9CFCEF0C380007FE7F9FE3E60160FFCFF3F3C000001FCC7F3F80000001FCCF8FF7FC3FE00000003F88FC39181E0007FCF81FE1E38310FF8F03FBC000001FCC7C3F80000001FCCF9FF7FC3FE00000003FC1C0CF30338007FCF81FE1F09818FF1F03FBC000001FC0BC3F80000001FE1F1FF7FC3FE00000003FE3C0F3E060E007FFFFFFE1FAD804FFFFFFFBC000001FE1BC3F80000001FF3E3FF7FC3FE00000003FFFFFFCE0C0F807FFFFFFE0F84032FFFFFFFB;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 .lut_mask = 16'hEEFA;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  & 
// (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [2])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hF8F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00FFFF9FFFFFFFFF87FFFFFF07EA0803FFFFFFE00000007FFFFFFE00000007FC3FE00000003FFFFFFF00007FFFFFFFFE20000000F7D5F47C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF0000FFFFFFFFC0E0000000F7C7E27C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF0001FC0000003FE0000000F7DF95BC0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF0001F807FFFFFFE0000000F7DA447C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF0003F007FFFFFFE0000000F7CD9FFC0000001FC01FFF80000001FFFFFFF7FC3FE00000003F80FCFF0003E007F9FF9FE0000000F7C67FFC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000001C3F827F80000001FE1E1FF7FC3FE00000003F80FCFF0003E007F9FF9FE0000000F7C167FC00000013E03E7F80000001FC0E0FF7FC3FE00000003FF9F9FF0003E007F01F3FE0000000F7D067FC0000001F067CFF80000001FCCC6FF7FC3FE00000003FF3F9FF0007E007F01F3FE0000000F3C7E7FC00000038E67CFF80000001FDCC4FF7FC3FE00000003FE3F3FF0007E007F99E7FE0000000FBE7CFFC00000033E679FF80000001F94C4FF7FC3FE00000003FC7F3FF0007E007F99E7FE0000000FBE7CFFC00000067E079FF80000001FF4C07F7FC3FE00000003FCFF3FF000FE007FF3E7FE0000000F9E7CFFC000000CFF0F9FF80000001F20C07F7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h3FE00001803F8FE7FF000FE007FF3CFFE0000000FDF79FFC000001DFE673FF80000001F1A407F7FC3FE00000C03F9CE7FF000FE007FE7CFFE0000000FDF79FFC0000019FE673FF80000001E4E88FF7FC3FE00003E03F88CE7F000FE007FE79CFE0000000FCF739FC0000019FE6673F80000001C88E6FF7FC3FE0000E703FC1C07F000FE007FCF80FE0000000FEF301FC0000019FE0603F80000001C80B07F7FC3FE0011A183FE3C07F00000007FCF80FE0000000FE7901FC0000019FF0E03F8000000198D2AFF7FC3FE001E0083FFFFFFF003FF807FFFFFFE0000000FF7DFFFC0000019FFFFFFF800000011770FFF7FC3FE000C01C3FFFFFFF007FFC07FFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'hE0000000FF3DFFFC0000019FFFFFFF800000013968FFF7FC3FE00060763FFFFFFF00638C07FFFFFFE0000000FFBDFFFC0000019FFFFFFF800000001F3BFFF7FC3FE00031C33FFFFFFF00410407FFFFFFE0000000FFBDFFFC0000019FFFFFFF80000000DFC3FFF7FC3FE0001F01BFFFFFFF00410407FFFFFFE0000000FFBCFFFC000001DFFFFFFF80000001FF87FFF7FC3FEFFFDCFDC0000000FFA389F80000001FFFFFFF001E0003FFFFFDC00000007FFFFFFD1CF00007FC3FEFFFEDE2C0000000FFFFFBF80000001FFFFFFF000F0003FFFFFCC00000007FFFFFFB07C00007FC3FEFFFF6DE20000000FFDFF3F80000001FFFFFFF000F0003FFFFFEC00000007F;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = 2048'hE000001FFFBDFF80000001FFFFFFF7FC3FE00000003FFFFFFF31818E07FFFFFFE0F820F37FFFFFFBE000001FFFBDFF80000001FFFFFFF7FC3FE00000003FFFFFFF0F030787FFFFFFE0781BC13FFFFFFBE000001FFFBCFF80000001FFFFFFF7FC3FE00000003FFFFFFF030706E7FFFFFFE03C0A00FFFFFFFBE000001FFFBEFF80000001FFFFFFF7FC3FE00000003FFFFFFF00CC0C39FFFFFFE03E0C025FFFFFF3E000001FFFBEFF80000001FFFFFFF7FC3FEFFFFFFFC0000000FF3BEBDC0000001F9FF46160000007DFFFFFE0003E007FFFFFFE00000007FC3FEFFFFFFFC0000000FFCCDFD70000001FDE7F5D1000000FDFFFFFE0003E007F80FFFE00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = 2048'h3FEFFFFFFFC0000000FFF3AFA9C000001FDF7DBF0800001F9FFFFFE0001F00783E3FFE00000007FC3FEFFFFFFFC0000000FFFCEFF8F800001FDF7E9F8400003F3FFFFFE0001F8063FFBFFE00000007FC3FEFFFFFFFC0000000FFFF36B88000001FDF7FCE4400017E7FFFFFE0000F805CFFDFFE00000007FC3FEFFCFF3FC0000000FF0F897B8000001FDF70A1800001FCFCFE1FE0000F80387FC3FE00000007FC3FEFF87F3FC0000000FE0703FB0000001FFF601D010007F9FCFC0FE0000FC03CFF81FE00000007FC3FEFF33E7FC0000000FE6730C60000001FDF667D07C01FE3F80CCFE0000FE03FFF19FE00000007FC3FEFF33E7FC0000000FE67333C000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = 2048'h1F9F66741CC07F83F80CCFE00007FFDF9E19FE00000007FC3FEFF33CFFC0000000FE6733CC0000001FBE667B2071FF03FCCCCFE00003FFEF0C99FE00000007FC3FEFF33CFFC0000000FE0703F20000001FBEE07C4033FC03FCCC0FE00001FFEF9981FE00000007FC3FEFF33CFFC0000000FF0F83F80000001F3FF07D804FF003FF9E0FE00000FFE7E3C3FE00000007FC3FEFF339FFC0000000FE67E7F80000001E7DFCFE403FE003FF9F9FE000005FF40FE3FE00000007FC3FEFF339FFC0000000FE67C7F80000001DFDF8FF40BF8003FF3F1FE00000018433E7FE00000007FC3FEFF3339FC0000000FE67CFF800000019FBF9FF7A7F0003FF3F3FE00000003F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = 2048'h33E7FE00000007FC3FEFF8701FC0000000FE078FF80000001BF3F1FF30FF8003FE7E3FE00000007F03CFFE00000007FC3FEFFCF01FC0000000FF0F1FF80000001FC7E3FF1DFD8003FE7C7FE00000007F878FFE00000007FC3FEFFFFFFFC0000000FFFFFFF80000007F9FFFFF0BFCC003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFFF8000000FF3FFFFF03F82003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFE00000007FC7FFFFF03F0B003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFE1FF0003FFF1FFFFFF07E31803FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC00000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hFD75;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout  & 
// (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hCCEC;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFC03FC0000000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFE3FCFC0000000FFFFFFF80000001FFFF80700000003FFFFFFE00000007FFFFFFE00000007FC3FEFF9F077C0000000FFFFFFF80000001FFFF7F800000003FFFFFFE00000007FFFFFFE00000007FC3FEFE78CB7C0000000FFF8FFF80000001FFE100700000003FFCFFFE00000007FF01FFE00000007FC3FEFDE3CDBC0000000FFE03FF80000001FFC0FF5C0000003FFCFFFE00000007FF01FFE00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = 2048'h3FEFBD3CEBC0000000FFC27FF80000001FFCCFFDF0000003FF80FFE00000007FFF3FFE00000007FC3FEFBB3C6BC0000000F3C27FF80000001FFCCFFF380000023780FFE00000007FFE7FFE00000007FC3FEF7B3CBFC0000000E8C23FF80000001FFCCFFF1C00000063CCFFE00000007FFC7FFE00000007FC3FEF733C77C0000000FDE03FF80000001FFC0FFF0E0000154FCCFFE00000007FF8FFFE00000007FC3FEEF33C8FC0000000BDF03FF80000001FFE0FFF078001693FF9FFE00000007FF9FFFE00000007FC3FEEF33CFFC00000002B623FF80000001FFF9FFF038012D9EFF9FFE00000007FF1FFFE00000007FC3FEEF33CFFC00000007DA27FF8000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = 2048'h1FFF1FFF01E17007D7F3FFE00000007FF39FFE00000007FC3FEEF33C3FC0000001BE4C7FF80000001FFF3FFF01DF830CD3F3FFE00000007FF11FFE00000007FC3FEEF07C3FC0000004AFF83FF80000001FFE3FFF00E10102ECE7FFE00000007FF83FFE00000007FC3FEEF8FCFFC000000ED391FFF80000001FFE7FFF0EE001809467FFE00000007FFC7FFE00000007FC3FEE77FFFFC0000008EE07FFF80000001FFFFFFE1F704080D9FFFFE00000007FFFFFFE00000007FC3FEF7FFFFFC0000038FBDFFFF80000001FFFFFCD887440C25FFFFFE00000007FFFFFFE00000007FC3FEF7BFFFFC0000062BD7FFFF80000001FFFFFC60C3801EFFFFFFFE00000007F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFE00000007FC3FEFBDFFFFC0000060DFFFFFF80000001FFFFF5E0C381F03FFFFFFE00000007FFFFFFE00000007FC3FEFDEFFFFC0000080C5FFFFF80000001FFE1D8C06383403FFFFFFE00000007FFFFFFE00000007FC3FE00F00003FFFFB8F3C000007FFFFFFE016789F0CB97FFC0000001FFFFFFF80000001FFFFFFF7FC3FE00780003FFFF6CB10000007FFFFFFE012A041F9B9FFFC0000001FFFFFFF80000001FFFFFFF7FC3FE003E0003FFFC39170000007FFFFFFE0F820601D3BFFFC0000001FFFFFFF80000001FFFFFFF7FC3FE001F0003FFF9DE6C0000007FFFFFFC58810207BBFFFFC0000001FFFFFFF80000001FFFFFFF7FC3FE000F8003FFFA8;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'h8A8A;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y42_N17
dffeas \datapathP1|color[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\KEY[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathP1|color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathP1|color[0] .is_wysiwyg = "true";
defparam \datapathP1|color[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00FFFF000000000007FFFFFF00020C03FFFFFFE00000007FFFFFFE00000007FC3FE00000003FFFFFFF0000000000000020000000F01DD0FC0000001FFFFFFF80000000FFFFFFF7FC3FE00000003FFFFFFF00000000000000E0000000F017E67C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF0000000000003FE0000000F01F8B3C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE0000000F01A407C0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE0000000F0041FFC0000001F801FFF80000001FFFFBFF7FC3FE00000003F80FCFF00000007F9FF9FE0100000F0177FFC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000001C0002FF80000001FF1F1FF7FC3FE00000003F80FCFF00000007F9FF9FE0000000F00167FC00000010003E7F80000001FC9C4FF7FC3FE00000003FF9F9FF00000007F01F3FE0000000F00567FC00000000067CFF80000001F88CC7F7FC3FE00000003FF3F9FF00000007F01F3FE0000000F003E7FC00000000E67CFF80000001FD8CC7F7FC3FE00002003FE3FBFF00000007F99F7FE0000000F803CFFC00000043E679FF80000001F8CCCFF7FC3FE00000003FC7F3FF00000007F99E7FE0000000F803CFFC00000007E279FF80000001F94E0FF7FC3FE00000003FCFF3FF00200007FF3E7FE0000000F807CFFC0000000FF0F9FF80000001F3CE4FF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h3FE00000003F8FF7FF00800007FF7EFFE0000000FC07DFFC0200001FE67BFF80002001F30CAFF7FC3FE00000003F9CE7FF00800007FF7CFFE0000000FC079FFC0000001FE673FF80000001EC4047F7FC3FE00000003F88EE7F00000007FE7DCFE0000000FC0739FC0000001FE6673F80000001CC160FF7FC3FE00000003FC1C07F00000007FCF80FE0000000FE0301FC0000001FE0603F80000001C8110FF7FC3FE00000003FE3C07F00000807FCF80FE0000000FE0001FC0000001FF0E03F80000001B2B61FF7FC3FE00000003FFFFFFF00000007FFFFFFE0000000FF01FFFC0000001FFFFFFF800000010633FFF7FC3FE00000003FFFFFFF00000007FFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'hE0000000FF01FFFC0000001FFFFFFF800000014F40FFF7FC3FE00010003FFFFFFF00000007FFFFFFE0000000FF81FFFC0000001FFFFFFF800000005EFBFFF7FC3FE00000003FFFFFFF00000007FFFFFFE0000000FF81FFFC0000001FFFFFFF80000000B7CFFFF7FC3FE00000023FFFFFFF00000007FFFFFFE0000000FF80FFFC0000001FFFFFFF80000001E5C3FFF7FC3FEFFFC0FC00000000FF8001F80000001FFFFFFF00000003FFFFFC000000007FFFFFFC32100007FC3FEFFFE1E000000000FF8003F80000001FFFFFFF00000003FFFFFC000000007FFFFFFB04700007FC3FEFFFF0C080000000FFC003F80000001FFFFFFF00000003FFFFFE000000007F;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = 2048'h0000001FFF81FF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE002B0607FFFFFF80000001FFF81FF80000001FFFFFFF7FC3FE00000003FFFFFFF00008007FFFFFFE0007944BFFFFFF80000001FFF80FF80000001FFFFFFF7FC3FE00000003FFFFFFF00800007FFFFFFE0000B02BFFFFFF80000001FFF80FF80000001FFFFFFF7FC3FE00000003FFFFFFF00000001FFFFFFE0000C037FFFFFF00000001FFF80FF80000001FFFFFFF7FC3FEFFFFFFFC0000000FF03E3800000001F807D44700000001FFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFC0C7CC0000001F807909380000001FFFFFE00000007F80FFFE00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = 2048'h3FEFFFFFFFC0000000FFF04FC90000001FC07DAF0C0000001FFFFFE000000078003FFE00000007FC3FEFFFFFFFC0000000FFFC0F180000001FC07E5F320000003FFFFFE000000070001FFE00000007FC3FEFFFFFFFC0000000FFFF06380000001FC07F1F460000007FFFFFE000000040001FFE00000007FC3FEFFCFF3FC0000000FF0F82780000001FC070A482000200FCFE1FE0000000000003FE00400007FC3FEFF87F3FC0000000FE0F00FC0000001FC0607801840801FCFC0FE0000000000011FE00000007FC3FEFF33E7FC0000000FE6730200000001FE0667904C02003F80CCFE0000000400019FE00000007FC3FEFF33E7FC0000000FE673100000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = 2048'h1F80667C0CC00003F80CCFE0000000000009FE00000007FC3FEFF33EFFC0000000FE6733C00000001F80667E30300003FCCCCFE0000000000089FE00000007FC3FEFF33CFFC0000000FE2703F00000001F00E07BC0300003FCCC0FE0001200000181FE00000007FC3FEFF33CFFC0000000FF0F83F80000001F01F07D80400003FF9E0FE00000000003C3FE00000007FC3FEFF33DFFC0000000FE67E7F80000001E01FCFE40800003FFBF9FE0000080000FE3FE00000007FC3FEFF339FFC0000000FE67C7F80000001C01F8FF01000003FF3F1FE0000000043BE7FE00000007FC3FEFF33B9FC0000400FE67CFF80000001803F9FF2E800003FF3F3FE00000003F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = 2048'h33C7FE00200007FC3FEFF8701FC0000000FE079FF80000801003F3FF38019003FE7E3FE00008007F07CFFE00000007FC3FEFFCF01FC0000000FF0F1FF80000002003E3FF1C008003FE7C7FE00000007F878FFE00000007FC3FEFFFFFFFC0000000FFFFFFF8000000C01FFFFF0C00C003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFFF8000000003FFFFF04006003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFE00000000007FFFFF00003003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFE00000000001FFFFFF00198403FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC00000;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hE2FF;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'hE02000000F03E3FC0020000FE0F8FF80260101F0F0F3F7FC3FE00000003FF033FF00000007F01F3FE00000007F33E7FC0040000FE679FF80180301E66673F7FC3FE00000003FF0E3FF00000007F01E3FE00001407F33C7FC0100000FE671FF806E0401E66673F7FC3FE00000003FF0E7FF00000007F99E7FE00000007F33CFFC0000000FE673FF803DCC01E66673F7FC3FE00000003FE5C1FF00000007F99C1FE00000007F0383FC0000000FE260FF80063C01E66673F7FC3FE00000003FC7C0FF00000007FF3C0FE00000007F8781FC0000000FF0E07F80003801E66673F7FC3FE00000003F8FCCFF00000007FF7CCFE01000007FE799FC0000000FE6667F80;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h003001E66673F7FC3FE00000003F9CCCFF00000007FF7CCFE00000007FC799FC0500000FE6667F80000001E66673F7FC3FE00080003F80CCFF00000007FE7CCFE00000007FCF99FC0000000FE6667F80000001E66670F7FC3FE00000003FC1C0FF00000007FCFC0FE00000007F9F81FC0000900FE0607F80000001F0F0F0F7FC3FE00000003FE3E1FF00000007FCFE1FE00000007F1FC3FC0000000FF0F0FF80000001F9F9F3F7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'hFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF00000001FFFFFFF7FC3FE00000003FFFFFFF00000007FFFFFFE00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF7FC3FE000000000000000000000000000000000000000000000000000000000000000000000000007FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000200F0010286721EF2FA02439FE0061F39FC300FFA300EF8221080000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFF400800007FC3FEFFFF801C8000000FFC007F80000001FFFFFFF00000003FFFFFE000000007FFFFFFE80800007FC3FEFFFFC0FC0000000FFE00FF80000001FFFFFFF00000003FFFFFE000000007FFFFFEC30800007FC3FEFF9FE1F00000000FFF00FF80000001FE1F0FF00000003FCFE0E000000007F01CBC261000007FC3FEFF0FF0C08000000FF0407F80000001FC0E0FF00000003FCFC1F100000407F01818616001007FC3FEFE67E0000000000FF3233F80000001FCCE67F00000003F80CCF000000007FE399A606000007FC3FEFE67C00C0000000FF3333F80000001FCCE67F00000003F80CCF080000007FE7993E84000007FC3FEFE67C47C00000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00FF3333F80200001FCCE67F00000003FCCCCF000000007FC7984D4E000007FC3FEFE67821C0000000FF1313F80000001FC0E27F00000003FCCC4F000001007FCF80BE48000007FC3FEFE6781180000000FF8787F80000001FE0F0FF00000003FF9E1F801000007F9FC17E20000007FC3FEFE6799800000000FF3333F80000001FF9E67F00000003FFBCCF800000007F1F9BDE30000007FC3FEFE6799C00000000FF3333F80000001FF1E67F00000003FFBCCFC00000007F339B6E60000007FC3FEFE6799E00000000FF3333F80000001FF3E67F00000003FF3CCFC00000007F3397D780400007FC3FEFF0F81F00000000FF0303F80000001FE7E07F00000003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'hFE7C0FD00000007F8385F380000007FC3FEFF9FC3F00010000FF8787F80000001FC7F0FF00000003FE7E1FC00000007F03C9F880000007FC3FEFFFFFFF80000000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFF9BBE00000007FC3FEFFFFFFFC0004000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFF914200000007FC3FEFFFFFFFC0010000FFFFFFF80000001FFFF81F00000003FFFFFFE00000007FFF6F8600000007FC3FEFFFFFFFC0008000FFFFFFF80000001FFFE00F00000003FFFFFFE00000007FFF4FAA00000007FC3FEFFFFFFFC0000000FFFFFFF80000001FFF800700000003FFFFFFE00000007FFFFBCE00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h3FEFFFFFFFC0020000FFFFFFF80000001FFE80080007FFFC00000001FFFFFF8000B7D1FFFFFFF7FC3FE00000003C0003FF00000007FFFFFFE0000000000FFFFC00000001FFFFFF80038A61FFFFFFF7FC3FE00000003E01F3FF00000007FFFFFFE0000000001FFFFC00000003FFFFFF800200B1FFFFFFF7FC3FE00000003E07D1FF00000007FFFFFFE0080000007FFFFC00000003FFFFFF800F8041FFFFFFF7FC3FE00000003F87807F00000007FFFFFFE000000001FFFFFC00000007FFFFFF800690C1FFFFFFF7FC3FE00100003F83007F00000007F9FF9FE00000000787F3FC0000000FF07CFF80000CC1F9F9F3F7FC3FE00000003F8209FF00000007F9FF1F;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 .lut_mask = 16'hFAEE;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = 2048'hE0000000FF0787FC0000001FF0F0FE0000400442CFCFF7FC3FE00000003F87E7FF000000045709FFE0000000FFC79FFC0000001FE673FC00000005B7CFDFF7FC3FE00000003F99E67F000000035E019FE0000000FFCF99FC0000001FE6733C00000063E0CFDFF7FC3FE00000003F99E67F00000006FF119FE0000000FF8F99F80000001FE6733800000023F8CF9FF7FC3FE00080003F81E07F00000007BE0C9FE0000000FF9F81E00000001FE0703000000001E00F3FF7FC3FE00000003FE3F0FF00000007C0107FE0000000FF1FC3C00420001FF0F86000000000963F3FF7FC3FE00000003FFFFFFF00000007B60EFFE0000000FFBFFC000000001FFFFFE000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = 2048'h00004EFBFFFFF7FC3FE00000003FFFFFFF00000007D22BFFE0000000FFFE00000000001FFFFFC0000000C18FFFFFF7FC3FE00000003FFFFFFF00000007F016BFE0000000FF0000080000001FFFFFC00000000187FFFFF7FC3FE00000003FFFFFFF00000007E83F5FE00000000000000C0000001FFFFFC0000000284FFFFFF7FC3FE00000003FFFFFFF00000007F83ECFE0000000000000FC0000001FFFFFC0000002164FFFFFF7FC3FE00000003FFFFFFF00000007F83B8FE000000000000FFC0000001FFFFF807FFFF9FE1FFFFFF7FC3FEFFFFFFFC0000000FFFFFFF80002303FFFFE0000080003FFFFFFE00000007FFFF4FEC0000007FC3FEFFFFFFFC00000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = 2048'h00FFFFFFF800083C1FFFF00000000003FFFFFFE00000007FFFF1BF80000007FC3FEFFFFFFFC0000000FFFFFFF80050051FFFC00000000003FFFFFFE00000007FFFF92C80000007FC3FEFFFFFFFC0000000FFFFFFF800303F9FFF000000000003FFFFFFE00000007FFFCA5480000007FC3FEFFCF87FC0000000FF0F3FF8009CF31FFC000700000003FCFE7FE00000007F01C3D380400007FC3FEFF8703FC0000000FE073FF8030BC1FFE0003F00000003FCFE7FE00000007F0184F200000007FC3FEFF3333FC0000000FE6703F8000600CFC001FF00000003F80C07E00000007FF38CDC00000007FC3FEFF333FFC0000000FE6703F8060406AFC0007F00000003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = 2048'hF80C07E00000087FE7328800000007FC3FEFF3333FC0000000FE6433F8068ADB3F80067F00000003FCCE67E00000007FC77C0400000007FC3FEFF3303FC0000000FE0403F80401A01E00267F00000003FCCE67E00000007F8FC1E000000007FC3FEFF3383FC0000000FF0801F80081800E006CFF00000003FF9FCFE00000007F9F81EA00000007FC3FEFF33F3FC0000100FE6001F82000F0EC00FCFF00000403FFBFDFE01000007F1FF3FE00001007FC3FEFF33F3D00000400FE2011F00000632001F9FF00001003FFBFDFE00000007F39F3FE00004007FC3FEFF3303C00000000FE6003E00000183801F9FF00000003FF3F9FE00000007F11E3FE00200007FC;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = 2048'h3FEFF8703E00000000FE06010080001E1003F3FF00000003FE7F3FE00000007F83E7FE00000007FC3FEFFCFFFC00000000FF0E00010002041023F3FF00000003FE7F3FE00000007FC7C7FE00000007FC3FEFFFFFF840000000FFFF8000000004000FFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFF0C0000000FFFF800C00000BA01FFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFF81C0000000FFFFE03C0000018017FFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFF03C4000000FFFFFFFC000000C0EDFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFFFA1C0080000FFFFFFFC000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = 2048'h4076FFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FE000000000000000FFFFFFF9FFFFFC801BBFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FE00000001E1E03FF00000007FFFFFF00030000FFFFFFFC0000001FFFC0FF80000001FFFFFFF7FC3FE0000000067F40FF00000007FFFFFF80050000FFFFFFFC0000001FFFC0FF80000001FFFFFFF7FC3FE0000000027E603F00000007FFFFFF80544000FFC001FC0000001FFF81FF80000001FFFFFFF7FC3FE0000000007C700F00000007FFFFFF80510000FF00007C0000001FFF80FF80000001FFFFFFF7FC3FE00200003070E01300000007FFFFFF801E6E00FE00000C0000001FFF80FF80;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = 2048'h000001FFFFFFF7FC3FE00000003C00C10000000007F9FC3FC0605080FE1088040000001FE080FF80000001FF3F0FF7FC3FE00000003F0080C000000407F0081FC0040C40FC0382000000001FC1003F80000001FE1E07F7FC3FE00000003FC0048000100007F0199FC0100E00FE2333000000001FCC017F80000001FCCE67F7FC3FE00000003FF00F0C00000007F999FFE0280700FEE33F800100001FCC03FF80000001FCCE67F7FC3FE00000003FE0071F00000007F9999FE0001D80FCE733800000001FCC03FF80000001FCCE67F7FC3FE00000003FC7007C00000407FF381FF0100800FE0703C00000001FC4033F80000001FCCE07F7FC3FE00000003FCF80;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = 2048'h7800000007FF7C1FE00D8000FF0783E00200001FE1003F80000001FCCF07F7FC3FE00000003FDFF01000000007FF7F9FE00F8840FFCFF3F00000001FCC003F80000001FCCFCFF7FC3FE00100003F9CFC0100000007FE7F9FE00202F8FFCFF3F00000001FCC013F80000001FCCF8FF7FC3FE00000003F98FC0100000007FCF81FE0031830FF8F03F80000001FCC013F80000001FCCF9FF7FC3FE00000003FC1C0C100000007FCF81FE0008848FF1F03F80000001FC0803F80000001FE1F1FF7FC3FE00000003FE3C0E010100007FFFFFFE000438EFFFFFFF80000001FE1803F80000001FF3E3FF7FC3FE00000003FFFFFF800000007FFFFFFE000601CFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 .lut_mask = 16'hFFB8;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = 2048'h7940000007FFFFFE50041855BB079FFC0000001FFFFFFF80000001FFFFFFF7FC3FE00001003F81471A80001007F9FC7CB236183CFF879FFC0000801FF07BFF80001001FF3C07F7FC3FE00000003F80C69E00000007F9FC4722440C48FF079FFC0000001FE0F3FF80000001FE1C07F7FC3FE00000403FFBA7AD00000007F01CC2E2869700FE0F9FFC0000001FE673FF80000001FCCFCFF7FC3FE00000203FF7679B00000007F01C2750C9B400FE039FFC0000001FE673FF80000001FCCF9FF7FC3FE00004003FEED3A700000007F99C5742DA4400FE039FFC0100001FE673FF80000001FCCF1FF7FC3FE00002003FEDE0CF00000007F99C53B49A8400FC039FFC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = 2048'h0000001FE273FF80000001FCCE3FF7FC3FE00000003FB7E39F00000007FF3C6381408400FC079FFC0000001FF0F3FF80000001FCCE7FF7FC3FE00000003EE9E53F00000007FF3C687F348400F8079FFC0200001FE673FF80000001FCCC7FF7FC3FE00000003C9806FF00000007FE7C69C0008600F84F97FC0000001FE673FF80000001FCCCE7F7FC3FE001000039D414FF00000807FE7C0820008200F00F87FC0000401FE670FF80000801FCCC47F7FC3FE00000003CD198FF00000007FCFC42E0008000E01F9FFC0000001FE0000780000001FE1E0FF7FC3FE00000003769E7FF00000007FDFC7FE0009000F07FFFFC0000001FF4000380000001FF3F1FF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = 2048'h3FE000000021EACFFF00000007FFFFFFE0000000C0FFFFFC0000001FFC000180000001FFFFFFF7FC3FE00000001CF38FFF00000007FFFFFFE0000000C0FFFFFC0000001FFC7F8080000001FFFFFFF7FC3FE0000000217F3FFF00000007FFFFFFE000000081FFFFFC0000001FFFFFE000000001FFFFFFF7FC3FE00000006DEB7FFF00000007FFFFFFE000000003FFFFFC0000001FFFFFF800000001FFFFFFF7FC3FE00000809EC6FFFF00000007FFFFFFE00000008FFFFFFC0000001FFFFFFC00000001FFFFFFF7FC3FE000020140380000FFFFFFF80000001FFFFFFE00000003FFFFFFE000000007FFFFFE00000007FC3FEFFFFE0420180000FFFFFFF8000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = 2048'h1FFFFFFE10000003FFFFFFE000000003FFFFFE00000007FC3FEFFFFC07C0200000FFFFFFF80000001FFFFFFE00000003FFFFFFE000000003FFFFFE00000007FC3FEFFFFC09C3600000FFFFFFF80000001801FFF800000003FFFFFFE000000001FFFFFE00000007FC3FEFFFF830C1000000FFFFFFF80000000000FFFC40000003FFFFFFE000000000FFFFFE00000007FC3FEFFCF80201000000FF0E01F80000000000407000000003F9F80FE0000000008180FE00000007FC3FEFF8781DEC000000FE0E03F800000001C0407000000003F9F80FE0000000400180FE00000007FC3FEFF3380F08000000FE67E3F800000007CCFCE000000003F01F9FE000000040;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = 2048'h73F9FE00000007FC3FEFF33873F8000000FE67C3F80000001FCCF9E000000003F01F3FE00000007067F3FE00000007FC3FEFF3304BE0000000FE6799F80200001FCCF1E100000003F9DE3FE00000007047E3FE00000007FC3FEFF3206060000000FE6701F80000001FC0E3E100000003F99C7FE0000000600FC7FE00000007FC3FEFF3207BC0000000FF0F9FF80000001FE1E7C100000003FF9CFFE0000000601FCFFE00000007FC3FEFF3207B00000000FE664E780400001FF9C7C100000003E7B8FFE0000000701F8FFE10000007FC3FEFF3207840000000FE2CE1380000001FF3CE4100000003EB39CFE000000070399CFE18000007FC3FEFF3201CC00000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = 2048'h00FE6332980000001FF3C44100000003E4788FE0000000701188FE12400007FC3FEFF8601FC0000000FF2620980000001FE7E0C100000003F67C1FE00000007003C1FE31140007FC3FEFFCE07FC0000000FF8089600000201FE7F1C000000003FC7E3FE00000007807E3FE62040007FC3FEFFFE07FC0000000FFFBFDF00000001FFFFFC000000003FCFFFFE0000000783FFFFE40140007FC3FEFFFF07FC0000000FFFB0F800000001FFFFFE000000003FC7FFFE0000000703FFFFE40040007FC3FEFFFF07FC0000000FFFCCFE80000001FFFFFE000000003FC3FFFE0000000703FFFFE001C0007FC3FEFFFF03FC0000000FFFE7FA40000001FFFFFF840000003;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = 2048'hFC3FFFE0000000703FFFFEB1180007FC3FEFFFFC1FC0000000FFFF2ED18000801FFFFFF000000003FC3FFFE0000000703FFFFE80880007FC3FE00000003FFFFFFF00003F05C000001FFFFFF8007FFFFC0240001FFFFFFF80000001FFC7FFF7FC3FE00000003FFFFFFF00000C05FFE0FFE0000000001FFFFC0000001FFFFFFF900000013757FFF7FC3FE0000000387FFFFF0000181CDFE0FFE0000000040FFFFC0040001FFFFFFF800000004DAFFFF7FC3FE0000000100FFFFF0000047F9FC1FFE00000000007FFFC0000001FFFFFFF80000007A52FFFF7FC3FE00000000003FFFF000002F7A7C1FFE00000008003FFFC0000001FFFFFFF80000003FFCFFFF7FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = 2048'h3FE00000000000F0FF000003877FC03FE0000000C001C3FC0000001FF0787F80000000FEFE7FF7FC3FE00000040000E07F000000C62DC01FE0000000C00181FC0020001FE0F03F8000000E7D1E7FF7FC3FE00000000000E67F000000444C859FE0000000E00199FC0000001FE6733F80000000210C07F7FC3FE00000000801E67F000000B8F3019FE0000000F00199FC0000001FE6733F8000000C9ACC07F7FC3FE00000003033E7FF00000033F701FFE0000000F8019FFC0000001FE673FF80000001F94E67F7FC3FE00000003FE7F1FF0000001BE5807FE0000000FE12C7FC0000001FE278FE00000015F8CE67F7FC3FE00000003FC7E1FF000000093A8C7F;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hB8FF;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout  & 
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hF8F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ) # ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout  & 
// (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'hF0F8;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFE00000007FFFFFFE00000007FC3FEFFFFFFFC0000000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFFC03FC0000000FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFFFFFE00000007FC3FEFFE000FC0000000FFFFFFF80000001FFFF80700000003FFFFFFE00000007FFFFFFE00000007FC3FEFF80007C0000000FFFFFFF80000001FFFF00000000003FFFFFFE00000007FFFFFFE00000007FC3FEFE00887C0000000FFE8FFF80000001FFE000000048003FFCFFFE00000007FF01FFE00020007FC3FEFC03CC7C0000000FFF27FF80000001FFC0FF400000003FFCFFFE00000007FF01FFE00000007FC;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = 2048'h3FEF813CE3C0000000FFC23FF80000001FFCCFFC00000003FF80FFE00000007FFF3FFE00000007FC3FEF833C67C0000000F1C23FF80020001FFCCFFF020400022780FFE00000007FFE7FFE00000007FC3FEF833C43C0000000E9E67FF80000001FFCCFFF00040002C3CCFFE00000007FFC7FFE00000007FC3FEF033C87C0000000CBF03FF80000001FFC0FFF000000074FCCFFE00000007FF8FFFE00000007FC3FEE033C8FC0000000BFF07FF80040001FFE0FFF000003380FF9FFE00000007FF9FFFE00000007FC3FEE033CFFC0000000A1267FF80000001FFF9FFF0400171DE7FBFFE00000007FF1FFFE00000007FC3FEE033CFFC00000004BC43FF8000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = 2048'h1FFF1FFF000078018FFBFFE00000007FF39FFE00000007FC3FEE033C3FC0000000DE007FF80000001FFF3FFF0009A704CBF3FFE00000007FF11FFE00010007FC3FEE007C3FC0000003DF343FF80000001FFE3FFF021F0204C5E7FFE00000007FF83FFE00000007FC3FEE00FCFFC0000007B5947FF80000001FFE7FFF0A06A1008867FFE00000007FFC7FFE00000007FC3FEE07FFFFC000003DC1CFFFF80000001FFFFFFF8E0022CAA1FFFFE00000007FFFFFFE00000007FC3FEF87FFFFC000003AFEAFFFF80000001FFFFFCBB800413D9FFFFFE00000007FFFFFFE00000007FC3FEF03FFFFC000003579BFFFF80000001FFFFC9D840020CBFFFFFFE00000007F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFE00000007FC3FEF81FFFFC0000063177FFFF80000001FFFEA241C002443FFFFFFE00000007FFFFFFE00000007FC3FEFC0FFFFC00001C0EEFFFFF80000001FFF690804033803FFFFFFE00000007FFFFFFE00000007FC3FE00000003FFFF84F2C000007FFFFFFEFEC654235803FFC0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFEA0710000007FFFFFFE00580C0FE80DFFC0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFFD5D540000007FFFFFFE1D808C08307FFFC0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFF9BF600000007FFFFFF80F438405A87FFFC0000001FFFFFFF80000001FFFFFFF7FC3FE00000003FFF57;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\datapathP1|color [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\datapathP1|x[5]~8_combout ,\datapathP1|x[4]~6_combout ,\datapathP1|x[3]~4_combout ,\datapathP1|x[2]~2_combout ,\datapathP1|x[1]~0_combout ,\datapathP1|x_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "board.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555005555555555555555555555555555555;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555550055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500555555555555555555555555555555555555555555555555555555555555555;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555005555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155550055554555555555555555000000000000000555555555555554000000000000001555555555555550000000000000005;
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'h5044;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'h8A8A;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
