# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vga_testing.srcs/sources_1/new/LFSR.v" \
"../../../../vga_testing.srcs/sources_1/new/line_generate.v" \
"../../../../vga_testing.srcs/sim_1/new/line_generate_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
