/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [17:0] _04_;
  wire [13:0] _05_;
  reg [2:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_72z;
  wire [7:0] celloutsig_0_73z;
  wire [18:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_13z ? celloutsig_0_12z[6] : in_data[4];
  assign celloutsig_0_0z = ~(in_data[89] & in_data[76]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[34]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[2] & celloutsig_0_3z);
  assign celloutsig_0_43z = ~(_01_ & celloutsig_0_30z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z & in_data[69]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z & in_data[178]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_7z[8]);
  assign celloutsig_0_22z = ~(_02_ & celloutsig_0_10z);
  assign celloutsig_0_29z = ~(celloutsig_0_7z[5] & celloutsig_0_19z);
  assign celloutsig_0_30z = ~(celloutsig_0_5z & _00_);
  assign celloutsig_0_38z = ~(celloutsig_0_2z[8] ^ celloutsig_0_36z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[0] ^ celloutsig_1_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z ^ celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[1] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[17] ^ in_data[27]);
  assign celloutsig_0_17z = ~(celloutsig_0_14z ^ celloutsig_0_9z);
  assign celloutsig_0_8z = { celloutsig_0_7z[3], _02_, _05_[11:4], _03_, _05_[2:1], celloutsig_0_3z } + { celloutsig_0_7z[14:2], celloutsig_0_5z };
  assign celloutsig_1_14z = celloutsig_1_4z[5:3] + { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z };
  reg [11:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 12'h000;
    else _26_ <= { celloutsig_0_2z[10:1], celloutsig_0_4z, celloutsig_0_0z };
  assign { _02_, _05_[11:4], _03_, _05_[2:1] } = _26_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 3'h0;
    else _06_ <= celloutsig_1_0z[3:1];
  reg [5:0] _28_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 6'h00;
    else _28_ <= { celloutsig_0_7z[8:5], celloutsig_0_17z, celloutsig_0_15z };
  assign { _04_[17:15], _01_, _04_[13], _00_ } = _28_;
  assign celloutsig_1_3z = { celloutsig_1_0z, _06_, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, _06_, _06_ } & { in_data[151:140], celloutsig_1_0z, _06_ };
  assign celloutsig_0_2z = in_data[29:18] & { in_data[57:52], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_25z[3], celloutsig_0_31z, celloutsig_0_9z } / { 1'h1, celloutsig_0_23z[5], celloutsig_0_3z };
  assign celloutsig_1_19z = in_data[141:139] / { 1'h1, celloutsig_1_14z[1:0] };
  assign celloutsig_0_31z = { _05_[8:4], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_29z } === { celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_36z = in_data[29:27] <= { _01_, _04_[13], _00_ };
  assign celloutsig_0_62z = { celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_21z } <= { celloutsig_0_18z[4:0], celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_36z };
  assign celloutsig_0_14z = celloutsig_0_12z[4:0] || { celloutsig_0_7z[4:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_8z[12:6], celloutsig_0_1z } < { celloutsig_0_8z[10:4], celloutsig_0_3z };
  assign celloutsig_0_7z = { _05_[5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, _05_[9:4], _02_, _05_[11:4], _03_, _05_[2:1] };
  assign celloutsig_1_0z = in_data[127:124] % { 1'h1, in_data[153:151] };
  assign celloutsig_1_4z = { celloutsig_1_3z[16:14], _06_ } % { 1'h1, in_data[109:106], celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_16z } % { 1'h1, in_data[30], in_data[0] };
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_12z } % { 1'h1, celloutsig_0_12z[5:1], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_73z = { celloutsig_0_43z, celloutsig_0_62z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_9z } % { 1'h1, _04_[17:15], _01_, _04_[13], _00_, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_2z[5], celloutsig_0_18z } % { 1'h1, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_12z = celloutsig_0_8z[2] ? in_data[62:55] : { celloutsig_0_8z[12:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_18z = celloutsig_0_15z ? { _02_, _05_[11:6], 1'h1 } : { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_10z = | { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_72z = celloutsig_0_13z & celloutsig_0_22z;
  assign celloutsig_0_9z = celloutsig_0_3z & celloutsig_0_4z;
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[64];
  assign celloutsig_0_19z = celloutsig_0_5z & celloutsig_0_14z;
  assign celloutsig_1_2z = ^ in_data[133:122];
  assign celloutsig_1_6z = ^ { celloutsig_1_3z[17:16], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z } - { celloutsig_1_3z[6:4], celloutsig_1_0z, celloutsig_1_7z };
  assign { _04_[14], _04_[12:0] } = { _01_, _00_, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_14z };
  assign { _05_[13:12], _05_[3], _05_[0] } = { celloutsig_0_7z[3], _02_, _03_, celloutsig_0_3z };
  assign { out_data[135:128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
