{
  "design": {
    "design_info": {
      "boundary_crc": "0xCBED967787535483",
      "device": "xc7vx485tffg1157-1",
      "gen_directory": "../../../../IA_IP.gen/sources_1/bd/IA",
      "name": "IA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "stdz_181_0": "",
      "dense1_181x64_relu_0": ""
    },
    "ports": {
      "clock_i_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_i_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "IA_clock_i_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_i_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "data_valid_i_0": {
        "direction": "I"
      },
      "data_i_0": {
        "direction": "I",
        "left": "1447",
        "right": "0"
      },
      "out_valid_o_0": {
        "direction": "O"
      },
      "y_o_0": {
        "direction": "O",
        "left": "1023",
        "right": "0"
      }
    },
    "components": {
      "stdz_181_0": {
        "vlnv": "xilinx.com:user:stdz_181:1.0",
        "ip_revision": "2",
        "xci_name": "IA_stdz_181_0_0",
        "xci_path": "ip\\IA_stdz_181_0_0\\IA_stdz_181_0_0.xci",
        "inst_hier_path": "stdz_181_0"
      },
      "dense1_181x64_relu_0": {
        "vlnv": "xilinx.com:user:dense1_181x64_relu:1.2",
        "ip_revision": "1",
        "xci_name": "IA_dense1_181x64_relu_0_2",
        "xci_path": "ip\\IA_dense1_181x64_relu_0_2\\IA_dense1_181x64_relu_0_2.xci",
        "inst_hier_path": "dense1_181x64_relu_0"
      }
    },
    "nets": {
      "clock_i_0_1": {
        "ports": [
          "clock_i_0",
          "stdz_181_0/clock_i",
          "dense1_181x64_relu_0/clock_i"
        ]
      },
      "data_i_0_1": {
        "ports": [
          "data_i_0",
          "stdz_181_0/data_i"
        ]
      },
      "data_valid_i_0_1": {
        "ports": [
          "data_valid_i_0",
          "stdz_181_0/data_valid_i"
        ]
      },
      "dense1_181x64_relu_0_out_valid_o": {
        "ports": [
          "dense1_181x64_relu_0/out_valid_o",
          "out_valid_o_0"
        ]
      },
      "dense1_181x64_relu_0_y_o": {
        "ports": [
          "dense1_181x64_relu_0/y_o",
          "y_o_0"
        ]
      },
      "reset_i_0_1": {
        "ports": [
          "reset_i_0",
          "stdz_181_0/reset_i",
          "dense1_181x64_relu_0/reset_i"
        ]
      },
      "stdz_181_0_data_o": {
        "ports": [
          "stdz_181_0/data_o",
          "dense1_181x64_relu_0/data_i"
        ]
      },
      "stdz_181_0_data_valid_o": {
        "ports": [
          "stdz_181_0/data_valid_o",
          "dense1_181x64_relu_0/data_valid_i"
        ]
      }
    }
  }
}