
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.724949                       # Number of seconds simulated
sim_ticks                                1724948885500                       # Number of ticks simulated
final_tick                               1724948885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134953                       # Simulator instruction rate (inst/s)
host_op_rate                                   236522                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              465573224                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598024                       # Number of bytes of host memory used
host_seconds                                  3705.00                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400474432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400519744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70384640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70384640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099760                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099760                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          232165970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232192239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40803899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40803899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40803899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         232165970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            272996138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099760                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400142016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  377728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70382912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400519744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70384640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5902                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71058                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1724931608500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5485380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.778000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.976557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.491010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4925990     89.80%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404086      7.37%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44053      0.80%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19613      0.36%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13955      0.25%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14135      0.26%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10840      0.20%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7740      0.14%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44968      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5485380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.792425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.753019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.720573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64749     99.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          512      0.78%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.849497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.821456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36814     56.40%     56.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1475      2.26%     58.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26967     41.32%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65268                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 196010447750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            313239554000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31261095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31350.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50100.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       231.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    232.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1334194                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532378                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     234433.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19451523420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10338729885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22157733360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2863718100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         127257524160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96831581190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4254317280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    486459283800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     80747030880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62370090120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           912746270085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            529.143951                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1501486428500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5237640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53925784000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 224411871250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 210279480500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  164296172250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1066797937500                       # Time in different power states
system.mem_ctrls_1.actEnergy              19714089780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10478287215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22483110300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876888160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         127180079520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97327412220                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4340070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    485367459060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     81376014240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62120076855                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           913278962220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            529.452762                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1500172906000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5130431000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53891896000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 223855885750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 211916850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  165751646750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1064402176000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3449897771                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3449897771                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          12499842                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.819042                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281276860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12500866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.500590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         787041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.819042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187611770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187611770                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    209214734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209214734                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72062126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72062126                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281276860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281276860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281276860                       # number of overall hits
system.cpu.dcache.overall_hits::total       281276860                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12084435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12084435                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       416431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416431                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12500866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12500866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12500866                       # number of overall misses
system.cpu.dcache.overall_misses::total      12500866                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 705857494000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 705857494000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23704175000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23704175000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 729561669000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 729561669000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 729561669000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 729561669000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042552                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58410.467184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58410.467184                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56922.215205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56922.215205                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58360.890278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58360.890278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58360.890278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58360.890278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3601702                       # number of writebacks
system.cpu.dcache.writebacks::total           3601702                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12084435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12084435                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       416431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416431                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12500866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12500866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12500866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12500866                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 693773059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 693773059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23287744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23287744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 717060803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 717060803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 717060803000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 717060803000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57410.467184                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57410.467184                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55922.215205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55922.215205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57360.890278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57360.890278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57360.890278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57360.890278                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3061829                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674255987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3061957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.204264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          36861500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2712333733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2712333733                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674255987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674255987                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674255987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674255987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674255987                       # number of overall hits
system.cpu.icache.overall_hits::total       674255987                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3061957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3061957                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3061957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3061957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3061957                       # number of overall misses
system.cpu.icache.overall_misses::total       3061957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39861436000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39861436000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39861436000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39861436000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39861436000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39861436000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13018.287324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13018.287324                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13018.287324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13018.287324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13018.287324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13018.287324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3061829                       # number of writebacks
system.cpu.icache.writebacks::total           3061829                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3061957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3061957                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  36799479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36799479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  36799479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36799479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  36799479000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36799479000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12018.287324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12018.287324                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12018.287324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12018.287324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12018.287324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12018.287324                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6244924                       # number of replacements
system.l2.tags.tagsinuse                 16335.772326                       # Cycle average of tags in use
system.l2.tags.total_refs                    24862733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6261308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.970853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11414762000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       15.630535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         16.296004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16303.845787                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 130759280                       # Number of tag accesses
system.l2.tags.data_accesses                130759280                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3601702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3601702                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3061828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3061828                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             208243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                208243                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3061249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3061249                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6035210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6035210                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3061249                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6243453                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9304702                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3061249                       # number of overall hits
system.l2.overall_hits::cpu.data              6243453                       # number of overall hits
system.l2.overall_hits::total                 9304702                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208188                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              708                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049225                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257413                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258121                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                708                       # number of overall misses
system.l2.overall_misses::cpu.data            6257413                       # number of overall misses
system.l2.overall_misses::total               6258121                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20476539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20476539000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63407000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 612272402000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 612272402000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  632748941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632812348000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63407000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 632748941000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632812348000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3601702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3601702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         416431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12084435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12084435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3061957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12500866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15562823                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3061957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12500866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15562823                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.499934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499934                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000231                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.500580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500580                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.500558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.402120                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.500558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.402120                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98356.000346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98356.000346                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 89557.909605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89557.909605                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101215.015477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101215.015477                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 89557.909605                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101119.894276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101118.586234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 89557.909605                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101119.894276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101118.586234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099760                       # number of writebacks
system.l2.writebacks::total                   1099760                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          452                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           452                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208188                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049225                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258121                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18394659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18394659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56327000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56327000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551780152000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551780152000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 570174811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 570231138000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 570174811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 570231138000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.499934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.500580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500580                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.500558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.402120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.500558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.402120                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88356.000346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88356.000346                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79557.909605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79557.909605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91215.015477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91215.015477                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 79557.909605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91119.894276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91118.586234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 79557.909605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91119.894276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91118.586234                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12499727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6241606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6049933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099760                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5141846                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208188                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6049933                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18757848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18757848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18757848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470904384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470904384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470904384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6258121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6258121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6258121                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16902967500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34883028000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31124494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15561671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3770                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1724948885500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15146392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4701462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3061829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14043304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3061957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12084435                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9185743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37501574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46687317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    391922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1030564352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1422486656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6244924                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70384640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21807747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013149                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21803976     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3771      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21807747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22225778000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4592935500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18751299000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
