# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 17
attribute \top 1
attribute \src "dut.sv:1.1-23.10"
attribute \dynports 1
module \simple_always_ifelse
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:4.33-4.36"
  wire input 1 \clk
  attribute \src "dut.sv:5.33-5.38"
  wire input 2 \rst_n
  attribute \src "dut.sv:6.35-6.46"
  wire width 8 input 3 \unit_result
  attribute \src "dut.sv:7.33-7.39"
  wire width 32 output 4 \result
  attribute \src "dut.sv:14.29-16.20|dut.sv:14.17-18.20"
  attribute \full_case 1
  cell $mux $procmux$6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \unit_result
    connect \S \rst_n
    connect \Y \result [7:0]
  end
  connect \result [31:8] { \result [7:0] \result [7:0] \result [7:0] }
end
