/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [4:0] _08_;
  wire [27:0] _09_;
  wire [3:0] _10_;
  reg [2:0] _11_;
  wire [12:0] _12_;
  wire [15:0] _13_;
  wire [6:0] _14_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [9:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_0_48z = celloutsig_0_28z ? celloutsig_0_12z[8] : celloutsig_0_35z;
  assign celloutsig_0_52z = celloutsig_0_17z[1] ? celloutsig_0_1z : celloutsig_0_6z[3];
  assign celloutsig_0_57z = celloutsig_0_2z[6] ? celloutsig_0_15z[6] : celloutsig_0_54z;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[2] : celloutsig_1_1z;
  assign celloutsig_1_4z = _02_ ? _01_ : celloutsig_1_1z;
  assign celloutsig_1_7z = _01_ ? _03_ : celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_11z : _02_;
  assign celloutsig_0_1z = in_data[53] ? in_data[36] : celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_26z ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_30z = celloutsig_0_7z ? celloutsig_0_14z : celloutsig_0_4z;
  assign celloutsig_0_31z = celloutsig_0_13z[4] ? _04_ : celloutsig_0_28z;
  assign celloutsig_0_39z = ~((celloutsig_0_28z | celloutsig_0_19z) & celloutsig_0_36z[0]);
  assign celloutsig_0_87z = ~((celloutsig_0_81z | celloutsig_0_12z[5]) & celloutsig_0_86z);
  assign celloutsig_0_32z = ~((celloutsig_0_29z[1] | celloutsig_0_15z[9]) & celloutsig_0_3z);
  assign celloutsig_0_43z = celloutsig_0_18z[4] | _06_;
  assign celloutsig_0_54z = celloutsig_0_48z | celloutsig_0_24z[1];
  assign celloutsig_0_58z = celloutsig_0_40z[6] | _07_;
  assign celloutsig_0_86z = celloutsig_0_72z | celloutsig_0_71z;
  assign celloutsig_1_1z = celloutsig_1_0z[3] | in_data[127];
  assign celloutsig_0_19z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_0_22z = celloutsig_0_8z | celloutsig_0_3z;
  reg [4:0] _37_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_2z)
    if (celloutsig_1_2z) _37_ <= 5'h00;
    else _37_ <= { celloutsig_0_15z[14:12], celloutsig_0_48z, celloutsig_0_1z };
  assign { _08_[4], _00_, _08_[2:0] } = _37_;
  reg [3:0] _38_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _38_ <= 4'h0;
    else _38_ <= in_data[101:98];
  assign { _01_, _03_, _10_[1], _02_ } = _38_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 3'h0;
    else _11_ <= { _10_[1], _02_, celloutsig_1_5z };
  reg [12:0] _40_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_2z)
    if (!celloutsig_1_2z) _40_ <= 13'h0000;
    else _40_ <= { in_data[90:84], celloutsig_0_14z, celloutsig_0_18z };
  assign { _12_[12:11], _09_[27], _04_, _09_[25:23], _12_[5:0] } = _40_;
  reg [15:0] _41_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_2z)
    if (!celloutsig_1_2z) _41_ <= 16'h0000;
    else _41_ <= { in_data[25:14], celloutsig_0_21z };
  assign { _13_[15:12], _07_, _13_[10:9], _06_, _13_[7:0] } = _41_;
  reg [6:0] _42_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_2z)
    if (!celloutsig_1_2z) _42_ <= 7'h00;
    else _42_ <= { _13_[9], _06_, _13_[7:4], celloutsig_0_19z };
  assign { _14_[6], _05_, _14_[4:0] } = _42_;
  assign celloutsig_0_35z = { _13_[9], _06_, _13_[7:4], celloutsig_0_28z, celloutsig_0_6z } >= { celloutsig_0_13z[5:1], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_69z = { celloutsig_0_38z[4:3], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_48z } >= { celloutsig_0_24z[6:2], celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_5z };
  assign celloutsig_0_71z = celloutsig_0_65z[5:3] >= { celloutsig_0_51z[1:0], celloutsig_0_31z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_81z = { celloutsig_0_69z, celloutsig_0_39z, celloutsig_0_74z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_54z } >= { celloutsig_0_56z[9:4], celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[158], _01_, _03_, _10_[1], _02_, celloutsig_1_0z } >= { in_data[133:128], _01_, _03_, _10_[1], _02_ };
  assign celloutsig_1_6z = { in_data[143:138], _01_, _03_, _10_[1], _02_ } >= { celloutsig_1_0z[4:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_15z, _13_[15:12], _07_, _13_[10:9], _06_, _13_[7:0], celloutsig_0_21z } >= { _12_[5:2], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_3z = ! { celloutsig_0_2z[7:2], celloutsig_0_1z };
  assign celloutsig_0_5z = ! { celloutsig_0_2z[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_59z = ! { celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_9z, _08_[4], _00_, _08_[2:0], celloutsig_0_57z, celloutsig_0_3z };
  assign celloutsig_0_8z = ! { in_data[48:39], celloutsig_0_1z };
  assign celloutsig_0_72z = ! { celloutsig_0_21z[3:1], celloutsig_0_49z, celloutsig_0_53z };
  assign celloutsig_0_74z = ! celloutsig_0_15z[14:12];
  assign celloutsig_0_11z = ! { celloutsig_0_2z[7:5], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_16z = ! { celloutsig_1_15z[9:8], celloutsig_1_1z };
  assign celloutsig_0_14z = ! in_data[81:78];
  assign celloutsig_0_27z = ! in_data[85:60];
  assign celloutsig_0_36z = celloutsig_0_22z ? { celloutsig_0_15z[7:0], celloutsig_0_35z } : { celloutsig_0_12z[5:3], celloutsig_0_16z[5:1], celloutsig_0_4z };
  assign celloutsig_0_37z = celloutsig_0_29z[8] ? { _05_, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_3z } : { in_data[82:81], celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_0_38z = celloutsig_0_15z[8] ? { celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_1z } : { in_data[29:28], celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_44z = celloutsig_0_29z[8] ? { _04_, _09_[25:23], _12_[5:2], celloutsig_0_22z } : { celloutsig_0_15z[13:7], celloutsig_0_27z, celloutsig_0_31z };
  assign out_data[99:97] = celloutsig_1_6z ? { _03_, _10_[1], celloutsig_1_14z } : { _11_[0], celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_16z[5:1] = celloutsig_0_2z[8] ? { celloutsig_0_13z[2:0], celloutsig_0_4z, celloutsig_0_7z } : { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_18z = celloutsig_0_15z[6] ? celloutsig_0_12z[9:5] : { celloutsig_0_13z[3], celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_40z = - { celloutsig_0_36z[7:6], celloutsig_0_32z, celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_32z };
  assign celloutsig_0_53z = - celloutsig_0_15z[11:8];
  assign celloutsig_0_6z = - celloutsig_0_2z[4:1];
  assign celloutsig_0_12z = - in_data[18:9];
  assign celloutsig_0_13z = - { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_21z = - celloutsig_0_16z[4:1];
  assign celloutsig_0_24z = - { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = - { in_data[93:85], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[36] & in_data[52];
  assign celloutsig_0_34z = _12_[12] & celloutsig_0_17z[0];
  assign celloutsig_0_7z = celloutsig_0_6z[3] & in_data[81];
  assign celloutsig_0_10z = celloutsig_0_6z[3] & celloutsig_0_2z[1];
  assign celloutsig_1_9z = _01_ & _03_;
  assign celloutsig_1_11z = celloutsig_1_7z & celloutsig_1_9z;
  assign celloutsig_0_49z = { celloutsig_0_12z[2:0], celloutsig_0_19z } ~^ _13_[6:3];
  assign celloutsig_0_51z = { celloutsig_0_6z[2], celloutsig_0_49z } ~^ celloutsig_0_15z[11:7];
  assign celloutsig_0_56z = { _08_[2:0], celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_9z } ~^ { celloutsig_0_38z[12], celloutsig_0_44z };
  assign celloutsig_0_65z = { celloutsig_0_16z[5:1], celloutsig_0_4z } ~^ { celloutsig_0_12z[2:1], celloutsig_0_58z, celloutsig_0_52z, celloutsig_0_59z, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[177:173] ~^ in_data[133:129];
  assign celloutsig_1_15z = { in_data[156:151], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_14z } ~^ in_data[116:103];
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_10z } ~^ { in_data[52:39], celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_13z[7:5] ~^ in_data[76:74];
  assign celloutsig_0_29z = { celloutsig_0_2z[8:3], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_0z } ~^ { celloutsig_0_18z[3:1], celloutsig_0_19z, celloutsig_0_18z };
  assign _08_[3] = _00_;
  assign { _09_[26], _09_[22:0] } = { _04_, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_19z };
  assign { _10_[3:2], _10_[0] } = { _01_, _03_, _02_ };
  assign _12_[10:6] = { _09_[27], _04_, _09_[25:23] };
  assign { _13_[11], _13_[8] } = { _07_, _06_ };
  assign _14_[5] = _05_;
  assign celloutsig_0_16z[0] = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
