# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![WhatsApp Image 2023-04-24 at 19 17 57](https://user-images.githubusercontent.com/130567548/234519591-be1de242-4ef1-42f6-9a32-5d16a750c9ef.jpg)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: SAKTHIMURUGAN.E
RegisterNumber:212222050050  
*/
## RTL realization

## Output:![WhatsApp Image 2023-04-24 at 19 17 57](https://user-images.githubusercontent.com/130567548/234519726-e210bb49-d2d9-400e-a758-899ef4d33d7c.jpg)


## RTL
## Timing Diagram
## Result:![WhatsApp Image 2023-04-24 at 19 17 57](https://user-images.githubusercontent.com/130567548/234519763-2019299f-afa3-4f69-bc41-f07353b1c618.jpg)

Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
