Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Nov  1 14:28:35 2023
| Host             : DESKTOP-RFLO5M9 running 64-bit major release  (build 9200)
| Command          : report_power -file MAIN_power_routed.rpt -pb MAIN_power_summary_routed.pb -rpx MAIN_power_routed.rpx
| Design           : MAIN
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.642 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 27.160                           |
| Device Static (W)        | 0.483                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    12.461 |    16181 |       --- |             --- |
|   LUT as Logic           |    12.073 |    11205 |     20800 |           53.87 |
|   CARRY4                 |     0.152 |       69 |      8150 |            0.85 |
|   F7/F8 Muxes            |     0.111 |     1646 |     32600 |            5.05 |
|   LUT as Distributed RAM |     0.085 |       48 |      9600 |            0.50 |
|   Register               |     0.025 |     2384 |     41600 |            5.73 |
|   BUFG                   |     0.013 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |    14.695 |    10637 |       --- |             --- |
| I/O                      |     0.004 |       24 |       210 |           11.43 |
| Static Power             |     0.483 |          |           |                 |
| Total                    |    27.642 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    27.500 |      27.160 |      0.341 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| MAIN                        |    27.160 |
|   Cpu                       |    26.471 |
|     Alu                     |    12.511 |
|     ConUnit                 |     5.090 |
|     DataMemory              |     1.852 |
|     Ext                     |     0.531 |
|     PC                      |     0.476 |
|     RegFile                 |     6.011 |
|       Reg_reg_r1_0_31_0_5   |     0.044 |
|       Reg_reg_r1_0_31_12_17 |     0.049 |
|       Reg_reg_r1_0_31_18_23 |     0.057 |
|       Reg_reg_r1_0_31_24_29 |     0.067 |
|       Reg_reg_r1_0_31_30_31 |     0.020 |
|       Reg_reg_r1_0_31_6_11  |     0.044 |
|       Reg_reg_r2_0_31_0_5   |     0.426 |
|       Reg_reg_r2_0_31_12_17 |     0.450 |
|       Reg_reg_r2_0_31_18_23 |     0.292 |
|       Reg_reg_r2_0_31_24_29 |     0.307 |
|       Reg_reg_r2_0_31_30_31 |     0.094 |
|       Reg_reg_r2_0_31_6_11  |     0.483 |
|   hex8                      |     0.138 |
+-----------------------------+-----------+


