Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/BSc_workspace/Bachelor_work/UART_communication/fifo_tb_isim_beh.exe -prj D:/BSc_workspace/Bachelor_work/UART_communication/fifo_tb_beh.prj work.fifo_tb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/fifo.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/fifo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 195544 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package numeric_std
Compiling architecture behavioral of entity fifo [\fifo(8,16)\]
Compiling architecture behavior of entity fifo_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/UART_communication/fifo_tb_isim_beh.exe
Fuse Memory Usage: 215160 KB
Fuse CPU Usage: 343 ms
