//
// Written by Synplify Pro 
// Product Version "R-2020.09X-SP1+16t"
// Program "Synplify Pro", Mapper "map202009acx, Build 132R"
// Tue Nov  2 13:51:29 2021
// Part : AC7t1500ES0F53A0C2
// Project path : E:\acx_project\reference_design\ref8d6\Speedster7t_ddr4_ref_design_RD18\src\syn\ddr4_ref_design_top.prj
// Implementation : rev_1
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\generic\speedster7t.v "
// file 1 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\vlog\hypermods.v "
// file 2 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\vlog\umr_capim.v "
// file 3 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\vlog\scemi_objects.v "
// file 4 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\achronix_cad_environment_8d6\achronix\libraries\device_models\ac7t1500es0_synplify.sv "
// file 6 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t\speedster7t_user_macros.sv "
// file 7 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/common\defines_inc.sv "
// file 8 "\d:\achronix_cad_environment_8d6\achronix\libraries\common\ace_defines.sv "
// file 9 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_core.sv "
// file 10 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_core_hd1000.sv "
// file 11 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/common\bram80k_init_params_inc.sv "
// file 12 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/common\bram20k_init_params_inc.sv "
// file 13 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_io.sv "
// file 14 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/common\ioring_defines_inc.sv "
// file 15 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_lram2k_fifo.sv "
// file 16 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_lram2k_sdp.sv "
// file 17 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_mlp72.sv "
// file 18 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_mlp72_int8_mult_4x.sv "
// file 19 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_mlp72_int16_mult_2x.sv "
// file 20 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_mlp72_int.sv "
// file 21 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_bram72k_sdp.sv "
// file 22 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_bram72k_fifo.sv "
// file 23 "\d:\achronix_cad_environment_8d6\achronix\libraries\speedster7t/syn\speedster7t_user_macros_bram72k.sv "
// file 24 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\default_nettype.v "
// file 25 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\random_seq_engine.sv "
// file 26 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\axi_pkt_chk.sv "
// file 27 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\include\7t_interfaces.svh "
// file 28 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\axi_pkt_gen.sv "
// file 29 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\nap_slave_wrapper.sv "
// file 30 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\reset_processor.sv "
// file 31 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\axi_nap_csr_master_ddr.sv "
// file 32 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\ddr4_training_polling_block.sv "
// file 33 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\rtl\ddr4_ref_design_top.sv "
// file 34 "\d:\synopsys\fpga_r-2020.09x-sp1\lib\nlconst.dat "
// file 35 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\constraints\synplify_constraints.sdc "
// file 36 "\e:/acx_project/reference_design/ref8d6/speedster7t_ddr4_ref_design_rd18/src/constraints/synplify_constraints.sdc "
// file 37 "\e:\acx_project\reference_design\ref8d6\speedster7t_ddr4_ref_design_rd18\src\constraints\synplify_constraints.fdc "

`timescale 100 ps/100 ps
module reset_processor_4s_2s_5s (
  pipe_rstn_0_0,
  pipe_rstn_0_d0,
  N_7485_i_0,
  N_7483_i_0,
  N_7483_0,
  i_clk,
  ddr4_1_clk,
  pipe_rstn_ret_iso_i_0,
  pipe_rstn_ret_iso_i,
  pll_2_lock,
  pll_1_lock,
  i_reset_n,
  ddr4_1_rstn,
  N_200_i_i_0,
  N_206_i_i_0,
  un1_burst_len_axb3,
  un1_burst_len_axb2,
  un1_burst_len_axb1,
  CO0
)
;
output pipe_rstn_0_0 ;
output pipe_rstn_0_d0 ;
output N_7485_i_0 ;
output N_7483_i_0 ;
output N_7483_0 ;
input i_clk ;
input ddr4_1_clk ;
output pipe_rstn_ret_iso_i_0 ;
output pipe_rstn_ret_iso_i ;
input pll_2_lock ;
input pll_1_lock ;
input i_reset_n ;
input ddr4_1_rstn ;
output N_200_i_i_0 ;
output N_206_i_i_0 ;
input un1_burst_len_axb3 ;
input un1_burst_len_axb2 ;
input un1_burst_len_axb1 ;
input CO0 ;
wire pipe_rstn_0_0 ;
wire pipe_rstn_0_d0 ;
wire N_7485_i_0 ;
wire N_7483_i_0 ;
wire N_7483_0 ;
wire i_clk ;
wire ddr4_1_clk ;
wire pipe_rstn_ret_iso_i_0 ;
wire pipe_rstn_ret_iso_i ;
wire pll_2_lock ;
wire pll_1_lock ;
wire i_reset_n ;
wire ddr4_1_rstn ;
wire N_200_i_i_0 ;
wire N_206_i_i_0 ;
wire un1_burst_len_axb3 ;
wire un1_burst_len_axb2 ;
wire un1_burst_len_axb1 ;
wire CO0 ;
wire [1:0] un1_i_reset_processoroi;
wire [1:0] un1_i_reset_processor_i_0_reti;
wire [0:0] N_7485;
wire [0:0] pipe_rstn_mod;
wire [0:0] pipe_rstn_mod_0;
wire [2:1] pipe_rstn;
wire [2:1] pipe_rstn_0;
wire GND ;
wire master_rstn_Z ;
wire pipe_rstn_ret_iso ;
wire pipe_rstn_ret_iso_0 ;
wire sync_rstn ;
wire sync_rstn_0 ;
wire VCC ;
wire N_9870 ;
wire N_9864 ;
// @28:138
  LUT4 N_206_i_i (
	.din0(CO0),
	.din1(un1_burst_len_axb1),
	.din2(un1_burst_len_axb2),
	.din3(un1_burst_len_axb3),
	.dout(N_206_i_i_0)
);
defparam N_206_i_i.lut_function=16'h7F80;
// @28:138
  LUT4 N_200_i_i (
	.din0(CO0),
	.din1(un1_burst_len_axb1),
	.din2(un1_burst_len_axb2),
	.din3(GND),
	.dout(N_200_i_i_0)
);
defparam N_200_i_i.lut_function=16'h7878;
// @30:45
  LUT4 master_rstn (
	.din0(ddr4_1_rstn),
	.din1(i_reset_n),
	.din2(pll_1_lock),
	.din3(pll_2_lock),
	.dout(master_rstn_Z)
);
defparam master_rstn.lut_function=16'h8000;
// @26:124
  LUT4 un1_i_reset_processor_i_0_ (
	.din0(un1_i_reset_processoroi[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(un1_i_reset_processor_i_0_reti[0])
);
defparam un1_i_reset_processor_i_0_.lut_function=16'h5555;
// @26:124
  LUT4 un1_i_reset_processor_i_1_ (
	.din0(un1_i_reset_processoroi[1]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(un1_i_reset_processor_i_0_reti[1])
);
defparam un1_i_reset_processor_i_1_.lut_function=16'h5555;
// @25:115
  LUT4 N_7483_i_0_ (
	.din0(N_7483_0),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(N_7483_i_0)
);
defparam N_7483_i_0_.lut_function=16'h5555;
// @25:115
  LUT4 N_7485_i_0_ (
	.din0(N_7485[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(N_7485_i_0)
);
defparam N_7485_i_0_.lut_function=16'h5555;
// @33:322
  LUT4 gb_per_clk_0__pipe_rstn_ret_iso_i (
	.din0(pipe_rstn_ret_iso),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(pipe_rstn_ret_iso_i)
);
defparam gb_per_clk_0__pipe_rstn_ret_iso_i.lut_function=16'h5555;
// @33:528
  LUT4 gb_per_clk_1__pipe_rstn_ret_iso_i (
	.din0(pipe_rstn_ret_iso_0),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(pipe_rstn_ret_iso_i_0)
);
defparam gb_per_clk_1__pipe_rstn_ret_iso_i.lut_function=16'h5555;
// @30:57
  DFFS gb_per_clk_1__pipe_rstn_ret_iso (
	.q(pipe_rstn_ret_iso_0),
	.d(un1_i_reset_processor_i_0_reti[1]),
	.ck(ddr4_1_clk),
	.sn(sync_rstn)
);
// @30:57
  DFFS gb_per_clk_0__pipe_rstn_ret_iso (
	.q(pipe_rstn_ret_iso),
	.d(un1_i_reset_processor_i_0_reti[0]),
	.ck(i_clk),
	.sn(sync_rstn_0)
);
// @30:57
  DFFS gb_per_clk_1__pipe_rstn_ret (
	.q(N_7483_0),
	.d(un1_i_reset_processor_i_0_reti[1]),
	.ck(ddr4_1_clk),
	.sn(sync_rstn)
);
// @30:57
  DFFS gb_per_clk_0__pipe_rstn_ret (
	.q(N_7485[0]),
	.d(un1_i_reset_processor_i_0_reti[0]),
	.ck(i_clk),
	.sn(sync_rstn_0)
);
// @30:57
  DFFR gb_per_clk_0__pipe_rstn_mod_0_ (
	.q(pipe_rstn_mod[0]),
	.d(VCC),
	.ck(i_clk),
	.rn(sync_rstn_0)
);
// @30:57
  DFFR gb_per_clk_1__pipe_rstn_mod_0_ (
	.q(pipe_rstn_mod_0[0]),
	.d(VCC),
	.ck(ddr4_1_clk),
	.rn(sync_rstn)
);
// @30:57
  DFFR gb_per_clk_1__pipe_rstn_4_ (
	.q(pipe_rstn_0_d0),
	.d(un1_i_reset_processoroi[1]),
	.ck(ddr4_1_clk),
	.rn(sync_rstn)
);
// @30:57
  DFFR gb_per_clk_1__pipe_rstn_3_ (
	.q(un1_i_reset_processoroi[1]),
	.d(pipe_rstn[2]),
	.ck(ddr4_1_clk),
	.rn(sync_rstn)
);
// @30:57
  DFFR gb_per_clk_1__pipe_rstn_2_ (
	.q(pipe_rstn[2]),
	.d(pipe_rstn[1]),
	.ck(ddr4_1_clk),
	.rn(sync_rstn)
);
// @30:57
  DFFR gb_per_clk_1__pipe_rstn_1_ (
	.q(pipe_rstn[1]),
	.d(pipe_rstn_mod_0[0]),
	.ck(ddr4_1_clk),
	.rn(sync_rstn)
);
// @30:57
  DFFR gb_per_clk_0__pipe_rstn_4_ (
	.q(pipe_rstn_0_0),
	.d(un1_i_reset_processoroi[0]),
	.ck(i_clk),
	.rn(sync_rstn_0)
);
// @30:57
  DFFR gb_per_clk_0__pipe_rstn_3_ (
	.q(un1_i_reset_processoroi[0]),
	.d(pipe_rstn_0[2]),
	.ck(i_clk),
	.rn(sync_rstn_0)
);
// @30:57
  DFFR gb_per_clk_0__pipe_rstn_2_ (
	.q(pipe_rstn_0[2]),
	.d(pipe_rstn_0[1]),
	.ck(i_clk),
	.rn(sync_rstn_0)
);
// @30:57
  DFFR gb_per_clk_0__pipe_rstn_1_ (
	.q(pipe_rstn_0[1]),
	.d(pipe_rstn_mod[0]),
	.ck(i_clk),
	.rn(sync_rstn_0)
);
// @30:54
  ACX_SYNCHRONIZER gb_per_clk_1__x_sync_mstr_rstn (
	.din(VCC),
	.rstn(master_rstn_Z),
	.clk(ddr4_1_clk),
	.dout(sync_rstn)
);
// @30:54
  ACX_SYNCHRONIZER gb_per_clk_0__x_sync_mstr_rstn (
	.din(VCC),
	.rstn(master_rstn_Z),
	.clk(i_clk),
	.dout(sync_rstn_0)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* reset_processor_4s_2s_5s */

module nap_slave_wrapper_Z3012570 (
  bid,
  rdata,
  rid,
  wdata_0,
  wdata_1,
  wdata_3,
  wdata_4,
  wdata_5,
  wdata_6,
  wdata_32,
  wdata_33,
  wdata_35,
  wdata_36,
  wdata_37,
  wdata_38,
  wdata_64,
  wdata_65,
  wdata_67,
  wdata_68,
  wdata_69,
  wdata_70,
  wdata_96,
  wdata_97,
  wdata_99,
  wdata_100,
  wdata_101,
  wdata_102,
  wdata_128,
  wdata_129,
  wdata_131,
  wdata_132,
  wdata_133,
  wdata_134,
  wdata_160,
  wdata_161,
  wdata_163,
  wdata_164,
  wdata_165,
  wdata_166,
  wdata_192,
  wdata_193,
  wdata_195,
  wdata_196,
  wdata_197,
  wdata_198,
  wdata_224,
  wdata_225,
  wdata_227,
  wdata_228,
  wdata_229,
  wdata_230,
  awaddr_0,
  awaddr_1,
  awaddr_2,
  awaddr_3,
  awaddr_4,
  awaddr_5,
  awaddr_13,
  awaddr_15,
  awaddr_16,
  awaddr_19,
  awid,
  araddr_0,
  araddr_1,
  araddr_2,
  araddr_3,
  araddr_4,
  araddr_5,
  araddr_6,
  araddr_7,
  araddr_8,
  araddr_16,
  araddr_18,
  araddr_19,
  araddr_22,
  arid,
  training_rstn_pipe_0,
  bvalid,
  bready,
  rvalid,
  rready,
  wdata55,
  wdata54,
  wdata53,
  wdata52,
  wdata51,
  wdata50,
  wdata49,
  wdata48,
  wvalid,
  wready,
  awvalid,
  awready,
  arvalid,
  arready,
  i_training_clk
)
;
output [7:0] bid ;
output [255:0] rdata ;
output [7:0] rid ;
input wdata_0 ;
input wdata_1 ;
input wdata_3 ;
input wdata_4 ;
input wdata_5 ;
input wdata_6 ;
input wdata_32 ;
input wdata_33 ;
input wdata_35 ;
input wdata_36 ;
input wdata_37 ;
input wdata_38 ;
input wdata_64 ;
input wdata_65 ;
input wdata_67 ;
input wdata_68 ;
input wdata_69 ;
input wdata_70 ;
input wdata_96 ;
input wdata_97 ;
input wdata_99 ;
input wdata_100 ;
input wdata_101 ;
input wdata_102 ;
input wdata_128 ;
input wdata_129 ;
input wdata_131 ;
input wdata_132 ;
input wdata_133 ;
input wdata_134 ;
input wdata_160 ;
input wdata_161 ;
input wdata_163 ;
input wdata_164 ;
input wdata_165 ;
input wdata_166 ;
input wdata_192 ;
input wdata_193 ;
input wdata_195 ;
input wdata_196 ;
input wdata_197 ;
input wdata_198 ;
input wdata_224 ;
input wdata_225 ;
input wdata_227 ;
input wdata_228 ;
input wdata_229 ;
input wdata_230 ;
input awaddr_0 ;
input awaddr_1 ;
input awaddr_2 ;
input awaddr_3 ;
input awaddr_4 ;
input awaddr_5 ;
input awaddr_13 ;
input awaddr_15 ;
input awaddr_16 ;
input awaddr_19 ;
input [7:0] awid ;
input araddr_0 ;
input araddr_1 ;
input araddr_2 ;
input araddr_3 ;
input araddr_4 ;
input araddr_5 ;
input araddr_6 ;
input araddr_7 ;
input araddr_8 ;
input araddr_16 ;
input araddr_18 ;
input araddr_19 ;
input araddr_22 ;
input [7:0] arid ;
input training_rstn_pipe_0 ;
output bvalid ;
input bready ;
output rvalid ;
input rready ;
input wdata55 ;
input wdata54 ;
input wdata53 ;
input wdata52 ;
input wdata51 ;
input wdata50 ;
input wdata49 ;
input wdata48 ;
input wvalid ;
output wready ;
input awvalid ;
output awready ;
input arvalid ;
output arready ;
input i_training_clk ;
wire wdata_0 ;
wire wdata_1 ;
wire wdata_3 ;
wire wdata_4 ;
wire wdata_5 ;
wire wdata_6 ;
wire wdata_32 ;
wire wdata_33 ;
wire wdata_35 ;
wire wdata_36 ;
wire wdata_37 ;
wire wdata_38 ;
wire wdata_64 ;
wire wdata_65 ;
wire wdata_67 ;
wire wdata_68 ;
wire wdata_69 ;
wire wdata_70 ;
wire wdata_96 ;
wire wdata_97 ;
wire wdata_99 ;
wire wdata_100 ;
wire wdata_101 ;
wire wdata_102 ;
wire wdata_128 ;
wire wdata_129 ;
wire wdata_131 ;
wire wdata_132 ;
wire wdata_133 ;
wire wdata_134 ;
wire wdata_160 ;
wire wdata_161 ;
wire wdata_163 ;
wire wdata_164 ;
wire wdata_165 ;
wire wdata_166 ;
wire wdata_192 ;
wire wdata_193 ;
wire wdata_195 ;
wire wdata_196 ;
wire wdata_197 ;
wire wdata_198 ;
wire wdata_224 ;
wire wdata_225 ;
wire wdata_227 ;
wire wdata_228 ;
wire wdata_229 ;
wire wdata_230 ;
wire awaddr_0 ;
wire awaddr_1 ;
wire awaddr_2 ;
wire awaddr_3 ;
wire awaddr_4 ;
wire awaddr_5 ;
wire awaddr_13 ;
wire awaddr_15 ;
wire awaddr_16 ;
wire awaddr_19 ;
wire araddr_0 ;
wire araddr_1 ;
wire araddr_2 ;
wire araddr_3 ;
wire araddr_4 ;
wire araddr_5 ;
wire araddr_6 ;
wire araddr_7 ;
wire araddr_8 ;
wire araddr_16 ;
wire araddr_18 ;
wire araddr_19 ;
wire araddr_22 ;
wire training_rstn_pipe_0 ;
wire bvalid ;
wire bready ;
wire rvalid ;
wire rready ;
wire wdata55 ;
wire wdata54 ;
wire wdata53 ;
wire wdata52 ;
wire wdata51 ;
wire wdata50 ;
wire wdata49 ;
wire wdata48 ;
wire wvalid ;
wire wready ;
wire awvalid ;
wire awready ;
wire arvalid ;
wire arready ;
wire i_training_clk ;
wire [1:0] rresp;
wire [1:0] bresp;
wire [2:0] error_info_csr_cfg;
wire output_rstn_csr_cfg ;
wire GND ;
wire VCC ;
wire rlast ;
wire error_valid_csr_cfg ;
// @29:53
  ACX_NAP_AXI_SLAVE i_axi_slave (
	.clk(i_training_clk),
	.rstn(training_rstn_pipe_0),
	.output_rstn(output_rstn_csr_cfg),
	.arready(arready),
	.arvalid(arvalid),
	.arqos({GND, GND, GND, GND}),
	.arburst({GND, VCC}),
	.arlock(GND),
	.arsize({GND, VCC, GND}),
	.arlen({GND, GND, GND, GND, GND, GND, GND, GND}),
	.arid(arid[7:0]),
	.araddr({GND, GND, VCC, GND, GND, GND, GND, GND, GND, GND, VCC, GND, GND, VCC, GND, GND, GND, araddr_22, GND, GND, araddr_19, araddr_18, GND, araddr_16, GND, GND, GND, GND, GND, GND, GND, araddr_8, araddr_7, araddr_6, araddr_5, araddr_4, araddr_3, araddr_2, araddr_1, araddr_0, GND, GND}),
	.awready(awready),
	.awvalid(awvalid),
	.awqos({GND, GND, GND, GND}),
	.awburst({GND, VCC}),
	.awlock(GND),
	.awsize({VCC, GND, VCC}),
	.awlen({GND, GND, GND, GND, GND, GND, GND, GND}),
	.awid(awid[7:0]),
	.awaddr({GND, GND, VCC, GND, GND, GND, GND, GND, GND, GND, VCC, GND, GND, VCC, GND, GND, GND, awaddr_19, GND, GND, awaddr_16, awaddr_15, GND, awaddr_13, GND, GND, GND, GND, GND, GND, GND, awaddr_5, awaddr_4, awaddr_3, awaddr_2, awaddr_1, awaddr_0, GND, GND, GND, GND, GND}),
	.wready(wready),
	.wvalid(wvalid),
	.wdata({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_230, wdata_229, wdata_228, wdata_227, GND, wdata_225, wdata_224, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_198, wdata_197, wdata_196, wdata_195, GND, wdata_193, wdata_192, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_166, wdata_165, wdata_164, wdata_163, GND, wdata_161, wdata_160, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_134, wdata_133, wdata_132, wdata_131, GND, wdata_129, wdata_128, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_102, wdata_101, wdata_100, wdata_99, GND, wdata_97, wdata_96, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_70, wdata_69, wdata_68, wdata_67, GND, wdata_65, wdata_64, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_38, wdata_37, wdata_36, wdata_35, GND, wdata_33, wdata_32, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, wdata_6, wdata_5, wdata_4, wdata_3, GND, wdata_1, wdata_0}),
	.wstrb({wdata55, wdata55, wdata55, wdata55, wdata54, wdata54, wdata54, wdata54, wdata53, wdata53, wdata53, wdata53, wdata52, wdata52, wdata52, wdata52, wdata51, wdata51, wdata51, wdata51, wdata50, wdata50, wdata50, wdata50, wdata49, wdata49, wdata49, wdata49, wdata48, wdata48, wdata48, wdata48}),
	.wlast(VCC),
	.rready(rready),
	.rvalid(rvalid),
	.rresp(rresp[1:0]),
	.rid(rid[7:0]),
	.rdata(rdata[255:0]),
	.rlast(rlast),
	.bready(bready),
	.bvalid(bvalid),
	.bid(bid[7:0]),
	.bresp(bresp[1:0]),
	.error_valid(error_valid_csr_cfg),
	.error_info(error_info_csr_cfg[2:0])
);
defparam i_axi_slave.column=4'h0;
defparam i_axi_slave.csr_access_enable=1'b1;
defparam i_axi_slave.e2w_arbitration_schedule=32'h00000000;
defparam i_axi_slave.row=4'h0;
defparam i_axi_slave.w2e_arbitration_schedule=32'h00000000;
defparam i_axi_slave.must_keep=1;
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* nap_slave_wrapper_Z3012570 */

module axi_nap_csr_master_ddr_28s_32s_256s_42s_32 (
  cfg_rdatakeep,
  cfg_addr_4,
  cfg_addr_5,
  cfg_addr_6,
  cfg_addr_7,
  cfg_addr_8,
  cfg_addr_18,
  cfg_addr_19,
  cfg_addr_0,
  cfg_addr_1,
  cfg_addr_2,
  cfg_addr_3,
  cfg_addr_16,
  cfg_addr_22,
  cfg_wdata,
  cfg_rdatakeep_i_0_0,
  poll_state_d_1_0,
  poll_state_o,
  poll_state_ns_s1_2_o_0,
  poll_state_ns_s0_2_o_0,
  poll_state_ns_s1_4_o_0,
  poll_state_ns_s0_4_o_0,
  poll_state_ns_s1_3_o_0,
  poll_state_ns_s0_3_o_0,
  poll_state_ns_s1_5_0,
  training_rstn_pipe_0,
  poll_state,
  poll_state_ns_s0_2_0,
  i_training_clk,
  train_done_reg_3,
  cfg_wdata_0_sqmuxa_1,
  N_573_i_0,
  cfg_wdata_0_sqmuxa_2_i_0,
  train_done_reg_9,
  N_341,
  train_done_reg_6,
  N_2215,
  N_221_i_0,
  counter_block111_axb1,
  counter_block111_axb0,
  counter_block111_axb5,
  counter_block111_axb4,
  counter_block111_axb3,
  counter_block111_axb2,
  N_305_i_0,
  un1_poll_state_10_0_a6_1z,
  un1_poll_state_13_0_1z,
  poll_state95_20,
  N_136_25,
  N_461_i_0,
  cfg_wdata_0_sqmuxa_2,
  m69_e_25_0,
  m38_0_a2_16_a3_1_2_0,
  cfg_req_7,
  cfg_req_0_sqmuxa_1_1z,
  N_303,
  N_221,
  cfg_req,
  m69_e,
  d_m2,
  N_458_i_0,
  o_training_done,
  N_340,
  N_1121_i_0,
  cfg_wr_rdn,
  N_1129_i_0,
  cfg_ackkeep,
  cfg_wr_rdn_26
)
;
output [31:0] cfg_rdatakeep ;
input cfg_addr_4 ;
input cfg_addr_5 ;
input cfg_addr_6 ;
input cfg_addr_7 ;
input cfg_addr_8 ;
input cfg_addr_18 ;
input cfg_addr_19 ;
input cfg_addr_0 ;
input cfg_addr_1 ;
input cfg_addr_2 ;
input cfg_addr_3 ;
input cfg_addr_16 ;
input cfg_addr_22 ;
input [6:0] cfg_wdata ;
output cfg_rdatakeep_i_0_0 ;
output poll_state_d_1_0 ;
input [3:1] poll_state_o ;
input poll_state_ns_s1_2_o_0 ;
input poll_state_ns_s0_2_o_0 ;
input poll_state_ns_s1_4_o_0 ;
input poll_state_ns_s0_4_o_0 ;
input poll_state_ns_s1_3_o_0 ;
input poll_state_ns_s0_3_o_0 ;
output poll_state_ns_s1_5_0 ;
input training_rstn_pipe_0 ;
input [5:0] poll_state ;
output poll_state_ns_s0_2_0 ;
input i_training_clk ;
output train_done_reg_3 ;
output cfg_wdata_0_sqmuxa_1 ;
output N_573_i_0 ;
output cfg_wdata_0_sqmuxa_2_i_0 ;
output train_done_reg_9 ;
input N_341 ;
output train_done_reg_6 ;
input N_2215 ;
output N_221_i_0 ;
input counter_block111_axb1 ;
input counter_block111_axb0 ;
input counter_block111_axb5 ;
input counter_block111_axb4 ;
input counter_block111_axb3 ;
input counter_block111_axb2 ;
output N_305_i_0 ;
output un1_poll_state_10_0_a6_1z ;
output un1_poll_state_13_0_1z ;
output poll_state95_20 ;
input N_136_25 ;
output N_461_i_0 ;
output cfg_wdata_0_sqmuxa_2 ;
input m69_e_25_0 ;
input m38_0_a2_16_a3_1_2_0 ;
output cfg_req_7 ;
output cfg_req_0_sqmuxa_1_1z ;
input N_303 ;
output N_221 ;
input cfg_req ;
input m69_e ;
input d_m2 ;
output N_458_i_0 ;
input o_training_done ;
output N_340 ;
output N_1121_i_0 ;
input cfg_wr_rdn ;
output N_1129_i_0 ;
output cfg_ackkeep ;
output cfg_wr_rdn_26 ;
wire cfg_addr_4 ;
wire cfg_addr_5 ;
wire cfg_addr_6 ;
wire cfg_addr_7 ;
wire cfg_addr_8 ;
wire cfg_addr_18 ;
wire cfg_addr_19 ;
wire cfg_addr_0 ;
wire cfg_addr_1 ;
wire cfg_addr_2 ;
wire cfg_addr_3 ;
wire cfg_addr_16 ;
wire cfg_addr_22 ;
wire cfg_rdatakeep_i_0_0 ;
wire poll_state_d_1_0 ;
wire poll_state_ns_s1_2_o_0 ;
wire poll_state_ns_s0_2_o_0 ;
wire poll_state_ns_s1_4_o_0 ;
wire poll_state_ns_s0_4_o_0 ;
wire poll_state_ns_s1_3_o_0 ;
wire poll_state_ns_s0_3_o_0 ;
wire poll_state_ns_s1_5_0 ;
wire training_rstn_pipe_0 ;
wire poll_state_ns_s0_2_0 ;
wire i_training_clk ;
wire train_done_reg_3 ;
wire cfg_wdata_0_sqmuxa_1 ;
wire N_573_i_0 ;
wire cfg_wdata_0_sqmuxa_2_i_0 ;
wire train_done_reg_9 ;
wire N_341 ;
wire train_done_reg_6 ;
wire N_2215 ;
wire N_221_i_0 ;
wire counter_block111_axb1 ;
wire counter_block111_axb0 ;
wire counter_block111_axb5 ;
wire counter_block111_axb4 ;
wire counter_block111_axb3 ;
wire counter_block111_axb2 ;
wire N_305_i_0 ;
wire un1_poll_state_10_0_a6_1z ;
wire un1_poll_state_13_0_1z ;
wire poll_state95_20 ;
wire N_136_25 ;
wire N_461_i_0 ;
wire cfg_wdata_0_sqmuxa_2 ;
wire m69_e_25_0 ;
wire m38_0_a2_16_a3_1_2_0 ;
wire cfg_req_7 ;
wire cfg_req_0_sqmuxa_1_1z ;
wire N_303 ;
wire N_221 ;
wire cfg_req ;
wire m69_e ;
wire d_m2 ;
wire N_458_i_0 ;
wire o_training_done ;
wire N_340 ;
wire N_1121_i_0 ;
wire cfg_wr_rdn ;
wire N_1129_i_0 ;
wire cfg_ackkeep ;
wire cfg_wr_rdn_26 ;
wire [1:0] cfg_state;
wire [1:1] cfg_state_nss_s1;
wire [0:0] cfg_state_srsts_s0_0;
wire [1:1] cfg_state_nss;
wire [0:0] poll_state_ns_s1_4_0_0;
wire [0:0] poll_state_ns_s1_4_0_a4_0_2;
wire [0:0] poll_state_ns_s1_4_0_a4_0_4;
wire [2:2] poll_state_ns_s0_2_i_o8_1_0;
wire [0:0] poll_state_ns_s1_4_0_a4_0_0;
wire [0:0] poll_state_ns_s1_4_0_a4_0_1_2;
wire [7:0] awid;
wire [7:0] bid;
wire [31:0] o_cfg_rdata_10_4;
wire [31:0] o_cfg_rdata_10_5;
wire [4:2] i_cfg_rd_addr_reg1_lsb_5bit;
wire [7:0] arid;
wire [7:0] rid;
wire [4:2] i_cfg_wr_addr_reg1;
wire [2:2] poll_state_ns_s0_2_i_a8_2_1;
wire [255:0] rdata;
wire [6:0] i_cfg_wdata_reg;
wire [230:0] wdata;
wire [0:0] cfg_state_nss_0;
wire [24:5] awaddr;
wire [24:2] araddr;
wire [7:0] awid_s;
wire [7:0] arid_s;
wire [0:0] awid_cry_0_cout;
wire [0:0] arid_cry_0_cout;
wire cfg_wr_rdn_26_6_d_d_Z ;
wire cfg_wr_rdn_26_6_s_1_Z ;
wire cfg_wr_rdn_26_6_d_0_Z ;
wire N_1241 ;
wire cfg_wr_rdn_26_sn_N_28 ;
wire GND ;
wire poll_state_ns_s0_2_i_1307_Z ;
wire N_1169 ;
wire N_1171 ;
wire o_cfg_ack6keep ;
wire N_239 ;
wire N_2227 ;
wire cfg_wr_rdn_26_5_d_Z ;
wire cfg_wr_rdn_26_sn_N_29_0 ;
wire cfg_m1_0_a2_1_Z ;
wire cfg_wr_rdn_26_6_s_a0_Z ;
wire cfg_N_7_mux ;
wire N_1173 ;
wire o_cfg_ack12_0_Z ;
wire o_cfg_ack12_1_Z ;
wire o_cfg_ack12_1_1_Z ;
wire cfg_wr_rdn_26_sn_N_16 ;
wire N_335 ;
wire cfg_req_3_m_2_Z ;
wire arid_1_sqmuxa ;
wire o_cfg_ack_4_Z ;
wire N_306 ;
wire cfg_wr_rdn_25 ;
wire cfg_wr_rdn_26_4_d_d_0_Z ;
wire awide ;
wire aride ;
wire N_328 ;
wire poll_state117_i_i_a2_1_a3_0_Z ;
wire bvalid ;
wire o_cfg_ack6_0_Z ;
wire o_cfg_ack6_1_Z ;
wire awid_7 ;
wire arready ;
wire arvalid ;
wire i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z ;
wire arvalidc ;
wire cfg_m1_0_a2_0_Z ;
wire N_246 ;
wire N_247 ;
wire N_248 ;
wire N_249 ;
wire N_250 ;
wire N_251 ;
wire N_252 ;
wire N_253 ;
wire N_254 ;
wire N_255 ;
wire N_256 ;
wire N_257 ;
wire N_258 ;
wire N_259 ;
wire N_260 ;
wire N_261 ;
wire N_262 ;
wire N_263 ;
wire N_264 ;
wire N_265 ;
wire N_266 ;
wire N_267 ;
wire N_268 ;
wire N_269 ;
wire N_270 ;
wire N_271 ;
wire N_272 ;
wire N_273 ;
wire N_274 ;
wire N_275 ;
wire N_276 ;
wire N_277 ;
wire cfg_req_0_sqmuxa_1_0 ;
wire rvalid ;
wire wdata48 ;
wire wdata52 ;
wire wdata49 ;
wire wdata55 ;
wire wdata54 ;
wire wdata53 ;
wire wdata51 ;
wire wdata50 ;
wire bready_0_sqmuxa ;
wire req_dly_Z ;
wire i_cfg_wdata_reg6_Z ;
wire i_cfg_wr_rdn_reg_Z ;
wire i_cfg_rd_addr_reg16_Z ;
wire i_cfg_wr_addr_reg16_Z ;
wire poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_2L1_Z ;
wire poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_3L3_Z ;
wire awready ;
wire awvalid ;
wire N_5_ns ;
wire wready ;
wire wvalid ;
wire N_4_ns ;
wire rready ;
wire rreadyc ;
wire bready ;
wire VCC ;
wire N_9435 ;
wire N_9434 ;
wire N_789 ;
wire N_788 ;
wire N_787 ;
wire N_786 ;
  LUT6 cfg_wr_rdn_26_u (
	.din0(cfg_wr_rdn_26_6_d_d_Z),
	.din1(cfg_wr_rdn_26_6_s_1_Z),
	.din2(cfg_wr_rdn_26_6_d_0_Z),
	.din3(N_1241),
	.din4(cfg_wr_rdn_26_sn_N_28),
	.din5(GND),
	.dout(cfg_wr_rdn_26)
);
defparam cfg_wr_rdn_26_u.lut_function=64'hB8B8FF00B8B8FF00;
// @33:226
  LUT6 N_1129_i (
	.din0(poll_state_ns_s0_2_i_1307_Z),
	.din1(N_1169),
	.din2(N_1171),
	.din3(cfg_ackkeep),
	.din4(poll_state[0]),
	.din5(poll_state[1]),
	.dout(N_1129_i_0)
);
defparam N_1129_i.lut_function=64'h0100000000000000;
// @31:193
  LUT6 cfg_state_nss_m_1_ (
	.din0(cfg_wr_rdn),
	.din1(cfg_state[0]),
	.din2(cfg_state[1]),
	.din3(cfg_state_nss_s1[1]),
	.din4(cfg_state_srsts_s0_0[0]),
	.din5(o_cfg_ack6keep),
	.dout(cfg_state_nss[1])
);
defparam cfg_state_nss_m_1_.lut_function=64'hFD0DF000F101F000;
// @33:226
  LUT6 N_1121_i (
	.din0(N_239),
	.din1(N_2227),
	.din2(poll_state[0]),
	.din3(poll_state[4]),
	.din4(poll_state[5]),
	.din5(poll_state_ns_s0_2_0),
	.dout(N_1121_i_0)
);
defparam N_1121_i.lut_function=64'h00FA0033FAFAFFFF;
// @32:127
  LUT6 cfg_wr_rdn_26_5 (
	.din0(cfg_wr_rdn_26_5_d_Z),
	.din1(N_340),
	.din2(cfg_wr_rdn_26_sn_N_29_0),
	.din3(cfg_m1_0_a2_1_Z),
	.din4(poll_state[2]),
	.din5(o_training_done),
	.dout(N_1241)
);
defparam cfg_wr_rdn_26_5.lut_function=64'hAAAAAAAAAAAACA0A;
// @33:226
  LUT6 N_458_i (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(N_458_i_0)
);
defparam N_458_i.lut_function=64'h37FF3FFFF7FD7D7D;
// @32:112
  LUT6 cfg_wr_rdn_26_sn_m19_0 (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(cfg_wr_rdn_26_sn_N_28)
);
defparam cfg_wr_rdn_26_sn_m19_0.lut_function=64'h5F405FE1F96601FF;
// @32:127
  LUT6 cfg_wr_rdn_26_6_d_0 (
	.din0(cfg_wr_rdn_26_6_s_a0_Z),
	.din1(d_m2),
	.din2(N_340),
	.din3(cfg_ackkeep),
	.din4(cfg_N_7_mux),
	.din5(m69_e),
	.dout(cfg_wr_rdn_26_6_d_0_Z)
);
defparam cfg_wr_rdn_26_6_d_0.lut_function=64'h0A0A22225F0A7722;
  LUT6 poll_state_ns_s0_2_i_a8_0_2_ (
	.din0(N_340),
	.din1(N_1173),
	.din2(cfg_rdatakeep[0]),
	.din3(cfg_rdatakeep[1]),
	.din4(cfg_rdatakeep[31]),
	.din5(GND),
	.dout(N_1169)
);
defparam poll_state_ns_s0_2_i_a8_0_2_.lut_function=64'hCCCC4CCCCCCC4CCC;
// @31:193
  LUT6 cfg_state_srsts_s1_1_ (
	.din0(cfg_req),
	.din1(cfg_state[0]),
	.din2(o_cfg_ack12_0_Z),
	.din3(o_cfg_ack12_1_Z),
	.din4(o_cfg_ack12_1_1_Z),
	.din5(training_rstn_pipe_0),
	.dout(cfg_state_nss_s1[1])
);
defparam cfg_state_srsts_s1_1_.lut_function=64'hABBBBBBB00000000;
  LUT6 cfg_wr_rdn_26_6_s_1 (
	.din0(cfg_wr_rdn_26_6_s_a0_Z),
	.din1(cfg_wr_rdn_26_sn_N_16),
	.din2(poll_state[0]),
	.din3(poll_state[2]),
	.din4(o_training_done),
	.din5(GND),
	.dout(cfg_wr_rdn_26_6_s_1_Z)
);
defparam cfg_wr_rdn_26_6_s_1.lut_function=64'h5555551555555515;
// @32:127
  LUT6 cfg_wr_rdn_26_5_d (
	.din0(N_221),
	.din1(cfg_wr_rdn),
	.din2(cfg_wr_rdn_26_sn_N_29_0),
	.din3(poll_state[2]),
	.din4(N_303),
	.din5(o_training_done),
	.dout(cfg_wr_rdn_26_5_d_Z)
);
defparam cfg_wr_rdn_26_5_d.lut_function=64'hDCCC8CCCD0C080C0;
// @32:112
  LUT6 poll_state_ns_s1_4_0_0_ (
	.din0(N_335),
	.din1(cfg_rdatakeep[0]),
	.din2(poll_state_ns_s1_4_0_0[0]),
	.din3(poll_state_ns_s1_4_0_a4_0_2[0]),
	.din4(poll_state_ns_s1_4_0_a4_0_4[0]),
	.din5(poll_state[2]),
	.dout(poll_state_ns_s1_5_0)
);
defparam poll_state_ns_s1_4_0_0_.lut_function=64'hF0F0F0F0F8F0F0F0;
// @32:127
  LUT6 cfg_req_7_iv (
	.din0(N_221),
	.din1(cfg_req),
	.din2(cfg_req_0_sqmuxa_1_1z),
	.din3(cfg_req_3_m_2_Z),
	.din4(poll_state[0]),
	.din5(o_training_done),
	.dout(cfg_req_7)
);
defparam cfg_req_7_iv.lut_function=64'h8888FCCC8888FCFF;
// @31:211
  LUT6 \csr_cfg.arid_1_sqmuxa  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(o_cfg_ack12_0_Z),
	.din3(o_cfg_ack12_1_Z),
	.din4(o_cfg_ack12_1_1_Z),
	.din5(training_rstn_pipe_0),
	.dout(arid_1_sqmuxa)
);
defparam \csr_cfg.arid_1_sqmuxa .lut_function=64'h4000000000000000;
// @31:211
  LUT6 o_cfg_ack_4 (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(o_cfg_ack6keep),
	.din3(o_cfg_ack12_0_Z),
	.din4(o_cfg_ack12_1_Z),
	.din5(o_cfg_ack12_1_1_Z),
	.dout(o_cfg_ack_4_Z)
);
defparam o_cfg_ack_4.lut_function=64'h6420202020202020;
// @32:298
  LUT6 train_done_reg_3_0_0_a2_0 (
	.din0(N_221),
	.din1(N_340),
	.din2(cfg_rdatakeep[0]),
	.din3(cfg_rdatakeep[2]),
	.din4(m38_0_a2_16_a3_1_2_0),
	.din5(m69_e_25_0),
	.dout(cfg_wdata_0_sqmuxa_2)
);
defparam train_done_reg_3_0_0_a2_0.lut_function=64'h4000000000000000;
// @33:226
  LUT6 N_461_i (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(N_461_i_0)
);
defparam N_461_i.lut_function=64'h000200000002A800;
  LUT6 cfg_state_ns_s0_0_i_m3_0_ (
	.din0(cfg_wr_rdn),
	.din1(cfg_state[1]),
	.din2(o_cfg_ack12_0_Z),
	.din3(o_cfg_ack12_1_Z),
	.din4(o_cfg_ack12_1_1_Z),
	.din5(GND),
	.dout(N_306)
);
defparam cfg_state_ns_s0_0_i_m3_0_.lut_function=64'hE2222222E2222222;
// @32:127
  LUT6 cfg_wr_rdn_26_4_d_d_0 (
	.din0(cfg_req_0_sqmuxa_1_1z),
	.din1(cfg_wr_rdn),
	.din2(cfg_wr_rdn_25),
	.din3(poll_state[0]),
	.din4(poll_state[2]),
	.din5(poll_state[5]),
	.dout(cfg_wr_rdn_26_4_d_d_0_Z)
);
defparam cfg_wr_rdn_26_4_d_d_0.lut_function=64'hF0F0CCF0EEEECCEE;
// @32:112
  LUT6 cfg_wr_rdn_26_sn_m25_0 (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(cfg_wr_rdn_26_sn_N_16)
);
defparam cfg_wr_rdn_26_sn_m25_0.lut_function=64'h2A2A20200A0B0001;
  LUT6 cfg_wr_rdn_26_sn_m28 (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[4]),
	.din4(poll_state[5]),
	.din5(GND),
	.dout(cfg_wr_rdn_26_sn_N_29_0)
);
defparam cfg_wr_rdn_26_sn_m28.lut_function=64'hA000A008A000A008;
// @31:242
  LUT4 \csr_cfg.awid_0_sqmuxa  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(o_cfg_ack6keep),
	.din3(GND),
	.dout(awide)
);
defparam \csr_cfg.awid_0_sqmuxa .lut_function=16'h2020;
  LUT6 \csr_cfg.arid_0_sqmuxa  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(o_cfg_ack12_0_Z),
	.din3(o_cfg_ack12_1_Z),
	.din4(o_cfg_ack12_1_1_Z),
	.din5(GND),
	.dout(aride)
);
defparam \csr_cfg.arid_0_sqmuxa .lut_function=64'h4000000040000000;
  LUT6 poll_state_ns_s0_2_i_1307 (
	.din0(N_1173),
	.din1(cfg_rdatakeep[2]),
	.din2(cfg_rdatakeep[6]),
	.din3(cfg_rdatakeep[7]),
	.din4(poll_state_ns_s0_2_i_o8_1_0[2]),
	.din5(N_136_25),
	.dout(poll_state_ns_s0_2_i_1307_Z)
);
defparam poll_state_ns_s0_2_i_1307.lut_function=64'h88880888AAAA2AAA;
// @32:345
  LUT6 poll_state117_i_i_a2_1_a3 (
	.din0(N_328),
	.din1(N_335),
	.din2(cfg_rdatakeep[29]),
	.din3(cfg_rdatakeep[30]),
	.din4(poll_state117_i_i_a2_1_a3_0_Z),
	.din5(poll_state95_20),
	.dout(N_2227)
);
defparam poll_state117_i_i_a2_1_a3.lut_function=64'h0008000000000000;
// @32:127
  LUT6 un1_poll_state_13_0 (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(un1_poll_state_13_0_1z)
);
defparam un1_poll_state_13_0.lut_function=64'hFFFF7FFFFFFFFFFD;
// @32:112
  LUT6 poll_state_ns_s1_4_0_a4_0_5_0_ (
	.din0(cfg_rdatakeep[6]),
	.din1(cfg_rdatakeep[7]),
	.din2(cfg_rdatakeep[29]),
	.din3(cfg_rdatakeep[30]),
	.din4(poll_state_ns_s1_4_0_a4_0_0[0]),
	.din5(poll_state_ns_s1_4_0_a4_0_1_2[0]),
	.dout(poll_state_ns_s1_4_0_a4_0_4[0])
);
defparam poll_state_ns_s1_4_0_a4_0_5_0_.lut_function=64'h0008000000000000;
  LUT6 poll_state_ns_s0_2_i_o3_0_i_a2_0_a3_2_ (
	.din0(N_328),
	.din1(N_335),
	.din2(cfg_rdatakeep[29]),
	.din3(cfg_rdatakeep[30]),
	.din4(poll_state95_20),
	.din5(GND),
	.dout(N_340)
);
defparam poll_state_ns_s0_2_i_o3_0_i_a2_0_a3_2_.lut_function=64'h0008000000080000;
// @31:242
  LUT6 o_cfg_ack6 (
	.din0(awid[0]),
	.din1(bid[0]),
	.din2(bvalid),
	.din3(o_cfg_ack6_0_Z),
	.din4(o_cfg_ack6_1_Z),
	.din5(awid_7),
	.dout(o_cfg_ack6keep)
);
defparam o_cfg_ack6.lut_function=64'h0000000090000000;
  LUT6 cfg_req_3_m_2 (
	.din0(poll_state[1]),
	.din1(poll_state[2]),
	.din2(poll_state[3]),
	.din3(poll_state[4]),
	.din4(poll_state[5]),
	.din5(GND),
	.dout(cfg_req_3_m_2_Z)
);
defparam cfg_req_3_m_2.lut_function=64'h0000000100000001;
  LUT6 un1_poll_state_10_0_a6 (
	.din0(poll_state[0]),
	.din1(poll_state[1]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[5]),
	.din5(GND),
	.dout(un1_poll_state_10_0_a6_1z)
);
defparam un1_poll_state_10_0_a6.lut_function=64'h6000000060000000;
  LUT6 \csr_cfg.arvalidc  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(arready),
	.din3(arvalid),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z),
	.din5(GND),
	.dout(arvalidc)
);
defparam \csr_cfg.arvalidc .lut_function=64'hBFBFBF00BFBFBF00;
// @32:409
  LUT6 cfg_m3_e (
	.din0(cfg_ackkeep),
	.din1(cfg_rdatakeep[0]),
	.din2(cfg_rdatakeep[2]),
	.din3(m38_0_a2_16_a3_1_2_0),
	.din4(m69_e_25_0),
	.din5(o_training_done),
	.dout(cfg_N_7_mux)
);
defparam cfg_m3_e.lut_function=64'h0000000080000000;
  LUT6 poll_state_ns_s1_4_0_a4_0_0_0_ (
	.din0(cfg_rdatakeep[1]),
	.din1(cfg_rdatakeep[2]),
	.din2(cfg_rdatakeep[5]),
	.din3(cfg_rdatakeep[31]),
	.din4(poll_state95_20),
	.din5(GND),
	.dout(poll_state_ns_s1_4_0_a4_0_0[0])
);
defparam poll_state_ns_s1_4_0_a4_0_0_0_.lut_function=64'h0080000000800000;
// @32:298
  LUT6 cfg_m1_0_a2_1 (
	.din0(cfg_rdatakeep[3]),
	.din1(cfg_rdatakeep[4]),
	.din2(cfg_rdatakeep[5]),
	.din3(cfg_rdatakeep[31]),
	.din4(cfg_m1_0_a2_0_Z),
	.din5(m38_0_a2_16_a3_1_2_0),
	.dout(cfg_m1_0_a2_1_Z)
);
defparam cfg_m1_0_a2_1.lut_function=64'h0001000000000000;
  LUT4 o_cfg_rdata_10_6_0_ (
	.din0(o_cfg_rdata_10_4[0]),
	.din1(o_cfg_rdata_10_5[0]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_246)
);
defparam o_cfg_rdata_10_6_0_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_1_ (
	.din0(o_cfg_rdata_10_4[1]),
	.din1(o_cfg_rdata_10_5[1]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_247)
);
defparam o_cfg_rdata_10_6_1_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_2_ (
	.din0(o_cfg_rdata_10_4[2]),
	.din1(o_cfg_rdata_10_5[2]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_248)
);
defparam o_cfg_rdata_10_6_2_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_3_ (
	.din0(o_cfg_rdata_10_4[3]),
	.din1(o_cfg_rdata_10_5[3]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_249)
);
defparam o_cfg_rdata_10_6_3_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_4_ (
	.din0(o_cfg_rdata_10_4[4]),
	.din1(o_cfg_rdata_10_5[4]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_250)
);
defparam o_cfg_rdata_10_6_4_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_5_ (
	.din0(o_cfg_rdata_10_4[5]),
	.din1(o_cfg_rdata_10_5[5]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_251)
);
defparam o_cfg_rdata_10_6_5_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_6_ (
	.din0(o_cfg_rdata_10_4[6]),
	.din1(o_cfg_rdata_10_5[6]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_252)
);
defparam o_cfg_rdata_10_6_6_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_7_ (
	.din0(o_cfg_rdata_10_4[7]),
	.din1(o_cfg_rdata_10_5[7]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_253)
);
defparam o_cfg_rdata_10_6_7_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_8_ (
	.din0(o_cfg_rdata_10_4[8]),
	.din1(o_cfg_rdata_10_5[8]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_254)
);
defparam o_cfg_rdata_10_6_8_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_9_ (
	.din0(o_cfg_rdata_10_4[9]),
	.din1(o_cfg_rdata_10_5[9]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_255)
);
defparam o_cfg_rdata_10_6_9_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_10_ (
	.din0(o_cfg_rdata_10_4[10]),
	.din1(o_cfg_rdata_10_5[10]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_256)
);
defparam o_cfg_rdata_10_6_10_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_11_ (
	.din0(o_cfg_rdata_10_4[11]),
	.din1(o_cfg_rdata_10_5[11]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_257)
);
defparam o_cfg_rdata_10_6_11_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_12_ (
	.din0(o_cfg_rdata_10_4[12]),
	.din1(o_cfg_rdata_10_5[12]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_258)
);
defparam o_cfg_rdata_10_6_12_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_13_ (
	.din0(o_cfg_rdata_10_4[13]),
	.din1(o_cfg_rdata_10_5[13]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_259)
);
defparam o_cfg_rdata_10_6_13_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_14_ (
	.din0(o_cfg_rdata_10_4[14]),
	.din1(o_cfg_rdata_10_5[14]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_260)
);
defparam o_cfg_rdata_10_6_14_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_15_ (
	.din0(o_cfg_rdata_10_4[15]),
	.din1(o_cfg_rdata_10_5[15]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_261)
);
defparam o_cfg_rdata_10_6_15_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_16_ (
	.din0(o_cfg_rdata_10_4[16]),
	.din1(o_cfg_rdata_10_5[16]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_262)
);
defparam o_cfg_rdata_10_6_16_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_17_ (
	.din0(o_cfg_rdata_10_4[17]),
	.din1(o_cfg_rdata_10_5[17]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_263)
);
defparam o_cfg_rdata_10_6_17_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_18_ (
	.din0(o_cfg_rdata_10_4[18]),
	.din1(o_cfg_rdata_10_5[18]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_264)
);
defparam o_cfg_rdata_10_6_18_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_19_ (
	.din0(o_cfg_rdata_10_4[19]),
	.din1(o_cfg_rdata_10_5[19]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_265)
);
defparam o_cfg_rdata_10_6_19_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_20_ (
	.din0(o_cfg_rdata_10_4[20]),
	.din1(o_cfg_rdata_10_5[20]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_266)
);
defparam o_cfg_rdata_10_6_20_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_21_ (
	.din0(o_cfg_rdata_10_4[21]),
	.din1(o_cfg_rdata_10_5[21]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_267)
);
defparam o_cfg_rdata_10_6_21_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_22_ (
	.din0(o_cfg_rdata_10_4[22]),
	.din1(o_cfg_rdata_10_5[22]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_268)
);
defparam o_cfg_rdata_10_6_22_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_23_ (
	.din0(o_cfg_rdata_10_4[23]),
	.din1(o_cfg_rdata_10_5[23]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_269)
);
defparam o_cfg_rdata_10_6_23_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_24_ (
	.din0(o_cfg_rdata_10_4[24]),
	.din1(o_cfg_rdata_10_5[24]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_270)
);
defparam o_cfg_rdata_10_6_24_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_25_ (
	.din0(o_cfg_rdata_10_4[25]),
	.din1(o_cfg_rdata_10_5[25]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_271)
);
defparam o_cfg_rdata_10_6_25_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_26_ (
	.din0(o_cfg_rdata_10_4[26]),
	.din1(o_cfg_rdata_10_5[26]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_272)
);
defparam o_cfg_rdata_10_6_26_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_27_ (
	.din0(o_cfg_rdata_10_4[27]),
	.din1(o_cfg_rdata_10_5[27]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_273)
);
defparam o_cfg_rdata_10_6_27_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_28_ (
	.din0(o_cfg_rdata_10_4[28]),
	.din1(o_cfg_rdata_10_5[28]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_274)
);
defparam o_cfg_rdata_10_6_28_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_29_ (
	.din0(o_cfg_rdata_10_4[29]),
	.din1(o_cfg_rdata_10_5[29]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_275)
);
defparam o_cfg_rdata_10_6_29_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_30_ (
	.din0(o_cfg_rdata_10_4[30]),
	.din1(o_cfg_rdata_10_5[30]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_276)
);
defparam o_cfg_rdata_10_6_30_.lut_function=16'hCACA;
  LUT4 o_cfg_rdata_10_6_31_ (
	.din0(o_cfg_rdata_10_4[31]),
	.din1(o_cfg_rdata_10_5[31]),
	.din2(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.din3(GND),
	.dout(N_277)
);
defparam o_cfg_rdata_10_6_31_.lut_function=16'hCACA;
// @32:112
  LUT6 poll_state_ns_s0_1_0_a2_0_a2_0_a3_3_ (
	.din0(cfg_ackkeep),
	.din1(poll_state[0]),
	.din2(poll_state[1]),
	.din3(poll_state_ns_s0_3_o_0),
	.din4(poll_state_ns_s1_3_o_0),
	.din5(poll_state_o[2]),
	.dout(poll_state_ns_s0_2_0)
);
defparam poll_state_ns_s0_1_0_a2_0_a2_0_a3_3_.lut_function=64'h8080000080008000;
// @32:127
  LUT6 N_305_i (
	.din0(poll_state_ns_s0_3_o_0),
	.din1(poll_state_ns_s0_4_o_0),
	.din2(poll_state_ns_s1_3_o_0),
	.din3(poll_state_ns_s1_4_o_0),
	.din4(poll_state_o[1]),
	.din5(poll_state_o[2]),
	.dout(N_305_i_0)
);
defparam N_305_i.lut_function=64'h000F030300551111;
  LUT6 poll_state_ns_s0_2_i_a3_2_ (
	.din0(poll_state[4]),
	.din1(poll_state[5]),
	.din2(poll_state_ns_s0_2_o_0),
	.din3(poll_state_ns_s1_2_o_0),
	.din4(poll_state_o[3]),
	.din5(GND),
	.dout(N_1173)
);
defparam poll_state_ns_s0_2_i_a3_2_.lut_function=64'h1100101011001010;
// @32:127
  LUT6 cfg_wr_rdn_26_6_s_a0 (
	.din0(poll_state[0]),
	.din1(poll_state[2]),
	.din2(poll_state[4]),
	.din3(poll_state_ns_s0_2_o_0),
	.din4(poll_state_ns_s1_2_o_0),
	.din5(poll_state_o[3]),
	.dout(cfg_wr_rdn_26_6_s_a0_Z)
);
defparam cfg_wr_rdn_26_6_s_a0.lut_function=64'h0000202000200020;
// @32:112
  LUT6 poll_state_ns_s1_4_0_a4_0_1_2_0_ (
	.din0(cfg_rdatakeep[3]),
	.din1(cfg_rdatakeep[4]),
	.din2(poll_state[1]),
	.din3(poll_state_ns_s0_2_o_0),
	.din4(poll_state_ns_s1_2_o_0),
	.din5(poll_state_o[3]),
	.dout(poll_state_ns_s1_4_0_a4_0_1_2[0])
);
defparam poll_state_ns_s1_4_0_a4_0_1_2_0_.lut_function=64'h8080000080008000;
// @32:112
  LUT6 poll_state_ns_s1_4_0_a4_0_2_0_ (
	.din0(cfg_rdatakeep[8]),
	.din1(cfg_rdatakeep[9]),
	.din2(cfg_rdatakeep[10]),
	.din3(cfg_rdatakeep[11]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(poll_state_ns_s1_4_0_a4_0_2[0])
);
defparam poll_state_ns_s1_4_0_a4_0_2_0_.lut_function=64'h0000000000000001;
  LUT6 cfg_req_0_sqmuxa_1 (
	.din0(counter_block111_axb2),
	.din1(counter_block111_axb3),
	.din2(counter_block111_axb4),
	.din3(counter_block111_axb5),
	.din4(cfg_req_0_sqmuxa_1_0),
	.din5(GND),
	.dout(cfg_req_0_sqmuxa_1_1z)
);
defparam cfg_req_0_sqmuxa_1.lut_function=64'h8000000080000000;
// @31:259
  LUT6 o_cfg_ack12_0 (
	.din0(arid[1]),
	.din1(arid[2]),
	.din2(arid[4]),
	.din3(rid[1]),
	.din4(rid[2]),
	.din5(rid[4]),
	.dout(o_cfg_ack12_0_Z)
);
defparam o_cfg_ack12_0.lut_function=64'h8040201008040201;
// @31:259
  LUT6 o_cfg_ack12_1 (
	.din0(arid[3]),
	.din1(arid[5]),
	.din2(arid[6]),
	.din3(rid[3]),
	.din4(rid[5]),
	.din5(rid[6]),
	.dout(o_cfg_ack12_1_Z)
);
defparam o_cfg_ack12_1.lut_function=64'h8040201008040201;
  LUT6 o_cfg_ack12_1_1 (
	.din0(arid[0]),
	.din1(arid[7]),
	.din2(rid[0]),
	.din3(rid[7]),
	.din4(rvalid),
	.din5(GND),
	.dout(o_cfg_ack12_1_1_Z)
);
defparam o_cfg_ack12_1_1.lut_function=64'h8421000084210000;
// @31:242
  LUT6 o_cfg_ack6_0 (
	.din0(awid[1]),
	.din1(awid[2]),
	.din2(awid[4]),
	.din3(bid[1]),
	.din4(bid[2]),
	.din5(bid[4]),
	.dout(o_cfg_ack6_0_Z)
);
defparam o_cfg_ack6_0.lut_function=64'h8040201008040201;
// @31:242
  LUT6 o_cfg_ack6_1 (
	.din0(awid[3]),
	.din1(awid[5]),
	.din2(awid[6]),
	.din3(bid[3]),
	.din4(bid[5]),
	.din5(bid[6]),
	.dout(o_cfg_ack6_1_Z)
);
defparam o_cfg_ack6_1.lut_function=64'h8040201008040201;
// @32:730
  LUT4 cfg_wr_rdn_25_u (
	.din0(cfg_ackkeep),
	.din1(cfg_rdatakeep[0]),
	.din2(cfg_wr_rdn),
	.din3(o_training_done),
	.dout(cfg_wr_rdn_25)
);
defparam cfg_wr_rdn_25_u.lut_function=16'hF088;
// @32:112
  LUT6 poll_state_s27_0_a6_1 (
	.din0(poll_state_ns_s0_3_o_0),
	.din1(poll_state_ns_s0_4_o_0),
	.din2(poll_state_ns_s1_3_o_0),
	.din3(poll_state_ns_s1_4_o_0),
	.din4(poll_state_o[1]),
	.din5(poll_state_o[2]),
	.dout(poll_state_d_1_0)
);
defparam poll_state_s27_0_a6_1.lut_function=64'h0F000C0C55004444;
// @32:112
  LUT6 N_108_i_i_o2 (
	.din0(poll_state_ns_s0_3_o_0),
	.din1(poll_state_ns_s0_4_o_0),
	.din2(poll_state_ns_s1_3_o_0),
	.din3(poll_state_ns_s1_4_o_0),
	.din4(poll_state_o[1]),
	.din5(poll_state_o[2]),
	.dout(N_239)
);
defparam N_108_i_i_o2.lut_function=64'h0FFF3F3F55FF7777;
// @31:128
  LUT4 \csr_cfg.wdata48  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata48)
);
defparam \csr_cfg.wdata48 .lut_function=16'h0101;
// @31:148
  LUT4 \csr_cfg.wdata52  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata52)
);
defparam \csr_cfg.wdata52 .lut_function=16'h1010;
// @32:112
  LUT4 poll_state_ns_s1_4_0_a4_0_a2_0_a3_0_ (
	.din0(cfg_rdatakeep[8]),
	.din1(cfg_rdatakeep[9]),
	.din2(cfg_rdatakeep[10]),
	.din3(cfg_rdatakeep[11]),
	.dout(N_328)
);
defparam poll_state_ns_s1_4_0_a4_0_a2_0_a3_0_.lut_function=16'h0001;
// @31:133
  LUT4 \csr_cfg.wdata49  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata49)
);
defparam \csr_cfg.wdata49 .lut_function=16'h0202;
// @31:163
  LUT4 \csr_cfg.wdata55  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata55)
);
defparam \csr_cfg.wdata55 .lut_function=16'h8080;
// @31:158
  LUT4 \csr_cfg.wdata54  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata54)
);
defparam \csr_cfg.wdata54 .lut_function=16'h4040;
// @31:153
  LUT4 \csr_cfg.wdata53  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata53)
);
defparam \csr_cfg.wdata53 .lut_function=16'h2020;
// @31:143
  LUT4 \csr_cfg.wdata51  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata51)
);
defparam \csr_cfg.wdata51 .lut_function=16'h0808;
// @31:138
  LUT4 \csr_cfg.wdata50  (
	.din0(i_cfg_wr_addr_reg1[2]),
	.din1(i_cfg_wr_addr_reg1[3]),
	.din2(i_cfg_wr_addr_reg1[4]),
	.din3(GND),
	.dout(wdata50)
);
defparam \csr_cfg.wdata50 .lut_function=16'h0404;
// @31:214
  LUT4 \csr_cfg.bready_0_sqmuxa  (
	.din0(cfg_req),
	.din1(cfg_wr_rdn),
	.din2(cfg_state[0]),
	.din3(cfg_state[1]),
	.dout(bready_0_sqmuxa)
);
defparam \csr_cfg.bready_0_sqmuxa .lut_function=16'h0008;
// @31:214
  LUT4 i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa (
	.din0(cfg_req),
	.din1(cfg_wr_rdn),
	.din2(cfg_state[0]),
	.din3(cfg_state[1]),
	.dout(i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z)
);
defparam i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa.lut_function=16'h0002;
// @32:112
  LUT4 poll_state_ns_s0_2_i_o8_1_0_2_ (
	.din0(cfg_rdatakeep[3]),
	.din1(cfg_rdatakeep[4]),
	.din2(cfg_rdatakeep[5]),
	.din3(GND),
	.dout(poll_state_ns_s0_2_i_o8_1_0[2])
);
defparam poll_state_ns_s0_2_i_o8_1_0_2_.lut_function=16'h7F7F;
// @32:133
  LUT4 cfg_req_0_sqmuxa_1_0_0 (
	.din0(counter_block111_axb0),
	.din1(counter_block111_axb1),
	.din2(o_training_done),
	.din3(GND),
	.dout(cfg_req_0_sqmuxa_1_0)
);
defparam cfg_req_0_sqmuxa_1_0_0.lut_function=16'h0202;
// @32:112
  LUT4 poll_state_ns_s1_4_0_a4_0_0_0_0_ (
	.din0(cfg_rdatakeep[12]),
	.din1(cfg_rdatakeep[13]),
	.din2(cfg_rdatakeep[14]),
	.din3(cfg_rdatakeep[15]),
	.dout(poll_state95_20)
);
defparam poll_state_ns_s1_4_0_a4_0_0_0_0_.lut_function=16'h0001;
// @32:298
  LUT4 cfg_m1_0_a2_0 (
	.din0(cfg_ackkeep),
	.din1(cfg_rdatakeep[0]),
	.din2(cfg_rdatakeep[2]),
	.din3(GND),
	.dout(cfg_m1_0_a2_0_Z)
);
defparam cfg_m1_0_a2_0.lut_function=16'h8080;
// @32:112
  LUT4 poll_state_ns_s0_2_i_a8_2_1_2_ (
	.din0(cfg_rdatakeep[0]),
	.din1(cfg_rdatakeep[1]),
	.din2(cfg_rdatakeep[2]),
	.din3(GND),
	.dout(poll_state_ns_s0_2_i_a8_2_1[2])
);
defparam poll_state_ns_s0_2_i_a8_2_1_2_.lut_function=16'h0101;
// @32:298
  LUT4 N_221_i (
	.din0(cfg_ackkeep),
	.din1(o_training_done),
	.din2(GND),
	.din3(GND),
	.dout(N_221_i_0)
);
defparam N_221_i.lut_function=16'h2222;
  LUT6 o_cfg_rdata_10_5_28_ (
	.din0(rdata[92]),
	.din1(rdata[124]),
	.din2(rdata[220]),
	.din3(rdata[252]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[28])
);
defparam o_cfg_rdata_10_5_28_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_1_ (
	.din0(rdata[65]),
	.din1(rdata[97]),
	.din2(rdata[193]),
	.din3(rdata[225]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[1])
);
defparam o_cfg_rdata_10_5_1_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_14_ (
	.din0(rdata[78]),
	.din1(rdata[110]),
	.din2(rdata[206]),
	.din3(rdata[238]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[14])
);
defparam o_cfg_rdata_10_5_14_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_15_ (
	.din0(rdata[79]),
	.din1(rdata[111]),
	.din2(rdata[207]),
	.din3(rdata[239]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[15])
);
defparam o_cfg_rdata_10_5_15_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_7_ (
	.din0(rdata[7]),
	.din1(rdata[39]),
	.din2(rdata[135]),
	.din3(rdata[167]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[7])
);
defparam o_cfg_rdata_10_4_7_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_13_ (
	.din0(rdata[77]),
	.din1(rdata[109]),
	.din2(rdata[205]),
	.din3(rdata[237]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[13])
);
defparam o_cfg_rdata_10_5_13_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_25_ (
	.din0(rdata[89]),
	.din1(rdata[121]),
	.din2(rdata[217]),
	.din3(rdata[249]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[25])
);
defparam o_cfg_rdata_10_5_25_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_29_ (
	.din0(rdata[93]),
	.din1(rdata[125]),
	.din2(rdata[221]),
	.din3(rdata[253]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[29])
);
defparam o_cfg_rdata_10_5_29_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_24_ (
	.din0(rdata[88]),
	.din1(rdata[120]),
	.din2(rdata[216]),
	.din3(rdata[248]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[24])
);
defparam o_cfg_rdata_10_5_24_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_11_ (
	.din0(rdata[75]),
	.din1(rdata[107]),
	.din2(rdata[203]),
	.din3(rdata[235]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[11])
);
defparam o_cfg_rdata_10_5_11_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_24_ (
	.din0(rdata[24]),
	.din1(rdata[56]),
	.din2(rdata[152]),
	.din3(rdata[184]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[24])
);
defparam o_cfg_rdata_10_4_24_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_30_ (
	.din0(rdata[30]),
	.din1(rdata[62]),
	.din2(rdata[158]),
	.din3(rdata[190]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[30])
);
defparam o_cfg_rdata_10_4_30_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_5_ (
	.din0(rdata[5]),
	.din1(rdata[37]),
	.din2(rdata[133]),
	.din3(rdata[165]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[5])
);
defparam o_cfg_rdata_10_4_5_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_31_ (
	.din0(rdata[31]),
	.din1(rdata[63]),
	.din2(rdata[159]),
	.din3(rdata[191]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[31])
);
defparam o_cfg_rdata_10_4_31_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_29_ (
	.din0(rdata[29]),
	.din1(rdata[61]),
	.din2(rdata[157]),
	.din3(rdata[189]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[29])
);
defparam o_cfg_rdata_10_4_29_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_0_ (
	.din0(rdata[64]),
	.din1(rdata[96]),
	.din2(rdata[192]),
	.din3(rdata[224]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[0])
);
defparam o_cfg_rdata_10_5_0_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_9_ (
	.din0(rdata[73]),
	.din1(rdata[105]),
	.din2(rdata[201]),
	.din3(rdata[233]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[9])
);
defparam o_cfg_rdata_10_5_9_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_10_ (
	.din0(rdata[74]),
	.din1(rdata[106]),
	.din2(rdata[202]),
	.din3(rdata[234]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[10])
);
defparam o_cfg_rdata_10_5_10_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_12_ (
	.din0(rdata[76]),
	.din1(rdata[108]),
	.din2(rdata[204]),
	.din3(rdata[236]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[12])
);
defparam o_cfg_rdata_10_5_12_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_21_ (
	.din0(rdata[21]),
	.din1(rdata[53]),
	.din2(rdata[149]),
	.din3(rdata[181]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[21])
);
defparam o_cfg_rdata_10_4_21_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_22_ (
	.din0(rdata[22]),
	.din1(rdata[54]),
	.din2(rdata[150]),
	.din3(rdata[182]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[22])
);
defparam o_cfg_rdata_10_4_22_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_13_ (
	.din0(rdata[13]),
	.din1(rdata[45]),
	.din2(rdata[141]),
	.din3(rdata[173]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[13])
);
defparam o_cfg_rdata_10_4_13_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_14_ (
	.din0(rdata[14]),
	.din1(rdata[46]),
	.din2(rdata[142]),
	.din3(rdata[174]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[14])
);
defparam o_cfg_rdata_10_4_14_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_28_ (
	.din0(rdata[28]),
	.din1(rdata[60]),
	.din2(rdata[156]),
	.din3(rdata[188]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[28])
);
defparam o_cfg_rdata_10_4_28_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_17_ (
	.din0(rdata[17]),
	.din1(rdata[49]),
	.din2(rdata[145]),
	.din3(rdata[177]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[17])
);
defparam o_cfg_rdata_10_4_17_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_22_ (
	.din0(rdata[86]),
	.din1(rdata[118]),
	.din2(rdata[214]),
	.din3(rdata[246]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[22])
);
defparam o_cfg_rdata_10_5_22_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_23_ (
	.din0(rdata[87]),
	.din1(rdata[119]),
	.din2(rdata[215]),
	.din3(rdata[247]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[23])
);
defparam o_cfg_rdata_10_5_23_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_26_ (
	.din0(rdata[90]),
	.din1(rdata[122]),
	.din2(rdata[218]),
	.din3(rdata[250]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[26])
);
defparam o_cfg_rdata_10_5_26_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_27_ (
	.din0(rdata[91]),
	.din1(rdata[123]),
	.din2(rdata[219]),
	.din3(rdata[251]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[27])
);
defparam o_cfg_rdata_10_5_27_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_25_ (
	.din0(rdata[25]),
	.din1(rdata[57]),
	.din2(rdata[153]),
	.din3(rdata[185]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[25])
);
defparam o_cfg_rdata_10_4_25_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_26_ (
	.din0(rdata[26]),
	.din1(rdata[58]),
	.din2(rdata[154]),
	.din3(rdata[186]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[26])
);
defparam o_cfg_rdata_10_4_26_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_21_ (
	.din0(rdata[85]),
	.din1(rdata[117]),
	.din2(rdata[213]),
	.din3(rdata[245]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[21])
);
defparam o_cfg_rdata_10_5_21_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_3_ (
	.din0(rdata[3]),
	.din1(rdata[35]),
	.din2(rdata[131]),
	.din3(rdata[163]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[3])
);
defparam o_cfg_rdata_10_4_3_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_4_ (
	.din0(rdata[4]),
	.din1(rdata[36]),
	.din2(rdata[132]),
	.din3(rdata[164]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[4])
);
defparam o_cfg_rdata_10_4_4_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_6_ (
	.din0(rdata[6]),
	.din1(rdata[38]),
	.din2(rdata[134]),
	.din3(rdata[166]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[6])
);
defparam o_cfg_rdata_10_4_6_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_8_ (
	.din0(rdata[8]),
	.din1(rdata[40]),
	.din2(rdata[136]),
	.din3(rdata[168]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[8])
);
defparam o_cfg_rdata_10_4_8_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_23_ (
	.din0(rdata[23]),
	.din1(rdata[55]),
	.din2(rdata[151]),
	.din3(rdata[183]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[23])
);
defparam o_cfg_rdata_10_4_23_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_30_ (
	.din0(rdata[94]),
	.din1(rdata[126]),
	.din2(rdata[222]),
	.din3(rdata[254]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[30])
);
defparam o_cfg_rdata_10_5_30_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_4_ (
	.din0(rdata[68]),
	.din1(rdata[100]),
	.din2(rdata[196]),
	.din3(rdata[228]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[4])
);
defparam o_cfg_rdata_10_5_4_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_5_ (
	.din0(rdata[69]),
	.din1(rdata[101]),
	.din2(rdata[197]),
	.din3(rdata[229]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[5])
);
defparam o_cfg_rdata_10_5_5_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_15_ (
	.din0(rdata[15]),
	.din1(rdata[47]),
	.din2(rdata[143]),
	.din3(rdata[175]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[15])
);
defparam o_cfg_rdata_10_4_15_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_8_ (
	.din0(rdata[72]),
	.din1(rdata[104]),
	.din2(rdata[200]),
	.din3(rdata[232]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[8])
);
defparam o_cfg_rdata_10_5_8_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_18_ (
	.din0(rdata[18]),
	.din1(rdata[50]),
	.din2(rdata[146]),
	.din3(rdata[178]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[18])
);
defparam o_cfg_rdata_10_4_18_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_20_ (
	.din0(rdata[20]),
	.din1(rdata[52]),
	.din2(rdata[148]),
	.din3(rdata[180]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[20])
);
defparam o_cfg_rdata_10_4_20_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_9_ (
	.din0(rdata[9]),
	.din1(rdata[41]),
	.din2(rdata[137]),
	.din3(rdata[169]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[9])
);
defparam o_cfg_rdata_10_4_9_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_3_ (
	.din0(rdata[67]),
	.din1(rdata[99]),
	.din2(rdata[195]),
	.din3(rdata[227]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[3])
);
defparam o_cfg_rdata_10_5_3_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_17_ (
	.din0(rdata[81]),
	.din1(rdata[113]),
	.din2(rdata[209]),
	.din3(rdata[241]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[17])
);
defparam o_cfg_rdata_10_5_17_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_18_ (
	.din0(rdata[82]),
	.din1(rdata[114]),
	.din2(rdata[210]),
	.din3(rdata[242]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[18])
);
defparam o_cfg_rdata_10_5_18_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_19_ (
	.din0(rdata[83]),
	.din1(rdata[115]),
	.din2(rdata[211]),
	.din3(rdata[243]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[19])
);
defparam o_cfg_rdata_10_5_19_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_16_ (
	.din0(rdata[16]),
	.din1(rdata[48]),
	.din2(rdata[144]),
	.din3(rdata[176]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[16])
);
defparam o_cfg_rdata_10_4_16_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_16_ (
	.din0(rdata[80]),
	.din1(rdata[112]),
	.din2(rdata[208]),
	.din3(rdata[240]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[16])
);
defparam o_cfg_rdata_10_5_16_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_20_ (
	.din0(rdata[84]),
	.din1(rdata[116]),
	.din2(rdata[212]),
	.din3(rdata[244]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[20])
);
defparam o_cfg_rdata_10_5_20_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_2_ (
	.din0(rdata[2]),
	.din1(rdata[34]),
	.din2(rdata[130]),
	.din3(rdata[162]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[2])
);
defparam o_cfg_rdata_10_4_2_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_11_ (
	.din0(rdata[11]),
	.din1(rdata[43]),
	.din2(rdata[139]),
	.din3(rdata[171]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[11])
);
defparam o_cfg_rdata_10_4_11_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_7_ (
	.din0(rdata[71]),
	.din1(rdata[103]),
	.din2(rdata[199]),
	.din3(rdata[231]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[7])
);
defparam o_cfg_rdata_10_5_7_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_27_ (
	.din0(rdata[27]),
	.din1(rdata[59]),
	.din2(rdata[155]),
	.din3(rdata[187]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[27])
);
defparam o_cfg_rdata_10_4_27_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_31_ (
	.din0(rdata[95]),
	.din1(rdata[127]),
	.din2(rdata[223]),
	.din3(rdata[255]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[31])
);
defparam o_cfg_rdata_10_5_31_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_19_ (
	.din0(rdata[19]),
	.din1(rdata[51]),
	.din2(rdata[147]),
	.din3(rdata[179]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[19])
);
defparam o_cfg_rdata_10_4_19_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_1_ (
	.din0(rdata[1]),
	.din1(rdata[33]),
	.din2(rdata[129]),
	.din3(rdata[161]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[1])
);
defparam o_cfg_rdata_10_4_1_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_10_ (
	.din0(rdata[10]),
	.din1(rdata[42]),
	.din2(rdata[138]),
	.din3(rdata[170]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[10])
);
defparam o_cfg_rdata_10_4_10_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_6_ (
	.din0(rdata[70]),
	.din1(rdata[102]),
	.din2(rdata[198]),
	.din3(rdata[230]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[6])
);
defparam o_cfg_rdata_10_5_6_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_12_ (
	.din0(rdata[12]),
	.din1(rdata[44]),
	.din2(rdata[140]),
	.din3(rdata[172]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[12])
);
defparam o_cfg_rdata_10_4_12_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_5_2_ (
	.din0(rdata[66]),
	.din1(rdata[98]),
	.din2(rdata[194]),
	.din3(rdata[226]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_5[2])
);
defparam o_cfg_rdata_10_5_2_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 o_cfg_rdata_10_4_0_ (
	.din0(rdata[0]),
	.din1(rdata[32]),
	.din2(rdata[128]),
	.din3(rdata[160]),
	.din4(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.din5(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.dout(o_cfg_rdata_10_4[0])
);
defparam o_cfg_rdata_10_4_0_.lut_function=64'hFF00F0F0CCCCAAAA;
// @31:108
  LUT4 i_cfg_wdata_reg6 (
	.din0(cfg_req),
	.din1(req_dly_Z),
	.din2(GND),
	.din3(GND),
	.dout(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg6.lut_function=16'h2222;
// @31:114
  LUT4 i_cfg_rd_addr_reg16 (
	.din0(i_cfg_wr_rdn_reg_Z),
	.din1(req_dly_Z),
	.din2(GND),
	.din3(GND),
	.dout(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg16.lut_function=16'h4444;
// @31:112
  LUT4 i_cfg_wr_addr_reg16 (
	.din0(i_cfg_wr_rdn_reg_Z),
	.din1(req_dly_Z),
	.din2(GND),
	.din3(GND),
	.dout(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg16.lut_function=16'h2222;
// @32:379
  LUT4 N_80_i_0_o3 (
	.din0(cfg_ackkeep),
	.din1(o_training_done),
	.din2(GND),
	.din3(GND),
	.dout(N_221)
);
defparam N_80_i_0_o3.lut_function=16'hDDDD;
// @31:242
  LUT4 \un1_csr_cfg.awid_7  (
	.din0(awid[7]),
	.din1(bid[7]),
	.din2(GND),
	.din3(GND),
	.dout(awid_7)
);
defparam \un1_csr_cfg.awid_7 .lut_function=16'h6666;
// @31:193
  LUT4 cfg_state_srsts_s0_0_0_ (
	.din0(cfg_req),
	.din1(training_rstn_pipe_0),
	.din2(GND),
	.din3(GND),
	.dout(cfg_state_srsts_s0_0[0])
);
defparam cfg_state_srsts_s0_0_0_.lut_function=16'h8888;
  LUT6 cfg_wr_rdn_26_6_d_d (
	.din0(cfg_wr_rdn_26_4_d_d_0_Z),
	.din1(cfg_ackkeep),
	.din2(cfg_wr_rdn_26_sn_N_16),
	.din3(poll_state[0]),
	.din4(o_training_done),
	.din5(GND),
	.dout(cfg_wr_rdn_26_6_d_d_Z)
);
defparam cfg_wr_rdn_26_6_d_d.lut_function=64'hAAAAACAFAAAAACAF;
  LUT6 poll_state_ns_s0_2_i_a8_2_2_ (
	.din0(N_340),
	.din1(poll_state_ns_s0_2_i_a8_2_1[2]),
	.din2(poll_state[3]),
	.din3(poll_state[5]),
	.din4(N_136_25),
	.din5(GND),
	.dout(N_1171)
);
defparam poll_state_ns_s0_2_i_a8_2_2_.lut_function=64'h0880000008800000;
// @32:112
  LUT4 poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_3_ (
	.din0(N_2215),
	.din1(cfg_rdatakeep[28]),
	.din2(poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_2L1_Z),
	.din3(poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_3L3_Z),
	.dout(N_335)
);
defparam poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_3_.lut_function=16'h2000;
// @32:112
  LUT4 poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_3L3 (
	.din0(cfg_rdatakeep[24]),
	.din1(cfg_rdatakeep[25]),
	.din2(cfg_rdatakeep[26]),
	.din3(cfg_rdatakeep[27]),
	.dout(poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_3L3_Z)
);
defparam poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_3L3.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_2L1 (
	.din0(cfg_rdatakeep[16]),
	.din1(cfg_rdatakeep[17]),
	.din2(cfg_rdatakeep[18]),
	.din3(cfg_rdatakeep[19]),
	.dout(poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_2L1_Z)
);
defparam poll_state_ns_s1_1_i_a4_1_33_a2_2_a3_N_2L1.lut_function=16'h0001;
// @31:128
  LUT4 csr_cfg_wdata_13_0_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[0])
);
defparam csr_cfg_wdata_13_0_.lut_function=16'h0002;
// @31:128
  LUT4 csr_cfg_wdata_13_1_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[1])
);
defparam csr_cfg_wdata_13_1_.lut_function=16'h0002;
// @31:128
  LUT4 csr_cfg_wdata_13_3_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[3])
);
defparam csr_cfg_wdata_13_3_.lut_function=16'h0002;
// @31:128
  LUT4 csr_cfg_wdata_13_4_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[4])
);
defparam csr_cfg_wdata_13_4_.lut_function=16'h0002;
// @31:128
  LUT4 csr_cfg_wdata_13_5_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[5])
);
defparam csr_cfg_wdata_13_5_.lut_function=16'h0002;
// @31:128
  LUT4 csr_cfg_wdata_13_6_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[6])
);
defparam csr_cfg_wdata_13_6_.lut_function=16'h0002;
// @31:148
  LUT4 csr_cfg_wdata_13_128_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[128])
);
defparam csr_cfg_wdata_13_128_.lut_function=16'h0008;
// @31:148
  LUT4 csr_cfg_wdata_13_129_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[129])
);
defparam csr_cfg_wdata_13_129_.lut_function=16'h0008;
// @31:148
  LUT4 csr_cfg_wdata_13_131_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[131])
);
defparam csr_cfg_wdata_13_131_.lut_function=16'h0008;
// @31:148
  LUT4 csr_cfg_wdata_13_132_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[132])
);
defparam csr_cfg_wdata_13_132_.lut_function=16'h0008;
// @31:148
  LUT4 csr_cfg_wdata_13_133_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[133])
);
defparam csr_cfg_wdata_13_133_.lut_function=16'h0008;
// @31:148
  LUT4 csr_cfg_wdata_13_134_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[134])
);
defparam csr_cfg_wdata_13_134_.lut_function=16'h0008;
// @31:133
  LUT4 csr_cfg_wdata_13_32_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[32])
);
defparam csr_cfg_wdata_13_32_.lut_function=16'h0200;
// @31:133
  LUT4 csr_cfg_wdata_13_33_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[33])
);
defparam csr_cfg_wdata_13_33_.lut_function=16'h0200;
// @31:133
  LUT4 csr_cfg_wdata_13_35_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[35])
);
defparam csr_cfg_wdata_13_35_.lut_function=16'h0200;
// @31:133
  LUT4 csr_cfg_wdata_13_36_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[36])
);
defparam csr_cfg_wdata_13_36_.lut_function=16'h0200;
// @31:133
  LUT4 csr_cfg_wdata_13_37_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[37])
);
defparam csr_cfg_wdata_13_37_.lut_function=16'h0200;
// @31:133
  LUT4 csr_cfg_wdata_13_38_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[38])
);
defparam csr_cfg_wdata_13_38_.lut_function=16'h0200;
// @31:163
  LUT4 csr_cfg_wdata_13_224_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[224])
);
defparam csr_cfg_wdata_13_224_.lut_function=16'h8000;
// @31:163
  LUT4 csr_cfg_wdata_13_225_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[225])
);
defparam csr_cfg_wdata_13_225_.lut_function=16'h8000;
// @31:163
  LUT4 csr_cfg_wdata_13_227_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[227])
);
defparam csr_cfg_wdata_13_227_.lut_function=16'h8000;
// @31:163
  LUT4 csr_cfg_wdata_13_228_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[228])
);
defparam csr_cfg_wdata_13_228_.lut_function=16'h8000;
// @31:163
  LUT4 csr_cfg_wdata_13_229_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[229])
);
defparam csr_cfg_wdata_13_229_.lut_function=16'h8000;
// @31:163
  LUT4 csr_cfg_wdata_13_230_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[230])
);
defparam csr_cfg_wdata_13_230_.lut_function=16'h8000;
// @31:158
  LUT4 csr_cfg_wdata_13_192_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[192])
);
defparam csr_cfg_wdata_13_192_.lut_function=16'h0080;
// @31:158
  LUT4 csr_cfg_wdata_13_193_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[193])
);
defparam csr_cfg_wdata_13_193_.lut_function=16'h0080;
// @31:158
  LUT4 csr_cfg_wdata_13_195_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[195])
);
defparam csr_cfg_wdata_13_195_.lut_function=16'h0080;
// @31:158
  LUT4 csr_cfg_wdata_13_196_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[196])
);
defparam csr_cfg_wdata_13_196_.lut_function=16'h0080;
// @31:158
  LUT4 csr_cfg_wdata_13_197_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[197])
);
defparam csr_cfg_wdata_13_197_.lut_function=16'h0080;
// @31:158
  LUT4 csr_cfg_wdata_13_198_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[198])
);
defparam csr_cfg_wdata_13_198_.lut_function=16'h0080;
// @31:153
  LUT4 csr_cfg_wdata_13_160_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[160])
);
defparam csr_cfg_wdata_13_160_.lut_function=16'h0800;
// @31:153
  LUT4 csr_cfg_wdata_13_161_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[161])
);
defparam csr_cfg_wdata_13_161_.lut_function=16'h0800;
// @31:153
  LUT4 csr_cfg_wdata_13_163_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[163])
);
defparam csr_cfg_wdata_13_163_.lut_function=16'h0800;
// @31:153
  LUT4 csr_cfg_wdata_13_164_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[164])
);
defparam csr_cfg_wdata_13_164_.lut_function=16'h0800;
// @31:153
  LUT4 csr_cfg_wdata_13_165_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[165])
);
defparam csr_cfg_wdata_13_165_.lut_function=16'h0800;
// @31:153
  LUT4 csr_cfg_wdata_13_166_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[166])
);
defparam csr_cfg_wdata_13_166_.lut_function=16'h0800;
// @31:143
  LUT4 csr_cfg_wdata_13_96_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[96])
);
defparam csr_cfg_wdata_13_96_.lut_function=16'h2000;
// @31:143
  LUT4 csr_cfg_wdata_13_97_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[97])
);
defparam csr_cfg_wdata_13_97_.lut_function=16'h2000;
// @31:143
  LUT4 csr_cfg_wdata_13_99_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[99])
);
defparam csr_cfg_wdata_13_99_.lut_function=16'h2000;
// @31:143
  LUT4 csr_cfg_wdata_13_100_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[100])
);
defparam csr_cfg_wdata_13_100_.lut_function=16'h2000;
// @31:143
  LUT4 csr_cfg_wdata_13_101_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[101])
);
defparam csr_cfg_wdata_13_101_.lut_function=16'h2000;
// @31:143
  LUT4 csr_cfg_wdata_13_102_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[102])
);
defparam csr_cfg_wdata_13_102_.lut_function=16'h2000;
// @31:138
  LUT4 csr_cfg_wdata_13_64_ (
	.din0(i_cfg_wdata_reg[0]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[64])
);
defparam csr_cfg_wdata_13_64_.lut_function=16'h0020;
// @31:138
  LUT4 csr_cfg_wdata_13_65_ (
	.din0(i_cfg_wdata_reg[1]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[65])
);
defparam csr_cfg_wdata_13_65_.lut_function=16'h0020;
// @31:138
  LUT4 csr_cfg_wdata_13_67_ (
	.din0(i_cfg_wdata_reg[3]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[67])
);
defparam csr_cfg_wdata_13_67_.lut_function=16'h0020;
// @31:138
  LUT4 csr_cfg_wdata_13_68_ (
	.din0(i_cfg_wdata_reg[4]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[68])
);
defparam csr_cfg_wdata_13_68_.lut_function=16'h0020;
// @31:138
  LUT4 csr_cfg_wdata_13_69_ (
	.din0(i_cfg_wdata_reg[5]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[69])
);
defparam csr_cfg_wdata_13_69_.lut_function=16'h0020;
// @31:138
  LUT4 csr_cfg_wdata_13_70_ (
	.din0(i_cfg_wdata_reg[6]),
	.din1(i_cfg_wr_addr_reg1[4]),
	.din2(i_cfg_wr_addr_reg1[3]),
	.din3(i_cfg_wr_addr_reg1[2]),
	.dout(wdata[70])
);
defparam csr_cfg_wdata_13_70_.lut_function=16'h0020;
  LUT6 cfg_state_nss_m_0_0_ (
	.din0(cfg_req),
	.din1(N_306),
	.din2(cfg_state[0]),
	.din3(cfg_state[1]),
	.din4(o_cfg_ack6keep),
	.din5(GND),
	.dout(cfg_state_nss_0[0])
);
defparam cfg_state_nss_m_0_0_.lut_function=64'hA8A8A8F8A8A8A8F8;
// @32:112
  LUT4 cfg_rdatakeep_i_0_ (
	.din0(cfg_rdatakeep[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(cfg_rdatakeep_i_0_0)
);
defparam cfg_rdatakeep_i_0_.lut_function=16'h5555;
// @32:342
  LUT4 train_done_reg_6_0_0 (
	.din0(N_340),
	.din1(cfg_ackkeep),
	.din2(poll_state117_i_i_a2_1_a3_0_Z),
	.din3(o_training_done),
	.dout(train_done_reg_6)
);
defparam train_done_reg_6_0_0.lut_function=16'hFFB3;
  LUT6 train_done_reg_9_0_0 (
	.din0(N_341),
	.din1(cfg_ackkeep),
	.din2(cfg_rdatakeep[0]),
	.din3(cfg_rdatakeep[2]),
	.din4(o_training_done),
	.din5(GND),
	.dout(train_done_reg_9)
);
defparam train_done_reg_9_0_0.lut_function=64'h0000800000008000;
// @33:226
  LUT6 cfg_wdata_0_sqmuxa_2_i (
	.din0(N_340),
	.din1(cfg_ackkeep),
	.din2(cfg_rdatakeep[0]),
	.din3(cfg_rdatakeep[2]),
	.din4(m38_0_a2_16_a3_1_2_0),
	.din5(o_training_done),
	.dout(cfg_wdata_0_sqmuxa_2_i_0)
);
defparam cfg_wdata_0_sqmuxa_2_i.lut_function=64'hFFFFFFFF7FFFFFFF;
  LUT6 \csr_cfg.awvalid_ns_0  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(awready),
	.din3(awvalid),
	.din4(bready_0_sqmuxa),
	.din5(GND),
	.dout(N_5_ns)
);
defparam \csr_cfg.awvalid_ns_0 .lut_function=64'hFFFFDF00FFFFDF00;
  LUT6 \csr_cfg.wvalid_ns_0  (
	.din0(cfg_state[0]),
	.din1(cfg_state[1]),
	.din2(bready_0_sqmuxa),
	.din3(wready),
	.din4(wvalid),
	.din5(GND),
	.dout(N_4_ns)
);
defparam \csr_cfg.wvalid_ns_0 .lut_function=64'hFDFFF0F0FDFFF0F0;
// @32:345
  LUT6 poll_state117_i_i_a2_1_a3_0 (
	.din0(cfg_rdatakeep[0]),
	.din1(cfg_rdatakeep[1]),
	.din2(cfg_rdatakeep[2]),
	.din3(cfg_rdatakeep[6]),
	.din4(cfg_rdatakeep[7]),
	.din5(m69_e_25_0),
	.dout(poll_state117_i_i_a2_1_a3_0_Z)
);
defparam poll_state117_i_i_a2_1_a3_0.lut_function=64'h0000000400000000;
// @32:112
  LUT6 poll_state_ns_s1_4_0_0_0_ (
	.din0(N_239),
	.din1(cfg_ackkeep),
	.din2(poll_state[5]),
	.din3(poll_state_ns_s0_2_o_0),
	.din4(poll_state_ns_s1_2_o_0),
	.din5(poll_state_o[3]),
	.dout(poll_state_ns_s1_4_0_0[0])
);
defparam poll_state_ns_s1_4_0_0_0_.lut_function=64'h7373333373337333;
  LUT6 N_573_i (
	.din0(N_239),
	.din1(poll_state[5]),
	.din2(poll_state_ns_s0_2_o_0),
	.din3(poll_state_ns_s1_2_o_0),
	.din4(poll_state_o[3]),
	.din5(GND),
	.dout(N_573_i_0)
);
defparam N_573_i.lut_function=64'hBBFFBFBFBBFFBFBF;
// @31:193
  LUT6 \csr_cfg.rreadyc  (
	.din0(cfg_req),
	.din1(cfg_wr_rdn),
	.din2(cfg_state[0]),
	.din3(cfg_state[1]),
	.din4(aride),
	.din5(rready),
	.dout(rreadyc)
);
defparam \csr_cfg.rreadyc .lut_function=64'h0000FFFF00000002;
// @32:379
  LUT4 cfg_wdata_0_sqmuxa_1_0_a2_0_a2 (
	.din0(N_340),
	.din1(cfg_ackkeep),
	.din2(poll_state117_i_i_a2_1_a3_0_Z),
	.din3(o_training_done),
	.dout(cfg_wdata_0_sqmuxa_1)
);
defparam cfg_wdata_0_sqmuxa_1_0_a2_0_a2.lut_function=16'h0080;
// @32:298
  LUT6 train_done_reg_3_0_0 (
	.din0(N_303),
	.din1(N_341),
	.din2(cfg_ackkeep),
	.din3(cfg_rdatakeep[0]),
	.din4(cfg_rdatakeep[2]),
	.din5(o_training_done),
	.dout(train_done_reg_3)
);
defparam train_done_reg_3_0_0.lut_function=64'hAAAAAAAACA0A0A0A;
// @31:94
  DFFER i_cfg_wr_addr_reg1_6_ (
	.q(awaddr[6]),
	.d(cfg_addr_4),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_6_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_7_ (
	.q(awaddr[7]),
	.d(cfg_addr_5),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_7_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_8_ (
	.q(awaddr[8]),
	.d(cfg_addr_6),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_8_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_9_ (
	.q(awaddr[9]),
	.d(cfg_addr_7),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_9_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_10_ (
	.q(awaddr[10]),
	.d(cfg_addr_8),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_10_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_20_ (
	.q(awaddr[20]),
	.d(cfg_addr_18),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_20_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_21_ (
	.q(awaddr[21]),
	.d(cfg_addr_19),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_21_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_0_ (
	.q(i_cfg_wdata_reg[0]),
	.d(cfg_wdata[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_0_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_1_ (
	.q(i_cfg_wdata_reg[1]),
	.d(cfg_wdata[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_1_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_3_ (
	.q(i_cfg_wdata_reg[3]),
	.d(cfg_wdata[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_3_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_4_ (
	.q(i_cfg_wdata_reg[4]),
	.d(cfg_wdata[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_4_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_5_ (
	.q(i_cfg_wdata_reg[5]),
	.d(cfg_wdata[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_5_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wdata_reg_6_ (
	.q(i_cfg_wdata_reg[6]),
	.d(cfg_wdata[6]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wdata_reg6_Z)
);
defparam i_cfg_wdata_reg_6_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_20_ (
	.q(araddr[20]),
	.d(cfg_addr_18),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_20_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_21_ (
	.q(araddr[21]),
	.d(cfg_addr_19),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_21_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_9_ (
	.q(araddr[9]),
	.d(cfg_addr_7),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_9_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_10_ (
	.q(araddr[10]),
	.d(cfg_addr_8),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_10_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_2_ (
	.q(i_cfg_wr_addr_reg1[2]),
	.d(cfg_addr_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_2_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_3_ (
	.q(i_cfg_wr_addr_reg1[3]),
	.d(cfg_addr_1),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_3_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_4_ (
	.q(i_cfg_wr_addr_reg1[4]),
	.d(cfg_addr_2),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_4_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_5_ (
	.q(awaddr[5]),
	.d(cfg_addr_3),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_5_.sr_assertion="clocked";
// @31:193
  DFFER i_cfg_rd_addr_reg1_lsb_5bit_2_ (
	.q(i_cfg_rd_addr_reg1_lsb_5bit[2]),
	.d(araddr[2]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z)
);
defparam i_cfg_rd_addr_reg1_lsb_5bit_2_.sr_assertion="clocked";
// @31:193
  DFFER i_cfg_rd_addr_reg1_lsb_5bit_3_ (
	.q(i_cfg_rd_addr_reg1_lsb_5bit[3]),
	.d(araddr[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z)
);
defparam i_cfg_rd_addr_reg1_lsb_5bit_3_.sr_assertion="clocked";
// @31:193
  DFFER i_cfg_rd_addr_reg1_lsb_5bit_4_ (
	.q(i_cfg_rd_addr_reg1_lsb_5bit[4]),
	.d(araddr[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg1_lsb_5bit_1_sqmuxa_Z)
);
defparam i_cfg_rd_addr_reg1_lsb_5bit_4_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_2_ (
	.q(araddr[2]),
	.d(cfg_addr_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_2_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_3_ (
	.q(araddr[3]),
	.d(cfg_addr_1),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_3_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_4_ (
	.q(araddr[4]),
	.d(cfg_addr_2),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_4_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_5_ (
	.q(araddr[5]),
	.d(cfg_addr_3),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_5_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_6_ (
	.q(araddr[6]),
	.d(cfg_addr_4),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_6_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_7_ (
	.q(araddr[7]),
	.d(cfg_addr_5),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_7_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_8_ (
	.q(araddr[8]),
	.d(cfg_addr_6),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_8_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_18_ (
	.q(awaddr[18]),
	.d(cfg_addr_16),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_18_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_wr_addr_reg1_24_ (
	.q(awaddr[24]),
	.d(cfg_addr_22),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_wr_addr_reg16_Z)
);
defparam i_cfg_wr_addr_reg1_24_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_18_ (
	.q(araddr[18]),
	.d(cfg_addr_16),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_18_.sr_assertion="clocked";
// @31:94
  DFFER i_cfg_rd_addr_reg1_24_ (
	.q(araddr[24]),
	.d(cfg_addr_22),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(i_cfg_rd_addr_reg16_Z)
);
defparam i_cfg_rd_addr_reg1_24_.sr_assertion="clocked";
// @31:193
  DFFER \csr_cfg.bready  (
	.q(bready),
	.d(VCC),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(bready_0_sqmuxa)
);
defparam \csr_cfg.bready .sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_0_ (
	.q(awid[0]),
	.d(awid_s[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_0_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_1_ (
	.q(awid[1]),
	.d(awid_s[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_1_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_2_ (
	.q(awid[2]),
	.d(awid_s[2]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_2_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_3_ (
	.q(awid[3]),
	.d(awid_s[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_3_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_4_ (
	.q(awid[4]),
	.d(awid_s[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_4_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_5_ (
	.q(awid[5]),
	.d(awid_s[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_5_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_6_ (
	.q(awid[6]),
	.d(awid_s[6]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_6_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_awid_7_ (
	.q(awid[7]),
	.d(awid_s[7]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(awide)
);
defparam csr_cfg_awid_7_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_0_ (
	.q(arid[0]),
	.d(arid_s[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_0_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_1_ (
	.q(arid[1]),
	.d(arid_s[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_1_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_2_ (
	.q(arid[2]),
	.d(arid_s[2]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_2_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_3_ (
	.q(arid[3]),
	.d(arid_s[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_3_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_4_ (
	.q(arid[4]),
	.d(arid_s[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_4_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_5_ (
	.q(arid[5]),
	.d(arid_s[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_5_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_6_ (
	.q(arid[6]),
	.d(arid_s[6]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_6_.sr_assertion="clocked";
// @31:193
  DFFER csr_cfg_arid_7_ (
	.q(arid[7]),
	.d(arid_s[7]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(aride)
);
defparam csr_cfg_arid_7_.sr_assertion="clocked";
// @31:193
  DFFC \csr_cfg.arvalid  (
	.q(arvalid),
	.d(arvalidc),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  DFFC \csr_cfg.rready  (
	.q(rready),
	.d(rreadyc),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  DFFC o_cfg_ack (
	.q(cfg_ackkeep),
	.d(o_cfg_ack_4_Z),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:94
  DFFC i_cfg_wr_rdn_reg (
	.q(i_cfg_wr_rdn_reg_Z),
	.d(cfg_wr_rdn),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:94
  DFFC req_dly (
	.q(req_dly_Z),
	.d(cfg_req),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  DFF cfg_state_1_ (
	.q(cfg_state[1]),
	.d(cfg_state_nss[1]),
	.ck(i_training_clk)
);
// @31:193
  DFFE o_cfg_rdata_2_ (
	.q(cfg_rdatakeep[2]),
	.d(N_248),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_1_ (
	.q(cfg_rdatakeep[1]),
	.d(N_247),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_0_ (
	.q(cfg_rdatakeep[0]),
	.d(N_246),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_17_ (
	.q(cfg_rdatakeep[17]),
	.d(N_263),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_16_ (
	.q(cfg_rdatakeep[16]),
	.d(N_262),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_15_ (
	.q(cfg_rdatakeep[15]),
	.d(N_261),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_14_ (
	.q(cfg_rdatakeep[14]),
	.d(N_260),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_13_ (
	.q(cfg_rdatakeep[13]),
	.d(N_259),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_12_ (
	.q(cfg_rdatakeep[12]),
	.d(N_258),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_11_ (
	.q(cfg_rdatakeep[11]),
	.d(N_257),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_10_ (
	.q(cfg_rdatakeep[10]),
	.d(N_256),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_9_ (
	.q(cfg_rdatakeep[9]),
	.d(N_255),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_8_ (
	.q(cfg_rdatakeep[8]),
	.d(N_254),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_7_ (
	.q(cfg_rdatakeep[7]),
	.d(N_253),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_6_ (
	.q(cfg_rdatakeep[6]),
	.d(N_252),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_5_ (
	.q(cfg_rdatakeep[5]),
	.d(N_251),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_4_ (
	.q(cfg_rdatakeep[4]),
	.d(N_250),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_3_ (
	.q(cfg_rdatakeep[3]),
	.d(N_249),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_31_ (
	.q(cfg_rdatakeep[31]),
	.d(N_277),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_30_ (
	.q(cfg_rdatakeep[30]),
	.d(N_276),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_29_ (
	.q(cfg_rdatakeep[29]),
	.d(N_275),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_28_ (
	.q(cfg_rdatakeep[28]),
	.d(N_274),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_27_ (
	.q(cfg_rdatakeep[27]),
	.d(N_273),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_26_ (
	.q(cfg_rdatakeep[26]),
	.d(N_272),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_25_ (
	.q(cfg_rdatakeep[25]),
	.d(N_271),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_24_ (
	.q(cfg_rdatakeep[24]),
	.d(N_270),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_23_ (
	.q(cfg_rdatakeep[23]),
	.d(N_269),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_22_ (
	.q(cfg_rdatakeep[22]),
	.d(N_268),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_21_ (
	.q(cfg_rdatakeep[21]),
	.d(N_267),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_20_ (
	.q(cfg_rdatakeep[20]),
	.d(N_266),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_19_ (
	.q(cfg_rdatakeep[19]),
	.d(N_265),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFE o_cfg_rdata_18_ (
	.q(cfg_rdatakeep[18]),
	.d(N_264),
	.ck(i_training_clk),
	.ce(arid_1_sqmuxa)
);
// @31:193
  DFFC cfg_state_0_ (
	.q(cfg_state[0]),
	.d(cfg_state_nss_0[0]),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  DFFC \csr_cfg.wvalid_ns  (
	.q(wvalid),
	.d(N_4_ns),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  DFFC \csr_cfg.awvalid_ns  (
	.q(awvalid),
	.d(N_5_ns),
	.ck(i_training_clk),
	.cn(training_rstn_pipe_0)
);
// @31:193
  ALU8 csr_cfg_awid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(awid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(awid_cry_0_cout[0]),
	.s(awid_s[7:0])
);
// @31:193
  ALU8 csr_cfg_arid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(arid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(arid_cry_0_cout[0]),
	.s(arid_s[7:0])
);
// @31:69
  nap_slave_wrapper_Z3012570 i_axi_slave_wrapper_cfg (
	.bid(bid[7:0]),
	.rdata(rdata[255:0]),
	.rid(rid[7:0]),
	.wdata_0(wdata[0]),
	.wdata_1(wdata[1]),
	.wdata_3(wdata[3]),
	.wdata_4(wdata[4]),
	.wdata_5(wdata[5]),
	.wdata_6(wdata[6]),
	.wdata_32(wdata[32]),
	.wdata_33(wdata[33]),
	.wdata_35(wdata[35]),
	.wdata_36(wdata[36]),
	.wdata_37(wdata[37]),
	.wdata_38(wdata[38]),
	.wdata_64(wdata[64]),
	.wdata_65(wdata[65]),
	.wdata_67(wdata[67]),
	.wdata_68(wdata[68]),
	.wdata_69(wdata[69]),
	.wdata_70(wdata[70]),
	.wdata_96(wdata[96]),
	.wdata_97(wdata[97]),
	.wdata_99(wdata[99]),
	.wdata_100(wdata[100]),
	.wdata_101(wdata[101]),
	.wdata_102(wdata[102]),
	.wdata_128(wdata[128]),
	.wdata_129(wdata[129]),
	.wdata_131(wdata[131]),
	.wdata_132(wdata[132]),
	.wdata_133(wdata[133]),
	.wdata_134(wdata[134]),
	.wdata_160(wdata[160]),
	.wdata_161(wdata[161]),
	.wdata_163(wdata[163]),
	.wdata_164(wdata[164]),
	.wdata_165(wdata[165]),
	.wdata_166(wdata[166]),
	.wdata_192(wdata[192]),
	.wdata_193(wdata[193]),
	.wdata_195(wdata[195]),
	.wdata_196(wdata[196]),
	.wdata_197(wdata[197]),
	.wdata_198(wdata[198]),
	.wdata_224(wdata[224]),
	.wdata_225(wdata[225]),
	.wdata_227(wdata[227]),
	.wdata_228(wdata[228]),
	.wdata_229(wdata[229]),
	.wdata_230(wdata[230]),
	.awaddr_0(awaddr[5]),
	.awaddr_1(awaddr[6]),
	.awaddr_2(awaddr[7]),
	.awaddr_3(awaddr[8]),
	.awaddr_4(awaddr[9]),
	.awaddr_5(awaddr[10]),
	.awaddr_13(awaddr[18]),
	.awaddr_15(awaddr[20]),
	.awaddr_16(awaddr[21]),
	.awaddr_19(awaddr[24]),
	.awid(awid[7:0]),
	.araddr_0(araddr[2]),
	.araddr_1(araddr[3]),
	.araddr_2(araddr[4]),
	.araddr_3(araddr[5]),
	.araddr_4(araddr[6]),
	.araddr_5(araddr[7]),
	.araddr_6(araddr[8]),
	.araddr_7(araddr[9]),
	.araddr_8(araddr[10]),
	.araddr_16(araddr[18]),
	.araddr_18(araddr[20]),
	.araddr_19(araddr[21]),
	.araddr_22(araddr[24]),
	.arid(arid[7:0]),
	.training_rstn_pipe_0(training_rstn_pipe_0),
	.bvalid(bvalid),
	.bready(bready),
	.rvalid(rvalid),
	.rready(rready),
	.wdata55(wdata55),
	.wdata54(wdata54),
	.wdata53(wdata53),
	.wdata52(wdata52),
	.wdata51(wdata51),
	.wdata50(wdata50),
	.wdata49(wdata49),
	.wdata48(wdata48),
	.wvalid(wvalid),
	.wready(wready),
	.awvalid(awvalid),
	.awready(awready),
	.arvalid(arvalid),
	.arready(arready),
	.i_training_clk(i_training_clk)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* axi_nap_csr_master_ddr_28s_32s_256s_42s_32 */

module ddr4_training_polling_block (
  training_rstn_pipe_0,
  test_gen_count_dci,
  cfg_rdatakeep_0,
  poll_state_o_1_fast_0,
  cfg_addr_o_0,
  poll_state,
  poll_state_o_1,
  d_m2,
  cfg_wr_rdn_1z,
  i_training_clk,
  o_training_done,
  test_gen_count_dcie,
  written_valid,
  test_gen_count_dci10,
  start_dci_1,
  start_dci,
  un4_axi_wr_enable_dci,
  train_done_regkeep_o,
  start_axi_regkeep_o_2_rep1,
  cfg_addr_ret_0_1z,
  d_m5_0,
  poll_state_o_1_0_rep1,
  cfg_req_0_sqmuxa_1_o_0,
  d_N_6,
  d_m6_0_m2_0,
  cfg_req_0_sqmuxa_o_0,
  d_m4,
  cfg_ackkeep
)
;
input training_rstn_pipe_0 ;
input [12:0] test_gen_count_dci ;
output cfg_rdatakeep_0 ;
output poll_state_o_1_fast_0 ;
output cfg_addr_o_0 ;
output [5:2] poll_state ;
output [4:2] poll_state_o_1 ;
input d_m2 ;
output cfg_wr_rdn_1z ;
input i_training_clk ;
output o_training_done ;
output test_gen_count_dcie ;
input written_valid ;
output test_gen_count_dci10 ;
input start_dci_1 ;
input start_dci ;
output un4_axi_wr_enable_dci ;
output train_done_regkeep_o ;
output start_axi_regkeep_o_2_rep1 ;
output cfg_addr_ret_0_1z ;
input d_m5_0 ;
output poll_state_o_1_0_rep1 ;
output cfg_req_0_sqmuxa_1_o_0 ;
input d_N_6 ;
input d_m6_0_m2_0 ;
output cfg_req_0_sqmuxa_o_0 ;
input d_m4 ;
output cfg_ackkeep ;
wire training_rstn_pipe_0 ;
wire cfg_rdatakeep_0 ;
wire poll_state_o_1_fast_0 ;
wire cfg_addr_o_0 ;
wire d_m2 ;
wire cfg_wr_rdn_1z ;
wire i_training_clk ;
wire o_training_done ;
wire test_gen_count_dcie ;
wire written_valid ;
wire test_gen_count_dci10 ;
wire start_dci_1 ;
wire start_dci ;
wire un4_axi_wr_enable_dci ;
wire train_done_regkeep_o ;
wire start_axi_regkeep_o_2_rep1 ;
wire cfg_addr_ret_0_1z ;
wire d_m5_0 ;
wire poll_state_o_1_0_rep1 ;
wire cfg_req_0_sqmuxa_1_o_0 ;
wire d_N_6 ;
wire d_m6_0_m2_0 ;
wire cfg_req_0_sqmuxa_o_0 ;
wire d_m4 ;
wire cfg_ackkeep ;
wire [24:0] cfg_addr_o;
wire [5:0] poll_state_o_1_Z;
wire [0:0] cfg_addr_2;
wire [1:0] poll_state_Z;
wire [8:0] cfg_addr_0;
wire [5:0] poll_state_o_0;
wire [3:0] cfg_wdata_0;
wire [0:0] cfg_addr_1;
wire [2:2] cfg_addr_59_0_1;
wire [5:5] cfg_addr_59_0;
wire [7:2] cfg_addr_59_6_d;
wire [0:0] cfg_addr_3;
wire [6:0] cfg_wdata_o;
wire [1:0] cfg_wdata_1;
wire [6:0] cfg_wdata;
wire [31:1] cfg_rdatakeep;
wire [1:1] poll_state_ns_s0_4;
wire [5:5] poll_state_ns_s0_0;
wire [4:4] poll_state_ns_s0_1;
wire [2:2] cfg_addr_59_44_a0_0;
wire [24:1] cfg_addr;
wire [0:0] poll_state_ns_s0_5;
wire [2:2] poll_state_ns_s1_2_i_a4_1_1_3;
wire [2:2] poll_state_ns_s1_2_i_a4_1_3;
wire [8:8] cfg_addr_59_28_a0;
wire [8:8] cfg_addr_59_28_a1;
wire [8:8] cfg_addr_59_1;
wire [0:0] cfg_addr_59_4_a0_1;
wire [1:1] cfg_addr_59_16_a0_0;
wire [8:8] cfg_addr_59_28_a2_1;
wire [0:0] train_done_reg_Z;
wire [2:2] poll_state_ns_s1_2_i_a4_1_0_3;
wire [2:2] poll_state_ns_s1_2_i_a4_1_0_4;
wire [9:9] cfg_addr_4;
wire [5:0] poll_state_o_1_fast;
wire [8:8] cfg_addr_59_28_a3;
wire [3:3] poll_state_ns_s0_2_o;
wire [3:3] poll_state_ns_s1_2_o;
wire [5:0] poll_state_o;
wire [4:4] poll_state_ns_s0_1_o;
wire [4:4] poll_state_ns_s1_1_o;
wire [10:10] cfg_addr_50;
wire [17:11] poll_state_d_o;
wire [2:2] poll_state_ns_s1_2_i_a4_1_0_1;
wire [1:1] poll_state_ns_s0_4_o;
wire [0:0] poll_state_ns_s0_5_o;
wire [1:1] poll_state_ns_s1_4_o;
wire [0:0] poll_state_ns_s1_5_o;
wire [2:2] poll_state_ns_s0_3_o;
wire [2:2] poll_state_ns_s1_3_o;
wire [5:5] poll_state_ns_s0_0_o;
wire [5:5] poll_state_ns_s1_0_o;
wire [0:0] cfg_rdatakeep_o;
wire [5:0] counter_block1_s;
wire [27:27] poll_state_d_1;
wire [0:0] cfg_rdatakeep_i_0;
wire [3:3] poll_state_ns_s0_2;
wire [0:0] poll_state_ns_s1_5;
wire N_50 ;
wire N_2263 ;
wire cfg_addr_59_sn_N_24 ;
wire start_axi_regkeep_o_2 ;
wire N_291 ;
wire N_341 ;
wire m75_i_0_1 ;
wire m75_i_0_a2_1_0 ;
wire N_69_i_0 ;
wire N_1469 ;
wire N_1595 ;
wire N_1730 ;
wire GND ;
wire N_1470 ;
wire N_1596 ;
wire N_1722 ;
wire N_2777_mux ;
wire N_1463 ;
wire N_1589 ;
wire N_1652 ;
wire N_1715 ;
wire N_2242 ;
wire N_2250 ;
wire N_2259 ;
wire m31_N_8 ;
wire m31_N_14 ;
wire N_1601 ;
wire N_1655 ;
wire N_1718 ;
wire N_1465 ;
wire N_1654 ;
wire N_1717 ;
wire N_1467 ;
wire N_1593 ;
wire N_1728 ;
wire N_1468 ;
wire N_1594 ;
wire N_1657 ;
wire N_1380 ;
wire N_1461 ;
wire N_1189 ;
wire N_1195 ;
wire N_1203 ;
wire cfg_addr_59_sn_i3_mux ;
wire N_1379 ;
wire N_1460 ;
wire N_1182 ;
wire N_1184 ;
wire N_1180_i_0 ;
wire N_1281 ;
wire cfg_req_0_sqmuxa_i_o ;
wire cfg_wdata_34_sn_N_10 ;
wire cfg_wdata_34_sn_N_21 ;
wire start_axi_regkeep_o ;
wire N_1282 ;
wire cfg_req_0_sqmuxa_o ;
wire N_1283 ;
wire N_1284 ;
wire N_1786 ;
wire N_1808 ;
wire N_1844 ;
wire N_1526 ;
wire N_2757 ;
wire cfg_wdata_0_sqmuxa_1_o_0 ;
wire N_1394 ;
wire N_1457 ;
wire N_1493 ;
wire N_2765_mux ;
wire N_340 ;
wire m38_m7_0_a2_3 ;
wire counter_block111_axb0 ;
wire counter_block111_axb1 ;
wire counter_block111_axb2 ;
wire counter_block111_axb3 ;
wire counter_block111_axb4 ;
wire counter_block111_axb5 ;
wire counter_block111_c6_Z ;
wire N_2516 ;
wire N_69 ;
wire m69_e ;
wire m38_0_a2_16_a2_1 ;
wire m38_0_a2_16_a3_1_2_0 ;
wire m69_e_25_0 ;
wire N_1471 ;
wire N_1597 ;
wire N_1723 ;
wire N_2778_mux ;
wire N_1192 ;
wire cfg_addr_59_sn_N_20_mux ;
wire cfg_addr_59_sn_N_21_mux_1 ;
wire N_1532 ;
wire N_1684 ;
wire N_1711 ;
wire N_1492 ;
wire N_1519 ;
wire N_1582 ;
wire poll_state_o_1_1_rep2 ;
wire m75_i_0_1310 ;
wire m75_i_0_a2_0_0 ;
wire N_303 ;
wire N_62_mux ;
wire N_2232 ;
wire N_2248 ;
wire i10_mux ;
wire N_1464 ;
wire N_1590 ;
wire N_1653 ;
wire N_1716 ;
wire N_12_0 ;
wire N_2240 ;
wire i10_mux_0 ;
wire m40_0_s_Z ;
wire N_39_0 ;
wire N_92_mux ;
wire N_1472 ;
wire N_1481 ;
wire poll_state_o_1_1_rep1 ;
wire poll_state_o_1_5_rep2 ;
wire start_axi_regkeep_o_2_rep2 ;
wire N_1456 ;
wire N_1474 ;
wire N_91_mux ;
wire N_19 ;
wire N_1355 ;
wire N_1382 ;
wire N_1418 ;
wire N_2757_mux ;
wire N_1494 ;
wire N_1521 ;
wire N_2766_mux ;
wire N_2771_mux ;
wire N_1495 ;
wire N_1522 ;
wire N_2767_mux ;
wire N_2772_mux ;
wire N_1353 ;
wire N_1443 ;
wire N_1614 ;
wire N_1625 ;
wire N_1706 ;
wire N_1358 ;
wire N_1367 ;
wire N_1376 ;
wire poll_state_o_1_5_rep1 ;
wire N_1371 ;
wire N_1352 ;
wire N_1478 ;
wire m31_m2_Z ;
wire N_136_25 ;
wire m69_e_0_3 ;
wire m69_e_0_4 ;
wire m69_e_1_0 ;
wire m32_e_0_0_3 ;
wire m32_e_1_0_1 ;
wire m32_e_1_0_2 ;
wire m32_e_2 ;
wire N_1439 ;
wire N_1610 ;
wire N_1673 ;
wire N_1700 ;
wire N_1790 ;
wire N_1840 ;
wire N_2776_mux ;
wire N_2779_mux ;
wire N_1363 ;
wire N_1390 ;
wire N_1426 ;
wire N_2762_mux ;
wire N_1359 ;
wire N_1386 ;
wire N_1422 ;
wire N_2759_mux ;
wire N_1629 ;
wire N_1683 ;
wire N_2774_mux ;
wire cfg_addr_59_43_2_Z ;
wire N_2775_mux ;
wire train_done_reg_reset_reg_net ;
wire N_1115_i_0 ;
wire N_1265 ;
wire N_1269 ;
wire N_1267 ;
wire N_1271 ;
wire cfg_wdata_0_sqmuxa_2_o ;
wire cfg_wdata_0_sqmuxa_1_o ;
wire cfg_req_0_sqmuxa_1_o ;
wire N_1798 ;
wire N_2780 ;
wire cfg_ackkeep_o_0 ;
wire un1_cfg_rdata_1_o ;
wire N_1618 ;
wire N_2773_mux ;
wire N_1537 ;
wire N_1564 ;
wire N_1424 ;
wire cfg_wdata_0_sqmuxa_2_o_0 ;
wire N_1675 ;
wire poll_state95_20 ;
wire m38_m7_0_a2_1 ;
wire N_1411 ;
wire N_1429 ;
wire N_1438 ;
wire N_1403 ;
wire N_1430 ;
wire N_1407 ;
wire N_1434 ;
wire cfg_addr_59_sn_N_3 ;
wire poll_state_o_1_0_rep2 ;
wire start_axi_regkeep_o_2_fast ;
wire N_1772 ;
wire N_1774 ;
wire N_1788 ;
wire cfg_wdata_34_9_1_Z ;
wire i15_mux ;
wire cfg_wdata_ret_0_Z ;
wire N_1266 ;
wire m55_Z ;
wire cfg_wdata_0_sqmuxa_o ;
wire N_1262 ;
wire N_1270 ;
wire N_1259 ;
wire N_1260 ;
wire N_1272 ;
wire cfg_ackkeep_o ;
wire cfg_req_0_sqmuxa_i_o_0 ;
wire N_1560 ;
wire N_1497 ;
wire N_1607 ;
wire N_1581 ;
wire N_1387 ;
wire N_1356 ;
wire N_1392 ;
wire un4_axi_wr_enable_dci_0 ;
wire un4_axi_wr_enable_dci_2 ;
wire cfg_wdata_0_sqmuxa_2_i_o ;
wire N_2262 ;
wire poll_state_1_o ;
wire N_1514 ;
wire cfg_wr_rdn297_o ;
wire train_done_reg_3_o ;
wire train_done_reg_6_o ;
wire train_done_reg_9_o ;
wire m32_e_7 ;
wire m32_e_0_0 ;
wire m69_e_1 ;
wire N_1635 ;
wire N_1663 ;
wire N_1608 ;
wire N_1473 ;
wire N_1360 ;
wire N_2760_mux ;
wire N_2215 ;
wire cfg_addr_59_35_0_2_Z ;
wire cfg_wdata_reset_reg_net ;
wire cfg_addr_reset_reg_net ;
wire poll_state_ns_s1_2_i_a4_1_1_3_N_2L1 ;
wire o_training_done_i_0 ;
wire train_done_regkeep_i_0 ;
wire N_303_l_Z ;
wire N_221_l_Z ;
wire start_axi_reg_4_0_315 ;
wire N_1109_i_0 ;
wire un1_poll_state_13_0 ;
wire N_461_i_0 ;
wire N_305_i_0 ;
wire N_458_i_0 ;
wire N_221 ;
wire cfg_wr_rdn_26 ;
wire N_573_i_0 ;
wire VCC ;
wire train_done_reg_3 ;
wire cfg_req_0_sqmuxa_1 ;
wire N_221_i_0 ;
wire cfg_wdata_0_sqmuxa_1 ;
wire cfg_wdata_0_sqmuxa_2 ;
wire N_1129_i_0 ;
wire N_1121_i_0 ;
wire un1_poll_state_10_0_a6 ;
wire cfg_req_Z ;
wire cfg_req_7 ;
wire train_done_reg_6 ;
wire train_done_reg_9 ;
wire cfg_wdata_0_sqmuxa_2_i_0 ;
wire N_8_0 ;
wire N_24_0 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_26_0 ;
wire N_46_0 ;
wire N_45_0 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_42_0 ;
wire N_41_0 ;
wire N_5_5 ;
wire N_5_4 ;
wire N_5_3 ;
wire N_5_2 ;
wire N_5_1 ;
wire N_5_0 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19_0 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_10734 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @33:226
  LUT6 N_60_i (
	.din0(N_50),
	.din1(N_2263),
	.din2(cfg_addr_59_sn_N_24),
	.din3(cfg_addr_o[24]),
	.din4(poll_state_o_1_Z[0]),
	.din5(start_axi_regkeep_o_2),
	.dout(cfg_addr_2[0])
);
defparam N_60_i.lut_function=64'h3FA0FFA030A0F0A0;
// @33:226
  LUT6 poll_state_ns_s1_3_1__N_69_i (
	.din0(N_291),
	.din1(N_341),
	.din2(cfg_ackkeep),
	.din3(poll_state_Z[0]),
	.din4(m75_i_0_1),
	.din5(m75_i_0_a2_1_0),
	.dout(N_69_i_0)
);
defparam poll_state_ns_s1_3_1__N_69_i.lut_function=64'h0000155500005555;
  LUT6 cfg_addr_59_44_6_ (
	.din0(N_1469),
	.din1(N_1595),
	.din2(N_1730),
	.din3(poll_state_o_1[2]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(cfg_addr_0[6])
);
defparam cfg_addr_59_44_6_.lut_function=64'hF0F0CCAAF0F0CCAA;
  LUT6 cfg_addr_59_44_7_ (
	.din0(N_1470),
	.din1(N_1596),
	.din2(N_1722),
	.din3(N_2777_mux),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr_0[7])
);
defparam cfg_addr_59_44_7_.lut_function=64'hF0F0FF00CCCCAAAA;
  LUT6 cfg_addr_59_44_0_ (
	.din0(N_1463),
	.din1(N_1589),
	.din2(N_1652),
	.din3(N_1715),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr_0[0])
);
defparam cfg_addr_59_44_0_.lut_function=64'hFF00F0F0CCCCAAAA;
// @33:226
  LUT4 N_2251_i (
	.din0(N_2242),
	.din1(N_2250),
	.din2(poll_state_o_0[1]),
	.din3(GND),
	.dout(cfg_wdata_0[0])
);
defparam N_2251_i.lut_function=16'h3535;
// @33:226
  LUT6 m43_0 (
	.din0(N_2259),
	.din1(cfg_addr_59_sn_N_24),
	.din2(cfg_addr_o[21]),
	.din3(m31_N_8),
	.din4(m31_N_14),
	.din5(start_axi_regkeep_o_2),
	.dout(cfg_addr_0[1])
);
defparam m43_0.lut_function=64'h7C7C7C704C4C4C40;
// @33:226
  LUT6 m44_0 (
	.din0(N_2259),
	.din1(cfg_addr_59_sn_N_24),
	.din2(cfg_addr_o[20]),
	.din3(m31_N_8),
	.din4(m31_N_14),
	.din5(start_axi_regkeep_o_2),
	.dout(cfg_addr_1[0])
);
defparam m44_0.lut_function=64'h7C7C7C704C4C4C40;
  LUT6 cfg_addr_59_44_3_ (
	.din0(N_1601),
	.din1(N_1655),
	.din2(N_1718),
	.din3(poll_state_o_1[2]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(cfg_addr_0[3])
);
defparam cfg_addr_59_44_3_.lut_function=64'hF0CCAAAAF0CCAAAA;
  LUT6 cfg_addr_59_0_2_ (
	.din0(N_1465),
	.din1(N_1654),
	.din2(N_1717),
	.din3(cfg_addr_59_0_1[2]),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr_0[2])
);
defparam cfg_addr_59_0_2_.lut_function=64'hF000CC00FF00AA00;
  LUT6 cfg_addr_59_44_4_ (
	.din0(N_1467),
	.din1(N_1593),
	.din2(N_1728),
	.din3(poll_state_o_1[2]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(cfg_addr_0[4])
);
defparam cfg_addr_59_44_4_.lut_function=64'hF0F0CCAAF0F0CCAA;
  LUT6 cfg_addr_59_5_ (
	.din0(N_1468),
	.din1(N_1594),
	.din2(N_1657),
	.din3(cfg_addr_59_0[5]),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr_0[5])
);
defparam cfg_addr_59_5_.lut_function=64'hFF00F000CC00AA00;
  LUT6 cfg_addr_59_14_5_ (
	.din0(cfg_addr_59_6_d[7]),
	.din1(N_1380),
	.din2(N_1461),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_Z[5]),
	.dout(N_1470)
);
defparam cfg_addr_59_14_5_.lut_function=64'hF0F0CCAAF0F0AAAA;
// @32:127
  LUT6 cfg_addr_59_u_18_ (
	.din0(N_1189),
	.din1(N_1195),
	.din2(N_1203),
	.din3(cfg_addr_59_sn_i3_mux),
	.din4(poll_state_o_1_Z[0]),
	.din5(poll_state_o_1_Z[5]),
	.dout(cfg_addr_3[0])
);
defparam cfg_addr_59_u_18_.lut_function=64'hF0F0F0F0AAF0CCF0;
  LUT6 cfg_addr_59_14_4_ (
	.din0(cfg_addr_59_6_d[6]),
	.din1(N_1379),
	.din2(N_1460),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_Z[5]),
	.dout(N_1469)
);
defparam cfg_addr_59_14_4_.lut_function=64'hF0F0CCAAF0F0AAAA;
// @33:226
  LUT6 poll_state_ns_s0_5__N_1180_i (
	.din0(N_1182),
	.din1(N_1184),
	.din2(poll_state_Z[0]),
	.din3(poll_state_Z[1]),
	.din4(poll_state[3]),
	.din5(poll_state[5]),
	.dout(N_1180_i_0)
);
defparam poll_state_ns_s0_5__N_1180_i.lut_function=64'h1011111111111111;
  LUT6 cfg_wdata_34_0_ (
	.din0(N_1281),
	.din1(cfg_req_0_sqmuxa_i_o),
	.din2(cfg_wdata_34_sn_N_10),
	.din3(cfg_wdata_34_sn_N_21),
	.din4(cfg_wdata_o[3]),
	.din5(start_axi_regkeep_o),
	.dout(cfg_wdata_1[0])
);
defparam cfg_wdata_34_0_.lut_function=64'hAACFAA00AAC0AA00;
  LUT6 cfg_wdata_34_1_ (
	.din0(N_1282),
	.din1(cfg_req_0_sqmuxa_o),
	.din2(cfg_wdata_34_sn_N_10),
	.din3(cfg_wdata_34_sn_N_21),
	.din4(cfg_wdata_o[4]),
	.din5(start_axi_regkeep_o),
	.dout(cfg_wdata_1[1])
);
defparam cfg_wdata_34_1_.lut_function=64'hAA3FAA00AA30AA00;
  LUT6 cfg_wdata_34_2_ (
	.din0(N_1283),
	.din1(cfg_req_0_sqmuxa_o),
	.din2(cfg_wdata_34_sn_N_10),
	.din3(cfg_wdata_34_sn_N_21),
	.din4(cfg_wdata_o[5]),
	.din5(start_axi_regkeep_o),
	.dout(cfg_wdata[2])
);
defparam cfg_wdata_34_2_.lut_function=64'hAA3FAA00AA30AA00;
  LUT6 cfg_wdata_34_3_ (
	.din0(N_1284),
	.din1(cfg_req_0_sqmuxa_o),
	.din2(cfg_wdata_34_sn_N_10),
	.din3(cfg_wdata_34_sn_N_21),
	.din4(cfg_wdata_o[6]),
	.din5(start_axi_regkeep_o),
	.dout(cfg_wdata_0[3])
);
defparam cfg_wdata_34_3_.lut_function=64'hAA3FAA00AA30AA00;
  LUT6 cfg_wdata_34_39_1_ (
	.din0(N_1786),
	.din1(N_1808),
	.din2(N_1844),
	.din3(poll_state_o_0[1]),
	.din4(poll_state_o_0[2]),
	.din5(GND),
	.dout(cfg_wdata_0[1])
);
defparam cfg_wdata_34_39_1_.lut_function=64'hF0CCF0AAF0CCF0AA;
  LUT6 cfg_addr_59_28_0_ (
	.din0(N_1526),
	.din1(N_2757),
	.din2(cfg_addr_o[2]),
	.din3(cfg_wdata_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1589)
);
defparam cfg_addr_59_28_0_.lut_function=64'h30F0AAAA00C0AAAA;
  LUT6 cfg_addr_59_29_3_ (
	.din0(N_1394),
	.din1(N_1457),
	.din2(N_1493),
	.din3(N_2765_mux),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[3]),
	.dout(N_1601)
);
defparam cfg_addr_59_29_3_.lut_function=64'hFF00CCCCF0F0AAAA;
// @32:112
  LUT6 poll_state_ns_s0_3_1__m38_1 (
	.din0(d_m4),
	.din1(N_340),
	.din2(cfg_ackkeep),
	.din3(cfg_rdatakeep[2]),
	.din4(poll_state_Z[0]),
	.din5(m38_m7_0_a2_3),
	.dout(poll_state_ns_s0_4[1])
);
defparam poll_state_ns_s0_3_1__m38_1.lut_function=64'h20EC00CCA0A00000;
// @32:88
  LUT6 counter_block111_c6 (
	.din0(counter_block111_axb0),
	.din1(counter_block111_axb1),
	.din2(counter_block111_axb2),
	.din3(counter_block111_axb3),
	.din4(counter_block111_axb4),
	.din5(counter_block111_axb5),
	.dout(counter_block111_c6_Z)
);
defparam counter_block111_c6.lut_function=64'h7FFFFFFFFFFFFFFF;
// @32:112
  LUT6 poll_state_ns_s0_5__m37 (
	.din0(N_2516),
	.din1(cfg_ackkeep),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(N_69),
	.dout(poll_state_ns_s0_0[5])
);
defparam poll_state_ns_s0_5__m37.lut_function=64'h4000040040000000;
// @32:112
  LUT6 poll_state_ns_s1_3_1__m75_i_0_a2 (
	.din0(cfg_ackkeep),
	.din1(poll_state_Z[0]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(m69_e),
	.dout(N_291)
);
defparam poll_state_ns_s1_3_1__m75_i_0_a2.lut_function=64'h8000008088000088;
// @32:112
  LUT6 poll_state_ns_s0_0_4__m38_0_a2_16_a2 (
	.din0(N_340),
	.din1(cfg_ackkeep),
	.din2(poll_state_Z[0]),
	.din3(m38_0_a2_16_a2_1),
	.din4(m38_0_a2_16_a3_1_2_0),
	.din5(m69_e_25_0),
	.dout(poll_state_ns_s0_1[4])
);
defparam poll_state_ns_s0_0_4__m38_0_a2_16_a2.lut_function=64'h8000000000000000;
  LUT6 cfg_addr_59_44_8_ (
	.din0(N_1471),
	.din1(N_1597),
	.din2(N_1723),
	.din3(N_2778_mux),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr_0[8])
);
defparam cfg_addr_59_44_8_.lut_function=64'hF0F0FF00CCCCAAAA;
// @32:127
  LUT6 cfg_addr_59_5_18_ (
	.din0(N_1192),
	.din1(cfg_addr_59_sn_N_20_mux),
	.din2(cfg_addr_59_sn_N_21_mux_1),
	.din3(cfg_addr_o[18]),
	.din4(cfg_req_0_sqmuxa_o_0),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1203)
);
defparam cfg_addr_59_5_18_.lut_function=64'hBBB8BB88B8B8B888;
  LUT6 cfg_addr_59_28_6_ (
	.din0(N_1532),
	.din1(N_2757),
	.din2(cfg_addr_o_0),
	.din3(cfg_wdata_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1595)
);
defparam cfg_addr_59_28_6_.lut_function=64'h30F0AAAA00C0AAAA;
  LUT6 cfg_addr_59_0_5_ (
	.din0(N_1684),
	.din1(N_1711),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1[3]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(cfg_addr_59_0[5])
);
defparam cfg_addr_59_0_5_.lut_function=64'hCFAFFFFFCFAFFFFF;
  LUT6 cfg_addr_59_0_1_2_ (
	.din0(N_1492),
	.din1(N_1519),
	.din2(N_1582),
	.din3(cfg_addr_59_44_a0_0[2]),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_1_rep2),
	.dout(cfg_addr_59_0_1[2])
);
defparam cfg_addr_59_0_1_2_.lut_function=64'hF0FFCCFFF0FFAAFF;
// @32:112
  LUT6 poll_state_ns_s1_3_1__m75_i_0_1 (
	.din0(m75_i_0_1310),
	.din1(poll_state[2]),
	.din2(poll_state[4]),
	.din3(poll_state[5]),
	.din4(m75_i_0_a2_0_0),
	.din5(N_303),
	.dout(m75_i_0_1)
);
defparam poll_state_ns_s1_3_1__m75_i_0_1.lut_function=64'hFAFFFAAAFABFFAAA;
// @33:226
  LUT6 m40 (
	.din0(N_62_mux),
	.din1(N_2232),
	.din2(N_2248),
	.din3(i10_mux),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_2250)
);
defparam m40.lut_function=64'hAAAAF0F0FF00CCCC;
  LUT6 cfg_addr_59_44_1_ (
	.din0(N_1464),
	.din1(N_1590),
	.din2(N_1653),
	.din3(N_1716),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[4]),
	.dout(cfg_addr[1])
);
defparam cfg_addr_59_44_1_.lut_function=64'hFF00F0F0CCCCAAAA;
// @33:226
  LUT6 m27 (
	.din0(N_12_0),
	.din1(N_2232),
	.din2(N_2240),
	.din3(i10_mux_0),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_2242)
);
defparam m27.lut_function=64'hF0F0FF00CCCCAAAA;
// @32:112
  LUT6 cfg_wdata_34_sn_m16 (
	.din0(poll_state_o_0[0]),
	.din1(poll_state_o_0[1]),
	.din2(poll_state_o_0[2]),
	.din3(poll_state_o_0[3]),
	.din4(poll_state_o_0[4]),
	.din5(poll_state_o_0[5]),
	.dout(cfg_wdata_34_sn_N_21)
);
defparam cfg_wdata_34_sn_m16.lut_function=64'h1100000019802899;
// @33:226
  LUT6 m41_0 (
	.din0(m40_0_s_Z),
	.din1(N_39_0),
	.din2(N_92_mux),
	.din3(cfg_req_0_sqmuxa_o_0),
	.din4(poll_state_o_1_Z[0]),
	.din5(poll_state_o_1[3]),
	.dout(N_2259)
);
defparam m41_0.lut_function=64'hDD880000D8D80000;
  LUT6 cfg_addr_59_21_0_ (
	.din0(N_1472),
	.din1(N_1481),
	.din2(cfg_addr_o[2]),
	.din3(poll_state_o_1_1_rep1),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1526)
);
defparam cfg_addr_59_21_0_.lut_function=64'hF0CCAAAA00CCAAAA;
  LUT6 cfg_addr_59_14_1_ (
	.din0(cfg_addr_59_6_d[2]),
	.din1(N_1456),
	.din2(N_1474),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_Z[5]),
	.dout(N_1465)
);
defparam cfg_addr_59_14_1_.lut_function=64'hCCCCAAAACCCCF0AA;
  LUT6 m49_m12_0 (
	.din0(d_m6_0_m2_0),
	.din1(N_91_mux),
	.din2(m31_N_14),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_50)
);
defparam m49_m12_0.lut_function=64'hF0FAF3FAF0FAF3FA;
// @32:127
  LUT6 cfg_addr_59_sn_m23 (
	.din0(poll_state_o_1_Z[0]),
	.din1(poll_state_o_1[2]),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1[4]),
	.din4(poll_state_o_1_Z[5]),
	.din5(poll_state_o_1_1_rep2),
	.dout(cfg_addr_59_sn_N_24)
);
defparam cfg_addr_59_sn_m23.lut_function=64'h0A200FFF2A402FFD;
// @32:112
  LUT6 poll_state_ns_s0_4_0__m12 (
	.din0(poll_state_Z[1]),
	.din1(poll_state[2]),
	.din2(poll_state[3]),
	.din3(poll_state[4]),
	.din4(poll_state[5]),
	.din5(N_19),
	.dout(poll_state_ns_s0_5[0])
);
defparam poll_state_ns_s0_4_0__m12.lut_function=64'h007FFFFF007FFFFE;
// @32:112
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_2_ (
	.din0(cfg_rdatakeep[1]),
	.din1(cfg_rdatakeep[28]),
	.din2(cfg_rdatakeep[29]),
	.din3(cfg_rdatakeep[31]),
	.din4(poll_state_ns_s1_2_i_a4_1_1_3[2]),
	.din5(poll_state_ns_s1_2_i_a4_1_3[2]),
	.dout(N_1184)
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_2_.lut_function=64'h0002000000000000;
  LUT6 cfg_addr_59_14_0_ (
	.din0(N_1355),
	.din1(N_1382),
	.din2(N_1418),
	.din3(N_2757_mux),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_1_rep2),
	.dout(N_1463)
);
defparam cfg_addr_59_14_0_.lut_function=64'hFF00CCCCF0F0AAAA;
  LUT6 cfg_addr_59_28_4_ (
	.din0(N_1494),
	.din1(N_1521),
	.din2(N_2766_mux),
	.din3(N_2771_mux),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1593)
);
defparam cfg_addr_59_28_4_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 cfg_addr_59_28_5_ (
	.din0(N_1495),
	.din1(N_1522),
	.din2(N_2767_mux),
	.din3(N_2772_mux),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1594)
);
defparam cfg_addr_59_28_5_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 cfg_addr_59_42_7_ (
	.din0(N_1353),
	.din1(N_1443),
	.din2(N_1614),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1722)
);
defparam cfg_addr_59_42_7_.lut_function=64'hAACCF0F0AACCF0F0;
  LUT4 cfg_addr_59_42_0_ (
	.din0(N_1625),
	.din1(N_1706),
	.din2(poll_state_o_1[3]),
	.din3(GND),
	.dout(N_1715)
);
defparam cfg_addr_59_42_0_.lut_function=16'hCACA;
  LUT6 cfg_addr_59_6_3_ (
	.din0(N_1358),
	.din1(N_1367),
	.din2(N_1376),
	.din3(poll_state_o_1_5_rep1),
	.din4(poll_state_o_1_fast_0),
	.din5(GND),
	.dout(N_1394)
);
defparam cfg_addr_59_6_3_.lut_function=64'hF0CCAAAAF0CCAAAA;
// @33:226
  LUT6 m31_m12_0_a3 (
	.din0(d_N_6),
	.din1(N_91_mux),
	.din2(cfg_req_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(m31_N_8)
);
defparam m31_m12_0_a3.lut_function=64'h0050335000FA33FA;
  LUT6 cfg_addr_59_6_d_7_ (
	.din0(N_1353),
	.din1(N_1371),
	.din2(cfg_addr_o[9]),
	.din3(cfg_req_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1_1_rep1),
	.din5(poll_state_o_1_5_rep1),
	.dout(cfg_addr_59_6_d[7])
);
defparam cfg_addr_59_6_d_7_.lut_function=64'hCCCCAAAACCCC00F0;
  LUT6 cfg_addr_59_6_d_6_ (
	.din0(N_1352),
	.din1(N_1478),
	.din2(cfg_addr_o_0),
	.din3(cfg_req_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1_1_rep1),
	.din5(poll_state_o_1_5_rep1),
	.dout(cfg_addr_59_6_d[6])
);
defparam cfg_addr_59_6_d_6_.lut_function=64'hCCCCAAAACCCC00F0;
  LUT6 cfg_addr_59_8_ (
	.din0(cfg_addr_59_28_a0[8]),
	.din1(cfg_addr_59_28_a1[8]),
	.din2(cfg_addr_59_1[8]),
	.din3(cfg_addr_59_4_a0_1[0]),
	.din4(cfg_addr_59_16_a0_0[1]),
	.din5(cfg_addr_59_28_a2_1[8]),
	.dout(N_1597)
);
defparam cfg_addr_59_8_.lut_function=64'h1000000010101010;
// @33:226
  LUT6 m31_m12_0_a3_0 (
	.din0(cfg_wdata_0_sqmuxa_1_o_0),
	.din1(m31_m2_Z),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1[3]),
	.din4(poll_state_o_1[4]),
	.din5(poll_state_o_1_0_rep1),
	.dout(m31_N_14)
);
defparam m31_m12_0_a3_0.lut_function=64'h0000A30000000000;
// @32:112
  LUT6 poll_state_ns_s1_3_1__m69_e (
	.din0(cfg_rdatakeep[20]),
	.din1(cfg_rdatakeep[22]),
	.din2(N_136_25),
	.din3(m69_e_0_3),
	.din4(m69_e_0_4),
	.din5(m69_e_1_0),
	.dout(m69_e)
);
defparam poll_state_ns_s1_3_1__m69_e.lut_function=64'h1000000000000000;
// @32:112
  LUT6 poll_state_ns_s0_5__m32_e (
	.din0(cfg_rdatakeep[3]),
	.din1(cfg_rdatakeep[5]),
	.din2(m32_e_0_0_3),
	.din3(m32_e_1_0_1),
	.din4(m32_e_1_0_2),
	.din5(m32_e_2),
	.dout(N_69)
);
defparam poll_state_ns_s0_5__m32_e.lut_function=64'h8000000000000000;
  LUT6 cfg_addr_59_42_3_ (
	.din0(N_1439),
	.din1(N_1610),
	.din2(N_1673),
	.din3(N_1700),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1718)
);
defparam cfg_addr_59_42_3_.lut_function=64'hFF00AAAAF0F0CCCC;
// @32:127
  LUT6 cfg_wdata_34_38_1_ (
	.din0(N_1790),
	.din1(N_1840),
	.din2(N_2776_mux),
	.din3(N_2779_mux),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1844)
);
defparam cfg_wdata_34_38_1_.lut_function=64'hCCCCFF00F0F0AAAA;
  LUT6 cfg_addr_59_14_6_ (
	.din0(N_1363),
	.din1(N_1390),
	.din2(N_1426),
	.din3(N_2762_mux),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1471)
);
defparam cfg_addr_59_14_6_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 cfg_addr_59_14_3_ (
	.din0(N_1359),
	.din1(N_1386),
	.din2(N_1422),
	.din3(N_2759_mux),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1467)
);
defparam cfg_addr_59_14_3_.lut_function=64'hFF00F0F0CCCCAAAA;
  LUT6 cfg_addr_59_43_4_ (
	.din0(N_1629),
	.din1(N_1683),
	.din2(N_2774_mux),
	.din3(cfg_addr_59_43_2_Z),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[3]),
	.dout(N_1728)
);
defparam cfg_addr_59_43_4_.lut_function=64'hFF00FFF0FFCCFFAA;
  LUT6 cfg_addr_59_43_6_ (
	.din0(d_m5_0),
	.din1(N_1352),
	.din2(N_1478),
	.din3(N_2775_mux),
	.din4(poll_state_o_1[2]),
	.din5(poll_state_o_1[3]),
	.dout(N_1730)
);
defparam cfg_addr_59_43_6_.lut_function=64'hCCCCFF005555F0F0;
// @33:226
  LUT6 poll_state_ns_s0_5__N_1115_i (
	.din0(N_2516),
	.din1(cfg_ackkeep),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(train_done_reg_Z[0]),
	.din5(train_done_reg_reset_reg_net),
	.dout(N_1115_i_0)
);
defparam poll_state_ns_s0_5__N_1115_i.lut_function=64'hBFFFBFBFBFBFBFBF;
  LUT6 cfg_wdata_34_7_0_ (
	.din0(N_1265),
	.din1(N_1269),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[1]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1281)
);
defparam cfg_wdata_34_7_0_.lut_function=64'hCACACCAACCAACCAA;
  LUT6 cfg_wdata_34_7_2_ (
	.din0(N_1267),
	.din1(N_1271),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[1]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1283)
);
defparam cfg_wdata_34_7_2_.lut_function=64'hCACACCAACCAACCAA;
// @33:226
  LUT6 m21 (
	.din0(cfg_req_0_sqmuxa_i_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(poll_state_o_0[5]),
	.din5(start_axi_regkeep_o),
	.dout(i10_mux_0)
);
defparam m21.lut_function=64'h7333733370F070FF;
// @33:226
  LUT6 m36 (
	.din0(cfg_wdata_0_sqmuxa_2_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(poll_state_o_0[5]),
	.din5(start_axi_regkeep_o),
	.dout(N_2248)
);
defparam m36.lut_function=64'h33333313FFF0FF10;
// @33:226
  LUT6 m25 (
	.din0(cfg_wdata_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(poll_state_o_0[5]),
	.din5(start_axi_regkeep_o),
	.dout(N_2240)
);
defparam m25.lut_function=64'h333333B3FFFFF0B0;
// @33:226
  LUT6 m14 (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(poll_state_o_0[5]),
	.din5(start_axi_regkeep_o),
	.dout(N_2232)
);
defparam m14.lut_function=64'h33331313FFFF1F10;
// @33:226
  LUT6 m11 (
	.din0(cfg_req_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(poll_state_o_0[5]),
	.din5(start_axi_regkeep_o),
	.dout(N_12_0)
);
defparam m11.lut_function=64'h33333311FFF0FF11;
// @32:127
  LUT6 cfg_wdata_34_20_1_ (
	.din0(N_1790),
	.din1(N_1798),
	.din2(N_2780),
	.din3(cfg_wdata_o[1]),
	.din4(poll_state_o_0[3]),
	.din5(start_axi_regkeep_o),
	.dout(N_1808)
);
defparam cfg_wdata_34_20_1_.lut_function=64'hCFC0AAAAC0C0AAAA;
  LUT6 cfg_addr_59_4_2_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o[9]),
	.din3(poll_state_o_1_0_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(un1_cfg_rdata_1_o),
	.dout(N_1380)
);
defparam cfg_addr_59_4_2_.lut_function=64'hF0FAFFFAF0FA33FA;
  LUT6 cfg_addr_59_35_2_ (
	.din0(N_1474),
	.din1(N_1618),
	.din2(N_2773_mux),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1654)
);
defparam cfg_addr_59_35_2_.lut_function=64'hF0F0CCAAF0F0CCAA;
  LUT6 cfg_addr_59_27_1_ (
	.din0(N_1537),
	.din1(N_1564),
	.din2(cfg_addr_o[4]),
	.din3(poll_state_o_1_Z[5]),
	.din4(poll_state_o_1_1_rep1),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1582)
);
defparam cfg_addr_59_27_1_.lut_function=64'hF0CCF0AA00CC00AA;
  LUT6 cfg_addr_59_13_4_ (
	.din0(N_1424),
	.din1(N_2757),
	.din2(cfg_addr_o_0),
	.din3(cfg_wdata_0_sqmuxa_2_o_0),
	.din4(poll_state_o_1_1_rep1),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1460)
);
defparam cfg_addr_59_13_4_.lut_function=64'hFCF0AAAACCC0AAAA;
  LUT6 cfg_addr_59_35_5_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[7]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1_Z[1]),
	.din5(poll_state_o_1[3]),
	.dout(N_1657)
);
defparam cfg_addr_59_35_5_.lut_function=64'hEEEEFCEE0CEEFCEE;
  LUT6 cfg_addr_59_35_3_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1655)
);
defparam cfg_addr_59_35_3_.lut_function=64'hAAEA2A2AFFEF2020;
  LUT6 cfg_addr_59_38_3_ (
	.din0(N_1675),
	.din1(cfg_addr_o[7]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1_1_rep2),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1684)
);
defparam cfg_addr_59_38_3_.lut_function=64'hAAAAFCCCAAAAFC00;
  LUT6 cfg_addr_59_4_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o_0),
	.din3(poll_state_o_1_0_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(un1_cfg_rdata_1_o),
	.dout(N_1379)
);
defparam cfg_addr_59_4_1_.lut_function=64'hF0FAFFFAF0FA33FA;
  LUT6 poll_state_ns_s1_3_1__m75_i_0_1310 (
	.din0(cfg_ackkeep),
	.din1(poll_state_Z[0]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[5]),
	.din5(GND),
	.dout(m75_i_0_1310)
);
defparam poll_state_ns_s1_3_1__m75_i_0_1310.lut_function=64'h3800000038000000;
// @32:112
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_3_2_ (
	.din0(N_2516),
	.din1(cfg_rdatakeep[3]),
	.din2(cfg_rdatakeep[30]),
	.din3(poll_state95_20),
	.din4(poll_state_ns_s1_2_i_a4_1_0_3[2]),
	.din5(poll_state_ns_s1_2_i_a4_1_0_4[2]),
	.dout(poll_state_ns_s1_2_i_a4_1_3[2])
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_3_2_.lut_function=64'h0100000000000000;
// @32:112
  LUT6 poll_state_ns_s0_3_1__m38_m7_0_a2_3 (
	.din0(cfg_rdatakeep_0),
	.din1(poll_state[2]),
	.din2(poll_state[3]),
	.din3(m38_0_a2_16_a3_1_2_0),
	.din4(m38_m7_0_a2_1),
	.din5(m69_e_25_0),
	.dout(m38_m7_0_a2_3)
);
defparam poll_state_ns_s0_3_1__m38_m7_0_a2_3.lut_function=64'h4000000000000000;
// @32:112
  LUT6 poll_state_ns_s0_0_4__m38_0_a2_16_a2_1 (
	.din0(cfg_rdatakeep_0),
	.din1(cfg_rdatakeep[2]),
	.din2(poll_state_Z[1]),
	.din3(poll_state[2]),
	.din4(poll_state[3]),
	.din5(poll_state[5]),
	.dout(m38_0_a2_16_a2_1)
);
defparam poll_state_ns_s0_0_4__m38_0_a2_16_a2_1.lut_function=64'h0000000010800000;
// @32:112
  LUT6 poll_state_ns_s1_3_1__m75_i_0_a2_1_0 (
	.din0(cfg_rdatakeep_0),
	.din1(cfg_rdatakeep[2]),
	.din2(poll_state[2]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(poll_state[5]),
	.dout(m75_i_0_a2_1_0)
);
defparam poll_state_ns_s1_3_1__m75_i_0_a2_1_0.lut_function=64'h00000A0010001A00;
  LUT6 cfg_addr_59_13_1_ (
	.din0(N_1411),
	.din1(N_1429),
	.din2(N_1438),
	.din3(N_1618),
	.din4(poll_state_o_1_1_rep1),
	.din5(poll_state_o_1_5_rep1),
	.dout(N_1456)
);
defparam cfg_addr_59_13_1_.lut_function=64'hF0F0AAAACCCCFF00;
  LUT6 cfg_addr_59_13_2_ (
	.din0(N_1403),
	.din1(N_1430),
	.din2(N_1439),
	.din3(N_1700),
	.din4(poll_state_o_1_1_rep1),
	.din5(poll_state_o_1_5_rep2),
	.dout(N_1457)
);
defparam cfg_addr_59_13_2_.lut_function=64'hF0F0FF00CCCCAAAA;
  LUT6 cfg_addr_59_13_5_ (
	.din0(N_1407),
	.din1(N_1434),
	.din2(N_1443),
	.din3(cfg_addr_4[9]),
	.din4(poll_state_o_1_1_rep1),
	.din5(poll_state_o_1_5_rep2),
	.dout(N_1461)
);
defparam cfg_addr_59_13_5_.lut_function=64'hF0F0FF00CCCCAAAA;
  LUT6 cfg_wdata_34_sn_m20_0 (
	.din0(poll_state_o_0[0]),
	.din1(poll_state_o_0[1]),
	.din2(poll_state_o_0[2]),
	.din3(poll_state_o_0[3]),
	.din4(poll_state_o_0[5]),
	.din5(GND),
	.dout(cfg_wdata_34_sn_N_10)
);
defparam cfg_wdata_34_sn_m20_0.lut_function=64'h0000022800000228;
  LUT6 cfg_addr_59_sn_m7_1 (
	.din0(poll_state_o_1[2]),
	.din1(poll_state_o_1[3]),
	.din2(poll_state_o_1[4]),
	.din3(poll_state_o_1_Z[5]),
	.din4(poll_state_o_1_1_rep2),
	.din5(GND),
	.dout(cfg_addr_59_sn_N_21_mux_1)
);
defparam cfg_addr_59_sn_m7_1.lut_function=64'h003F003E003F003E;
// @32:127
  LUT6 cfg_addr_59_2_18_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_59_sn_N_3),
	.din2(cfg_addr_o[18]),
	.din3(cfg_req_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1[4]),
	.dout(N_1195)
);
defparam cfg_addr_59_2_18_.lut_function=64'hFAFAFAFAFAFAFEF2;
  LUT6 cfg_addr_59_41_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o[2]),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1_1_rep2),
	.din5(start_axi_regkeep_o_2),
	.dout(N_1706)
);
defparam cfg_addr_59_41_0_.lut_function=64'hF0FAF0F000FACC00;
  LUT6 cfg_addr_59_20_2_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[6]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1521)
);
defparam cfg_addr_59_20_2_.lut_function=64'hCCCCFCCCAA00FCFF;
  LUT6 cfg_addr_59_17_1_ (
	.din0(cfg_addr_59_16_a0_0[1]),
	.din1(cfg_addr_o[4]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1492)
);
defparam cfg_addr_59_17_1_.lut_function=64'hCCCC0CCCAA000C00;
  LUT6 cfg_addr_59_2_0_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[2]),
	.din2(cfg_req_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_0_rep1),
	.din4(poll_state_o_1_fast[5]),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_1355)
);
defparam cfg_addr_59_2_0_.lut_function=64'hCCCC0C0CAA000C0C;
  LUT6 cfg_addr_59_2_3_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[5]),
	.din2(cfg_req_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_fast[0]),
	.din4(poll_state_o_1_fast[5]),
	.din5(start_axi_regkeep_o_2_fast),
	.dout(N_1358)
);
defparam cfg_addr_59_2_3_.lut_function=64'hCCCC0C0CAAFF0C0C;
  LUT6 cfg_addr_59_17_4_ (
	.din0(cfg_addr_59_16_a0_0[1]),
	.din1(cfg_addr_o[7]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1495)
);
defparam cfg_addr_59_17_4_.lut_function=64'hCCCC0CCCAA000C00;
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_2_ (
	.din0(cfg_ackkeep),
	.din1(poll_state_Z[0]),
	.din2(poll_state_Z[1]),
	.din3(poll_state[3]),
	.din4(poll_state[4]),
	.din5(GND),
	.dout(N_1182)
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_2_.lut_function=64'h8080008080800080;
  LUT6 cfg_addr_59_1_8_ (
	.din0(cfg_addr_59_28_a3[8]),
	.din1(N_2757),
	.din2(cfg_addr_o[10]),
	.din3(cfg_wdata_0_sqmuxa_1_o_0),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(cfg_addr_59_1[8])
);
defparam cfg_addr_59_1_8_.lut_function=64'h1050555500405555;
// @32:127
  LUT6 cfg_wdata_34_9_1_ (
	.din0(N_1772),
	.din1(N_1774),
	.din2(N_1788),
	.din3(cfg_wdata_34_9_1_Z),
	.din4(poll_state_o_0[3]),
	.din5(poll_state_o_0[4]),
	.dout(N_1786)
);
defparam cfg_wdata_34_9_1_.lut_function=64'hFFF0FFCCFF00FFAA;
  LUT6 m45 (
	.din0(cfg_req_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[6]),
	.din2(poll_state_o_0[2]),
	.din3(poll_state_o_0[3]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(i15_mux)
);
defparam m45.lut_function=64'h333B00FB333B00FB;
  LUT6 cfg_wdata_34_4_0_ (
	.din0(cfg_wdata_ret_0_Z),
	.din1(cfg_req_0_sqmuxa_1_o),
	.din2(cfg_wdata_o[3]),
	.din3(poll_state_o_0[2]),
	.din4(poll_state_o_0[3]),
	.din5(start_axi_regkeep_o),
	.dout(N_1265)
);
defparam cfg_wdata_34_4_0_.lut_function=64'hF0F0FA300000FA30;
  LUT6 cfg_wdata_34_4_0_1_ (
	.din0(cfg_req_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[4]),
	.din2(poll_state_o_0[2]),
	.din3(poll_state_o_0[3]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(N_1266)
);
defparam cfg_wdata_34_4_0_1_.lut_function=64'hCCC4FF04CCC4FF04;
  LUT6 cfg_wdata_34_4_2_ (
	.din0(cfg_req_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[5]),
	.din2(poll_state_o_0[2]),
	.din3(poll_state_o_0[3]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(N_1267)
);
defparam cfg_wdata_34_4_2_.lut_function=64'hCCC40F04CCC40F04;
  LUT6 cfg_wdata_34_5_0_ (
	.din0(m55_Z),
	.din1(cfg_wdata_0_sqmuxa_1_o),
	.din2(cfg_wdata_0_sqmuxa_o),
	.din3(cfg_wdata_o[3]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1269)
);
defparam cfg_wdata_34_5_0_.lut_function=64'h3300AAAA0F00AAAA;
  LUT6 cfg_wdata_34_5_1_ (
	.din0(N_1262),
	.din1(cfg_req_0_sqmuxa_o),
	.din2(cfg_wdata_0_sqmuxa_2_o),
	.din3(cfg_wdata_o[4]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1270)
);
defparam cfg_wdata_34_5_1_.lut_function=64'hAAAAFFF0AAAA3300;
  LUT6 cfg_wdata_34_5_2_ (
	.din0(N_1259),
	.din1(cfg_wdata_0_sqmuxa_1_o),
	.din2(cfg_wdata_0_sqmuxa_o),
	.din3(cfg_wdata_o[5]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1271)
);
defparam cfg_wdata_34_5_2_.lut_function=64'h3300AAAAFFF0AAAA;
  LUT6 cfg_wdata_34_5_3_ (
	.din0(N_1260),
	.din1(cfg_wdata_0_sqmuxa_1_o),
	.din2(cfg_wdata_0_sqmuxa_o),
	.din3(cfg_wdata_o[6]),
	.din4(poll_state_o_0[2]),
	.din5(poll_state_o_0[3]),
	.dout(N_1272)
);
defparam cfg_wdata_34_5_3_.lut_function=64'h3300AAAAFFF0AAAA;
// @33:226
  LUT6 cfg_wdata_34_30_1_ (
	.din0(cfg_wdata_ret_0_Z),
	.din1(N_2780),
	.din2(cfg_wdata_0_sqmuxa_2_o),
	.din3(cfg_wdata_o[1]),
	.din4(poll_state_o_0[0]),
	.din5(start_axi_regkeep_o),
	.dout(N_2779_mux)
);
defparam cfg_wdata_34_30_1_.lut_function=64'h3F00FF880C00CC88;
  LUT6 m38 (
	.din0(cfg_ackkeep_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[4]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(N_62_mux)
);
defparam m38.lut_function=64'h33335FFF33335FFF;
  LUT6 m31 (
	.din0(cfg_wdata_0_sqmuxa_o),
	.din1(cfg_wdata_o[0]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[5]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(i10_mux)
);
defparam m31.lut_function=64'h3313F0103313F010;
  LUT6 cfg_wdata_34_11_1_ (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[5]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(N_1790)
);
defparam cfg_wdata_34_11_1_.lut_function=64'hCC4C0040CC4C0040;
  LUT6 cfg_addr_59_35_0_ (
	.din0(cfg_addr_o[9]),
	.din1(cfg_req_0_sqmuxa_i_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(N_2777_mux)
);
defparam cfg_addr_59_35_0_.lut_function=64'hAA8A8A8A00808080;
  LUT6 cfg_addr_59_35_1_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(start_axi_regkeep_o_2),
	.dout(N_2778_mux)
);
defparam cfg_addr_59_35_1_.lut_function=64'hAA2A2A2A00202020;
  LUT6 cfg_addr_59_42_8_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1[3]),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_1723)
);
defparam cfg_addr_59_42_8_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_24_0_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[9]),
	.din2(cfg_wdata_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1560)
);
defparam cfg_addr_59_24_0_1_.lut_function=64'hCCEE0CCC00EE0C00;
  LUT6 cfg_addr_59_17_6_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[9]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1497)
);
defparam cfg_addr_59_17_6_.lut_function=64'hCCCCFCEE0000FCEE;
  LUT6 cfg_addr_59_9_6_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[10]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep1),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1426)
);
defparam cfg_addr_59_9_6_.lut_function=64'hCCEE0CCC00EE0C00;
  LUT6 cfg_addr_59_5_8_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(GND),
	.dout(N_1390)
);
defparam cfg_addr_59_5_8_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_sn_m16 (
	.din0(poll_state_o_1_Z[0]),
	.din1(poll_state_o_1_Z[1]),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1[3]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(cfg_addr_59_sn_i3_mux)
);
defparam cfg_addr_59_sn_m16.lut_function=64'h0055FD550055FD55;
  LUT6 cfg_addr_59_42_1_ (
	.din0(cfg_addr_o[3]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1[3]),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_1716)
);
defparam cfg_addr_59_42_1_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_38_2_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_1_rep2),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_1683)
);
defparam cfg_addr_59_38_2_.lut_function=64'h2AEA2FE02AEA2FE0;
  LUT6 cfg_addr_59_32_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(N_1607),
	.din2(cfg_addr_o[2]),
	.din3(cfg_req_0_sqmuxa_i_o_0),
	.din4(poll_state_o_1_0_rep1),
	.din5(poll_state_o_1_fast_0),
	.dout(N_1625)
);
defparam cfg_addr_59_32_0_.lut_function=64'hF000FAFACCCCCCCC;
  LUT6 cfg_addr_59_32_3_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_1_rep1),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_1629)
);
defparam cfg_addr_59_32_3_.lut_function=64'h2AEA2FEF2AEA2FEF;
  LUT6 cfg_addr_59_27_0_ (
	.din0(cfg_addr_o[3]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_Z[5]),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_1_rep1),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1581)
);
defparam cfg_addr_59_27_0_.lut_function=64'hAEAAA2AA0E000200;
  LUT6 cfg_addr_59_20_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1519)
);
defparam cfg_addr_59_20_1_.lut_function=64'hCCEE0CCC00EE0C00;
  LUT6 cfg_addr_59_17_3_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_1494)
);
defparam cfg_addr_59_17_3_.lut_function=64'hAAEA00EFAAEA00EF;
  LUT6 cfg_addr_59_16_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o[0]),
	.din3(cfg_addr_o[2]),
	.din4(poll_state_o_1_0_rep1),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_1481)
);
defparam cfg_addr_59_16_0_.lut_function=64'hFF00FFAAF3F3FFAA;
  LUT6 cfg_addr_59_9_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[2]),
	.din2(cfg_req_0_sqmuxa_i_o_0),
	.din3(poll_state_o_1_0_rep1),
	.din4(poll_state_o_1_5_rep1),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1418)
);
defparam cfg_addr_59_9_0_.lut_function=64'hCCCCC0EE0000C0EE;
  LUT6 cfg_addr_59_9_3_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_1422)
);
defparam cfg_addr_59_9_3_.lut_function=64'hAA2A0F2FAA2A0F2F;
  LUT6 cfg_addr_59_5_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[2]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep1),
	.din4(poll_state_o_1_5_rep1),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_1382)
);
defparam cfg_addr_59_5_0_.lut_function=64'hEEEEFCCCEEEEFC00;
  LUT6 cfg_addr_59_5_4_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(GND),
	.dout(N_1386)
);
defparam cfg_addr_59_5_4_.lut_function=64'hAAEA00E0AAEA00E0;
  LUT6 cfg_addr_59_5_5_ (
	.din0(cfg_addr_o[7]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(GND),
	.dout(N_1387)
);
defparam cfg_addr_59_5_5_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_6_1_ (
	.din0(N_1356),
	.din1(N_2757),
	.din2(cfg_addr_o[3]),
	.din3(cfg_wdata_0_sqmuxa_2_o_0),
	.din4(poll_state_o_1_fast_0),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_1392)
);
defparam cfg_addr_59_6_1_.lut_function=64'h30F0AAAA00C0AAAA;
  LUT6 cfg_addr_59_9_4_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o_0),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_fast[0]),
	.din4(poll_state_o_1_fast[5]),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_1424)
);
defparam cfg_addr_59_9_4_.lut_function=64'hCCEE0CCC00EE0C00;
  LUT6 cfg_addr_59_17_2_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_1493)
);
defparam cfg_addr_59_17_2_.lut_function=64'hAAEA00EFAAEA00EF;
  LUT6 cfg_addr_59_20_3_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[7]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_5_rep2),
	.din5(start_axi_regkeep_o_2_rep2),
	.dout(N_1522)
);
defparam cfg_addr_59_20_3_.lut_function=64'hCCEE0CCC00EE0C00;
  LUT6 cfg_addr_59_37_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[7]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep1),
	.din4(train_done_regkeep_o),
	.din5(GND),
	.dout(N_1675)
);
defparam cfg_addr_59_37_1_.lut_function=64'hFCEE0CEEFCEE0CEE;
  LUT6 cfg_addr_59_37_0_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(start_axi_regkeep_o_2),
	.din4(train_done_regkeep_o),
	.din5(GND),
	.dout(N_1673)
);
defparam cfg_addr_59_37_0_.lut_function=64'hEAE02A20EAE02A20;
  LUT6 cfg_addr_59_41_3_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[7]),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_1_rep2),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_1711)
);
defparam cfg_addr_59_41_3_.lut_function=64'hCCCE000ECCCE000E;
  LUT6 cfg_addr_59_6_d_2_ (
	.din0(cfg_addr_o[4]),
	.din1(cfg_req_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_1_rep1),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep1),
	.din5(GND),
	.dout(cfg_addr_59_6_d[2])
);
defparam cfg_addr_59_6_d_2_.lut_function=64'hAAA20002AAA20002;
  LUT6 poll_state_ns_s1_3_1__un4_axi_wr_enable_dci (
	.din0(un4_axi_wr_enable_dci_0),
	.din1(un4_axi_wr_enable_dci_2),
	.din2(test_gen_count_dci[4]),
	.din3(test_gen_count_dci[5]),
	.din4(test_gen_count_dci[6]),
	.din5(GND),
	.dout(un4_axi_wr_enable_dci)
);
defparam poll_state_ns_s1_3_1__un4_axi_wr_enable_dci.lut_function=64'h0000000800000008;
// @32:112
  LUT6 poll_state_ns_s1_3_1__m69_e_1_0 (
	.din0(cfg_rdatakeep[24]),
	.din1(cfg_rdatakeep[25]),
	.din2(cfg_rdatakeep[26]),
	.din3(cfg_rdatakeep[27]),
	.din4(cfg_rdatakeep[28]),
	.din5(poll_state95_20),
	.dout(m69_e_1_0)
);
defparam poll_state_ns_s1_3_1__m69_e_1_0.lut_function=64'h0000000100000000;
// @33:226
  LUT6 m38_0 (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1_fast_0),
	.din4(poll_state_o_1_fast[5]),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(N_39_0)
);
defparam m38_0.lut_function=64'h00000C0005000C00;
// @33:226
  LUT6 m53_0 (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_wdata_0_sqmuxa_2_i_o),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1_Z[5]),
	.din4(poll_state_o_1_1_rep2),
	.din5(start_axi_regkeep_o_2),
	.dout(N_2262)
);
defparam m53_0.lut_function=64'h0003000005030000;
  LUT6 m26_0 (
	.din0(cfg_req_0_sqmuxa_o_0),
	.din1(poll_state_1_o),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1[4]),
	.din4(poll_state_o_1_fast_0),
	.din5(GND),
	.dout(N_91_mux)
);
defparam m26_0.lut_function=64'h7555555575555555;
  LUT6 m31_m2 (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast_0),
	.din3(poll_state_o_1_fast[5]),
	.din4(start_axi_regkeep_o_2_fast),
	.din5(GND),
	.dout(m31_m2_Z)
);
defparam m31_m2.lut_function=64'hF3F353F3F3F353F3;
  LUT6 cfg_addr_59_28_a3_8_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1_0_rep1),
	.din4(poll_state_o_1_fast[5]),
	.din5(start_axi_regkeep_o_2_rep1),
	.dout(cfg_addr_59_28_a3[8])
);
defparam cfg_addr_59_28_a3_8_.lut_function=64'h00000D0500000D0F;
  LUT6 cfg_addr_59_sn_m12 (
	.din0(poll_state_o_1_Z[0]),
	.din1(poll_state_o_1[2]),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1[4]),
	.din4(poll_state_o_1_1_rep2),
	.din5(GND),
	.dout(cfg_addr_59_sn_N_20_mux)
);
defparam cfg_addr_59_sn_m12.lut_function=64'h0800200008002000;
  LUT6 poll_state_ns_s1_3_1__m75_i_0_a2_0_0 (
	.din0(cfg_ackkeep),
	.din1(poll_state_Z[0]),
	.din2(poll_state_ns_s0_2_o[3]),
	.din3(poll_state_ns_s1_2_o[3]),
	.din4(poll_state_o[3]),
	.din5(GND),
	.dout(m75_i_0_a2_0_0)
);
defparam poll_state_ns_s1_3_1__m75_i_0_a2_0_0.lut_function=64'h0088080800880808;
// @32:112
  LUT6 poll_state_ns_s0_3_1__m38_m7_0_a2_1 (
	.din0(cfg_ackkeep),
	.din1(poll_state_Z[0]),
	.din2(poll_state[5]),
	.din3(poll_state_ns_s0_1_o[4]),
	.din4(poll_state_ns_s1_1_o[4]),
	.din5(poll_state_o[4]),
	.dout(m38_m7_0_a2_1)
);
defparam poll_state_ns_s0_3_1__m38_m7_0_a2_1.lut_function=64'h0000080800080008;
  LUT4 cfg_addr_59_11_2_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[9]),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1443)
);
defparam cfg_addr_59_11_2_.lut_function=16'hCCA0;
  LUT6 cfg_addr_59_1_3_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o[9]),
	.din3(poll_state_o_1_fast[0]),
	.din4(start_axi_regkeep_o_2_fast),
	.din5(GND),
	.dout(N_1353)
);
defparam cfg_addr_59_1_3_.lut_function=64'hF0FACCFAF0FACCFA;
  LUT6 cfg_addr_59_1_18_ (
	.din0(cfg_addr_o[18]),
	.din1(cfg_req_0_sqmuxa_i_o_0),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_1_o),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1192)
);
defparam cfg_addr_59_1_18_.lut_function=64'h8888FA0A8888FA0A;
  LUT4 cfg_addr_59_8_0_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[4]),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1411)
);
defparam cfg_addr_59_8_0_.lut_function=16'hCCA0;
  LUT6 cfg_addr_59_1_2_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_ackkeep_o_0),
	.din2(cfg_addr_o_0),
	.din3(poll_state_o_1_fast[0]),
	.din4(start_axi_regkeep_o_2_fast),
	.din5(GND),
	.dout(N_1352)
);
defparam cfg_addr_59_1_2_.lut_function=64'hF0FACCFAF0FACCFA;
  LUT4 cfg_addr_59_19_2_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1514)
);
defparam cfg_addr_59_19_2_.lut_function=16'hCCA0;
  LUT4 cfg_addr_59_40_1_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[5]),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1700)
);
defparam cfg_addr_59_40_1_.lut_function=16'hCCA0;
  LUT6 cfg_addr_59_0_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[5]),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.din4(un1_cfg_rdata_1_o),
	.din5(GND),
	.dout(N_1376)
);
defparam cfg_addr_59_0_.lut_function=64'hCCFFCC5FCCFFCC5F;
  LUT6 poll_state_ns_s1_3_1__m69_e_25 (
	.din0(cfg_rdatakeep[6]),
	.din1(cfg_rdatakeep[7]),
	.din2(cfg_rdatakeep[8]),
	.din3(cfg_rdatakeep[9]),
	.din4(m69_e_25_0),
	.din5(GND),
	.dout(N_136_25)
);
defparam poll_state_ns_s1_3_1__m69_e_25.lut_function=64'h0001000000010000;
  LUT6 cfg_addr_59_28_a1_8_ (
	.din0(cfg_addr_50[10]),
	.din1(poll_state_o_1[3]),
	.din2(poll_state_o_1_Z[5]),
	.din3(poll_state_o_1_0_rep2),
	.din4(poll_state_o_1_1_rep1),
	.din5(GND),
	.dout(cfg_addr_59_28_a1[8])
);
defparam cfg_addr_59_28_a1_8_.lut_function=64'h1000000010000000;
  LUT6 cfg_addr_59_28_a0_8_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[10]),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1_Z[5]),
	.din4(poll_state_o_1_0_rep2),
	.din5(poll_state_o_1_1_rep1),
	.dout(cfg_addr_59_28_a0[8])
);
defparam cfg_addr_59_28_a0_8_.lut_function=64'h0000010000000000;
// @32:127
  LUT6 train_done_reg_10_iv (
	.din0(cfg_wr_rdn297_o),
	.din1(poll_state_d_o[11]),
	.din2(poll_state_d_o[17]),
	.din3(train_done_reg_3_o),
	.din4(train_done_reg_6_o),
	.din5(train_done_reg_9_o),
	.dout(train_done_reg_Z[0])
);
defparam train_done_reg_10_iv.lut_function=64'hFEFAFCF0EEAACC00;
  LUT6 m36_0 (
	.din0(cfg_req_0_sqmuxa_o_0),
	.din1(poll_state_1_o),
	.din2(poll_state_o_1[2]),
	.din3(poll_state_o_1[4]),
	.din4(poll_state_o_1_fast_0),
	.din5(GND),
	.dout(N_92_mux)
);
defparam m36_0.lut_function=64'h2000000020000000;
// @32:112
  LUT6 poll_state_ns_s0_4_0__m7_e (
	.din0(counter_block111_axb0),
	.din1(counter_block111_axb1),
	.din2(counter_block111_axb2),
	.din3(counter_block111_axb3),
	.din4(counter_block111_axb4),
	.din5(counter_block111_axb5),
	.dout(N_19)
);
defparam poll_state_ns_s0_4_0__m7_e.lut_function=64'h2000000000000000;
  LUT6 cfg_addr_59_28_a2_1_8_ (
	.din0(cfg_addr_o[10]),
	.din1(poll_state_o_1[3]),
	.din2(poll_state_o_1_Z[5]),
	.din3(poll_state_o_1_1_rep1),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(cfg_addr_59_28_a2_1[8])
);
defparam cfg_addr_59_28_a2_1_8_.lut_function=64'h0010003000100030;
// @33:305
  LUT6 poll_state_ns_s1_3_1__un4_axi_wr_enable_dci_0 (
	.din0(test_gen_count_dci[0]),
	.din1(test_gen_count_dci[1]),
	.din2(test_gen_count_dci[2]),
	.din3(test_gen_count_dci[3]),
	.din4(test_gen_count_dci[10]),
	.din5(test_gen_count_dci[11]),
	.dout(un4_axi_wr_enable_dci_0)
);
defparam poll_state_ns_s1_3_1__un4_axi_wr_enable_dci_0.lut_function=64'h0000000000000001;
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_3_2_ (
	.din0(cfg_rdatakeep[18]),
	.din1(cfg_rdatakeep[19]),
	.din2(cfg_rdatakeep[22]),
	.din3(cfg_rdatakeep[23]),
	.din4(poll_state_ns_s1_2_i_a4_1_0_1[2]),
	.din5(GND),
	.dout(poll_state_ns_s1_2_i_a4_1_0_3[2])
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_3_2_.lut_function=64'h0001000000010000;
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_4_2_ (
	.din0(cfg_rdatakeep[6]),
	.din1(cfg_rdatakeep[7]),
	.din2(cfg_rdatakeep[8]),
	.din3(cfg_rdatakeep[9]),
	.din4(m32_e_7),
	.din5(GND),
	.dout(poll_state_ns_s1_2_i_a4_1_0_4[2])
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_4_2_.lut_function=64'h0001000000010000;
// @32:112
  LUT6 poll_state_ns_s0_5__m32_e_0_0_3 (
	.din0(cfg_rdatakeep[4]),
	.din1(cfg_rdatakeep[12]),
	.din2(cfg_rdatakeep[13]),
	.din3(cfg_rdatakeep[18]),
	.din4(cfg_rdatakeep[19]),
	.din5(cfg_rdatakeep[30]),
	.dout(m32_e_0_0_3)
);
defparam poll_state_ns_s0_5__m32_e_0_0_3.lut_function=64'h0000000000000002;
// @32:112
  LUT6 poll_state_ns_s0_5__m32_e_1_0_2 (
	.din0(cfg_rdatakeep[1]),
	.din1(cfg_rdatakeep[6]),
	.din2(cfg_rdatakeep[7]),
	.din3(cfg_rdatakeep[14]),
	.din4(cfg_rdatakeep[15]),
	.din5(cfg_rdatakeep[31]),
	.dout(m32_e_1_0_2)
);
defparam poll_state_ns_s0_5__m32_e_1_0_2.lut_function=64'h0000000000000080;
// @32:112
  LUT6 poll_state_ns_s0_5__m32_e_0_1 (
	.din0(cfg_rdatakeep_0),
	.din1(cfg_rdatakeep[2]),
	.din2(cfg_rdatakeep[24]),
	.din3(cfg_rdatakeep[25]),
	.din4(cfg_rdatakeep[26]),
	.din5(cfg_rdatakeep[27]),
	.dout(m32_e_0_0)
);
defparam poll_state_ns_s0_5__m32_e_0_1.lut_function=64'h0000000000000008;
  LUT6 poll_state_ns_s1_3_1__m69_e_0_3 (
	.din0(cfg_rdatakeep[1]),
	.din1(cfg_rdatakeep[10]),
	.din2(cfg_rdatakeep[11]),
	.din3(cfg_rdatakeep[21]),
	.din4(cfg_rdatakeep[23]),
	.din5(GND),
	.dout(m69_e_0_3)
);
defparam poll_state_ns_s1_3_1__m69_e_0_3.lut_function=64'h0000000100000001;
  LUT6 poll_state_ns_s1_3_1__m69_e_0_4 (
	.din0(cfg_rdatakeep[16]),
	.din1(cfg_rdatakeep[17]),
	.din2(cfg_rdatakeep[18]),
	.din3(cfg_rdatakeep[19]),
	.din4(m69_e_1),
	.din5(GND),
	.dout(m69_e_0_4)
);
defparam poll_state_ns_s1_3_1__m69_e_0_4.lut_function=64'h0001000000010000;
// @33:226
  LUT4 m55 (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_0_sqmuxa_2_o),
	.din2(cfg_wdata_o[3]),
	.din3(poll_state_o_0[3]),
	.dout(m55_Z)
);
defparam m55.lut_function=16'h30FA;
  LUT4 cfg_wdata_34_2_0_1_ (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_0_sqmuxa_2_o),
	.din2(cfg_wdata_o[5]),
	.din3(poll_state_o_0[3]),
	.dout(N_1259)
);
defparam cfg_wdata_34_2_0_1_.lut_function=16'hFC50;
  LUT4 cfg_wdata_34_2_2_ (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_0_sqmuxa_2_o),
	.din2(cfg_wdata_o[6]),
	.din3(poll_state_o_0[3]),
	.dout(N_1260)
);
defparam cfg_wdata_34_2_2_.lut_function=16'hFC50;
  LUT4 cfg_wdata_34_3_0_1_ (
	.din0(cfg_wdata_0_sqmuxa_1_o),
	.din1(cfg_wdata_0_sqmuxa_o),
	.din2(cfg_wdata_o[4]),
	.din3(poll_state_o_0[3]),
	.dout(N_1262)
);
defparam cfg_wdata_34_3_0_1_.lut_function=16'h50FC;
  LUT6 cfg_wdata_34_34_1_ (
	.din0(cfg_wdata_0_sqmuxa_o),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[5]),
	.din4(start_axi_regkeep_o),
	.din5(GND),
	.dout(N_2776_mux)
);
defparam cfg_wdata_34_34_1_.lut_function=64'hCC4C0040CC4C0040;
// @32:127
  LUT4 cfg_wdata_34_2_1_ (
	.din0(cfg_req_0_sqmuxa_1_o),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[5]),
	.din3(start_axi_regkeep_o),
	.dout(N_1772)
);
defparam cfg_wdata_34_2_1_.lut_function=16'hC404;
// @32:127
  LUT4 cfg_wdata_34_3_1_ (
	.din0(cfg_wdata_ret_0_Z),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[0]),
	.din3(start_axi_regkeep_o),
	.dout(N_1774)
);
defparam cfg_wdata_34_3_1_.lut_function=16'hCE0E;
// @32:127
  LUT4 cfg_wdata_34_10_1_ (
	.din0(cfg_req_0_sqmuxa_o),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[0]),
	.din3(start_axi_regkeep_o),
	.dout(N_1788)
);
defparam cfg_wdata_34_10_1_.lut_function=16'h4C40;
// @32:127
  LUT4 cfg_wdata_34_15_1_ (
	.din0(cfg_wdata_ret_0_Z),
	.din1(cfg_wdata_0_sqmuxa_1_o),
	.din2(cfg_wdata_o[1]),
	.din3(poll_state_o_0[0]),
	.dout(N_1798)
);
defparam cfg_wdata_34_15_1_.lut_function=16'hFCFA;
// @32:127
  LUT4 cfg_wdata_34_36_1_ (
	.din0(cfg_wdata_ret_0_Z),
	.din1(cfg_wdata_o[1]),
	.din2(poll_state_o_0[4]),
	.din3(start_axi_regkeep_o),
	.dout(N_1840)
);
defparam cfg_wdata_34_36_1_.lut_function=16'hCE0E;
  LUT6 cfg_addr_59_12_5_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2762_mux)
);
defparam cfg_addr_59_12_5_.lut_function=64'hAA2A0020AA2A0020;
  LUT4 cfg_addr_59_30_4_ (
	.din0(cfg_addr_o[9]),
	.din1(cfg_req_0_sqmuxa_i_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(start_axi_regkeep_o_2),
	.dout(N_1614)
);
defparam cfg_addr_59_30_4_.lut_function=16'h8A80;
  LUT4 cfg_addr_59_10_2_ (
	.din0(cfg_addr_o[9]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1434)
);
defparam cfg_addr_59_10_2_.lut_function=16'h2A20;
  LUT4 cfg_addr_59_7_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[9]),
	.din2(cfg_req_0_sqmuxa_i_o_0),
	.din3(poll_state_o_1_fast[0]),
	.dout(N_1407)
);
defparam cfg_addr_59_7_1_.lut_function=16'hC0EE;
  LUT4 cfg_addr_59_3_1_ (
	.din0(cfg_addr_o[9]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1371)
);
defparam cfg_addr_59_3_1_.lut_function=16'hEAE0;
  LUT4 cfg_addr_59_2_8_ (
	.din0(cfg_addr_o[10]),
	.din1(cfg_req_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_fast[5]),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1363)
);
defparam cfg_addr_59_2_8_.lut_function=16'hA202;
// @32:127
  LUT4 cfg_addr_59_25_4_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_wdata_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_0_rep1),
	.dout(N_1564)
);
defparam cfg_addr_59_25_4_.lut_function=16'h0CEE;
// @32:127
  LUT4 cfg_addr_59_33_3_ (
	.din0(cfg_addr_o[3]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(start_axi_regkeep_o_2),
	.dout(N_1635)
);
defparam cfg_addr_59_33_3_.lut_function=16'hEAE0;
// @32:127
  LUT4 cfg_addr_59_0_18_ (
	.din0(cfg_addr_o[18]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(cfg_wdata_0_sqmuxa_2_i_o),
	.din3(poll_state_o_1[2]),
	.dout(N_1189)
);
defparam cfg_addr_59_0_18_.lut_function=16'hEEA0;
  LUT6 cfg_addr_59_34_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1_1_rep2),
	.din5(GND),
	.dout(N_2773_mux)
);
defparam cfg_addr_59_34_0_.lut_function=64'hEEEEFCEEEEEEFCEE;
  LUT6 cfg_addr_59_34_1_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_Z[0]),
	.din3(poll_state_o_1_1_rep2),
	.din4(start_axi_regkeep_o_2),
	.din5(GND),
	.dout(N_2774_mux)
);
defparam cfg_addr_59_34_1_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_26_1_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_Z[5]),
	.din3(poll_state_o_1_0_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2771_mux)
);
defparam cfg_addr_59_26_1_.lut_function=64'hAEAA0E00AEAA0E00;
  LUT6 cfg_addr_59_24_3_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2766_mux)
);
defparam cfg_addr_59_24_3_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_12_0_ (
	.din0(cfg_addr_o[2]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2757_mux)
);
defparam cfg_addr_59_12_0_.lut_function=64'hAA2A0020AA2A0020;
  LUT4 cfg_addr_59_36_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_Z[0]),
	.dout(N_1663)
);
defparam cfg_addr_59_36_0_.lut_function=16'h0CEE;
  LUT4 cfg_addr_59_31_1_ (
	.din0(cfg_addr_o[4]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1618)
);
defparam cfg_addr_59_31_1_.lut_function=16'hEAE0;
  LUT4 cfg_addr_59_30_0_ (
	.din0(cfg_addr_o[2]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1607)
);
defparam cfg_addr_59_30_0_.lut_function=16'hEAE0;
  LUT4 cfg_addr_59_30_1_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[3]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep2),
	.dout(N_1608)
);
defparam cfg_addr_59_30_1_.lut_function=16'h0CEE;
  LUT4 cfg_addr_59_22_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_wdata_0_sqmuxa_1_o_0),
	.din3(poll_state_o_1_0_rep1),
	.dout(N_1537)
);
defparam cfg_addr_59_22_0_.lut_function=16'hFCEE;
  LUT4 cfg_addr_59_15_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[2]),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_0_rep1),
	.dout(N_1472)
);
defparam cfg_addr_59_15_0_.lut_function=16'hFCEE;
  LUT4 cfg_addr_59_15_1_ (
	.din0(cfg_addr_o[3]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1473)
);
defparam cfg_addr_59_15_1_.lut_function=16'h2A20;
  LUT4 cfg_addr_59_15_2_ (
	.din0(cfg_addr_o[4]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep1),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1474)
);
defparam cfg_addr_59_15_2_.lut_function=16'h2A20;
  LUT4 cfg_addr_59_11_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1438)
);
defparam cfg_addr_59_11_0_.lut_function=16'hCE0E;
  LUT4 cfg_addr_59_10_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[4]),
	.din2(cfg_wdata_0_sqmuxa_2_o_0),
	.din3(poll_state_o_1_fast[0]),
	.dout(N_1429)
);
defparam cfg_addr_59_10_0_.lut_function=16'hFCEE;
  LUT4 cfg_addr_59_2_4_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_req_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_fast[5]),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1359)
);
defparam cfg_addr_59_2_4_.lut_function=16'hA202;
  LUT4 cfg_addr_59_2_5_ (
	.din0(cfg_addr_o[7]),
	.din1(cfg_req_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_fast[5]),
	.din3(start_axi_regkeep_o_2_rep1),
	.dout(N_1360)
);
defparam cfg_addr_59_2_5_.lut_function=16'hA202;
  LUT4 cfg_addr_59_2_1_ (
	.din0(cfg_addr_o[3]),
	.din1(cfg_req_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_fast[5]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1356)
);
defparam cfg_addr_59_2_1_.lut_function=16'hA202;
  LUT4 cfg_addr_59_3_0_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1367)
);
defparam cfg_addr_59_3_0_.lut_function=16'hEAE0;
  LUT4 cfg_addr_59_7_0_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1403)
);
defparam cfg_addr_59_7_0_.lut_function=16'h2A2F;
  LUT4 cfg_addr_59_10_1_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1430)
);
defparam cfg_addr_59_10_1_.lut_function=16'hEAE0;
  LUT4 cfg_addr_59_11_1_ (
	.din0(cfg_addr_o[5]),
	.din1(poll_state_o_1_fast[0]),
	.din2(start_axi_regkeep_o_2_fast),
	.din3(GND),
	.dout(N_1439)
);
defparam cfg_addr_59_11_1_.lut_function=16'hA3A3;
  LUT4 cfg_addr_59_15_6_ (
	.din0(cfg_addr_o_0),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_fast[0]),
	.din3(start_axi_regkeep_o_2_fast),
	.dout(N_1478)
);
defparam cfg_addr_59_15_6_.lut_function=16'h2A20;
  LUT4 cfg_addr_59_30_2_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_req_0_sqmuxa_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(start_axi_regkeep_o_2),
	.dout(N_1610)
);
defparam cfg_addr_59_30_2_.lut_function=16'h2A20;
  LUT6 cfg_addr_59_12_3_ (
	.din0(cfg_addr_o[7]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2760_mux)
);
defparam cfg_addr_59_12_3_.lut_function=64'hAAEA00E0AAEA00E0;
  LUT6 cfg_addr_59_12_2_ (
	.din0(cfg_addr_o[6]),
	.din1(cfg_wdata_0_sqmuxa_2_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep1),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2759_mux)
);
defparam cfg_addr_59_12_2_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_24_4_ (
	.din0(cfg_addr_o[7]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2767_mux)
);
defparam cfg_addr_59_24_4_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_24_2_ (
	.din0(cfg_addr_o[5]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_0_rep2),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2765_mux)
);
defparam cfg_addr_59_24_2_.lut_function=64'hAA2A0020AA2A0020;
  LUT6 cfg_addr_59_26_2_ (
	.din0(cfg_addr_o[7]),
	.din1(cfg_wdata_0_sqmuxa_1_o_0),
	.din2(poll_state_o_1_Z[5]),
	.din3(poll_state_o_1_0_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_2772_mux)
);
defparam cfg_addr_59_26_2_.lut_function=64'hAEAA0E00AEAA0E00;
  LUT6 cfg_addr_59_34_2_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o_0),
	.din2(cfg_req_0_sqmuxa_o_0),
	.din3(poll_state_o_1_Z[0]),
	.din4(poll_state_o_1_1_rep2),
	.din5(GND),
	.dout(N_2775_mux)
);
defparam cfg_addr_59_34_2_.lut_function=64'hEEEEFCEEEEEEFCEE;
// @32:112
  LUT6 poll_state_ns_s0_5__m37_2_i (
	.din0(poll_state_ns_s0_4_o[1]),
	.din1(poll_state_ns_s0_5_o[0]),
	.din2(poll_state_ns_s1_4_o[1]),
	.din3(poll_state_ns_s1_5_o[0]),
	.din4(poll_state_o[0]),
	.din5(poll_state_o[1]),
	.dout(N_2516)
);
defparam poll_state_ns_s0_5__m37_2_i.lut_function=64'h0FFF3F3F55FF7777;
// @32:112
  LUT4 poll_state_ns_s0_5__m32_e_27_0_a2_0_0_a3 (
	.din0(cfg_rdatakeep[20]),
	.din1(cfg_rdatakeep[21]),
	.din2(cfg_rdatakeep[22]),
	.din3(cfg_rdatakeep[23]),
	.dout(N_2215)
);
defparam poll_state_ns_s0_5__m32_e_27_0_a2_0_0_a3.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s0_5__m32_e_7 (
	.din0(cfg_rdatakeep[10]),
	.din1(cfg_rdatakeep[11]),
	.din2(cfg_rdatakeep[16]),
	.din3(cfg_rdatakeep[17]),
	.dout(m32_e_7)
);
defparam poll_state_ns_s0_5__m32_e_7.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s1_3_1__m69_e_25_0 (
	.din0(cfg_rdatakeep[3]),
	.din1(cfg_rdatakeep[4]),
	.din2(cfg_rdatakeep[5]),
	.din3(cfg_rdatakeep[31]),
	.dout(m69_e_25_0)
);
defparam poll_state_ns_s1_3_1__m69_e_25_0.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s0_0_4__m38_0_a2_16_a3_1_2_0 (
	.din0(cfg_rdatakeep[1]),
	.din1(cfg_rdatakeep[6]),
	.din2(cfg_rdatakeep[7]),
	.din3(GND),
	.dout(m38_0_a2_16_a3_1_2_0)
);
defparam poll_state_ns_s0_0_4__m38_0_a2_16_a3_1_2_0.lut_function=16'h0202;
// @33:305
  LUT4 poll_state_ns_s1_3_1__un4_axi_wr_enable_dci_2 (
	.din0(test_gen_count_dci[7]),
	.din1(test_gen_count_dci[8]),
	.din2(test_gen_count_dci[9]),
	.din3(test_gen_count_dci[12]),
	.dout(un4_axi_wr_enable_dci_2)
);
defparam poll_state_ns_s1_3_1__un4_axi_wr_enable_dci_2.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_1_2_ (
	.din0(cfg_ackkeep),
	.din1(cfg_rdatakeep[20]),
	.din2(cfg_rdatakeep[21]),
	.din3(GND),
	.dout(poll_state_ns_s1_2_i_a4_1_0_1[2])
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_0_1_2_.lut_function=16'h0202;
// @32:112
  LUT4 poll_state_ns_s0_5__m32_e_1_0_1 (
	.din0(cfg_rdatakeep[8]),
	.din1(cfg_rdatakeep[9]),
	.din2(cfg_rdatakeep[28]),
	.din3(cfg_rdatakeep[29]),
	.dout(m32_e_1_0_1)
);
defparam poll_state_ns_s0_5__m32_e_1_0_1.lut_function=16'h0001;
// @32:112
  LUT4 poll_state_ns_s1_3_1__m69_e_1 (
	.din0(cfg_rdatakeep_0),
	.din1(cfg_rdatakeep[2]),
	.din2(cfg_rdatakeep[29]),
	.din3(cfg_rdatakeep[30]),
	.dout(m69_e_1)
);
defparam poll_state_ns_s1_3_1__m69_e_1.lut_function=16'h0001;
  LUT4 cfg_addr_59_43_2 (
	.din0(cfg_addr_o[6]),
	.din1(poll_state_o_1[2]),
	.din2(poll_state_o_1[3]),
	.din3(start_axi_regkeep_o_2),
	.dout(cfg_addr_59_43_2_Z)
);
defparam cfg_addr_59_43_2.lut_function=16'h8000;
// @32:127
  LUT4 cfg_wdata_34_9_1 (
	.din0(cfg_wdata_o[1]),
	.din1(poll_state_o_0[3]),
	.din2(poll_state_o_0[4]),
	.din3(start_axi_regkeep_o),
	.dout(cfg_wdata_34_9_1_Z)
);
defparam cfg_wdata_34_9_1.lut_function=16'h0800;
  LUT4 cfg_addr_59_35_0_2 (
	.din0(cfg_addr_ret_0_1z),
	.din1(cfg_addr_o[3]),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1_1_rep2),
	.dout(cfg_addr_59_35_0_2_Z)
);
defparam cfg_addr_59_35_0_2.lut_function=16'hE000;
  LUT4 cfg_addr_50_1_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_addr_o[10]),
	.din2(start_axi_regkeep_o_2_fast),
	.din3(GND),
	.dout(cfg_addr_50[10])
);
defparam cfg_addr_50_1_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_0_ (
	.din0(poll_state_ns_s0_5_o[0]),
	.din1(poll_state_ns_s1_5_o[0]),
	.din2(poll_state_o[0]),
	.din3(GND),
	.dout(poll_state_Z[0])
);
defparam poll_state_ns_m_0_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_1_ (
	.din0(poll_state_ns_s0_4_o[1]),
	.din1(poll_state_ns_s1_4_o[1]),
	.din2(poll_state_o[1]),
	.din3(GND),
	.dout(poll_state_Z[1])
);
defparam poll_state_ns_m_1_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_4_ (
	.din0(poll_state_ns_s0_1_o[4]),
	.din1(poll_state_ns_s1_1_o[4]),
	.din2(poll_state_o[4]),
	.din3(GND),
	.dout(poll_state[4])
);
defparam poll_state_ns_m_4_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_2_ (
	.din0(poll_state_ns_s0_3_o[2]),
	.din1(poll_state_ns_s1_3_o[2]),
	.din2(poll_state_o[2]),
	.din3(GND),
	.dout(poll_state[2])
);
defparam poll_state_ns_m_2_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_3_ (
	.din0(poll_state_ns_s0_2_o[3]),
	.din1(poll_state_ns_s1_2_o[3]),
	.din2(poll_state_o[3]),
	.din3(GND),
	.dout(poll_state[3])
);
defparam poll_state_ns_m_3_.lut_function=16'hCACA;
// @32:112
  LUT4 poll_state_ns_m_5_ (
	.din0(poll_state_ns_s0_0_o[5]),
	.din1(poll_state_ns_s1_0_o[5]),
	.din2(poll_state_o[5]),
	.din3(GND),
	.dout(poll_state[5])
);
defparam poll_state_ns_m_5_.lut_function=16'hCACA;
// @33:226
  LUT4 cfg_wdata_reset_or (
	.din0(cfg_wdata_0[0]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[0])
);
defparam cfg_wdata_reset_or.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_reset_or_0 (
	.din0(cfg_wdata_0[1]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[1])
);
defparam cfg_wdata_reset_or_0.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or (
	.din0(cfg_addr_0[0]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[2])
);
defparam cfg_addr_reset_or.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_0 (
	.din0(cfg_addr[1]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[3])
);
defparam cfg_addr_reset_or_0.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_1 (
	.din0(cfg_addr_0[2]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[4])
);
defparam cfg_addr_reset_or_1.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_2 (
	.din0(cfg_addr_0[3]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[5])
);
defparam cfg_addr_reset_or_2.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_3 (
	.din0(cfg_addr_0[4]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[6])
);
defparam cfg_addr_reset_or_3.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_4 (
	.din0(cfg_addr_0[5]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[7])
);
defparam cfg_addr_reset_or_4.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_5 (
	.din0(cfg_addr_0[6]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[8])
);
defparam cfg_addr_reset_or_5.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_6 (
	.din0(cfg_addr_0[7]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[9])
);
defparam cfg_addr_reset_or_6.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_7 (
	.din0(cfg_addr_0[8]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[10])
);
defparam cfg_addr_reset_or_7.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_8 (
	.din0(cfg_addr_1[0]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[20])
);
defparam cfg_addr_reset_or_8.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_9 (
	.din0(cfg_addr_0[1]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[21])
);
defparam cfg_addr_reset_or_9.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_10 (
	.din0(cfg_addr_2[0]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[24])
);
defparam cfg_addr_reset_or_10.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_reset_or_1 (
	.din0(cfg_wdata_1[0]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[3])
);
defparam cfg_wdata_reset_or_1.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_reset_or_2 (
	.din0(cfg_wdata_1[1]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[4])
);
defparam cfg_wdata_reset_or_2.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_reset_or_3 (
	.din0(cfg_wdata[2]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[5])
);
defparam cfg_wdata_reset_or_3.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_reset_or_4 (
	.din0(cfg_wdata_0[3]),
	.din1(cfg_wdata_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_wdata[6])
);
defparam cfg_wdata_reset_or_4.lut_function=16'h8888;
// @33:226
  LUT4 cfg_addr_reset_or_11 (
	.din0(cfg_addr_3[0]),
	.din1(cfg_addr_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr[18])
);
defparam cfg_addr_reset_or_11.lut_function=16'h8888;
// @33:226
  LUT4 cfg_wdata_34_19_e_1_ (
	.din0(poll_state_o_0[4]),
	.din1(poll_state_o_0[5]),
	.din2(GND),
	.din3(GND),
	.dout(N_2780)
);
defparam cfg_wdata_34_19_e_1_.lut_function=16'h1111;
// @32:162
  LUT4 cfg_addr_4_9_ (
	.din0(cfg_addr_o[9]),
	.din1(start_axi_regkeep_o_2_fast),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr_4[9])
);
defparam cfg_addr_4_9_.lut_function=16'h8888;
// @32:127
  LUT4 cfg_addr_59_sn_m2 (
	.din0(poll_state_o_1[2]),
	.din1(poll_state_o_1_1_rep2),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr_59_sn_N_3)
);
defparam cfg_addr_59_sn_m2.lut_function=16'h1111;
// @33:226
  LUT4 cfg_addr_59_12_e_2_ (
	.din0(poll_state_o_1_fast[0]),
	.din1(poll_state_o_1_fast[5]),
	.din2(GND),
	.din3(GND),
	.dout(N_2757)
);
defparam cfg_addr_59_12_e_2_.lut_function=16'h2222;
// @33:226
  LUT4 train_done_reg_reset_or (
	.din0(train_done_reg_Z[0]),
	.din1(train_done_reg_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(N_303)
);
defparam train_done_reg_reset_or.lut_function=16'h8888;
// @33:533
  LUT4 poll_state_ns_s1_3_1__test_gen_count_dci10 (
	.din0(start_dci),
	.din1(start_dci_1),
	.din2(GND),
	.din3(GND),
	.dout(test_gen_count_dci10)
);
defparam poll_state_ns_s1_3_1__test_gen_count_dci10.lut_function=16'h4444;
// @33:226
  LUT4 m40_0_s (
	.din0(poll_state_o_1[3]),
	.din1(poll_state_o_1[4]),
	.din2(GND),
	.din3(GND),
	.dout(m40_0_s_Z)
);
defparam m40_0_s.lut_function=16'h2222;
  LUT4 cfg_addr_59_16_a0_1_1_ (
	.din0(poll_state_o_1_0_rep2),
	.din1(start_axi_regkeep_o_2_rep2),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr_59_4_a0_1[0])
);
defparam cfg_addr_59_16_a0_1_1_.lut_function=16'h2222;
  LUT4 cfg_addr_59_44_a0_0_2_ (
	.din0(poll_state_o_1[2]),
	.din1(poll_state_o_1[4]),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr_59_44_a0_0[2])
);
defparam cfg_addr_59_44_a0_0_2_.lut_function=16'h2222;
  LUT4 cfg_addr_59_16_a0_0_1_ (
	.din0(cfg_ackkeep_o_0),
	.din1(cfg_rdatakeep_o[0]),
	.din2(GND),
	.din3(GND),
	.dout(cfg_addr_59_16_a0_0[1])
);
defparam cfg_addr_59_16_a0_0_1_.lut_function=16'h8888;
  LUT4 cfg_addr_59_28_7_ (
	.din0(N_1497),
	.din1(N_1560),
	.din2(poll_state_o_1_Z[1]),
	.din3(poll_state_o_1[3]),
	.dout(N_1596)
);
defparam cfg_addr_59_28_7_.lut_function=16'h8CAA;
  LUT6 cfg_addr_59_21_4_ (
	.din0(N_1478),
	.din1(N_1514),
	.din2(poll_state_o_1_1_rep1),
	.din3(poll_state_o_1_5_rep2),
	.din4(start_axi_regkeep_o_2_rep2),
	.din5(GND),
	.dout(N_1532)
);
defparam cfg_addr_59_21_4_.lut_function=64'hCCAAC0AACCAAC0AA;
  LUT6 cfg_wdata_34_7_1_ (
	.din0(N_1266),
	.din1(N_1270),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[1]),
	.din4(poll_state_o_0[2]),
	.din5(GND),
	.dout(N_1282)
);
defparam cfg_wdata_34_7_1_.lut_function=64'hCE8ACCAACE8ACCAA;
  LUT6 cfg_wdata_34_7_3_ (
	.din0(N_1272),
	.din1(i15_mux),
	.din2(poll_state_o_0[0]),
	.din3(poll_state_o_0[1]),
	.din4(poll_state_o_0[2]),
	.din5(GND),
	.dout(N_1284)
);
defparam cfg_wdata_34_7_3_.lut_function=64'hAB23AA33AB23AA33;
  LUT6 cfg_addr_59_35_0_0_ (
	.din0(cfg_addr_ret_0_1z),
	.din1(N_1625),
	.din2(cfg_addr_o[2]),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1652)
);
defparam cfg_addr_59_35_0_0_.lut_function=64'hFACCCCCCFACCCCCC;
  LUT4 cfg_addr_59_28_1_ (
	.din0(N_1473),
	.din1(N_1581),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1_Z[5]),
	.dout(N_1590)
);
defparam cfg_addr_59_28_1_.lut_function=16'hCCCA;
  LUT6 cfg_addr_59_42_2_ (
	.din0(N_1438),
	.din1(N_1618),
	.din2(N_1663),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1717)
);
defparam cfg_addr_59_42_2_.lut_function=64'h88AACCF088AACCF0;
  LUT6 cfg_addr_59_35_0_1_ (
	.din0(N_1608),
	.din1(N_1635),
	.din2(cfg_addr_59_35_0_2_Z),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(GND),
	.dout(N_1653)
);
defparam cfg_addr_59_35_0_1_.lut_function=64'hF0FCF8FAF0FCF8FA;
// @32:112
  LUT4 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_1_3_N_2L1 (
	.din0(cfg_rdatakeep[24]),
	.din1(cfg_rdatakeep[25]),
	.din2(cfg_rdatakeep[26]),
	.din3(cfg_rdatakeep[27]),
	.dout(poll_state_ns_s1_2_i_a4_1_1_3_N_2L1)
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_1_3_N_2L1.lut_function=16'h0001;
// @32:112
  LUT6 poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_1_3_2_ (
	.din0(cfg_rdatakeep_0),
	.din1(cfg_rdatakeep[2]),
	.din2(cfg_rdatakeep[4]),
	.din3(cfg_rdatakeep[5]),
	.din4(poll_state[5]),
	.din5(poll_state_ns_s1_2_i_a4_1_1_3_N_2L1),
	.dout(poll_state_ns_s1_2_i_a4_1_1_3[2])
);
defparam poll_state_ns_s0_5__poll_state_ns_s1_2_i_a4_1_1_3_2_.lut_function=64'h0000000100000000;
  LUT4 poll_state_ns_s1_3_1__test_gen_count_dcilde (
	.din0(written_valid),
	.din1(start_dci_1),
	.din2(start_dci),
	.din3(GND),
	.dout(test_gen_count_dcie)
);
defparam poll_state_ns_s1_3_1__test_gen_count_dcilde.lut_function=16'hAEAE;
// @32:127
  LUT4 o_training_done_i (
	.din0(o_training_done),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(o_training_done_i_0)
);
defparam o_training_done_i.lut_function=16'h5555;
// @32:112
  LUT4 train_done_regkeep_i (
	.din0(train_done_reg_Z[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(train_done_regkeep_i_0)
);
defparam train_done_regkeep_i.lut_function=16'h5555;
  LUT4 N_303_l (
	.din0(train_done_reg_Z[0]),
	.din1(train_done_reg_reset_reg_net),
	.din2(GND),
	.din3(GND),
	.dout(N_303_l_Z)
);
defparam N_303_l.lut_function=16'h7777;
  LUT4 N_221_l (
	.din0(cfg_ackkeep),
	.din1(o_training_done),
	.din2(GND),
	.din3(GND),
	.dout(N_221_l_Z)
);
defparam N_221_l.lut_function=16'h2222;
  LUT6 cfg_addr_59_14_0_0_ (
	.din0(N_1392),
	.din1(N_1473),
	.din2(poll_state_o_1[3]),
	.din3(poll_state_o_1_Z[5]),
	.din4(poll_state_o_1_fast_0),
	.din5(GND),
	.dout(N_1464)
);
defparam cfg_addr_59_14_0_0_.lut_function=64'hAAACAACAAAACAACA;
  LUT6 poll_state_ns_s0_5__start_axi_reg_4_0_315 (
	.din0(cfg_ackkeep),
	.din1(poll_state_ns_s0_4_o[1]),
	.din2(poll_state_ns_s1_4_o[1]),
	.din3(poll_state_o[1]),
	.din4(o_training_done),
	.din5(GND),
	.dout(start_axi_reg_4_0_315)
);
defparam poll_state_ns_s0_5__start_axi_reg_4_0_315.lut_function=64'hFFFFFAEEFFFFFAEE;
// @32:112
  LUT6 poll_state_ns_s0_5__m32_e_2 (
	.din0(cfg_rdatakeep[20]),
	.din1(cfg_rdatakeep[21]),
	.din2(cfg_rdatakeep[22]),
	.din3(cfg_rdatakeep[23]),
	.din4(m32_e_0_0),
	.din5(m32_e_7),
	.dout(m32_e_2)
);
defparam poll_state_ns_s0_5__m32_e_2.lut_function=64'h0001000000000000;
// @33:226
  LUT6 poll_state_ns_s0_5__N_1109_i (
	.din0(poll_state_Z[1]),
	.din1(poll_state[2]),
	.din2(poll_state[3]),
	.din3(poll_state_ns_s0_5_o[0]),
	.din4(poll_state_ns_s1_5_o[0]),
	.din5(poll_state_o[0]),
	.dout(N_1109_i_0)
);
defparam poll_state_ns_s0_5__N_1109_i.lut_function=64'hFFFF7F7FFF7FFF7F;
  LUT6 cfg_addr_59_14_0_1_ (
	.din0(N_1360),
	.din1(N_1387),
	.din2(N_2760_mux),
	.din3(poll_state_o_1_Z[1]),
	.din4(poll_state_o_1[3]),
	.din5(poll_state_o_1_fast_0),
	.dout(N_1468)
);
defparam cfg_addr_59_14_0_1_.lut_function=64'hF0AACCCCCCCCF0AA;
  LUT6 m56_0 (
	.din0(N_92_mux),
	.din1(N_2262),
	.din2(cfg_req_0_sqmuxa_i_o_0),
	.din3(poll_state_o_1[3]),
	.din4(poll_state_o_1[4]),
	.din5(GND),
	.dout(N_2263)
);
defparam m56_0.lut_function=64'h0FAACCAA0FAACCAA;
  LUT6 poll_state_ns_s0_0_4__m38_0_a2_16_a3_1 (
	.din0(N_340),
	.din1(cfg_rdatakeep[1]),
	.din2(cfg_rdatakeep[6]),
	.din3(cfg_rdatakeep[7]),
	.din4(m69_e_25_0),
	.din5(GND),
	.dout(N_341)
);
defparam poll_state_ns_s0_0_4__m38_0_a2_16_a3_1.lut_function=64'h0008000000080000;
// @33:226
  DFFE cfg_addr_ret_7_5_rep2 (
	.q(poll_state_o_1_5_rep2),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_5_rep1 (
	.q(poll_state_o_1_5_rep1),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_fast_5_ (
	.q(poll_state_o_1_fast[5]),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_1_rep2 (
	.q(poll_state_o_1_1_rep2),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_1_rep1 (
	.q(poll_state_o_1_1_rep1),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_fast_1_ (
	.q(poll_state_o_1_fast_0),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_105_rep2 (
	.q(start_axi_regkeep_o_2_rep2),
	.d(o_training_done),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_105_rep1 (
	.q(start_axi_regkeep_o_2_rep1),
	.d(o_training_done),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_105_fast (
	.q(start_axi_regkeep_o_2_fast),
	.d(o_training_done),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_0_rep2 (
	.q(poll_state_o_1_0_rep2),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_0_rep1 (
	.q(poll_state_o_1_0_rep1),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_fast_0_ (
	.q(poll_state_o_1_fast[0]),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @32:84
  DFFER counter_block1_5_ (
	.q(counter_block111_axb5),
	.d(counter_block1_s[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_5_.sr_assertion="unclocked";
// @32:84
  DFFER counter_block1_4_ (
	.q(counter_block111_axb4),
	.d(counter_block1_s[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_4_.sr_assertion="unclocked";
// @32:84
  DFFER counter_block1_3_ (
	.q(counter_block111_axb3),
	.d(counter_block1_s[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_3_.sr_assertion="unclocked";
// @32:84
  DFFER counter_block1_2_ (
	.q(counter_block111_axb2),
	.d(counter_block1_s[2]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_2_.sr_assertion="unclocked";
// @32:84
  DFFER counter_block1_1_ (
	.q(counter_block111_axb1),
	.d(counter_block1_s[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_1_.sr_assertion="unclocked";
// @32:84
  DFFER counter_block1_0_ (
	.q(counter_block111_axb0),
	.d(counter_block1_s[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(counter_block111_c6_Z)
);
defparam counter_block1_0_.sr_assertion="unclocked";
// @33:226
  DFFE train_done_reg_ret_1 (
	.q(cfg_wr_rdn297_o),
	.d(poll_state[2]),
	.ck(i_training_clk),
	.ce(N_461_i_0)
);
// @33:226
  DFFE train_done_reg_ret_3 (
	.q(poll_state_d_o[17]),
	.d(N_305_i_0),
	.ck(i_training_clk),
	.ce(N_461_i_0)
);
// @33:226
  DFFE cfg_addr_ret_160 (
	.q(cfg_addr_o[20]),
	.d(cfg_addr[20]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_161 (
	.q(cfg_addr_o[21]),
	.d(cfg_addr[21]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_166 (
	.q(cfg_addr_o[24]),
	.d(cfg_addr[24]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_wdata_ret_13 (
	.q(cfg_wdata_o[6]),
	.d(cfg_wdata[6]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_30 (
	.q(cfg_wdata_o[3]),
	.d(cfg_wdata[3]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_33 (
	.q(cfg_req_0_sqmuxa_i_o),
	.d(N_221),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_35 (
	.q(cfg_wdata_o[4]),
	.d(cfg_wdata[4]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_36 (
	.q(cfg_wdata_o[5]),
	.d(cfg_wdata[5]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @32:112
  DFFER cfg_wr_rdn (
	.q(cfg_wr_rdn_1z),
	.d(cfg_wr_rdn_26),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(N_573_i_0)
);
defparam cfg_wr_rdn.sr_assertion="unclocked";
// @33:226
  DFFE cfg_addr_ret_186 (
	.q(cfg_addr_o[18]),
	.d(cfg_addr[18]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFER train_done_reg_reset_reg (
	.q(train_done_reg_reset_reg_net),
	.d(VCC),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(N_461_i_0)
);
defparam train_done_reg_reset_reg.sr_assertion="unclocked";
// @33:226
  DFFE train_done_reg_ret (
	.q(poll_state_d_o[11]),
	.d(poll_state_d_1[27]),
	.ck(i_training_clk),
	.ce(N_461_i_0)
);
// @33:226
  DFFE train_done_reg_ret_0 (
	.q(train_done_reg_3_o),
	.d(train_done_reg_3),
	.ck(i_training_clk),
	.ce(N_461_i_0)
);
// @33:226
  DFFE cfg_addr_ret_34 (
	.q(cfg_rdatakeep_o[0]),
	.d(cfg_rdatakeep_0),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_101 (
	.q(cfg_addr_o[2]),
	.d(cfg_addr[2]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_102 (
	.q(cfg_req_0_sqmuxa_i_o_0),
	.d(N_221),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_105 (
	.q(start_axi_regkeep_o_2),
	.d(o_training_done),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_107 (
	.q(cfg_addr_o[3]),
	.d(cfg_addr[3]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_108 (
	.q(cfg_addr_o[4]),
	.d(cfg_addr[4]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_109 (
	.q(cfg_addr_o[5]),
	.d(cfg_addr[5]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_110 (
	.q(cfg_addr_o[6]),
	.d(cfg_addr[6]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_111 (
	.q(cfg_addr_o[7]),
	.d(cfg_addr[7]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_112 (
	.q(cfg_addr_o_0),
	.d(cfg_addr[8]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_115 (
	.q(cfg_req_0_sqmuxa_1_o_0),
	.d(cfg_req_0_sqmuxa_1),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_125 (
	.q(cfg_req_0_sqmuxa_o_0),
	.d(N_221_i_0),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_155 (
	.q(cfg_wdata_0_sqmuxa_1_o_0),
	.d(cfg_wdata_0_sqmuxa_1),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_159 (
	.q(cfg_addr_o[0]),
	.d(cfg_rdatakeep_i_0[0]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_81 (
	.q(cfg_wdata_0_sqmuxa_2_o_0),
	.d(cfg_wdata_0_sqmuxa_2),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_wdata_ret_1 (
	.q(cfg_wdata_o[0]),
	.d(cfg_wdata[0]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_7 (
	.q(cfg_ackkeep_o),
	.d(cfg_ackkeep),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_12 (
	.q(start_axi_regkeep_o),
	.d(o_training_done),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_20 (
	.q(cfg_wdata_0_sqmuxa_2_o),
	.d(cfg_wdata_0_sqmuxa_2),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_23 (
	.q(cfg_wdata_0_sqmuxa_1_o),
	.d(cfg_wdata_0_sqmuxa_1),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_26 (
	.q(cfg_req_0_sqmuxa_1_o),
	.d(cfg_req_0_sqmuxa_1),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_29 (
	.q(cfg_req_0_sqmuxa_o),
	.d(N_221_i_0),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFER cfg_addr_reset_reg (
	.q(cfg_addr_reset_reg_net),
	.d(VCC),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(un1_poll_state_13_0)
);
defparam cfg_addr_reset_reg.sr_assertion="unclocked";
// @33:226
  DFFE cfg_addr_ret (
	.q(cfg_addr_o[10]),
	.d(cfg_addr[10]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_0 (
	.q(cfg_addr_ret_0_1z),
	.d(o_training_done_i_0),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_1 (
	.q(cfg_ackkeep_o_0),
	.d(cfg_ackkeep),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_10 (
	.q(cfg_addr_o[9]),
	.d(cfg_addr[9]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_16 (
	.q(un1_cfg_rdata_1_o),
	.d(m69_e),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_35 (
	.q(train_done_regkeep_o),
	.d(N_303),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFER poll_state_ret_5 (
	.q(poll_state_ns_s0_1_o[4]),
	.d(poll_state_ns_s0_1[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_5.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_6 (
	.q(poll_state_ns_s1_1_o[4]),
	.d(N_1115_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_6.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_7 (
	.q(poll_state_o[4]),
	.d(poll_state[4]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_7.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_8 (
	.q(poll_state_ns_s0_4_o[1]),
	.d(poll_state_ns_s0_4[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_8.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_9 (
	.q(poll_state_ns_s1_4_o[1]),
	.d(N_69_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_9.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_10 (
	.q(poll_state_o[1]),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_10.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_11 (
	.q(poll_state_ns_s0_3_o[2]),
	.d(N_1129_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_11.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_12 (
	.q(poll_state_ns_s1_3_o[2]),
	.d(N_1180_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_12.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_13 (
	.q(poll_state_o[2]),
	.d(poll_state[2]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_13.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_14 (
	.q(poll_state_ns_s0_2_o[3]),
	.d(poll_state_ns_s0_2[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_14.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_15 (
	.q(poll_state_ns_s1_2_o[3]),
	.d(N_1121_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_15.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_16 (
	.q(poll_state_o[3]),
	.d(poll_state[3]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_16.sr_assertion="unclocked";
// @33:226
  DFFER cfg_wdata_reset_reg (
	.q(cfg_wdata_reset_reg_net),
	.d(VCC),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(N_458_i_0)
);
defparam cfg_wdata_reset_reg.sr_assertion="unclocked";
// @33:226
  DFFE cfg_wdata_ret (
	.q(cfg_wdata_o[1]),
	.d(cfg_wdata[1]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_0 (
	.q(cfg_wdata_ret_0_Z),
	.d(o_training_done_i_0),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @32:112
  DFFER start_axi_reg (
	.q(o_training_done),
	.d(start_axi_reg_4_0_315),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(un1_poll_state_10_0_a6)
);
defparam start_axi_reg.sr_assertion="unclocked";
// @32:112
  DFFER cfg_req (
	.q(cfg_req_Z),
	.d(cfg_req_7),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(N_573_i_0)
);
defparam cfg_req.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret (
	.q(poll_state_ns_s0_5_o[0]),
	.d(poll_state_ns_s0_5[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_0 (
	.q(poll_state_ns_s1_5_o[0]),
	.d(poll_state_ns_s1_5[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_0.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_1 (
	.q(poll_state_o[0]),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_1.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_2 (
	.q(poll_state_ns_s0_0_o[5]),
	.d(poll_state_ns_s0_0[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_2.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_3 (
	.q(poll_state_ns_s1_0_o[5]),
	.d(N_1109_i_0),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_3.sr_assertion="unclocked";
// @33:226
  DFFER poll_state_ret_4 (
	.q(poll_state_o[5]),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.rn(training_rstn_pipe_0),
	.ce(o_training_done_i_0)
);
defparam poll_state_ret_4.sr_assertion="unclocked";
// @33:226
  DFFE cfg_addr_ret_7_2_ (
	.q(poll_state_o_1[2]),
	.d(poll_state[2]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_1_ (
	.q(poll_state_o_1_Z[1]),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_0_ (
	.q(poll_state_o_1_Z[0]),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_5_ (
	.q(poll_state_o_0[5]),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_4_ (
	.q(poll_state_o_0[4]),
	.d(poll_state[4]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_3_ (
	.q(poll_state_o_0[3]),
	.d(poll_state[3]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_2_ (
	.q(poll_state_o_0[2]),
	.d(poll_state[2]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_1_ (
	.q(poll_state_o_0[1]),
	.d(poll_state_Z[1]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_wdata_ret_15_0_ (
	.q(poll_state_o_0[0]),
	.d(poll_state_Z[0]),
	.ck(i_training_clk),
	.ce(N_458_i_0)
);
// @33:226
  DFFE cfg_addr_ret_7_5_ (
	.q(poll_state_o_1_Z[5]),
	.d(poll_state[5]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_4_ (
	.q(poll_state_o_1[4]),
	.d(poll_state[4]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFE cfg_addr_ret_7_3_ (
	.q(poll_state_o_1[3]),
	.d(poll_state[3]),
	.ck(i_training_clk),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFEC train_done_reg_ret_2 (
	.q(train_done_reg_6_o),
	.d(train_done_reg_6),
	.ck(i_training_clk),
	.cn(N_303),
	.ce(N_461_i_0)
);
// @33:226
  DFFEP train_done_reg_ret_4 (
	.q(train_done_reg_9_o),
	.d(train_done_reg_9),
	.ck(i_training_clk),
	.pn(N_303_l_Z),
	.ce(N_461_i_0)
);
// @33:226
  DFFEP cfg_addr_ret_179 (
	.q(cfg_wdata_0_sqmuxa_2_i_o),
	.d(cfg_wdata_0_sqmuxa_2_i_0),
	.ck(i_training_clk),
	.pn(m69_e_25_0),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFEP cfg_addr_ret_181 (
	.q(poll_state_1_o),
	.d(train_done_regkeep_i_0),
	.ck(i_training_clk),
	.pn(train_done_reg_reset_reg_net),
	.ce(un1_poll_state_13_0)
);
// @33:226
  DFFEC cfg_wdata_ret_17 (
	.q(cfg_wdata_0_sqmuxa_o),
	.d(N_303),
	.ck(i_training_clk),
	.cn(N_221_l_Z),
	.ce(N_458_i_0)
);
// @32:84
  ALU8 counter_block1_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a({GND, GND, counter_block111_axb5, counter_block111_axb4, counter_block111_axb3, counter_block111_axb2, counter_block111_axb1, counter_block111_axb0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC2, NC1, counter_block1_s[5:0]})
);
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
//@33:226
// @32:96
  axi_nap_csr_master_ddr_28s_32s_256s_42s_32 i_axi_nap_csr_master (
	.cfg_rdatakeep({cfg_rdatakeep[31:1], cfg_rdatakeep_0}),
	.cfg_addr_4(cfg_addr[6]),
	.cfg_addr_5(cfg_addr[7]),
	.cfg_addr_6(cfg_addr[8]),
	.cfg_addr_7(cfg_addr[9]),
	.cfg_addr_8(cfg_addr[10]),
	.cfg_addr_18(cfg_addr[20]),
	.cfg_addr_19(cfg_addr[21]),
	.cfg_addr_0(cfg_addr[2]),
	.cfg_addr_1(cfg_addr[3]),
	.cfg_addr_2(cfg_addr[4]),
	.cfg_addr_3(cfg_addr[5]),
	.cfg_addr_16(cfg_addr[18]),
	.cfg_addr_22(cfg_addr[24]),
	.cfg_wdata({cfg_wdata[6:3], N_10734, cfg_wdata[1:0]}),
	.cfg_rdatakeep_i_0_0(cfg_rdatakeep_i_0[0]),
	.poll_state_d_1_0(poll_state_d_1[27]),
	.poll_state_o(poll_state_o[3:1]),
	.poll_state_ns_s1_2_o_0(poll_state_ns_s1_2_o[3]),
	.poll_state_ns_s0_2_o_0(poll_state_ns_s0_2_o[3]),
	.poll_state_ns_s1_4_o_0(poll_state_ns_s1_4_o[1]),
	.poll_state_ns_s0_4_o_0(poll_state_ns_s0_4_o[1]),
	.poll_state_ns_s1_3_o_0(poll_state_ns_s1_3_o[2]),
	.poll_state_ns_s0_3_o_0(poll_state_ns_s0_3_o[2]),
	.poll_state_ns_s1_5_0(poll_state_ns_s1_5[0]),
	.training_rstn_pipe_0(training_rstn_pipe_0),
	.poll_state({poll_state[5:2], poll_state_Z[1:0]}),
	.poll_state_ns_s0_2_0(poll_state_ns_s0_2[3]),
	.i_training_clk(i_training_clk),
	.train_done_reg_3(train_done_reg_3),
	.cfg_wdata_0_sqmuxa_1(cfg_wdata_0_sqmuxa_1),
	.N_573_i_0(N_573_i_0),
	.cfg_wdata_0_sqmuxa_2_i_0(cfg_wdata_0_sqmuxa_2_i_0),
	.train_done_reg_9(train_done_reg_9),
	.N_341(N_341),
	.train_done_reg_6(train_done_reg_6),
	.N_2215(N_2215),
	.N_221_i_0(N_221_i_0),
	.counter_block111_axb1(counter_block111_axb1),
	.counter_block111_axb0(counter_block111_axb0),
	.counter_block111_axb5(counter_block111_axb5),
	.counter_block111_axb4(counter_block111_axb4),
	.counter_block111_axb3(counter_block111_axb3),
	.counter_block111_axb2(counter_block111_axb2),
	.N_305_i_0(N_305_i_0),
	.un1_poll_state_10_0_a6_1z(un1_poll_state_10_0_a6),
	.un1_poll_state_13_0_1z(un1_poll_state_13_0),
	.poll_state95_20(poll_state95_20),
	.N_136_25(N_136_25),
	.N_461_i_0(N_461_i_0),
	.cfg_wdata_0_sqmuxa_2(cfg_wdata_0_sqmuxa_2),
	.m69_e_25_0(m69_e_25_0),
	.m38_0_a2_16_a3_1_2_0(m38_0_a2_16_a3_1_2_0),
	.cfg_req_7(cfg_req_7),
	.cfg_req_0_sqmuxa_1_1z(cfg_req_0_sqmuxa_1),
	.N_303(N_303),
	.N_221(N_221),
	.cfg_req(cfg_req_Z),
	.m69_e(m69_e),
	.d_m2(d_m2),
	.N_458_i_0(N_458_i_0),
	.o_training_done(o_training_done),
	.N_340(N_340),
	.N_1121_i_0(N_1121_i_0),
	.cfg_wr_rdn(cfg_wr_rdn_1z),
	.N_1129_i_0(N_1129_i_0),
	.cfg_ackkeep(cfg_ackkeep),
	.cfg_wr_rdn_26(cfg_wr_rdn_26)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* ddr4_training_polling_block */

module nap_slave_wrapper_Z3012560 (
  rdata,
  rid,
  dout_int_0_0_mod_2,
  wdata_0,
  wdata_1,
  wdata_2,
  wdata_3,
  wdata_4,
  wdata_5,
  wdata_6,
  wdata_7,
  wdata_8,
  wdata_9,
  wdata_10,
  wdata_11,
  wdata_12,
  wdata_13,
  wdata_14,
  wdata_15,
  wdata_16,
  wdata_17,
  wdata_32,
  wdata_48,
  wdata_64,
  wdata_80,
  wdata_96,
  wdata_112,
  wdata_128,
  wdata_144,
  wdata_160,
  wdata_176,
  wdata_192,
  wdata_208,
  wdata_224,
  next_dout_int_1,
  awaddr,
  awid,
  awlen,
  awsize_0,
  araddr,
  arid,
  arlen,
  pipe_rstn_0,
  bvalid,
  bready,
  rvalid,
  rready,
  wlast,
  wvalid,
  wready,
  awvalid,
  arvalid,
  i_clk,
  awready_i,
  awready,
  arready_i,
  arready,
  rlast_i,
  rlast
)
;
output [255:0] rdata ;
output [7:0] rid ;
input [15:0] dout_int_0_0_mod_2 ;
input wdata_0 ;
input wdata_1 ;
input wdata_2 ;
input wdata_3 ;
input wdata_4 ;
input wdata_5 ;
input wdata_6 ;
input wdata_7 ;
input wdata_8 ;
input wdata_9 ;
input wdata_10 ;
input wdata_11 ;
input wdata_12 ;
input wdata_13 ;
input wdata_14 ;
input wdata_15 ;
input wdata_16 ;
input wdata_17 ;
input wdata_32 ;
input wdata_48 ;
input wdata_64 ;
input wdata_80 ;
input wdata_96 ;
input wdata_112 ;
input wdata_128 ;
input wdata_144 ;
input wdata_160 ;
input wdata_176 ;
input wdata_192 ;
input wdata_208 ;
input wdata_224 ;
input [15:0] next_dout_int_1 ;
input [39:9] awaddr ;
input [7:0] awid ;
input [3:0] awlen ;
input awsize_0 ;
input [39:5] araddr ;
input [7:0] arid ;
input [7:0] arlen ;
input pipe_rstn_0 ;
output bvalid ;
input bready ;
output rvalid ;
input rready ;
input wlast ;
input wvalid ;
output wready ;
input awvalid ;
input arvalid ;
input i_clk ;
output awready_i ;
output awready ;
output arready_i ;
output arready ;
output rlast_i ;
output rlast ;
wire wdata_0 ;
wire wdata_1 ;
wire wdata_2 ;
wire wdata_3 ;
wire wdata_4 ;
wire wdata_5 ;
wire wdata_6 ;
wire wdata_7 ;
wire wdata_8 ;
wire wdata_9 ;
wire wdata_10 ;
wire wdata_11 ;
wire wdata_12 ;
wire wdata_13 ;
wire wdata_14 ;
wire wdata_15 ;
wire wdata_16 ;
wire wdata_17 ;
wire wdata_32 ;
wire wdata_48 ;
wire wdata_64 ;
wire wdata_80 ;
wire wdata_96 ;
wire wdata_112 ;
wire wdata_128 ;
wire wdata_144 ;
wire wdata_160 ;
wire wdata_176 ;
wire wdata_192 ;
wire wdata_208 ;
wire wdata_224 ;
wire awsize_0 ;
wire pipe_rstn_0 ;
wire bvalid ;
wire bready ;
wire rvalid ;
wire rready ;
wire wlast ;
wire wvalid ;
wire wready ;
wire awvalid ;
wire arvalid ;
wire i_clk ;
wire awready_i ;
wire awready ;
wire arready_i ;
wire arready ;
wire rlast_i ;
wire rlast ;
wire [1:0] rresp;
wire [7:0] bid;
wire [1:0] bresp;
wire [2:0] error_info_nap;
wire GND ;
wire output_rstn_nap ;
wire VCC ;
wire error_valid_nap ;
// @26:89
  LUT4 \nap.rlast_i  (
	.din0(rlast),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(rlast_i)
);
defparam \nap.rlast_i .lut_function=16'h5555;
// @26:142
  LUT4 \nap.arready_i  (
	.din0(arready),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(arready_i)
);
defparam \nap.arready_i .lut_function=16'h5555;
// @28:144
  LUT4 \nap.awready_i  (
	.din0(awready),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(awready_i)
);
defparam \nap.awready_i .lut_function=16'h5555;
// @29:53
  ACX_NAP_AXI_SLAVE i_axi_slave (
	.clk(i_clk),
	.rstn(pipe_rstn_0),
	.output_rstn(output_rstn_nap),
	.arready(arready),
	.arvalid(arvalid),
	.arqos({GND, GND, GND, GND}),
	.arburst({GND, VCC}),
	.arlock(GND),
	.arsize({VCC, GND, VCC}),
	.arlen(arlen[7:0]),
	.arid(arid[7:0]),
	.araddr({GND, VCC, araddr[39:5], GND, GND, GND, GND, GND}),
	.awready(awready),
	.awvalid(awvalid),
	.awqos({GND, GND, GND, GND}),
	.awburst({GND, awsize_0}),
	.awlock(GND),
	.awsize({awsize_0, GND, awsize_0}),
	.awlen({GND, GND, GND, GND, awlen[3:0]}),
	.awid(awid[7:0]),
	.awaddr({GND, VCC, awaddr[39:9], GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.wready(wready),
	.wvalid(wvalid),
	.wdata({dout_int_0_0_mod_2[11:0], dout_int_0_0_mod_2[15:13], wdata_224, dout_int_0_0_mod_2[12], wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_208, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_192, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_176, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_160, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_144, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_128, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_112, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_96, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_12, wdata_80, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_13, wdata_64, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_14, wdata_48, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_15, wdata_32, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_17, wdata_16, wdata_15, wdata_14, wdata_13, wdata_12, wdata_11, wdata_10, wdata_9, wdata_8, wdata_7, wdata_6, wdata_5, wdata_4, wdata_3, wdata_2, wdata_1, wdata_0, next_dout_int_1[15:0]}),
	.wstrb({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.wlast(wlast),
	.rready(rready),
	.rvalid(rvalid),
	.rresp(rresp[1:0]),
	.rid(rid[7:0]),
	.rdata(rdata[255:0]),
	.rlast(rlast),
	.bready(bready),
	.bvalid(bvalid),
	.bid(bid[7:0]),
	.bresp(bresp[1:0]),
	.error_valid(error_valid_nap),
	.error_info(error_info_nap[2:0])
);
defparam i_axi_slave.column=4'h0;
defparam i_axi_slave.csr_access_enable=1'b0;
defparam i_axi_slave.e2w_arbitration_schedule=32'h00000000;
defparam i_axi_slave.row=4'h0;
defparam i_axi_slave.w2e_arbitration_schedule=32'h00000000;
defparam i_axi_slave.must_keep=1;
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* nap_slave_wrapper_Z3012560 */

module random_seq_gen_Z4800250_0 (
  dout_int_0_0_mod_2,
  wdata_224,
  wdata_208,
  wdata_192,
  wdata_176,
  wdata_160,
  wdata_144,
  wdata_128,
  wdata_12,
  wdata_13,
  wdata_14,
  wdata_112,
  wdata_15,
  wdata_17,
  wdata_1,
  wdata_2,
  wdata_3,
  wdata_4,
  wdata_5,
  wdata_6,
  wdata_7,
  wdata_8,
  wdata_9,
  wdata_10,
  wdata_96,
  wdata_11,
  wdata_80,
  wdata_64,
  wdata_48,
  wdata_32,
  wdata_16,
  wdata_0,
  next_dout_int_1,
  N_7489_0,
  pipe_rstn_0,
  un2_new_data_val,
  i_clk,
  start_d_0,
  start_d
)
;
output [15:0] dout_int_0_0_mod_2 ;
output wdata_224 ;
output wdata_208 ;
output wdata_192 ;
output wdata_176 ;
output wdata_160 ;
output wdata_144 ;
output wdata_128 ;
output wdata_12 ;
output wdata_13 ;
output wdata_14 ;
output wdata_112 ;
output wdata_15 ;
output wdata_17 ;
output wdata_1 ;
output wdata_2 ;
output wdata_3 ;
output wdata_4 ;
output wdata_5 ;
output wdata_6 ;
output wdata_7 ;
output wdata_8 ;
output wdata_9 ;
output wdata_10 ;
output wdata_96 ;
output wdata_11 ;
output wdata_80 ;
output wdata_64 ;
output wdata_48 ;
output wdata_32 ;
output wdata_16 ;
output wdata_0 ;
output [15:0] next_dout_int_1 ;
output N_7489_0 ;
input pipe_rstn_0 ;
input un2_new_data_val ;
input i_clk ;
input start_d_0 ;
input start_d ;
wire wdata_224 ;
wire wdata_208 ;
wire wdata_192 ;
wire wdata_176 ;
wire wdata_160 ;
wire wdata_144 ;
wire wdata_128 ;
wire wdata_12 ;
wire wdata_13 ;
wire wdata_14 ;
wire wdata_112 ;
wire wdata_15 ;
wire wdata_17 ;
wire wdata_1 ;
wire wdata_2 ;
wire wdata_3 ;
wire wdata_4 ;
wire wdata_5 ;
wire wdata_6 ;
wire wdata_7 ;
wire wdata_8 ;
wire wdata_9 ;
wire wdata_10 ;
wire wdata_96 ;
wire wdata_11 ;
wire wdata_80 ;
wire wdata_64 ;
wire wdata_48 ;
wire wdata_32 ;
wire wdata_16 ;
wire wdata_0 ;
wire N_7489_0 ;
wire pipe_rstn_0 ;
wire un2_new_data_val ;
wire i_clk ;
wire start_d_0 ;
wire start_d ;
wire [240:16] dout_int_2;
wire [15:0] next_dout_int;
wire GND ;
wire next_dout_int_cry_7 ;
wire next_dout_int_cry_8_0_cout_0 ;
wire VCC ;
// @25:52
  LUT4 dout_int_2_144_ (
	.din0(next_dout_int_1[4]),
	.din1(next_dout_int_1[6]),
	.din2(next_dout_int_1[7]),
	.din3(next_dout_int_1[9]),
	.dout(dout_int_2[144])
);
defparam dout_int_2_144_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_128_ (
	.din0(next_dout_int_1[5]),
	.din1(next_dout_int_1[7]),
	.din2(next_dout_int_1[8]),
	.din3(next_dout_int_1[10]),
	.dout(dout_int_2[128])
);
defparam dout_int_2_128_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_80_ (
	.din0(next_dout_int_1[8]),
	.din1(next_dout_int_1[10]),
	.din2(next_dout_int_1[11]),
	.din3(next_dout_int_1[13]),
	.dout(dout_int_2[80])
);
defparam dout_int_2_80_.lut_function=16'h6996;
// @25:119
  LUT4 dout_int4 (
	.din0(start_d),
	.din1(start_d_0),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(N_7489_0)
);
defparam dout_int4.lut_function=16'hB0B0;
// @25:52
  LUT4 dout_int_2_16_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[12]),
	.din2(next_dout_int_1[14]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[16])
);
defparam dout_int_2_16_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_64_ (
	.din0(next_dout_int_1[9]),
	.din1(next_dout_int_1[11]),
	.din2(next_dout_int_1[12]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[64])
);
defparam dout_int_2_64_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_224_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[2]),
	.din2(next_dout_int_1[4]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[224])
);
defparam dout_int_2_224_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_112_ (
	.din0(next_dout_int_1[6]),
	.din1(next_dout_int_1[8]),
	.din2(next_dout_int_1[9]),
	.din3(next_dout_int_1[11]),
	.dout(dout_int_2[112])
);
defparam dout_int_2_112_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_160_ (
	.din0(next_dout_int_1[3]),
	.din1(next_dout_int_1[5]),
	.din2(next_dout_int_1[6]),
	.din3(next_dout_int_1[8]),
	.dout(dout_int_2[160])
);
defparam dout_int_2_160_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_176_ (
	.din0(next_dout_int_1[2]),
	.din1(next_dout_int_1[4]),
	.din2(next_dout_int_1[5]),
	.din3(next_dout_int_1[7]),
	.dout(dout_int_2[176])
);
defparam dout_int_2_176_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_192_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[3]),
	.din2(next_dout_int_1[4]),
	.din3(next_dout_int_1[6]),
	.dout(dout_int_2[192])
);
defparam dout_int_2_192_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_96_ (
	.din0(next_dout_int_1[7]),
	.din1(next_dout_int_1[9]),
	.din2(next_dout_int_1[10]),
	.din3(next_dout_int_1[12]),
	.dout(dout_int_2[96])
);
defparam dout_int_2_96_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_240_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[1]),
	.din2(next_dout_int_1[3]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[240])
);
defparam dout_int_2_240_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_208_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[2]),
	.din2(next_dout_int_1[3]),
	.din3(next_dout_int_1[5]),
	.dout(dout_int_2[208])
);
defparam dout_int_2_208_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_48_ (
	.din0(next_dout_int_1[10]),
	.din1(next_dout_int_1[12]),
	.din2(next_dout_int_1[13]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[48])
);
defparam dout_int_2_48_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_32_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[11]),
	.din2(next_dout_int_1[13]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[32])
);
defparam dout_int_2_32_.lut_function=16'h6996;
// @25:115
  DFFER dout_int_240_ (
	.q(wdata_224),
	.d(dout_int_2[240]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_240_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_224_ (
	.q(wdata_208),
	.d(dout_int_2[224]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_224_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_208_ (
	.q(wdata_192),
	.d(dout_int_2[208]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_208_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_192_ (
	.q(wdata_176),
	.d(dout_int_2[192]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_192_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_176_ (
	.q(wdata_160),
	.d(dout_int_2[176]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_176_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_160_ (
	.q(wdata_144),
	.d(dout_int_2[160]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_160_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_144_ (
	.q(wdata_128),
	.d(dout_int_2[144]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_144_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_114_ (
	.q(wdata_12),
	.d(next_dout_int_1[6]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_114_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_115_ (
	.q(wdata_13),
	.d(next_dout_int_1[7]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_115_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_116_ (
	.q(wdata_14),
	.d(next_dout_int_1[8]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_116_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_128_ (
	.q(wdata_112),
	.d(dout_int_2[128]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_128_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_100_ (
	.q(wdata_15),
	.d(next_dout_int_1[9]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_100_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_101_ (
	.q(wdata_17),
	.d(next_dout_int_1[10]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_101_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_102_ (
	.q(wdata_1),
	.d(next_dout_int_1[11]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_102_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_103_ (
	.q(wdata_2),
	.d(next_dout_int_1[12]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_103_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_104_ (
	.q(wdata_3),
	.d(next_dout_int_1[13]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_104_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_105_ (
	.q(wdata_4),
	.d(next_dout_int_1[14]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_105_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_106_ (
	.q(wdata_5),
	.d(next_dout_int_1[15]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_106_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_107_ (
	.q(wdata_6),
	.d(next_dout_int_1[0]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_107_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_108_ (
	.q(wdata_7),
	.d(next_dout_int_1[1]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_108_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_109_ (
	.q(wdata_8),
	.d(next_dout_int_1[2]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_109_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_110_ (
	.q(wdata_9),
	.d(next_dout_int_1[3]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_110_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_111_ (
	.q(wdata_10),
	.d(next_dout_int_1[4]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_111_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_112_ (
	.q(wdata_96),
	.d(dout_int_2[112]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_112_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_113_ (
	.q(wdata_11),
	.d(next_dout_int_1[5]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_113_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_96_ (
	.q(wdata_80),
	.d(dout_int_2[96]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_96_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_80_ (
	.q(wdata_64),
	.d(dout_int_2[80]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_80_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_64_ (
	.q(wdata_48),
	.d(dout_int_2[64]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_64_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_48_ (
	.q(wdata_32),
	.d(dout_int_2[48]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_48_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_32_ (
	.q(wdata_16),
	.d(dout_int_2[32]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_32_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(wdata_0),
	.d(dout_int_2[16]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_8_ (
	.q(dout_int_0_0_mod_2[8]),
	.d(next_dout_int_1[8]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_7_ (
	.q(dout_int_0_0_mod_2[7]),
	.d(next_dout_int_1[7]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_6_ (
	.q(dout_int_0_0_mod_2[6]),
	.d(next_dout_int_1[6]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_5_ (
	.q(dout_int_0_0_mod_2[5]),
	.d(next_dout_int_1[5]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_4_ (
	.q(dout_int_0_0_mod_2[4]),
	.d(next_dout_int_1[4]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_3_ (
	.q(dout_int_0_0_mod_2[3]),
	.d(next_dout_int_1[3]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_2_ (
	.q(dout_int_0_0_mod_2[2]),
	.d(next_dout_int_1[2]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_1_ (
	.q(dout_int_0_0_mod_2[1]),
	.d(next_dout_int_1[1]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_0_ (
	.q(dout_int_0_0_mod_2[0]),
	.d(next_dout_int_1[0]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_7_ (
	.q(next_dout_int_1[7]),
	.d(next_dout_int[7]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_6_ (
	.q(next_dout_int_1[6]),
	.d(next_dout_int[6]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_5_ (
	.q(next_dout_int_1[5]),
	.d(next_dout_int[5]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_4_ (
	.q(next_dout_int_1[4]),
	.d(next_dout_int[4]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_3_ (
	.q(next_dout_int_1[3]),
	.d(next_dout_int[3]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_2_ (
	.q(next_dout_int_1[2]),
	.d(next_dout_int[2]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_1_ (
	.q(next_dout_int_1[1]),
	.d(next_dout_int[1]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_0_ (
	.q(next_dout_int_1[0]),
	.d(next_dout_int[0]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_15_ (
	.q(dout_int_0_0_mod_2[15]),
	.d(next_dout_int_1[15]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_14_ (
	.q(dout_int_0_0_mod_2[14]),
	.d(next_dout_int_1[14]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_13_ (
	.q(dout_int_0_0_mod_2[13]),
	.d(next_dout_int_1[13]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_12_ (
	.q(dout_int_0_0_mod_2[12]),
	.d(next_dout_int_1[12]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_11_ (
	.q(dout_int_0_0_mod_2[11]),
	.d(next_dout_int_1[11]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_10_ (
	.q(dout_int_0_0_mod_2[10]),
	.d(next_dout_int_1[10]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_9_ (
	.q(dout_int_0_0_mod_2[9]),
	.d(next_dout_int_1[9]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_15_ (
	.q(next_dout_int_1[15]),
	.d(next_dout_int[15]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_14_ (
	.q(next_dout_int_1[14]),
	.d(next_dout_int[14]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_13_ (
	.q(next_dout_int_1[13]),
	.d(next_dout_int[13]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_12_ (
	.q(next_dout_int_1[12]),
	.d(next_dout_int[12]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_11_ (
	.q(next_dout_int_1[11]),
	.d(next_dout_int[11]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_10_ (
	.q(next_dout_int_1[10]),
	.d(next_dout_int[10]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_9_ (
	.q(next_dout_int_1[9]),
	.d(next_dout_int[9]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_8_ (
	.q(next_dout_int_1[8]),
	.d(next_dout_int[8]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(un2_new_data_val)
);
defparam dout_int_0_mod_8_.sr_assertion="clocked";
// @25:87
  ALU8 next_dout_int_cry_8_0 (
	.load(GND),
	.cin(next_dout_int_cry_7),
	.a(next_dout_int_1[15:8]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(next_dout_int_cry_8_0_cout_0),
	.s(next_dout_int[15:8])
);
// @25:87
  ALU8 next_dout_int_cry_0_0 (
	.load(GND),
	.cin(VCC),
	.a(next_dout_int_1[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(next_dout_int_cry_7),
	.s(next_dout_int[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z4800250_0 */

module random_seq_gen_Z1559190_0 (
  gen_addr,
  awaddr,
  N_7489_0,
  start_d_0,
  start_d_1z,
  addr_enable,
  i_clk
)
;
output [35:31] gen_addr ;
output [39:9] awaddr ;
input N_7489_0 ;
input start_d_0 ;
output start_d_1z ;
input addr_enable ;
input i_clk ;
wire N_7489_0 ;
wire start_d_0 ;
wire start_d_1z ;
wire addr_enable ;
wire i_clk ;
wire [35:0] dout_int_s;
wire [31:7] dout_int_cry;
wire GND ;
wire VCC ;
wire N_9622 ;
wire N_9621 ;
wire N_9620 ;
wire N_9619 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
// @25:115
  DFFER dout_int_0_ (
	.q(awaddr[9]),
	.d(dout_int_s[0]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_1_ (
	.q(awaddr[10]),
	.d(dout_int_s[1]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_2_ (
	.q(awaddr[11]),
	.d(dout_int_s[2]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_3_ (
	.q(awaddr[12]),
	.d(dout_int_s[3]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_4_ (
	.q(awaddr[13]),
	.d(dout_int_s[4]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_5_ (
	.q(awaddr[14]),
	.d(dout_int_s[5]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_6_ (
	.q(awaddr[15]),
	.d(dout_int_s[6]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_7_ (
	.q(awaddr[16]),
	.d(dout_int_s[7]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_8_ (
	.q(awaddr[17]),
	.d(dout_int_s[8]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_9_ (
	.q(awaddr[18]),
	.d(dout_int_s[9]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_10_ (
	.q(awaddr[19]),
	.d(dout_int_s[10]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_11_ (
	.q(awaddr[20]),
	.d(dout_int_s[11]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_12_ (
	.q(awaddr[21]),
	.d(dout_int_s[12]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_13_ (
	.q(awaddr[22]),
	.d(dout_int_s[13]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_14_ (
	.q(awaddr[23]),
	.d(dout_int_s[14]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_15_ (
	.q(awaddr[24]),
	.d(dout_int_s[15]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(awaddr[25]),
	.d(dout_int_s[16]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_17_ (
	.q(awaddr[26]),
	.d(dout_int_s[17]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_17_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_18_ (
	.q(awaddr[27]),
	.d(dout_int_s[18]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_19_ (
	.q(awaddr[28]),
	.d(dout_int_s[19]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_20_ (
	.q(awaddr[29]),
	.d(dout_int_s[20]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_20_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_21_ (
	.q(awaddr[30]),
	.d(dout_int_s[21]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_22_ (
	.q(awaddr[31]),
	.d(dout_int_s[22]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_23_ (
	.q(awaddr[32]),
	.d(dout_int_s[23]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_23_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_24_ (
	.q(awaddr[33]),
	.d(dout_int_s[24]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_25_ (
	.q(awaddr[34]),
	.d(dout_int_s[25]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_25_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_26_ (
	.q(awaddr[35]),
	.d(dout_int_s[26]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_27_ (
	.q(awaddr[36]),
	.d(dout_int_s[27]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_27_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_28_ (
	.q(awaddr[37]),
	.d(dout_int_s[28]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_28_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_29_ (
	.q(awaddr[38]),
	.d(dout_int_s[29]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_29_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_30_ (
	.q(awaddr[39]),
	.d(dout_int_s[30]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_30_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_31_ (
	.q(gen_addr[31]),
	.d(dout_int_s[31]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_31_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_32_ (
	.q(gen_addr[32]),
	.d(dout_int_s[32]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_32_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_33_ (
	.q(gen_addr[33]),
	.d(dout_int_s[33]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_34_ (
	.q(gen_addr[34]),
	.d(dout_int_s[34]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_34_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_35_ (
	.q(gen_addr[35]),
	.d(dout_int_s[35]),
	.ck(i_clk),
	.rn(N_7489_0),
	.ce(addr_enable)
);
defparam dout_int_35_.sr_assertion="clocked";
// @25:115
  DFF start_d (
	.q(start_d_1z),
	.d(start_d_0),
	.ck(i_clk)
);
// @25:115
  ALU8 dout_int_cry_0_32_ (
	.load(GND),
	.cin(dout_int_cry[31]),
	.a({GND, GND, GND, GND, gen_addr[35:32]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC4, NC3, NC2, NC1, dout_int_s[35:32]})
);
// @25:115
  ALU8 dout_int_cry_0_24_ (
	.load(GND),
	.cin(dout_int_cry[23]),
	.a({gen_addr[31], awaddr[39:33]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[31]),
	.s(dout_int_s[31:24])
);
// @25:115
  ALU8 dout_int_cry_0_16_ (
	.load(GND),
	.cin(dout_int_cry[15]),
	.a(awaddr[32:25]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[23]),
	.s(dout_int_s[23:16])
);
// @25:115
  ALU8 dout_int_cry_0_8_ (
	.load(GND),
	.cin(dout_int_cry[7]),
	.a(awaddr[24:17]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[15]),
	.s(dout_int_s[15:8])
);
// @25:115
  ALU8 dout_int_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(awaddr[16:9]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[7]),
	.s(dout_int_s[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z1559190_0 */

module axi_pkt_gen_Z4775300 (
  next_dout_int_1,
  wdata_224,
  wdata_208,
  wdata_192,
  wdata_176,
  wdata_160,
  wdata_144,
  wdata_128,
  wdata_12,
  wdata_13,
  wdata_14,
  wdata_112,
  wdata_15,
  wdata_17,
  wdata_1,
  wdata_2,
  wdata_3,
  wdata_4,
  wdata_5,
  wdata_6,
  wdata_7,
  wdata_8,
  wdata_9,
  wdata_10,
  wdata_96,
  wdata_11,
  wdata_80,
  wdata_64,
  wdata_48,
  wdata_32,
  wdata_16,
  wdata_0,
  dout_int_0_0_mod_2,
  awlen,
  awaddr,
  wr_addr,
  wr_len_0,
  awsize_0,
  len_written_mod_0,
  awid,
  test_gen_count,
  data_error_0_0,
  data_error_0_d0,
  pipe_rstn_0,
  awsize46keep_0,
  bready,
  awvalid,
  N_106_l,
  awready_i,
  bvalid_i,
  awready,
  N_206_i_i_0,
  N_200_i_i_0,
  i_clk,
  un1_burst_len_axb3,
  test_gen_count10_1z,
  o_fail,
  id_error_0,
  id_error,
  test_rx_counte,
  pkt_compared,
  test_gen_counte,
  start_d,
  o_training_done,
  i_start,
  written_valid_1z,
  CO0,
  un1_burst_len_axb1,
  fifo_full,
  wvalid,
  wready,
  bvalid,
  wlast,
  un1_burst_len_axb2
)
;
output [15:0] next_dout_int_1 ;
output wdata_224 ;
output wdata_208 ;
output wdata_192 ;
output wdata_176 ;
output wdata_160 ;
output wdata_144 ;
output wdata_128 ;
output wdata_12 ;
output wdata_13 ;
output wdata_14 ;
output wdata_112 ;
output wdata_15 ;
output wdata_17 ;
output wdata_1 ;
output wdata_2 ;
output wdata_3 ;
output wdata_4 ;
output wdata_5 ;
output wdata_6 ;
output wdata_7 ;
output wdata_8 ;
output wdata_9 ;
output wdata_10 ;
output wdata_96 ;
output wdata_11 ;
output wdata_80 ;
output wdata_64 ;
output wdata_48 ;
output wdata_32 ;
output wdata_16 ;
output wdata_0 ;
output [15:0] dout_int_0_0_mod_2 ;
output [3:0] awlen ;
output [39:9] awaddr ;
output [39:4] wr_addr ;
output wr_len_0 ;
output awsize_0 ;
output [2:0] len_written_mod_0 ;
output [7:0] awid ;
input [12:0] test_gen_count ;
input data_error_0_0 ;
input data_error_0_d0 ;
input pipe_rstn_0 ;
output awsize46keep_0 ;
output bready ;
output awvalid ;
input N_106_l ;
input awready_i ;
input bvalid_i ;
input awready ;
input N_206_i_i_0 ;
input N_200_i_i_0 ;
input i_clk ;
output un1_burst_len_axb3 ;
output test_gen_count10_1z ;
output o_fail ;
input id_error_0 ;
input id_error ;
output test_rx_counte ;
input pkt_compared ;
output test_gen_counte ;
input start_d ;
input o_training_done ;
input i_start ;
output written_valid_1z ;
output CO0 ;
output un1_burst_len_axb1 ;
input fifo_full ;
output wvalid ;
input wready ;
input bvalid ;
output wlast ;
output un1_burst_len_axb2 ;
wire wdata_224 ;
wire wdata_208 ;
wire wdata_192 ;
wire wdata_176 ;
wire wdata_160 ;
wire wdata_144 ;
wire wdata_128 ;
wire wdata_12 ;
wire wdata_13 ;
wire wdata_14 ;
wire wdata_112 ;
wire wdata_15 ;
wire wdata_17 ;
wire wdata_1 ;
wire wdata_2 ;
wire wdata_3 ;
wire wdata_4 ;
wire wdata_5 ;
wire wdata_6 ;
wire wdata_7 ;
wire wdata_8 ;
wire wdata_9 ;
wire wdata_10 ;
wire wdata_96 ;
wire wdata_11 ;
wire wdata_80 ;
wire wdata_64 ;
wire wdata_48 ;
wire wdata_32 ;
wire wdata_16 ;
wire wdata_0 ;
wire wr_len_0 ;
wire awsize_0 ;
wire data_error_0_0 ;
wire data_error_0_d0 ;
wire pipe_rstn_0 ;
wire awsize46keep_0 ;
wire bready ;
wire awvalid ;
wire N_106_l ;
wire awready_i ;
wire bvalid_i ;
wire awready ;
wire N_206_i_i_0 ;
wire N_200_i_i_0 ;
wire i_clk ;
wire un1_burst_len_axb3 ;
wire test_gen_count10_1z ;
wire o_fail ;
wire id_error_0 ;
wire id_error ;
wire test_rx_counte ;
wire pkt_compared ;
wire test_gen_counte ;
wire start_d ;
wire o_training_done ;
wire i_start ;
wire written_valid_1z ;
wire CO0 ;
wire un1_burst_len_axb1 ;
wire fifo_full ;
wire wvalid ;
wire wready ;
wire bvalid ;
wire wlast ;
wire un1_burst_len_axb2 ;
wire [1:0] wr_state;
wire [3:0] burst_counter;
wire [7:5] awsize46;
wire [0:0] awsize46_mod;
wire [1:1] next_burst_len_1;
wire [0:0] awsize46keep_reto;
wire [1:0] wr_state_reto;
wire [0:0] un1_i_reset_processor_reto;
wire [1:0] wr_state_reto_0;
wire [0:0] un1_i_reset_processor_reto_0;
wire [0:0] awsize46keep_0_Z;
wire [0:0] awsize46_mod_l;
wire [1:0] next_burst_len;
wire [2:0] burst_lenikb;
wire [0:0] next_burst_len_0_mod;
wire [0:0] next_burst_len_mod_0;
wire [0:0] burst_len_11;
wire [0:0] un1_wr_state31_0_0_0_0_a2_iso;
wire [7:0] awid_s;
wire [35:31] gen_addr;
wire [0:0] awid_cry_0_cout_0;
wire [0:0] N_7489;
wire N_129 ;
wire GND ;
wire N_30 ;
wire N_56 ;
wire N_7448 ;
wire N_166 ;
wire N_304 ;
wire un1_i_reset_n_3_i_0 ;
wire N_7104_i_0 ;
wire N_10 ;
wire un1_burst_counter_axbxc3_Z ;
wire un4_axi_wr_enable_Z ;
wire N_237_i ;
wire N_106 ;
wire un1_wr_state31_1 ;
wire N_167 ;
wire addr_enable_Z ;
wire un2_new_data_val_Z ;
wire awsize38_2_i_0_0_a2_1_0 ;
wire awsize38_2_i_0_0_1_0 ;
wire un4_axi_wr_enable_0_Z ;
wire un4_axi_wr_enable_2_Z ;
wire N_168 ;
wire awsize15 ;
wire awsize38_2_i_0_0_a2_0_3 ;
wire awsize40_1 ;
wire awsize46_ret ;
wire fifo_full_reto ;
wire un4_axi_wr_enable_reto ;
wire N_273_0 ;
wire N_29_0 ;
wire N_267_0 ;
wire N_12_i_0_0 ;
wire N_131_l ;
wire CO0_i_0 ;
wire N_122 ;
wire N_53_i_0_Z ;
wire N_26_i_0 ;
wire N_129_0 ;
wire N_53_i_0_0 ;
wire N_16 ;
wire N_165 ;
wire awsize46_ret_i ;
wire VCC ;
wire N_2 ;
wire N_1_37 ;
wire N_6081 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire start_d_0 ;
  LUT6 N_30_m_1_iv_0_0 (
	.din0(N_129),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_30)
);
defparam N_30_m_1_iv_0_0.lut_function=64'h3FE233223FE23322;
  LUT6 burst_counter_4_i_m2_i_m2_i_m2_i_m2_2_ (
	.din0(N_56),
	.din1(N_7448),
	.din2(burst_counter[0]),
	.din3(burst_counter[1]),
	.din4(burst_counter[2]),
	.din5(un1_burst_len_axb2),
	.dout(N_166)
);
defparam burst_counter_4_i_m2_i_m2_i_m2_i_m2_2_.lut_function=64'hFFFB3337CCC80004;
// @28:144
  LUT6 un1_i_reset_n_3_i (
	.din0(N_56),
	.din1(N_304),
	.din2(awsize46[6]),
	.din3(awsize46[7]),
	.din4(awsize46keep_0),
	.din5(wlast),
	.dout(un1_i_reset_n_3_i_0)
);
defparam un1_i_reset_n_3_i.lut_function=64'h2233203033333030;
// @28:144
  LUT6 \un1_axi_if.awsize38_i_0_0_0_0  (
	.din0(N_56),
	.din1(N_7104_i_0),
	.din2(awsize46[5]),
	.din3(awsize46_mod[0]),
	.din4(bvalid),
	.din5(wlast),
	.dout(N_10)
);
defparam \un1_axi_if.awsize38_i_0_0_0_0 .lut_function=64'h0707000303030003;
// @28:142
  LUT6 un1_burst_counter_axbxc3 (
	.din0(burst_counter[0]),
	.din1(burst_counter[1]),
	.din2(burst_counter[2]),
	.din3(burst_counter[3]),
	.din4(wready),
	.din5(wvalid),
	.dout(un1_burst_counter_axbxc3_Z)
);
defparam un1_burst_counter_axbxc3.lut_function=64'hFE01FF00FF00FF00;
// @28:144
  LUT6 N_29_m_1_iv_0_a2_2 (
	.din0(fifo_full),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(un4_axi_wr_enable_Z),
	.dout(N_237_i)
);
defparam N_29_m_1_iv_0_a2_2.lut_function=64'hFFFFFFFFFFFBFFFF;
// @28:144
  LUT6 un1_wr_state31_1_0_0_1 (
	.din0(N_56),
	.din1(N_106),
	.din2(N_7104_i_0),
	.din3(awsize46_mod[0]),
	.din4(bvalid),
	.din5(wlast),
	.dout(un1_wr_state31_1)
);
defparam un1_wr_state31_1_0_0_1.lut_function=64'hFFDCDCDCFFCCCCCC;
// @28:149
  LUT6 \write_axi_data_1_capl.axi_if.awsize45_i_0_0_a2_0  (
	.din0(N_7104_i_0),
	.din1(awsize46_mod[0]),
	.din2(bvalid),
	.din3(wlast),
	.din4(wready),
	.din5(wvalid),
	.dout(N_129)
);
defparam \write_axi_data_1_capl.axi_if.awsize45_i_0_0_a2_0 .lut_function=64'hE0C0C0C0C0C0C0C0;
  LUT6 burst_counter_4_i_m2_i_m2_i_m2_i_m2_1_ (
	.din0(N_7448),
	.din1(burst_counter[0]),
	.din2(burst_counter[1]),
	.din3(un1_burst_len_axb1),
	.din4(wready),
	.din5(wvalid),
	.dout(N_167)
);
defparam burst_counter_4_i_m2_i_m2_i_m2_i_m2_1_.lut_function=64'hD782F5A0F5A0F5A0;
// @28:101
  LUT4 un2_new_data_val (
	.din0(addr_enable_Z),
	.din1(wlast),
	.din2(wready),
	.din3(wvalid),
	.dout(un2_new_data_val_Z)
);
defparam un2_new_data_val.lut_function=16'hBAAA;
// @28:144
  LUT6 \un1_axi_if.awsize38_2_i_0_0_1_0  (
	.din0(N_7104_i_0),
	.din1(awsize38_2_i_0_0_a2_1_0),
	.din2(awsize46[5]),
	.din3(awsize46_mod[0]),
	.din4(awsize46keep_0),
	.din5(pipe_rstn_0),
	.dout(awsize38_2_i_0_0_1_0)
);
defparam \un1_axi_if.awsize38_2_i_0_0_1_0 .lut_function=64'h0004000500050005;
  LUT6 un4_axi_wr_enable (
	.din0(un4_axi_wr_enable_0_Z),
	.din1(un4_axi_wr_enable_2_Z),
	.din2(test_gen_count[6]),
	.din3(test_gen_count[7]),
	.din4(test_gen_count[9]),
	.din5(GND),
	.dout(un4_axi_wr_enable_Z)
);
defparam un4_axi_wr_enable.lut_function=64'h0000000800000008;
  LUT6 burst_counter_4_i_m2_i_m2_i_m2_i_m2_0_ (
	.din0(CO0),
	.din1(burst_counter[0]),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(wready),
	.din5(wvalid),
	.dout(N_168)
);
defparam burst_counter_4_i_m2_i_m2_i_m2_i_m2_0_.lut_function=64'h33A3CCACCCACCCAC;
  LUT4 test_gen_countlde (
	.din0(written_valid_1z),
	.din1(i_start),
	.din2(o_training_done),
	.din3(start_d),
	.dout(test_gen_counte)
);
defparam test_gen_countlde.lut_function=16'hAAEA;
  LUT4 test_rx_countlde (
	.din0(i_start),
	.din1(o_training_done),
	.din2(pkt_compared),
	.din3(start_d),
	.dout(test_rx_counte)
);
defparam test_rx_countlde.lut_function=16'hF0F8;
// @28:144
  LUT4 \un1_axi_if.awsize15_0_0_0_0  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(awsize15)
);
defparam \un1_axi_if.awsize15_0_0_0_0 .lut_function=16'h20AA;
// @33:305
  LUT6 un4_axi_wr_enable_0 (
	.din0(test_gen_count[0]),
	.din1(test_gen_count[1]),
	.din2(test_gen_count[8]),
	.din3(test_gen_count[10]),
	.din4(test_gen_count[11]),
	.din5(test_gen_count[12]),
	.dout(un4_axi_wr_enable_0_Z)
);
defparam un4_axi_wr_enable_0.lut_function=64'h0000000000000001;
// @28:144
  LUT6 \un1_axi_if.awsize38_2_i_0_0_a2_0_3  (
	.din0(awsize46[5]),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(bvalid),
	.din5(pipe_rstn_0),
	.dout(awsize38_2_i_0_0_a2_0_3)
);
defparam \un1_axi_if.awsize38_2_i_0_0_a2_0_3 .lut_function=64'h4000000000000000;
  LUT4 N_313_i (
	.din0(data_error_0_d0),
	.din1(id_error),
	.din2(data_error_0_0),
	.din3(id_error_0),
	.dout(o_fail)
);
defparam N_313_i.lut_function=16'hFFFE;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(awsize46keep_0),
	.din3(pipe_rstn_0),
	.dout(awsize40_1)
);
defparam \un1_axi_if.awsize40_1_0_0_1 .lut_function=16'hEEFE;
// @28:209
  LUT4 \axi_if.wlast  (
	.din0(burst_counter[0]),
	.din1(burst_counter[1]),
	.din2(burst_counter[2]),
	.din3(burst_counter[3]),
	.dout(wlast)
);
defparam \axi_if.wlast .lut_function=16'h0001;
// @28:144
  LUT4 un1_i_reset_n_3_0_0_1_a2 (
	.din0(awsize46[6]),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(N_304)
);
defparam un1_i_reset_n_3_0_0_1_a2.lut_function=16'h4500;
// @33:314
  LUT4 test_gen_count10 (
	.din0(i_start),
	.din1(o_training_done),
	.din2(start_d),
	.din3(GND),
	.dout(test_gen_count10_1z)
);
defparam test_gen_count10.lut_function=16'h0808;
// @33:305
  LUT4 un4_axi_wr_enable_2 (
	.din0(test_gen_count[2]),
	.din1(test_gen_count[3]),
	.din2(test_gen_count[4]),
	.din3(test_gen_count[5]),
	.dout(un4_axi_wr_enable_2_Z)
);
defparam un4_axi_wr_enable_2.lut_function=16'h0001;
// @28:139
  LUT4 SUM_1_ (
	.din0(CO0),
	.din1(un1_burst_len_axb1),
	.din2(GND),
	.din3(GND),
	.dout(next_burst_len_1[1])
);
defparam SUM_1_.lut_function=16'h6666;
// @28:200
  LUT4 \un1_axi_if.wready_i_o3  (
	.din0(wready),
	.din1(wvalid),
	.din2(GND),
	.din3(GND),
	.dout(N_56)
);
defparam \un1_axi_if.wready_i_o3 .lut_function=16'h7777;
// @28:144
  LUT4 N_30_m_1_iv_0_o2_1 (
	.din0(wr_state[0]),
	.din1(wr_state[1]),
	.din2(GND),
	.din3(GND),
	.dout(N_7448)
);
defparam N_30_m_1_iv_0_o2_1.lut_function=16'hDDDD;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1_o2  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(GND),
	.din3(GND),
	.dout(N_7104_i_0)
);
defparam \un1_axi_if.awsize40_1_0_0_1_o2 .lut_function=16'hEEEE;
// @28:144
  LUT4 \un1_axi_if.awsize38_2_i_0_0_a2_1_0  (
	.din0(wr_state[0]),
	.din1(wr_state[1]),
	.din2(GND),
	.din3(GND),
	.dout(awsize38_2_i_0_0_a2_1_0)
);
defparam \un1_axi_if.awsize38_2_i_0_0_a2_1_0 .lut_function=16'h8888;
  LUT6 \axi_if.awsize46_0_0_0_0  (
	.din0(awsize46_ret),
	.din1(awsize46keep_reto[0]),
	.din2(wr_state_reto[0]),
	.din3(wr_state_reto[1]),
	.din4(un1_i_reset_processor_reto[0]),
	.din5(GND),
	.dout(awsize46keep_0)
);
defparam \axi_if.awsize46_0_0_0_0 .lut_function=64'hEAEEEEEEEAEEEEEE;
  LUT6 addr_enable_0_sqmuxa_0_997_a2_0_a3_0_a2_0_a2_0_a2 (
	.din0(fifo_full_reto),
	.din1(wr_state_reto_0[0]),
	.din2(wr_state_reto_0[1]),
	.din3(un1_i_reset_processor_reto_0[0]),
	.din4(un4_axi_wr_enable_reto),
	.din5(GND),
	.dout(addr_enable_Z)
);
defparam addr_enable_0_sqmuxa_0_997_a2_0_a3_0_a2_0_a2_0_a2.lut_function=64'h0000010000000100;
  LUT6 \write_axi_data_1.axi_if.awsize43_0_a3_0_a2_0_a2_0_a2_0  (
	.din0(awsize46[5]),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_273_0)
);
defparam \write_axi_data_1.axi_if.awsize43_0_a3_0_a2_0_a2_0_a2_0 .lut_function=64'hAEAAAAAAAEAAAAAA;
  LUT6 N_29_m_1_iv_0_1 (
	.din0(N_129),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_29_0)
);
defparam N_29_m_1_iv_0_1.lut_function=64'h3A3232323A323232;
  LUT4 \axi_if.awsize46_0_0_0_1  (
	.din0(awsize46keep_reto[0]),
	.din1(wr_state_reto[0]),
	.din2(un1_i_reset_processor_reto[0]),
	.din3(GND),
	.dout(awsize46keep_0_Z[0])
);
defparam \axi_if.awsize46_0_0_0_1 .lut_function=16'h8A8A;
  LUT4 \write_axi_data_1_capl.axi_if.awsize42_0_a3_0_a2_0_a2_0_a2_0  (
	.din0(awsize46[5]),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(N_267_0)
);
defparam \write_axi_data_1_capl.axi_if.awsize42_0_a3_0_a2_0_a2_0_a2_0 .lut_function=16'hBAAA;
  LUT4 N_12_i_0 (
	.din0(awsize46_mod[0]),
	.din1(wlast),
	.din2(wready),
	.din3(wvalid),
	.dout(N_12_i_0_0)
);
defparam N_12_i_0.lut_function=16'hEAAA;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1_o2_i  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(GND),
	.din3(GND),
	.dout(N_131_l)
);
defparam \un1_axi_if.awsize40_1_0_0_1_o2_i .lut_function=16'hEEEE;
// @28:185
  LUT4 CO0_i (
	.din0(CO0),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(CO0_i_0)
);
defparam CO0_i.lut_function=16'h5555;
  LUT4 un1_axi_if_awsize46_mod_l_0_ (
	.din0(awsize46_mod[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(awsize46_mod_l[0])
);
defparam un1_axi_if_awsize46_mod_l_0_.lut_function=16'h5555;
// @28:223
  LUT4 \write_axi_data_1.un1_i_reset_n_0_a3_0_a2_0_a2_0_a2  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(GND),
	.dout(N_122)
);
defparam \write_axi_data_1.un1_i_reset_n_0_a3_0_a2_0_a2_0_a2 .lut_function=16'h2020;
  LUT6 burst_len_11_1_ (
	.din0(CO0),
	.din1(next_burst_len[1]),
	.din2(un1_burst_len_axb1),
	.din3(un1_burst_len_axb2),
	.din4(un1_burst_len_axb3),
	.din5(GND),
	.dout(burst_lenikb[0])
);
defparam burst_len_11_1_.lut_function=64'h4CCCCCCC4CCCCCCC;
  LUT6 burst_len_11_2_ (
	.din0(CO0),
	.din1(next_burst_len_0_mod[0]),
	.din2(un1_burst_len_axb1),
	.din3(un1_burst_len_axb2),
	.din4(un1_burst_len_axb3),
	.din5(GND),
	.dout(burst_lenikb[1])
);
defparam burst_len_11_2_.lut_function=64'h4CCCCCCC4CCCCCCC;
  LUT6 burst_len_11_3_ (
	.din0(CO0),
	.din1(next_burst_len_mod_0[0]),
	.din2(un1_burst_len_axb1),
	.din3(un1_burst_len_axb2),
	.din4(un1_burst_len_axb3),
	.din5(GND),
	.dout(burst_lenikb[2])
);
defparam burst_len_11_3_.lut_function=64'h4CCCCCCC4CCCCCCC;
// @28:144
  LUT6 N_53_i (
	.din0(burst_counter[0]),
	.din1(burst_counter[1]),
	.din2(burst_counter[2]),
	.din3(burst_counter[3]),
	.din4(wready),
	.din5(wvalid),
	.dout(N_53_i_0_Z)
);
defparam N_53_i.lut_function=64'hFFFEFFFFFFFFFFFF;
  LUT6 N_26_i (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(wlast),
	.din3(wready),
	.din4(wvalid),
	.din5(GND),
	.dout(N_26_i_0)
);
defparam N_26_i.lut_function=64'hE0000000E0000000;
// @28:144
  LUT6 burst_len_11_0_ (
	.din0(CO0),
	.din1(awsize46keep_0),
	.din2(un1_burst_len_axb1),
	.din3(un1_burst_len_axb2),
	.din4(un1_burst_len_axb3),
	.din5(pipe_rstn_0),
	.dout(burst_len_11[0])
);
defparam burst_len_11_0_.lut_function=64'h5FFFFFFF13333333;
  LUT6 \write_axi_data_1_capl.axi_if.awsize45_i_0_0_a2_0_0  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(awsize46_mod[0]),
	.din3(wlast),
	.din4(wready),
	.din5(wvalid),
	.dout(N_129_0)
);
defparam \write_axi_data_1_capl.axi_if.awsize45_i_0_0_a2_0_0 .lut_function=64'hFEF0F0F0F0F0F0F0;
  LUT6 N_53_i_0 (
	.din0(burst_counter[0]),
	.din1(burst_counter[1]),
	.din2(burst_counter[2]),
	.din3(burst_counter[3]),
	.din4(wready),
	.din5(wvalid),
	.dout(N_53_i_0_0)
);
defparam N_53_i_0.lut_function=64'hFFFEFFFFFFFFFFFF;
// @15:69
  LUT6 un1_wr_state31_0_0_0_0_a2_iso_0_ (
	.din0(awsize46_ret),
	.din1(awsize46keep_reto[0]),
	.din2(wr_state_reto[0]),
	.din3(wr_state_reto[1]),
	.din4(pipe_rstn_0),
	.din5(un1_i_reset_processor_reto[0]),
	.dout(un1_wr_state31_0_0_0_0_a2_iso[0])
);
defparam un1_wr_state31_0_0_0_0_a2_iso_0_.lut_function=64'hFFFF1511FFFF1111;
// @15:69
  LUT6 un1_wr_state31_0_0_0_0_a2_0_ (
	.din0(awsize46_ret),
	.din1(awsize46keep_reto[0]),
	.din2(wr_state_reto[0]),
	.din3(wr_state_reto[1]),
	.din4(pipe_rstn_0),
	.din5(un1_i_reset_processor_reto[0]),
	.dout(N_106)
);
defparam un1_wr_state31_0_0_0_0_a2_0_.lut_function=64'h0000EAEE0000EEEE;
// @28:144
  LUT6 \un1_axi_if.awsize38_2_i_0_0_1  (
	.din0(N_7104_i_0),
	.din1(awsize38_2_i_0_0_1_0),
	.din2(awsize38_2_i_0_0_a2_0_3),
	.din3(wlast),
	.din4(wready),
	.din5(wvalid),
	.dout(N_16)
);
defparam \un1_axi_if.awsize38_2_i_0_0_1 .lut_function=64'hFCDCDCDCDCDCDCDC;
  LUT4 burst_counter_4_i_m2_i_m2_i_m2_i_m2_3_ (
	.din0(un1_burst_counter_axbxc3_Z),
	.din1(un1_burst_len_axb3),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.dout(N_165)
);
defparam burst_counter_4_i_m2_i_m2_i_m2_i_m2_3_.lut_function=16'hAACA;
// @28:144
  LUT4 \un1_axi_if.awsize46_ret_i  (
	.din0(awsize46_ret),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(awsize46_ret_i)
);
defparam \un1_axi_if.awsize46_ret_i .lut_function=16'h5555;
// @28:144
  DFFER axi_if_awid_0_ (
	.q(awid[0]),
	.d(awid_s[0]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_0_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_1_ (
	.q(awid[1]),
	.d(awid_s[1]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_1_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_2_ (
	.q(awid[2]),
	.d(awid_s[2]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_2_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_3_ (
	.q(awid[3]),
	.d(awid_s[3]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_3_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_4_ (
	.q(awid[4]),
	.d(awid_s[4]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_4_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_5_ (
	.q(awid[5]),
	.d(awid_s[5]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_5_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_6_ (
	.q(awid[6]),
	.d(awid_s[6]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_6_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_7_ (
	.q(awid[7]),
	.d(awid_s[7]),
	.ck(i_clk),
	.rn(un1_wr_state31_0_0_0_0_a2_iso[0]),
	.ce(N_129)
);
defparam axi_if_awid_7_.sr_assertion="clocked";
// @28:144
  DFFE addr_enable_ret_4 (
	.q(un4_axi_wr_enable_reto),
	.d(un4_axi_wr_enable_Z),
	.ck(i_clk),
	.ce(awsize46keep_0)
);
// @28:144
  DFFE addr_enable_ret_3 (
	.q(un1_i_reset_processor_reto_0[0]),
	.d(pipe_rstn_0),
	.ck(i_clk),
	.ce(awsize46keep_0)
);
// @28:144
  DFFE addr_enable_ret_2 (
	.q(wr_state_reto_0[1]),
	.d(wr_state[1]),
	.ck(i_clk),
	.ce(awsize46keep_0)
);
// @28:144
  DFFE addr_enable_ret_1 (
	.q(wr_state_reto_0[0]),
	.d(wr_state[0]),
	.ck(i_clk),
	.ce(awsize46keep_0)
);
// @28:144
  DFFE addr_enable_ret (
	.q(fifo_full_reto),
	.d(fifo_full),
	.ck(i_clk),
	.ce(awsize46keep_0)
);
// @28:144
  DFF \un1_axi_if.awsize46_ret_4  (
	.q(un1_i_reset_processor_reto[0]),
	.d(pipe_rstn_0),
	.ck(i_clk)
);
// @28:144
  DFF \un1_axi_if.awsize46_ret_3  (
	.q(wr_state_reto[1]),
	.d(wr_state[1]),
	.ck(i_clk)
);
// @28:144
  DFF \un1_axi_if.awsize46_ret_2  (
	.q(wr_state_reto[0]),
	.d(wr_state[0]),
	.ck(i_clk)
);
// @28:138
  DFF next_burst_len_0_mod_0_ (
	.q(next_burst_len_0_mod[0]),
	.d(N_200_i_i_0),
	.ck(i_clk)
);
// @28:138
  DFF next_burst_len_mod_0_ (
	.q(next_burst_len_mod_0[0]),
	.d(N_206_i_i_0),
	.ck(i_clk)
);
// @28:144
  DFFE len_written_mod_2_ (
	.q(len_written_mod_0[2]),
	.d(un1_burst_len_axb3),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE len_written_mod_1_ (
	.q(len_written_mod_0[1]),
	.d(un1_burst_len_axb2),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE len_written_mod_0_ (
	.q(len_written_mod_0[0]),
	.d(un1_burst_len_axb1),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFF wr_state_1_ (
	.q(wr_state[1]),
	.d(N_30),
	.ck(i_clk)
);
// @28:144
  DFFE axi_if_awsize_1_0_ (
	.q(awsize_0),
	.d(pipe_rstn_0),
	.ck(i_clk),
	.ce(awsize15)
);
// @28:144
  DFFE len_written_0_ (
	.q(wr_len_0),
	.d(CO0),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_14_ (
	.q(wr_addr[14]),
	.d(awaddr[19]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_13_ (
	.q(wr_addr[13]),
	.d(awaddr[18]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_12_ (
	.q(wr_addr[12]),
	.d(awaddr[17]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_11_ (
	.q(wr_addr[11]),
	.d(awaddr[16]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_10_ (
	.q(wr_addr[10]),
	.d(awaddr[15]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_9_ (
	.q(wr_addr[9]),
	.d(awaddr[14]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_8_ (
	.q(wr_addr[8]),
	.d(awaddr[13]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_7_ (
	.q(wr_addr[7]),
	.d(awaddr[12]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_6_ (
	.q(wr_addr[6]),
	.d(awaddr[11]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_5_ (
	.q(wr_addr[5]),
	.d(awaddr[10]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_4_ (
	.q(wr_addr[4]),
	.d(awaddr[9]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_29_ (
	.q(wr_addr[29]),
	.d(awaddr[34]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_28_ (
	.q(wr_addr[28]),
	.d(awaddr[33]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_27_ (
	.q(wr_addr[27]),
	.d(awaddr[32]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_26_ (
	.q(wr_addr[26]),
	.d(awaddr[31]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_25_ (
	.q(wr_addr[25]),
	.d(awaddr[30]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_24_ (
	.q(wr_addr[24]),
	.d(awaddr[29]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_23_ (
	.q(wr_addr[23]),
	.d(awaddr[28]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_22_ (
	.q(wr_addr[22]),
	.d(awaddr[27]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_21_ (
	.q(wr_addr[21]),
	.d(awaddr[26]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_20_ (
	.q(wr_addr[20]),
	.d(awaddr[25]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_19_ (
	.q(wr_addr[19]),
	.d(awaddr[24]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_18_ (
	.q(wr_addr[18]),
	.d(awaddr[23]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_17_ (
	.q(wr_addr[17]),
	.d(awaddr[22]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_16_ (
	.q(wr_addr[16]),
	.d(awaddr[21]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_15_ (
	.q(wr_addr[15]),
	.d(awaddr[20]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_39_ (
	.q(wr_addr[39]),
	.d(gen_addr[35]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_38_ (
	.q(wr_addr[38]),
	.d(gen_addr[34]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_37_ (
	.q(wr_addr[37]),
	.d(gen_addr[33]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_36_ (
	.q(wr_addr[36]),
	.d(gen_addr[32]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_35_ (
	.q(wr_addr[35]),
	.d(gen_addr[31]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_34_ (
	.q(wr_addr[34]),
	.d(awaddr[39]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_33_ (
	.q(wr_addr[33]),
	.d(awaddr[38]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_32_ (
	.q(wr_addr[32]),
	.d(awaddr[37]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_31_ (
	.q(wr_addr[31]),
	.d(awaddr[36]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:144
  DFFE addr_written_30_ (
	.q(wr_addr[30]),
	.d(awaddr[35]),
	.ck(i_clk),
	.ce(N_129)
);
// @28:138
  DFF next_burst_len_1_ (
	.q(next_burst_len[1]),
	.d(next_burst_len_1[1]),
	.ck(i_clk)
);
// @28:138
  DFF next_burst_len_0_ (
	.q(next_burst_len[0]),
	.d(CO0_i_0),
	.ck(i_clk)
);
// @28:196
  DFF burst_counter_3_ (
	.q(burst_counter[3]),
	.d(N_165),
	.ck(i_clk)
);
// @28:196
  DFF burst_counter_2_ (
	.q(burst_counter[2]),
	.d(N_166),
	.ck(i_clk)
);
// @28:196
  DFF burst_counter_1_ (
	.q(burst_counter[1]),
	.d(N_167),
	.ck(i_clk)
);
// @28:196
  DFF burst_counter_0_ (
	.q(burst_counter[0]),
	.d(N_168),
	.ck(i_clk)
);
// @28:144
  DFFC un1_axi_if_awsize46_7_ (
	.q(awsize46[7]),
	.d(N_53_i_0_0),
	.ck(i_clk),
	.cn(N_131_l)
);
// @28:144
  DFFC \un1_axi_if.awsize46_ret  (
	.q(awsize46_ret),
	.d(N_129_0),
	.ck(i_clk),
	.cn(bvalid)
);
// @28:144
  DFFC un1_axi_if_awsize46_6_ (
	.q(awsize46[6]),
	.d(N_273_0),
	.ck(i_clk),
	.cn(awready)
);
// @28:144
  DFFP wr_state_0_ (
	.q(wr_state[0]),
	.d(N_29_0),
	.ck(i_clk),
	.pn(N_237_i)
);
// @28:144
  DFFER un1_axi_if_awsize46_mod_0_ (
	.q(awsize46_mod[0]),
	.d(N_12_i_0_0),
	.ck(i_clk),
	.rn(bvalid_i),
	.ce(N_7104_i_0)
);
defparam un1_axi_if_awsize46_mod_0_.sr_assertion="clocked";
// @28:144
  DFFER un1_axi_if_awsize46_5_ (
	.q(awsize46[5]),
	.d(N_267_0),
	.ck(i_clk),
	.rn(awready_i),
	.ce(awsize46keep_0)
);
defparam un1_axi_if_awsize46_5_.sr_assertion="clocked";
// @28:144
  DFFES \un1_axi_if.awsize46_ret_1  (
	.q(awsize46keep_reto[0]),
	.d(awsize46keep_0_Z[0]),
	.ck(i_clk),
	.sn(awsize46_ret_i),
	.ce(wr_state_reto[1])
);
defparam \un1_axi_if.awsize46_ret_1 .sr_assertion="clocked";
// @28:144
  DFFEC burst_len_1_3_ (
	.q(un1_burst_len_axb3),
	.d(burst_lenikb[2]),
	.ck(i_clk),
	.cn(N_106_l),
	.ce(N_16)
);
// @28:144
  DFFEC burst_len_1_2_ (
	.q(un1_burst_len_axb2),
	.d(burst_lenikb[1]),
	.ck(i_clk),
	.cn(N_106_l),
	.ce(N_16)
);
// @28:144
  DFFEC burst_len_1_1_ (
	.q(un1_burst_len_axb1),
	.d(burst_lenikb[0]),
	.ck(i_clk),
	.cn(N_106_l),
	.ce(N_16)
);
// @28:144
  DFFEC \axi_if.wvalid  (
	.q(wvalid),
	.d(N_53_i_0_Z),
	.ck(i_clk),
	.cn(N_7104_i_0),
	.ce(awsize40_1)
);
// @28:144
  DFFEC \axi_if.awvalid  (
	.q(awvalid),
	.d(N_122),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(un1_i_reset_n_3_i_0)
);
// @28:144
  DFFEP written_valid (
	.q(written_valid_1z),
	.d(N_7104_i_0),
	.ck(i_clk),
	.pn(awsize46_mod_l[0]),
	.ce(N_10)
);
// @28:144
  DFFEC \axi_if.bready  (
	.q(bready),
	.d(N_26_i_0),
	.ck(i_clk),
	.cn(bvalid_i),
	.ce(un1_wr_state31_1)
);
// @28:144
  DFFEC axi_if_awlen_1_0_ (
	.q(awlen[0]),
	.d(CO0),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(awsize15)
);
// @28:144
  DFFEC burst_len_0_ (
	.q(CO0),
	.d(burst_len_11[0]),
	.ck(i_clk),
	.cn(next_burst_len[0]),
	.ce(N_16)
);
// @28:144
  DFFEC axi_if_awlen_1_3_ (
	.q(awlen[3]),
	.d(un1_burst_len_axb3),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(awsize15)
);
// @28:144
  DFFEC axi_if_awlen_1_2_ (
	.q(awlen[2]),
	.d(un1_burst_len_axb2),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(awsize15)
);
// @28:144
  DFFEC axi_if_awlen_1_1_ (
	.q(awlen[1]),
	.d(un1_burst_len_axb1),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(awsize15)
);
// @28:144
  ALU8 axi_if_awid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(awid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(awid_cry_0_cout_0[0]),
	.s(awid_s[7:0])
);
// @28:96
  random_seq_gen_Z4800250_0 i_data_gen (
	.dout_int_0_0_mod_2(dout_int_0_0_mod_2[15:0]),
	.wdata_224(wdata_224),
	.wdata_208(wdata_208),
	.wdata_192(wdata_192),
	.wdata_176(wdata_176),
	.wdata_160(wdata_160),
	.wdata_144(wdata_144),
	.wdata_128(wdata_128),
	.wdata_12(wdata_12),
	.wdata_13(wdata_13),
	.wdata_14(wdata_14),
	.wdata_112(wdata_112),
	.wdata_15(wdata_15),
	.wdata_17(wdata_17),
	.wdata_1(wdata_1),
	.wdata_2(wdata_2),
	.wdata_3(wdata_3),
	.wdata_4(wdata_4),
	.wdata_5(wdata_5),
	.wdata_6(wdata_6),
	.wdata_7(wdata_7),
	.wdata_8(wdata_8),
	.wdata_9(wdata_9),
	.wdata_10(wdata_10),
	.wdata_96(wdata_96),
	.wdata_11(wdata_11),
	.wdata_80(wdata_80),
	.wdata_64(wdata_64),
	.wdata_48(wdata_48),
	.wdata_32(wdata_32),
	.wdata_16(wdata_16),
	.wdata_0(wdata_0),
	.next_dout_int_1(next_dout_int_1[15:0]),
	.N_7489_0(N_7489[0]),
	.pipe_rstn_0(pipe_rstn_0),
	.un2_new_data_val(un2_new_data_val_Z),
	.i_clk(i_clk),
	.start_d_0(start_d),
	.start_d(start_d_0)
);
// @28:116
  random_seq_gen_Z1559190_0 i_addr_gen (
	.gen_addr(gen_addr[35:31]),
	.awaddr(awaddr[39:9]),
	.N_7489_0(N_7489[0]),
	.start_d_0(start_d),
	.start_d_1z(start_d_0),
	.addr_enable(addr_enable_Z),
	.i_clk(i_clk)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* axi_pkt_gen_Z4775300 */

module random_seq_gen_Z4800250_1 (
  dout_int_0_0_mod_1,
  exp_axi_data_224,
  exp_axi_data_208,
  exp_axi_data_192,
  exp_axi_data_176,
  exp_axi_data_160,
  exp_axi_data_144,
  exp_axi_data_128,
  exp_axi_data_112,
  exp_axi_data_96,
  exp_axi_data_80,
  exp_axi_data_64,
  exp_axi_data_48,
  exp_axi_data_32,
  exp_axi_data_5,
  exp_axi_data_6,
  exp_axi_data_7,
  exp_axi_data_8,
  exp_axi_data_9,
  exp_axi_data_10,
  exp_axi_data_11,
  exp_axi_data_12,
  exp_axi_data_13,
  exp_axi_data_14,
  exp_axi_data_15,
  exp_axi_data_16,
  exp_axi_data_17,
  exp_axi_data_0,
  exp_axi_data_1,
  exp_axi_data_2,
  exp_axi_data_3,
  exp_axi_data_4,
  N_7485_i_0,
  exp_axi_dataoi_0,
  exp_axi_datao_0i_0_0,
  exp_axi_datao_0i_0_5,
  exp_axi_datao_0i_0_9,
  exp_axi_datao_0i_0_11,
  exp_axi_datao_0i_0_13,
  exp_axi_datao_0i_0_3,
  exp_axi_datao_0i_0_6,
  exp_axi_datao_0i_0_7,
  exp_axi_datao_0i_0_8,
  exp_axi_datao_0i_0_12,
  exp_axi_datao_0i_0_14,
  exp_axi_datao_0i_0_16,
  exp_axi_datao_0i_0_2,
  exp_axi_datao_1i_0_0,
  exp_axi_datao_1i_0_5,
  exp_axi_datao_1i_0_9,
  exp_axi_datao_1i_0_11,
  exp_axi_datao_1i_0_13,
  exp_axi_datao_1i_0_3,
  exp_axi_datao_2i_0_0,
  next_dout_int_1,
  un2_gen_new_value,
  i_clk,
  gen_new_value,
  fifo_rden
)
;
output [15:0] dout_int_0_0_mod_1 ;
output exp_axi_data_224 ;
output exp_axi_data_208 ;
output exp_axi_data_192 ;
output exp_axi_data_176 ;
output exp_axi_data_160 ;
output exp_axi_data_144 ;
output exp_axi_data_128 ;
output exp_axi_data_112 ;
output exp_axi_data_96 ;
output exp_axi_data_80 ;
output exp_axi_data_64 ;
output exp_axi_data_48 ;
output exp_axi_data_32 ;
output exp_axi_data_5 ;
output exp_axi_data_6 ;
output exp_axi_data_7 ;
output exp_axi_data_8 ;
output exp_axi_data_9 ;
output exp_axi_data_10 ;
output exp_axi_data_11 ;
output exp_axi_data_12 ;
output exp_axi_data_13 ;
output exp_axi_data_14 ;
output exp_axi_data_15 ;
output exp_axi_data_16 ;
output exp_axi_data_17 ;
output exp_axi_data_0 ;
output exp_axi_data_1 ;
output exp_axi_data_2 ;
output exp_axi_data_3 ;
output exp_axi_data_4 ;
input N_7485_i_0 ;
output [33:17] exp_axi_dataoi_0 ;
output exp_axi_datao_0i_0_0 ;
output exp_axi_datao_0i_0_5 ;
output exp_axi_datao_0i_0_9 ;
output exp_axi_datao_0i_0_11 ;
output exp_axi_datao_0i_0_13 ;
output exp_axi_datao_0i_0_3 ;
output exp_axi_datao_0i_0_6 ;
output exp_axi_datao_0i_0_7 ;
output exp_axi_datao_0i_0_8 ;
output exp_axi_datao_0i_0_12 ;
output exp_axi_datao_0i_0_14 ;
output exp_axi_datao_0i_0_16 ;
output exp_axi_datao_0i_0_2 ;
output exp_axi_datao_1i_0_0 ;
output exp_axi_datao_1i_0_5 ;
output exp_axi_datao_1i_0_9 ;
output exp_axi_datao_1i_0_11 ;
output exp_axi_datao_1i_0_13 ;
output exp_axi_datao_1i_0_3 ;
output exp_axi_datao_2i_0_0 ;
output [15:0] next_dout_int_1 ;
input un2_gen_new_value ;
input i_clk ;
input gen_new_value ;
input fifo_rden ;
wire exp_axi_data_224 ;
wire exp_axi_data_208 ;
wire exp_axi_data_192 ;
wire exp_axi_data_176 ;
wire exp_axi_data_160 ;
wire exp_axi_data_144 ;
wire exp_axi_data_128 ;
wire exp_axi_data_112 ;
wire exp_axi_data_96 ;
wire exp_axi_data_80 ;
wire exp_axi_data_64 ;
wire exp_axi_data_48 ;
wire exp_axi_data_32 ;
wire exp_axi_data_5 ;
wire exp_axi_data_6 ;
wire exp_axi_data_7 ;
wire exp_axi_data_8 ;
wire exp_axi_data_9 ;
wire exp_axi_data_10 ;
wire exp_axi_data_11 ;
wire exp_axi_data_12 ;
wire exp_axi_data_13 ;
wire exp_axi_data_14 ;
wire exp_axi_data_15 ;
wire exp_axi_data_16 ;
wire exp_axi_data_17 ;
wire exp_axi_data_0 ;
wire exp_axi_data_1 ;
wire exp_axi_data_2 ;
wire exp_axi_data_3 ;
wire exp_axi_data_4 ;
wire N_7485_i_0 ;
wire exp_axi_datao_0i_0_0 ;
wire exp_axi_datao_0i_0_5 ;
wire exp_axi_datao_0i_0_9 ;
wire exp_axi_datao_0i_0_11 ;
wire exp_axi_datao_0i_0_13 ;
wire exp_axi_datao_0i_0_3 ;
wire exp_axi_datao_0i_0_6 ;
wire exp_axi_datao_0i_0_7 ;
wire exp_axi_datao_0i_0_8 ;
wire exp_axi_datao_0i_0_12 ;
wire exp_axi_datao_0i_0_14 ;
wire exp_axi_datao_0i_0_16 ;
wire exp_axi_datao_0i_0_2 ;
wire exp_axi_datao_1i_0_0 ;
wire exp_axi_datao_1i_0_5 ;
wire exp_axi_datao_1i_0_9 ;
wire exp_axi_datao_1i_0_11 ;
wire exp_axi_datao_1i_0_13 ;
wire exp_axi_datao_1i_0_3 ;
wire exp_axi_datao_2i_0_0 ;
wire un2_gen_new_value ;
wire i_clk ;
wire gen_new_value ;
wire fifo_rden ;
wire [240:16] dout_int_2;
wire [33:17] exp_axi_datao;
wire [30:17] exp_axi_datao_1;
wire [33:17] exp_axi_datao_0;
wire [17:17] exp_axi_datao_2;
wire [15:0] next_dout_int;
wire GND ;
wire next_dout_int_cry_7 ;
wire next_dout_int_cry_8_0_cout ;
wire VCC ;
// @25:52
  LUT4 dout_int_2_96_ (
	.din0(next_dout_int_1[7]),
	.din1(next_dout_int_1[9]),
	.din2(next_dout_int_1[10]),
	.din3(next_dout_int_1[12]),
	.dout(dout_int_2[96])
);
defparam dout_int_2_96_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_128_ (
	.din0(next_dout_int_1[5]),
	.din1(next_dout_int_1[7]),
	.din2(next_dout_int_1[8]),
	.din3(next_dout_int_1[10]),
	.dout(dout_int_2[128])
);
defparam dout_int_2_128_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_144_ (
	.din0(next_dout_int_1[4]),
	.din1(next_dout_int_1[6]),
	.din2(next_dout_int_1[7]),
	.din3(next_dout_int_1[9]),
	.dout(dout_int_2[144])
);
defparam dout_int_2_144_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_160_ (
	.din0(next_dout_int_1[3]),
	.din1(next_dout_int_1[5]),
	.din2(next_dout_int_1[6]),
	.din3(next_dout_int_1[8]),
	.dout(dout_int_2[160])
);
defparam dout_int_2_160_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_112_ (
	.din0(next_dout_int_1[6]),
	.din1(next_dout_int_1[8]),
	.din2(next_dout_int_1[9]),
	.din3(next_dout_int_1[11]),
	.dout(dout_int_2[112])
);
defparam dout_int_2_112_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_64_ (
	.din0(next_dout_int_1[9]),
	.din1(next_dout_int_1[11]),
	.din2(next_dout_int_1[12]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[64])
);
defparam dout_int_2_64_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_80_ (
	.din0(next_dout_int_1[8]),
	.din1(next_dout_int_1[10]),
	.din2(next_dout_int_1[11]),
	.din3(next_dout_int_1[13]),
	.dout(dout_int_2[80])
);
defparam dout_int_2_80_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_32_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[11]),
	.din2(next_dout_int_1[13]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[32])
);
defparam dout_int_2_32_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_192_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[3]),
	.din2(next_dout_int_1[4]),
	.din3(next_dout_int_1[6]),
	.dout(dout_int_2[192])
);
defparam dout_int_2_192_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_240_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[1]),
	.din2(next_dout_int_1[3]),
	.din3(next_dout_int_1[14]),
	.dout(dout_int_2[240])
);
defparam dout_int_2_240_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_224_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[2]),
	.din2(next_dout_int_1[4]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[224])
);
defparam dout_int_2_224_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_176_ (
	.din0(next_dout_int_1[2]),
	.din1(next_dout_int_1[4]),
	.din2(next_dout_int_1[5]),
	.din3(next_dout_int_1[7]),
	.dout(dout_int_2[176])
);
defparam dout_int_2_176_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_48_ (
	.din0(next_dout_int_1[10]),
	.din1(next_dout_int_1[12]),
	.din2(next_dout_int_1[13]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[48])
);
defparam dout_int_2_48_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_208_ (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[2]),
	.din2(next_dout_int_1[3]),
	.din3(next_dout_int_1[5]),
	.dout(dout_int_2[208])
);
defparam dout_int_2_208_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_2_16_ (
	.din0(next_dout_int_1[1]),
	.din1(next_dout_int_1[12]),
	.din2(next_dout_int_1[14]),
	.din3(next_dout_int_1[15]),
	.dout(dout_int_2[16])
);
defparam dout_int_2_16_.lut_function=16'h6996;
  LUT4 dout_int_retctr_0_17_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[17]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[11]),
	.dout(exp_axi_dataoi_0[17])
);
defparam dout_int_retctr_0_17_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_17_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[17]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[11]),
	.dout(exp_axi_datao_1i_0_0)
);
defparam dout_int_ret_1ctr_0_17_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_17_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[17]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[11]),
	.dout(exp_axi_datao_0i_0_0)
);
defparam dout_int_ret_0ctr_0_17_.lut_function=16'hFE04;
  LUT4 dout_int_ret_2ctr_0_17_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_2[17]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[11]),
	.dout(exp_axi_datao_2i_0_0)
);
defparam dout_int_ret_2ctr_0_17_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_22_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[22]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[0]),
	.dout(exp_axi_datao_1i_0_5)
);
defparam dout_int_ret_1ctr_0_22_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_22_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[22]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[0]),
	.dout(exp_axi_datao_0i_0_5)
);
defparam dout_int_ret_0ctr_0_22_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_22_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[22]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[0]),
	.dout(exp_axi_dataoi_0[22])
);
defparam dout_int_retctr_0_22_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_26_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[26]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[4]),
	.dout(exp_axi_dataoi_0[26])
);
defparam dout_int_retctr_0_26_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_26_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[26]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[4]),
	.dout(exp_axi_datao_1i_0_9)
);
defparam dout_int_ret_1ctr_0_26_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_26_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[26]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[4]),
	.dout(exp_axi_datao_0i_0_9)
);
defparam dout_int_ret_0ctr_0_26_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_28_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[28]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[6]),
	.dout(exp_axi_datao_0i_0_11)
);
defparam dout_int_ret_0ctr_0_28_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_28_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[28]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[6]),
	.dout(exp_axi_datao_1i_0_11)
);
defparam dout_int_ret_1ctr_0_28_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_28_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[28]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[6]),
	.dout(exp_axi_dataoi_0[28])
);
defparam dout_int_retctr_0_28_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_30_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[30]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[8]),
	.dout(exp_axi_datao_1i_0_13)
);
defparam dout_int_ret_1ctr_0_30_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_30_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[30]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[8]),
	.dout(exp_axi_dataoi_0[30])
);
defparam dout_int_retctr_0_30_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_30_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[30]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[8]),
	.dout(exp_axi_datao_0i_0_13)
);
defparam dout_int_ret_0ctr_0_30_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_20_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[20]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[14]),
	.dout(exp_axi_dataoi_0[20])
);
defparam dout_int_retctr_0_20_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_20_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[20]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[14]),
	.dout(exp_axi_datao_0i_0_3)
);
defparam dout_int_ret_0ctr_0_20_.lut_function=16'hFE04;
  LUT4 dout_int_ret_1ctr_0_20_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_1[20]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[14]),
	.dout(exp_axi_datao_1i_0_3)
);
defparam dout_int_ret_1ctr_0_20_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_23_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[23]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[1]),
	.dout(exp_axi_dataoi_0[23])
);
defparam dout_int_retctr_0_23_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_23_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[23]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[1]),
	.dout(exp_axi_datao_0i_0_6)
);
defparam dout_int_ret_0ctr_0_23_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_24_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[24]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[2]),
	.dout(exp_axi_datao_0i_0_7)
);
defparam dout_int_ret_0ctr_0_24_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_24_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[24]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[2]),
	.dout(exp_axi_dataoi_0[24])
);
defparam dout_int_retctr_0_24_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_25_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[25]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[3]),
	.dout(exp_axi_datao_0i_0_8)
);
defparam dout_int_ret_0ctr_0_25_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_25_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[25]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[3]),
	.dout(exp_axi_dataoi_0[25])
);
defparam dout_int_retctr_0_25_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_29_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[29]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[7]),
	.dout(exp_axi_datao_0i_0_12)
);
defparam dout_int_ret_0ctr_0_29_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_29_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[29]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[7]),
	.dout(exp_axi_dataoi_0[29])
);
defparam dout_int_retctr_0_29_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_31_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[31]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[9]),
	.dout(exp_axi_datao_0i_0_14)
);
defparam dout_int_ret_0ctr_0_31_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_31_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[31]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[9]),
	.dout(exp_axi_dataoi_0[31])
);
defparam dout_int_retctr_0_31_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_33_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[33]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[10]),
	.dout(exp_axi_dataoi_0[33])
);
defparam dout_int_retctr_0_33_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_33_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[33]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[10]),
	.dout(exp_axi_datao_0i_0_16)
);
defparam dout_int_ret_0ctr_0_33_.lut_function=16'hFE04;
  LUT4 dout_int_ret_0ctr_0_19_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao_0[19]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[13]),
	.dout(exp_axi_datao_0i_0_2)
);
defparam dout_int_ret_0ctr_0_19_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_19_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[19]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[13]),
	.dout(exp_axi_dataoi_0[19])
);
defparam dout_int_retctr_0_19_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_27_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[27]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[5]),
	.dout(exp_axi_dataoi_0[27])
);
defparam dout_int_retctr_0_27_.lut_function=16'hFE04;
  LUT4 dout_int_retctr_0_21_ (
	.din0(fifo_rden),
	.din1(exp_axi_datao[21]),
	.din2(gen_new_value),
	.din3(next_dout_int_1[15]),
	.dout(exp_axi_dataoi_0[21])
);
defparam dout_int_retctr_0_21_.lut_function=16'hFE04;
// @25:115
  DFFER dout_int_240_ (
	.q(exp_axi_data_224),
	.d(dout_int_2[240]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_240_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_224_ (
	.q(exp_axi_data_208),
	.d(dout_int_2[224]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_224_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_208_ (
	.q(exp_axi_data_192),
	.d(dout_int_2[208]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_208_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_192_ (
	.q(exp_axi_data_176),
	.d(dout_int_2[192]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_192_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_176_ (
	.q(exp_axi_data_160),
	.d(dout_int_2[176]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_176_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_160_ (
	.q(exp_axi_data_144),
	.d(dout_int_2[160]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_160_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_144_ (
	.q(exp_axi_data_128),
	.d(dout_int_2[144]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_144_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_128_ (
	.q(exp_axi_data_112),
	.d(dout_int_2[128]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_128_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_112_ (
	.q(exp_axi_data_96),
	.d(dout_int_2[112]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_112_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_96_ (
	.q(exp_axi_data_80),
	.d(dout_int_2[96]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_96_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_80_ (
	.q(exp_axi_data_64),
	.d(dout_int_2[80]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_80_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_64_ (
	.q(exp_axi_data_48),
	.d(dout_int_2[64]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_64_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_48_ (
	.q(exp_axi_data_32),
	.d(dout_int_2[48]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_48_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_21_ (
	.q(exp_axi_data_5),
	.d(next_dout_int_1[15]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_22_ (
	.q(exp_axi_data_6),
	.d(next_dout_int_1[0]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_23_ (
	.q(exp_axi_data_7),
	.d(next_dout_int_1[1]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_23_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_24_ (
	.q(exp_axi_data_8),
	.d(next_dout_int_1[2]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_25_ (
	.q(exp_axi_data_9),
	.d(next_dout_int_1[3]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_25_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_26_ (
	.q(exp_axi_data_10),
	.d(next_dout_int_1[4]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_27_ (
	.q(exp_axi_data_11),
	.d(next_dout_int_1[5]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_27_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_28_ (
	.q(exp_axi_data_12),
	.d(next_dout_int_1[6]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_28_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_29_ (
	.q(exp_axi_data_13),
	.d(next_dout_int_1[7]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_29_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_30_ (
	.q(exp_axi_data_14),
	.d(next_dout_int_1[8]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_30_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_31_ (
	.q(exp_axi_data_15),
	.d(next_dout_int_1[9]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_31_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_32_ (
	.q(exp_axi_data_16),
	.d(dout_int_2[32]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_32_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_33_ (
	.q(exp_axi_data_17),
	.d(next_dout_int_1[10]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(exp_axi_data_0),
	.d(dout_int_2[16]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_17_ (
	.q(exp_axi_data_1),
	.d(next_dout_int_1[11]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_17_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_18_ (
	.q(exp_axi_data_2),
	.d(next_dout_int_1[12]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_19_ (
	.q(exp_axi_data_3),
	.d(next_dout_int_1[13]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_20_ (
	.q(exp_axi_data_4),
	.d(next_dout_int_1[14]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_20_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_12_ (
	.q(dout_int_0_0_mod_1[12]),
	.d(next_dout_int_1[12]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_11_ (
	.q(dout_int_0_0_mod_1[11]),
	.d(next_dout_int_1[11]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_10_ (
	.q(dout_int_0_0_mod_1[10]),
	.d(next_dout_int_1[10]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_9_ (
	.q(dout_int_0_0_mod_1[9]),
	.d(next_dout_int_1[9]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_8_ (
	.q(dout_int_0_0_mod_1[8]),
	.d(next_dout_int_1[8]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_7_ (
	.q(dout_int_0_0_mod_1[7]),
	.d(next_dout_int_1[7]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_6_ (
	.q(dout_int_0_0_mod_1[6]),
	.d(next_dout_int_1[6]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_5_ (
	.q(dout_int_0_0_mod_1[5]),
	.d(next_dout_int_1[5]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_4_ (
	.q(dout_int_0_0_mod_1[4]),
	.d(next_dout_int_1[4]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_3_ (
	.q(dout_int_0_0_mod_1[3]),
	.d(next_dout_int_1[3]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_2_ (
	.q(dout_int_0_0_mod_1[2]),
	.d(next_dout_int_1[2]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_1_ (
	.q(dout_int_0_0_mod_1[1]),
	.d(next_dout_int_1[1]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_0_ (
	.q(dout_int_0_0_mod_1[0]),
	.d(next_dout_int_1[0]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_11_ (
	.q(next_dout_int_1[11]),
	.d(next_dout_int[11]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_10_ (
	.q(next_dout_int_1[10]),
	.d(next_dout_int[10]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_9_ (
	.q(next_dout_int_1[9]),
	.d(next_dout_int[9]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_8_ (
	.q(next_dout_int_1[8]),
	.d(next_dout_int[8]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_7_ (
	.q(next_dout_int_1[7]),
	.d(next_dout_int[7]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_6_ (
	.q(next_dout_int_1[6]),
	.d(next_dout_int[6]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_5_ (
	.q(next_dout_int_1[5]),
	.d(next_dout_int[5]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_4_ (
	.q(next_dout_int_1[4]),
	.d(next_dout_int[4]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_3_ (
	.q(next_dout_int_1[3]),
	.d(next_dout_int[3]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_2_ (
	.q(next_dout_int_1[2]),
	.d(next_dout_int[2]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_1_ (
	.q(next_dout_int_1[1]),
	.d(next_dout_int[1]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_0_ (
	.q(next_dout_int_1[0]),
	.d(next_dout_int[0]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_15_ (
	.q(dout_int_0_0_mod_1[15]),
	.d(next_dout_int_1[15]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_14_ (
	.q(dout_int_0_0_mod_1[14]),
	.d(next_dout_int_1[14]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_13_ (
	.q(dout_int_0_0_mod_1[13]),
	.d(next_dout_int_1[13]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_15_ (
	.q(next_dout_int_1[15]),
	.d(next_dout_int[15]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_14_ (
	.q(next_dout_int_1[14]),
	.d(next_dout_int[14]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_13_ (
	.q(next_dout_int_1[13]),
	.d(next_dout_int[13]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_12_ (
	.q(next_dout_int_1[12]),
	.d(next_dout_int[12]),
	.ck(i_clk),
	.rn(N_7485_i_0),
	.ce(un2_gen_new_value)
);
defparam dout_int_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFC dout_int_ret_21_ (
	.q(exp_axi_datao[21]),
	.d(exp_axi_dataoi_0[21]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_27_ (
	.q(exp_axi_datao[27]),
	.d(exp_axi_dataoi_0[27]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_19_ (
	.q(exp_axi_datao[19]),
	.d(exp_axi_dataoi_0[19]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_19_ (
	.q(exp_axi_datao_0[19]),
	.d(exp_axi_datao_0i_0_2),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_33_ (
	.q(exp_axi_datao_0[33]),
	.d(exp_axi_datao_0i_0_16),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_33_ (
	.q(exp_axi_datao[33]),
	.d(exp_axi_dataoi_0[33]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_31_ (
	.q(exp_axi_datao[31]),
	.d(exp_axi_dataoi_0[31]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_31_ (
	.q(exp_axi_datao_0[31]),
	.d(exp_axi_datao_0i_0_14),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_29_ (
	.q(exp_axi_datao[29]),
	.d(exp_axi_dataoi_0[29]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_29_ (
	.q(exp_axi_datao_0[29]),
	.d(exp_axi_datao_0i_0_12),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_25_ (
	.q(exp_axi_datao[25]),
	.d(exp_axi_dataoi_0[25]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_25_ (
	.q(exp_axi_datao_0[25]),
	.d(exp_axi_datao_0i_0_8),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_24_ (
	.q(exp_axi_datao[24]),
	.d(exp_axi_dataoi_0[24]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_24_ (
	.q(exp_axi_datao_0[24]),
	.d(exp_axi_datao_0i_0_7),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_23_ (
	.q(exp_axi_datao_0[23]),
	.d(exp_axi_datao_0i_0_6),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_23_ (
	.q(exp_axi_datao[23]),
	.d(exp_axi_dataoi_0[23]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_20_ (
	.q(exp_axi_datao_1[20]),
	.d(exp_axi_datao_1i_0_3),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_20_ (
	.q(exp_axi_datao_0[20]),
	.d(exp_axi_datao_0i_0_3),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_20_ (
	.q(exp_axi_datao[20]),
	.d(exp_axi_dataoi_0[20]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_30_ (
	.q(exp_axi_datao_0[30]),
	.d(exp_axi_datao_0i_0_13),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_30_ (
	.q(exp_axi_datao[30]),
	.d(exp_axi_dataoi_0[30]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_30_ (
	.q(exp_axi_datao_1[30]),
	.d(exp_axi_datao_1i_0_13),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_28_ (
	.q(exp_axi_datao[28]),
	.d(exp_axi_dataoi_0[28]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_28_ (
	.q(exp_axi_datao_1[28]),
	.d(exp_axi_datao_1i_0_11),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_28_ (
	.q(exp_axi_datao_0[28]),
	.d(exp_axi_datao_0i_0_11),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_26_ (
	.q(exp_axi_datao_0[26]),
	.d(exp_axi_datao_0i_0_9),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_26_ (
	.q(exp_axi_datao_1[26]),
	.d(exp_axi_datao_1i_0_9),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_26_ (
	.q(exp_axi_datao[26]),
	.d(exp_axi_dataoi_0[26]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_22_ (
	.q(exp_axi_datao[22]),
	.d(exp_axi_dataoi_0[22]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_22_ (
	.q(exp_axi_datao_0[22]),
	.d(exp_axi_datao_0i_0_5),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_22_ (
	.q(exp_axi_datao_1[22]),
	.d(exp_axi_datao_1i_0_5),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_2_17_ (
	.q(exp_axi_datao_2[17]),
	.d(exp_axi_datao_2i_0_0),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_0_17_ (
	.q(exp_axi_datao_0[17]),
	.d(exp_axi_datao_0i_0_0),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_1_17_ (
	.q(exp_axi_datao_1[17]),
	.d(exp_axi_datao_1i_0_0),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:115
  DFFC dout_int_ret_17_ (
	.q(exp_axi_datao[17]),
	.d(exp_axi_dataoi_0[17]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @25:87
  ALU8 next_dout_int_cry_8_0 (
	.load(GND),
	.cin(next_dout_int_cry_7),
	.a(next_dout_int_1[15:8]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(next_dout_int_cry_8_0_cout),
	.s(next_dout_int[15:8])
);
// @25:87
  ALU8 next_dout_int_cry_0_0 (
	.load(GND),
	.cin(VCC),
	.a(next_dout_int_1[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(next_dout_int_cry_7),
	.s(next_dout_int[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z4800250_1 */

module axi_pkt_chk_Z126060 (
  N_7485_i_0,
  data_error_0,
  rdata,
  rid_0,
  fifo_data_out,
  araddr,
  arlen,
  test_rx_count_dci_3,
  N_7483_i_0,
  arid,
  pipe_rstn_0,
  arid36keep_0,
  pkt_compared_dci,
  test_gen_count_dci10,
  N_79_l,
  arready_i,
  pkt_compared_1z,
  arready,
  arvalid,
  ddr4_1_clk,
  rlast,
  rlast_i,
  i_clk,
  id_error_1z,
  fifo_empty,
  rvalid,
  rready,
  fifo_rden
)
;
input N_7485_i_0 ;
output data_error_0 ;
input [255:0] rdata ;
input [7:0] rid_0 ;
input [47:0] fifo_data_out ;
output [39:5] araddr ;
output [7:0] arlen ;
output [12:0] test_rx_count_dci_3 ;
input N_7483_i_0 ;
output [7:0] arid ;
input pipe_rstn_0 ;
output arid36keep_0 ;
input pkt_compared_dci ;
input test_gen_count_dci10 ;
input N_79_l ;
input arready_i ;
output pkt_compared_1z ;
input arready ;
output arvalid ;
input ddr4_1_clk ;
input rlast ;
input rlast_i ;
input i_clk ;
output id_error_1z ;
input fifo_empty ;
input rvalid ;
output rready ;
output fifo_rden ;
wire N_7485_i_0 ;
wire data_error_0 ;
wire N_7483_i_0 ;
wire pipe_rstn_0 ;
wire arid36keep_0 ;
wire pkt_compared_dci ;
wire test_gen_count_dci10 ;
wire N_79_l ;
wire arready_i ;
wire pkt_compared_1z ;
wire arready ;
wire arvalid ;
wire ddr4_1_clk ;
wire rlast ;
wire rlast_i ;
wire i_clk ;
wire id_error_1z ;
wire fifo_empty ;
wire rvalid ;
wire rready ;
wire fifo_rden ;
wire [0:0] rd_state;
wire [0:0] rd_state_mod_0;
wire [5:4] arid36_Z;
wire [0:0] arid36_mod;
wire [7:0] rid;
wire [240:16] exp_axi_data;
wire [255:0] rd_axi_data;
wire [15:0] dout_int_0_0_mod_1;
wire [15:0] next_dout_int_1;
wire [2:1] data_error;
wire [0:0] data_error_8_f0_i_a3_0_0_reto;
wire [33:17] exp_axi_dataoi_reto;
wire [220:19] rdata_0_reto;
wire [33:17] exp_axi_datao_0i_reto;
wire [30:17] exp_axi_datao_1i_reto;
wire [17:17] exp_axi_datao_2i_reto;
wire [220:19] rdata_0;
wire [0:0] data_error_mod_0;
wire [0:0] data_error_8_f0_i_a3_0_0_0;
wire [0:0] rd_state_mod_i;
wire [0:0] data_error_8_f0_i_a3_0_0_reto_i;
wire [7:0] arid_s;
wire [6:0] un1_rd_axi_data_3_0_I_115_0_s;
wire [6:0] un1_rd_axi_data_2_0_I_115_0_s;
wire [6:0] un1_rd_axi_data_1_0_I_115_0_s;
wire [6:0] un1_rd_axi_data_0_0_I_115_0_s;
wire [12:0] test_rx_count_dci_3_0;
wire [33:17] exp_axi_dataoi_0;
wire [33:17] exp_axi_datao_0i_0;
wire [30:17] exp_axi_datao_1i_0;
wire [17:17] exp_axi_datao_2i_0;
wire [15:7] un1_rd_axi_data_3_0_data_tmp;
wire [7:0] un1_rd_axi_data_3_0_I_19_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_1_0_s;
wire [15:7] un1_rd_axi_data_0_0_data_tmp;
wire [7:0] un1_rd_axi_data_0_0_I_19_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_1_s_0;
wire [15:7] un1_rd_axi_data_1_0_data_tmp;
wire [7:0] un1_rd_axi_data_1_0_I_19_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_1_s_0;
wire [15:7] un1_rd_axi_data_2_0_data_tmp;
wire [7:0] un1_rd_axi_data_2_0_I_19_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_1_s_0;
wire [0:0] arid_cry_0_cout;
wire N_185_l ;
wire GND ;
wire N_26_m_iv_i_0 ;
wire rlast_d_Z ;
wire rvalid_d_Z ;
wire N_18_i_0 ;
wire un1_i_reset_n ;
wire un1_rd_state28_1 ;
wire N_185_i_0 ;
wire un1_rid_NE_0 ;
wire un1_rid_NE_1 ;
wire rlast_d_1_Z ;
wire rvalid_d_1_Z ;
wire N_7335_i_0 ;
wire un1_rid_NE_0_1 ;
wire gen_new_value_Z ;
wire un2_gen_new_value_Z ;
wire gen_new_valuec_Z ;
wire un1_rd_axi_data_2_0_I_82_0 ;
wire un1_rd_axi_data_2_0_I_90_0 ;
wire un1_rd_axi_data_2_0_I_66_0 ;
wire un1_rd_axi_data_2_0_I_58_0 ;
wire un1_rd_axi_data_2_0_I_170_0 ;
wire un1_rd_axi_data_2_0_I_154_0 ;
wire un1_rd_axi_data_2_0_I_138_0 ;
wire un1_rd_axi_data_2_0_I_146_0 ;
wire un1_rd_axi_data_2_0_I_122_0 ;
wire un1_rd_axi_data_2_0_I_130_0 ;
wire un1_rd_axi_data_2_0_I_106_0 ;
wire un1_rd_axi_data_1_0_I_82_0 ;
wire un1_rd_axi_data_1_0_I_90_0 ;
wire un1_rd_axi_data_1_0_I_66_0 ;
wire un1_rd_axi_data_1_0_I_58_0 ;
wire un1_rd_axi_data_1_0_I_170_0 ;
wire un1_rd_axi_data_1_0_I_154_0 ;
wire un1_rd_axi_data_1_0_I_138_0 ;
wire un1_rd_axi_data_1_0_I_146_0 ;
wire un1_rd_axi_data_1_0_I_122_0 ;
wire un1_rd_axi_data_1_0_I_130_0 ;
wire un1_rd_axi_data_1_0_I_106_0 ;
wire un1_rd_axi_data_3_0_I_82_Z ;
wire un1_rd_axi_data_3_0_I_90_Z ;
wire un1_rd_axi_data_3_0_I_66_Z ;
wire un1_rd_axi_data_3_0_I_58_Z ;
wire un1_rd_axi_data_3_0_I_170_Z ;
wire un1_rd_axi_data_3_0_I_154_Z ;
wire un1_rd_axi_data_3_0_I_138_Z ;
wire un1_rd_axi_data_3_0_I_146_Z ;
wire un1_rd_axi_data_3_0_I_122_Z ;
wire un1_rd_axi_data_3_0_I_130_Z ;
wire un1_rd_axi_data_3_0_I_106_Z ;
wire un1_rd_axi_data_0_0_I_10_0 ;
wire un1_rd_axi_data_0_0_I_34_0 ;
wire un1_rd_axi_data_0_0_I_18_0 ;
wire un1_rd_axi_data_0_0_I_42_0 ;
wire un1_rd_axi_data_0_0_I_162_0 ;
wire un1_rd_axi_data_0_0_I_74_0 ;
wire un1_rd_axi_data_0_0_I_82_0 ;
wire un1_rd_axi_data_0_0_I_106_0 ;
wire un1_rd_axi_data_0_0_I_90_0 ;
wire un1_rd_axi_data_0_0_I_138_0 ;
wire un1_rd_axi_data_0_0_I_130_0 ;
wire un1_rd_axi_data_0_0_I_122_0 ;
wire un1_rd_axi_data_0_0_I_154_0 ;
wire un1_rd_axi_data_0_0_I_146_0 ;
wire un1_rd_axi_data_0_0_I_66_0 ;
wire un1_rd_axi_data_0_0_I_58_0 ;
wire arid11_0_a3_0_a2_0_a2_0_a2_iso ;
wire data_error_mod_ret_Z ;
wire data_error_mod_ret_1_Z ;
wire data_error_mod_ret_2_Z ;
wire data_error_mod_ret_3_Z ;
wire N_11_i_Z ;
wire un1_rd_axi_data_3_0_I_10_Z ;
wire un1_rd_axi_data_1_0_I_10_Z ;
wire un1_rd_axi_data_2_0_I_10_Z ;
wire un1_rd_axi_data_3_0_I_162_Z ;
wire un1_rd_axi_data_3_0_I_26_Z ;
wire un1_rd_axi_data_3_0_I_18_Z ;
wire un1_rd_axi_data_3_0_I_42_Z ;
wire un1_rd_axi_data_3_0_I_34_Z ;
wire un1_rd_axi_data_3_0_I_50_Z ;
wire un1_rd_axi_data_3_0_I_74_Z ;
wire un1_rd_axi_data_3_0_I_98_Z ;
wire un1_rd_axi_data_3_0_I_114_Z ;
wire un1_rd_axi_data_0_0_I_170_0 ;
wire un1_rd_axi_data_0_0_I_26_0 ;
wire un1_rd_axi_data_0_0_I_50_0 ;
wire un1_rd_axi_data_0_0_I_98_0 ;
wire un1_rd_axi_data_0_0_I_114_0 ;
wire un1_rd_axi_data_1_0_I_162_0 ;
wire un1_rd_axi_data_1_0_I_26_0 ;
wire un1_rd_axi_data_1_0_I_18_0 ;
wire un1_rd_axi_data_1_0_I_42_Z ;
wire un1_rd_axi_data_1_0_I_34_0 ;
wire un1_rd_axi_data_1_0_I_50_0 ;
wire un1_rd_axi_data_1_0_I_74_0 ;
wire un1_rd_axi_data_1_0_I_98_0 ;
wire un1_rd_axi_data_1_0_I_114_0 ;
wire un1_rd_axi_data_2_0_I_162_0 ;
wire un1_rd_axi_data_2_0_I_26_0 ;
wire un1_rd_axi_data_2_0_I_18_0 ;
wire un1_rd_axi_data_2_0_I_42_Z ;
wire un1_rd_axi_data_2_0_I_34_0 ;
wire un1_rd_axi_data_2_0_I_50_0 ;
wire un1_rd_axi_data_2_0_I_74_0 ;
wire un1_rd_axi_data_2_0_I_98_0 ;
wire un1_rd_axi_data_2_0_I_114_0 ;
wire un1_rd_axi_data_2_0_N_3_i_lofx_Z ;
wire un1_rd_axi_data_1_0_N_3_i_lofx_Z ;
wire un1_rd_axi_data_0_0_N_3_i_lofx_Z ;
wire un1_rd_axi_data_3_0_N_3_i_lofx_Z ;
wire N_25_0 ;
wire N_285_0 ;
wire new_data_read_d_Z ;
wire N_5043_0 ;
wire arid33_0 ;
wire rdata_0_129_rep1 ;
wire rdata_0_135_rep1 ;
wire rdata_0_132_rep1 ;
wire rdata_0_147_rep1 ;
wire rdata_0_153_rep1 ;
wire rdata_0_217_rep1 ;
wire rdata_0_204_rep1 ;
wire rdata_0_207_rep1 ;
wire rdata_0_141_rep1 ;
wire rdata_0_74_rep1 ;
wire rdata_0_202_rep1 ;
wire rdata_0_77_rep1 ;
wire rdata_0_199_rep1 ;
wire rdata_0_71_rep1 ;
wire rdata_0_156_rep1 ;
wire rdata_0_28_rep1 ;
wire rdata_0_196_rep1 ;
wire rdata_0_68_rep1 ;
wire rdata_0_193_rep1 ;
wire rdata_0_65_rep1 ;
wire rdata_0_25_rep1 ;
wire rdata_0_89_rep1 ;
wire rdata_0_22_rep1 ;
wire rdata_0_150_rep1 ;
wire rdata_0_214_rep1 ;
wire rdata_0_85_rep1 ;
wire rdata_0_30_rep1 ;
wire rdata_0_211_rep1 ;
wire rdata_0_83_rep1 ;
wire rdata_0_92_rep1 ;
wire rdata_0_220_rep1 ;
wire rdata_0_79_rep1 ;
wire rdata_0_143_rep1 ;
wire rdata_0_138_rep1 ;
wire rdata_0_19_rep1 ;
wire N_182 ;
wire data_enable_0_sqmuxa_0_1020_a2_0_a3_0_a2_0_a2_0_a2_Z ;
wire N_13_i_0 ;
wire arid36_0 ;
wire arid36 ;
wire VCC ;
wire test_rx_count_dci_3_0_cry_6 ;
wire N_9871 ;
wire N_1_36 ;
wire N_1_35 ;
wire N_1_34 ;
wire N_1_33 ;
wire N_1_32 ;
wire N_1_31 ;
wire N_1_30 ;
wire N_1_29 ;
wire N_1_28 ;
wire N_1_27 ;
wire N_1_26 ;
wire N_1_25 ;
wire N_1_24 ;
wire N_1_23 ;
wire N_1_22 ;
wire N_1_21 ;
wire N_1_20 ;
wire N_1_19 ;
wire N_1_18 ;
wire N_1_17 ;
wire N_1_16 ;
wire N_1_15 ;
wire N_1_14 ;
wire N_1_13 ;
wire N_1_12 ;
wire N_1_11 ;
wire N_1_10 ;
wire N_1_9 ;
wire N_1_8 ;
wire N_1_7 ;
wire N_1_6 ;
wire N_1_5 ;
wire N_1_3 ;
wire N_1_2 ;
wire N_1_1 ;
wire N_1_0 ;
wire N_6080 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_10735 ;
wire N_10736 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
  LUT6 N_26_m_iv_i (
	.din0(N_185_l),
	.din1(rd_state[0]),
	.din2(rd_state_mod_0[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_26_m_iv_i_0)
);
defparam N_26_m_iv_i.lut_function=64'hECE0C0E0ECE0C0E0;
// @26:142
  LUT4 N_18_i (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod[0]),
	.dout(N_18_i_0)
);
defparam N_18_i.lut_function=16'h7770;
// @26:142
  LUT4 un1_i_reset_n_0_0_0_0 (
	.din0(rd_state_mod_0[0]),
	.din1(arid36_Z[5]),
	.din2(arid36keep_0),
	.din3(pipe_rstn_0),
	.dout(un1_i_reset_n)
);
defparam un1_i_reset_n_0_0_0_0.lut_function=16'hECFC;
// @26:142
  LUT6 un1_rd_state28_1_0_0_1 (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod[0]),
	.din4(arid36keep_0),
	.din5(pipe_rstn_0),
	.dout(un1_rd_state28_1)
);
defparam un1_rd_state28_1_0_0_1.lut_function=64'hF8F0F8F0FFFFF8F0;
// @26:142
  LUT4 N_185_i (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod[0]),
	.dout(N_185_i_0)
);
defparam N_185_i.lut_function=16'h8880;
// @26:247
  LUT6 \read_axi_data_0.un1_rid_NE_0  (
	.din0(rid[1]),
	.din1(rid[2]),
	.din2(rid[3]),
	.din3(arid[1]),
	.din4(arid[2]),
	.din5(arid[3]),
	.dout(un1_rid_NE_0)
);
defparam \read_axi_data_0.un1_rid_NE_0 .lut_function=64'h7FBFDFEFF7FBFDFE;
// @26:247
  LUT6 \read_axi_data_0.un1_rid_NE_1  (
	.din0(rid[0]),
	.din1(rid[6]),
	.din2(rid[7]),
	.din3(arid[0]),
	.din4(arid[6]),
	.din5(arid[7]),
	.dout(un1_rid_NE_1)
);
defparam \read_axi_data_0.un1_rid_NE_1 .lut_function=64'h7FBFDFEFF7FBFDFE;
// @26:142
  LUT4 N_25_m_ss0_0_0_1_o2 (
	.din0(rlast_d_1_Z),
	.din1(rvalid_d_1_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod[0]),
	.dout(N_185_l)
);
defparam N_25_m_ss0_0_0_1_o2.lut_function=16'h777F;
// @26:142
  LUT4 N_28_i_i_0_i_a2 (
	.din0(rd_state_mod_0[0]),
	.din1(arid36keep_0),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(N_7335_i_0)
);
defparam N_28_i_i_0_i_a2.lut_function=16'h8080;
// @26:247
  LUT4 \read_axi_data_0.un1_rid_NE_0_1  (
	.din0(rid[4]),
	.din1(rid[5]),
	.din2(arid[4]),
	.din3(arid[5]),
	.dout(un1_rid_NE_0_1)
);
defparam \read_axi_data_0.un1_rid_NE_0_1 .lut_function=16'h7BDE;
// @26:80
  LUT4 un2_gen_new_value (
	.din0(fifo_rden),
	.din1(gen_new_value_Z),
	.din2(GND),
	.din3(GND),
	.dout(un2_gen_new_value_Z)
);
defparam un2_gen_new_value.lut_function=16'hEEEE;
// @26:89
  LUT4 gen_new_valuec (
	.din0(rready),
	.din1(rvalid),
	.din2(GND),
	.din3(GND),
	.dout(gen_new_valuec_Z)
);
defparam gen_new_valuec.lut_function=16'h8888;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_82 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[161]),
	.din4(rd_axi_data[162]),
	.din5(rd_axi_data[163]),
	.dout(un1_rd_axi_data_2_0_I_82_0)
);
defparam un1_rd_axi_data_2_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_90 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[167]),
	.din4(rd_axi_data[168]),
	.din5(rd_axi_data[169]),
	.dout(un1_rd_axi_data_2_0_I_90_0)
);
defparam un1_rd_axi_data_2_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_66 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[185]),
	.din4(rd_axi_data[186]),
	.din5(rd_axi_data[187]),
	.dout(un1_rd_axi_data_2_0_I_66_0)
);
defparam un1_rd_axi_data_2_0_I_66.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_58 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[188]),
	.din4(rd_axi_data[189]),
	.din5(rd_axi_data[190]),
	.dout(un1_rd_axi_data_2_0_I_58_0)
);
defparam un1_rd_axi_data_2_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_170 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[160]),
	.din3(rd_axi_data[158]),
	.din4(rd_axi_data[159]),
	.din5(rd_axi_data[160]),
	.dout(un1_rd_axi_data_2_0_I_170_0)
);
defparam un1_rd_axi_data_2_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_154 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[179]),
	.din4(rd_axi_data[180]),
	.din5(rd_axi_data[181]),
	.dout(un1_rd_axi_data_2_0_I_154_0)
);
defparam un1_rd_axi_data_2_0_I_154.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_138 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[170]),
	.din4(rd_axi_data[171]),
	.din5(rd_axi_data[172]),
	.dout(un1_rd_axi_data_2_0_I_138_0)
);
defparam un1_rd_axi_data_2_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_146 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[182]),
	.din4(rd_axi_data[183]),
	.din5(rd_axi_data[184]),
	.dout(un1_rd_axi_data_2_0_I_146_0)
);
defparam un1_rd_axi_data_2_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_122 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[176]),
	.din3(rd_axi_data[176]),
	.din4(rd_axi_data[177]),
	.din5(rd_axi_data[178]),
	.dout(un1_rd_axi_data_2_0_I_122_0)
);
defparam un1_rd_axi_data_2_0_I_122.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_130 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[173]),
	.din4(rd_axi_data[174]),
	.din5(rd_axi_data[175]),
	.dout(un1_rd_axi_data_2_0_I_130_0)
);
defparam un1_rd_axi_data_2_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_106 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[164]),
	.din4(rd_axi_data[165]),
	.din5(rd_axi_data[166]),
	.dout(un1_rd_axi_data_2_0_I_106_0)
);
defparam un1_rd_axi_data_2_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_82 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[97]),
	.din4(rd_axi_data[98]),
	.din5(rd_axi_data[99]),
	.dout(un1_rd_axi_data_1_0_I_82_0)
);
defparam un1_rd_axi_data_1_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_90 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[103]),
	.din4(rd_axi_data[104]),
	.din5(rd_axi_data[105]),
	.dout(un1_rd_axi_data_1_0_I_90_0)
);
defparam un1_rd_axi_data_1_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_66 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[121]),
	.din4(rd_axi_data[122]),
	.din5(rd_axi_data[123]),
	.dout(un1_rd_axi_data_1_0_I_66_0)
);
defparam un1_rd_axi_data_1_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_58 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[124]),
	.din4(rd_axi_data[125]),
	.din5(rd_axi_data[126]),
	.dout(un1_rd_axi_data_1_0_I_58_0)
);
defparam un1_rd_axi_data_1_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_170 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[96]),
	.din3(rd_axi_data[94]),
	.din4(rd_axi_data[95]),
	.din5(rd_axi_data[96]),
	.dout(un1_rd_axi_data_1_0_I_170_0)
);
defparam un1_rd_axi_data_1_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_154 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[115]),
	.din4(rd_axi_data[116]),
	.din5(rd_axi_data[117]),
	.dout(un1_rd_axi_data_1_0_I_154_0)
);
defparam un1_rd_axi_data_1_0_I_154.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_138 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[106]),
	.din4(rd_axi_data[107]),
	.din5(rd_axi_data[108]),
	.dout(un1_rd_axi_data_1_0_I_138_0)
);
defparam un1_rd_axi_data_1_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_146 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[118]),
	.din4(rd_axi_data[119]),
	.din5(rd_axi_data[120]),
	.dout(un1_rd_axi_data_1_0_I_146_0)
);
defparam un1_rd_axi_data_1_0_I_146.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_122 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[112]),
	.din3(rd_axi_data[112]),
	.din4(rd_axi_data[113]),
	.din5(rd_axi_data[114]),
	.dout(un1_rd_axi_data_1_0_I_122_0)
);
defparam un1_rd_axi_data_1_0_I_122.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_130 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[109]),
	.din4(rd_axi_data[110]),
	.din5(rd_axi_data[111]),
	.dout(un1_rd_axi_data_1_0_I_130_0)
);
defparam un1_rd_axi_data_1_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_106 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[100]),
	.din4(rd_axi_data[101]),
	.din5(rd_axi_data[102]),
	.dout(un1_rd_axi_data_1_0_I_106_0)
);
defparam un1_rd_axi_data_1_0_I_106.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_82 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[225]),
	.din4(rd_axi_data[226]),
	.din5(rd_axi_data[227]),
	.dout(un1_rd_axi_data_3_0_I_82_Z)
);
defparam un1_rd_axi_data_3_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_90 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[231]),
	.din4(rd_axi_data[232]),
	.din5(rd_axi_data[233]),
	.dout(un1_rd_axi_data_3_0_I_90_Z)
);
defparam un1_rd_axi_data_3_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_66 (
	.din0(dout_int_0_0_mod_1[5]),
	.din1(dout_int_0_0_mod_1[6]),
	.din2(dout_int_0_0_mod_1[7]),
	.din3(rd_axi_data[249]),
	.din4(rd_axi_data[250]),
	.din5(rd_axi_data[251]),
	.dout(un1_rd_axi_data_3_0_I_66_Z)
);
defparam un1_rd_axi_data_3_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_58 (
	.din0(dout_int_0_0_mod_1[8]),
	.din1(dout_int_0_0_mod_1[9]),
	.din2(dout_int_0_0_mod_1[10]),
	.din3(rd_axi_data[252]),
	.din4(rd_axi_data[253]),
	.din5(rd_axi_data[254]),
	.dout(un1_rd_axi_data_3_0_I_58_Z)
);
defparam un1_rd_axi_data_3_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_170 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[224]),
	.din3(rd_axi_data[222]),
	.din4(rd_axi_data[223]),
	.din5(rd_axi_data[224]),
	.dout(un1_rd_axi_data_3_0_I_170_Z)
);
defparam un1_rd_axi_data_3_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_154 (
	.din0(dout_int_0_0_mod_1[0]),
	.din1(dout_int_0_0_mod_1[1]),
	.din2(dout_int_0_0_mod_1[15]),
	.din3(rd_axi_data[243]),
	.din4(rd_axi_data[244]),
	.din5(rd_axi_data[245]),
	.dout(un1_rd_axi_data_3_0_I_154_Z)
);
defparam un1_rd_axi_data_3_0_I_154.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_138 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[234]),
	.din4(rd_axi_data[235]),
	.din5(rd_axi_data[236]),
	.dout(un1_rd_axi_data_3_0_I_138_Z)
);
defparam un1_rd_axi_data_3_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_146 (
	.din0(dout_int_0_0_mod_1[2]),
	.din1(dout_int_0_0_mod_1[3]),
	.din2(dout_int_0_0_mod_1[4]),
	.din3(rd_axi_data[246]),
	.din4(rd_axi_data[247]),
	.din5(rd_axi_data[248]),
	.dout(un1_rd_axi_data_3_0_I_146_Z)
);
defparam un1_rd_axi_data_3_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_122 (
	.din0(exp_axi_data[240]),
	.din1(dout_int_0_0_mod_1[13]),
	.din2(dout_int_0_0_mod_1[14]),
	.din3(rd_axi_data[240]),
	.din4(rd_axi_data[241]),
	.din5(rd_axi_data[242]),
	.dout(un1_rd_axi_data_3_0_I_122_Z)
);
defparam un1_rd_axi_data_3_0_I_122.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_130 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[33]),
	.din2(dout_int_0_0_mod_1[12]),
	.din3(rd_axi_data[237]),
	.din4(rd_axi_data[238]),
	.din5(rd_axi_data[239]),
	.dout(un1_rd_axi_data_3_0_I_130_Z)
);
defparam un1_rd_axi_data_3_0_I_130.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_106 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[228]),
	.din4(rd_axi_data[229]),
	.din5(rd_axi_data[230]),
	.dout(un1_rd_axi_data_3_0_I_106_Z)
);
defparam un1_rd_axi_data_3_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_10 (
	.din0(next_dout_int_1[0]),
	.din1(next_dout_int_1[1]),
	.din2(next_dout_int_1[2]),
	.din3(rd_axi_data[0]),
	.din4(rd_axi_data[1]),
	.din5(rd_axi_data[2]),
	.dout(un1_rd_axi_data_0_0_I_10_0)
);
defparam un1_rd_axi_data_0_0_I_10.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_34 (
	.din0(next_dout_int_1[3]),
	.din1(next_dout_int_1[4]),
	.din2(next_dout_int_1[5]),
	.din3(rd_axi_data[3]),
	.din4(rd_axi_data[4]),
	.din5(rd_axi_data[5]),
	.dout(un1_rd_axi_data_0_0_I_34_0)
);
defparam un1_rd_axi_data_0_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_18 (
	.din0(next_dout_int_1[6]),
	.din1(next_dout_int_1[7]),
	.din2(next_dout_int_1[8]),
	.din3(rd_axi_data[6]),
	.din4(rd_axi_data[7]),
	.din5(rd_axi_data[8]),
	.dout(un1_rd_axi_data_0_0_I_18_0)
);
defparam un1_rd_axi_data_0_0_I_18.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_42 (
	.din0(next_dout_int_1[9]),
	.din1(next_dout_int_1[10]),
	.din2(next_dout_int_1[11]),
	.din3(rd_axi_data[9]),
	.din4(rd_axi_data[10]),
	.din5(rd_axi_data[11]),
	.dout(un1_rd_axi_data_0_0_I_42_0)
);
defparam un1_rd_axi_data_0_0_I_42.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_162 (
	.din0(next_dout_int_1[12]),
	.din1(next_dout_int_1[13]),
	.din2(next_dout_int_1[14]),
	.din3(rd_axi_data[12]),
	.din4(rd_axi_data[13]),
	.din5(rd_axi_data[14]),
	.dout(un1_rd_axi_data_0_0_I_162_0)
);
defparam un1_rd_axi_data_0_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_74 (
	.din0(exp_axi_data[16]),
	.din1(exp_axi_data[17]),
	.din2(next_dout_int_1[15]),
	.din3(rd_axi_data[15]),
	.din4(rd_axi_data[16]),
	.din5(rd_axi_data[17]),
	.dout(un1_rd_axi_data_0_0_I_74_0)
);
defparam un1_rd_axi_data_0_0_I_74.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_82 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[33]),
	.din4(rd_axi_data[34]),
	.din5(rd_axi_data[35]),
	.dout(un1_rd_axi_data_0_0_I_82_0)
);
defparam un1_rd_axi_data_0_0_I_82.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_106 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[36]),
	.din4(rd_axi_data[37]),
	.din5(rd_axi_data[38]),
	.dout(un1_rd_axi_data_0_0_I_106_0)
);
defparam un1_rd_axi_data_0_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_90 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[39]),
	.din4(rd_axi_data[40]),
	.din5(rd_axi_data[41]),
	.dout(un1_rd_axi_data_0_0_I_90_0)
);
defparam un1_rd_axi_data_0_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_138 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[42]),
	.din4(rd_axi_data[43]),
	.din5(rd_axi_data[44]),
	.dout(un1_rd_axi_data_0_0_I_138_0)
);
defparam un1_rd_axi_data_0_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_130 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[45]),
	.din4(rd_axi_data[46]),
	.din5(rd_axi_data[47]),
	.dout(un1_rd_axi_data_0_0_I_130_0)
);
defparam un1_rd_axi_data_0_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_122 (
	.din0(exp_axi_data[31]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_data[48]),
	.din3(rd_axi_data[48]),
	.din4(rd_axi_data[49]),
	.din5(rd_axi_data[50]),
	.dout(un1_rd_axi_data_0_0_I_122_0)
);
defparam un1_rd_axi_data_0_0_I_122.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_154 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[51]),
	.din4(rd_axi_data[52]),
	.din5(rd_axi_data[53]),
	.dout(un1_rd_axi_data_0_0_I_154_0)
);
defparam un1_rd_axi_data_0_0_I_154.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_146 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[54]),
	.din4(rd_axi_data[55]),
	.din5(rd_axi_data[56]),
	.dout(un1_rd_axi_data_0_0_I_146_0)
);
defparam un1_rd_axi_data_0_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_66 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[57]),
	.din4(rd_axi_data[58]),
	.din5(rd_axi_data[59]),
	.dout(un1_rd_axi_data_0_0_I_66_0)
);
defparam un1_rd_axi_data_0_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_58 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[60]),
	.din4(rd_axi_data[61]),
	.din5(rd_axi_data[62]),
	.dout(un1_rd_axi_data_0_0_I_58_0)
);
defparam un1_rd_axi_data_0_0_I_58.lut_function=64'h8040201008040201;
// @26:259
  LUT4 \read_axi_data_0.axi_if.arid11_0_a3_0_a2_0_a2_0_a2_iso  (
	.din0(arid36keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(arid11_0_a3_0_a2_0_a2_0_a2_iso)
);
defparam \read_axi_data_0.axi_if.arid11_0_a3_0_a2_0_a2_0_a2_iso .lut_function=16'hDDDD;
// @26:112
  LUT6 N_11_i (
	.din0(data_error_mod_ret_Z),
	.din1(data_error_mod_ret_1_Z),
	.din2(data_error_mod_ret_2_Z),
	.din3(data_error_mod_ret_3_Z),
	.din4(data_error[1]),
	.din5(data_error_8_f0_i_a3_0_0_reto[0]),
	.dout(N_11_i_Z)
);
defparam N_11_i.lut_function=64'h00000000FFFF7FFF;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_10 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[192]),
	.din2(exp_axi_dataoi_reto[22]),
	.din3(rd_axi_data[192]),
	.din4(rd_axi_data[194]),
	.din5(rdata_0_reto[193]),
	.dout(un1_rd_axi_data_3_0_I_10_Z)
);
defparam un1_rd_axi_data_3_0_I_10.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_10 (
	.din0(exp_axi_data[31]),
	.din1(exp_axi_data[64]),
	.din2(exp_axi_dataoi_reto[30]),
	.din3(rd_axi_data[64]),
	.din4(rd_axi_data[66]),
	.din5(rdata_0_reto[65]),
	.dout(un1_rd_axi_data_1_0_I_10_Z)
);
defparam un1_rd_axi_data_1_0_I_10.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_10 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[128]),
	.din2(exp_axi_dataoi_reto[26]),
	.din3(rd_axi_data[128]),
	.din4(rd_axi_data[130]),
	.din5(rdata_0_reto[129]),
	.dout(un1_rd_axi_data_2_0_I_10_Z)
);
defparam un1_rd_axi_data_2_0_I_10.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_162 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_datao_0i_reto[17]),
	.din3(rd_axi_data[205]),
	.din4(rd_axi_data[206]),
	.din5(rdata_0_reto[204]),
	.dout(un1_rd_axi_data_3_0_I_162_Z)
);
defparam un1_rd_axi_data_3_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_26 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_datao_0i_reto[29]),
	.din3(rd_axi_data[216]),
	.din4(rd_axi_data[218]),
	.din5(rdata_0_reto[217]),
	.dout(un1_rd_axi_data_3_0_I_26_Z)
);
defparam un1_rd_axi_data_3_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_18 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_dataoi_reto[28]),
	.din3(rd_axi_data[198]),
	.din4(rd_axi_data[200]),
	.din5(rdata_0_reto[199]),
	.dout(un1_rd_axi_data_3_0_I_18_Z)
);
defparam un1_rd_axi_data_3_0_I_18.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_42 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_dataoi_reto[31]),
	.din3(rd_axi_data[201]),
	.din4(rd_axi_data[203]),
	.din5(rdata_0_reto[202]),
	.dout(un1_rd_axi_data_3_0_I_42_Z)
);
defparam un1_rd_axi_data_3_0_I_42.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_34 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_dataoi_reto[25]),
	.din3(rd_axi_data[195]),
	.din4(rd_axi_data[197]),
	.din5(rdata_0_reto[196]),
	.dout(un1_rd_axi_data_3_0_I_34_Z)
);
defparam un1_rd_axi_data_3_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_50 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_datao_0i_reto[33]),
	.din3(rd_axi_data[219]),
	.din4(rd_axi_data[221]),
	.din5(rdata_0_reto[220]),
	.dout(un1_rd_axi_data_3_0_I_50_Z)
);
defparam un1_rd_axi_data_3_0_I_50.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_74 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[208]),
	.din2(exp_axi_datao_0i_reto[20]),
	.din3(rd_axi_data[208]),
	.din4(rd_axi_data[209]),
	.din5(rdata_0_reto[207]),
	.dout(un1_rd_axi_data_3_0_I_74_Z)
);
defparam un1_rd_axi_data_3_0_I_74.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_98 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_datao_0i_reto[23]),
	.din3(rd_axi_data[210]),
	.din4(rd_axi_data[212]),
	.din5(rdata_0_reto[211]),
	.dout(un1_rd_axi_data_3_0_I_98_Z)
);
defparam un1_rd_axi_data_3_0_I_98.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_114 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_datao_1i_reto[26]),
	.din3(rd_axi_data[213]),
	.din4(rd_axi_data[215]),
	.din5(rdata_0_reto[214]),
	.dout(un1_rd_axi_data_3_0_I_114_Z)
);
defparam un1_rd_axi_data_3_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_170 (
	.din0(exp_axi_data[31]),
	.din1(exp_axi_data[32]),
	.din2(exp_axi_datao_1i_reto[30]),
	.din3(rd_axi_data[31]),
	.din4(rd_axi_data[32]),
	.din5(rdata_0_reto[30]),
	.dout(un1_rd_axi_data_0_0_I_170_0)
);
defparam un1_rd_axi_data_0_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_26 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_datao_0i_reto[25]),
	.din3(rd_axi_data[24]),
	.din4(rd_axi_data[26]),
	.din5(rdata_0_reto[25]),
	.dout(un1_rd_axi_data_0_0_I_26_0)
);
defparam un1_rd_axi_data_0_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_50 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_datao_1i_reto[28]),
	.din3(rd_axi_data[27]),
	.din4(rd_axi_data[29]),
	.din5(rdata_0_reto[28]),
	.dout(un1_rd_axi_data_0_0_I_50_0)
);
defparam un1_rd_axi_data_0_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_98 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_datao_0i_reto[19]),
	.din3(rd_axi_data[18]),
	.din4(rd_axi_data[20]),
	.din5(rdata_0_reto[19]),
	.dout(un1_rd_axi_data_0_0_I_98_0)
);
defparam un1_rd_axi_data_0_0_I_98.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_114 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_datao_1i_reto[22]),
	.din3(rd_axi_data[21]),
	.din4(rd_axi_data[23]),
	.din5(rdata_0_reto[22]),
	.dout(un1_rd_axi_data_0_0_I_114_0)
);
defparam un1_rd_axi_data_0_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_162 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_datao_0i_reto[26]),
	.din3(rd_axi_data[76]),
	.din4(rd_axi_data[78]),
	.din5(rdata_0_reto[77]),
	.dout(un1_rd_axi_data_1_0_I_162_0)
);
defparam un1_rd_axi_data_1_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_26 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_dataoi_reto[21]),
	.din3(rd_axi_data[88]),
	.din4(rd_axi_data[90]),
	.din5(rdata_0_reto[89]),
	.dout(un1_rd_axi_data_1_0_I_26_0)
);
defparam un1_rd_axi_data_1_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_18 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_dataoi_reto[20]),
	.din3(rd_axi_data[70]),
	.din4(rd_axi_data[72]),
	.din5(rdata_0_reto[71]),
	.dout(un1_rd_axi_data_1_0_I_18_0)
);
defparam un1_rd_axi_data_1_0_I_18.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_42 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_dataoi_reto[23]),
	.din3(rd_axi_data[73]),
	.din4(rd_axi_data[75]),
	.din5(rdata_0_reto[74]),
	.dout(un1_rd_axi_data_1_0_I_42_Z)
);
defparam un1_rd_axi_data_1_0_I_42.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_34 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_dataoi_reto[17]),
	.din3(rd_axi_data[67]),
	.din4(rd_axi_data[69]),
	.din5(rdata_0_reto[68]),
	.dout(un1_rd_axi_data_1_0_I_34_0)
);
defparam un1_rd_axi_data_1_0_I_34.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_50 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_datao_0i_reto[24]),
	.din3(rd_axi_data[91]),
	.din4(rd_axi_data[93]),
	.din5(rdata_0_reto[92]),
	.dout(un1_rd_axi_data_1_0_I_50_0)
);
defparam un1_rd_axi_data_1_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_74 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[80]),
	.din2(exp_axi_datao_0i_reto[28]),
	.din3(rd_axi_data[80]),
	.din4(rd_axi_data[81]),
	.din5(rdata_0_reto[79]),
	.dout(un1_rd_axi_data_1_0_I_74_0)
);
defparam un1_rd_axi_data_1_0_I_74.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_98 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_datao_0i_reto[31]),
	.din3(rd_axi_data[82]),
	.din4(rd_axi_data[84]),
	.din5(rdata_0_reto[83]),
	.dout(un1_rd_axi_data_1_0_I_98_0)
);
defparam un1_rd_axi_data_1_0_I_98.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_114 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_datao_1i_reto[17]),
	.din3(rd_axi_data[86]),
	.din4(rd_axi_data[87]),
	.din5(rdata_0_reto[85]),
	.dout(un1_rd_axi_data_1_0_I_114_0)
);
defparam un1_rd_axi_data_1_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_162 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_datao_0i_reto[22]),
	.din3(rd_axi_data[140]),
	.din4(rd_axi_data[142]),
	.din5(rdata_0_reto[141]),
	.dout(un1_rd_axi_data_2_0_I_162_0)
);
defparam un1_rd_axi_data_2_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_26 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_datao_2i_reto[17]),
	.din3(rd_axi_data[152]),
	.din4(rd_axi_data[154]),
	.din5(rdata_0_reto[153]),
	.dout(un1_rd_axi_data_2_0_I_26_0)
);
defparam un1_rd_axi_data_2_0_I_26.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_18 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_dataoi_reto[33]),
	.din3(rd_axi_data[134]),
	.din4(rd_axi_data[136]),
	.din5(rdata_0_reto[135]),
	.dout(un1_rd_axi_data_2_0_I_18_0)
);
defparam un1_rd_axi_data_2_0_I_18.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_42 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_dataoi_reto[19]),
	.din3(rd_axi_data[137]),
	.din4(rd_axi_data[139]),
	.din5(rdata_0_reto[138]),
	.dout(un1_rd_axi_data_2_0_I_42_Z)
);
defparam un1_rd_axi_data_2_0_I_42.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_34 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_dataoi_reto[29]),
	.din3(rd_axi_data[131]),
	.din4(rd_axi_data[133]),
	.din5(rdata_0_reto[132]),
	.dout(un1_rd_axi_data_2_0_I_34_0)
);
defparam un1_rd_axi_data_2_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_50 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_datao_1i_reto[20]),
	.din3(rd_axi_data[155]),
	.din4(rd_axi_data[157]),
	.din5(rdata_0_reto[156]),
	.dout(un1_rd_axi_data_2_0_I_50_0)
);
defparam un1_rd_axi_data_2_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_74 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[144]),
	.din2(exp_axi_dataoi_reto[24]),
	.din3(rd_axi_data[144]),
	.din4(rd_axi_data[145]),
	.din5(rdata_0_reto[143]),
	.dout(un1_rd_axi_data_2_0_I_74_0)
);
defparam un1_rd_axi_data_2_0_I_74.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_98 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_dataoi_reto[27]),
	.din3(rd_axi_data[146]),
	.din4(rd_axi_data[148]),
	.din5(rdata_0_reto[147]),
	.dout(un1_rd_axi_data_2_0_I_98_0)
);
defparam un1_rd_axi_data_2_0_I_98.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_114 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_datao_0i_reto[30]),
	.din3(rd_axi_data[149]),
	.din4(rd_axi_data[151]),
	.din5(rdata_0_reto[150]),
	.dout(un1_rd_axi_data_2_0_I_114_0)
);
defparam un1_rd_axi_data_2_0_I_114.lut_function=64'h8040201008040201;
// @26:89
  LUT4 rd_axi_dataen_129_ (
	.din0(rdata[129]),
	.din1(rd_axi_data[129]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[129])
);
defparam rd_axi_dataen_129_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_65_ (
	.din0(rdata[65]),
	.din1(rd_axi_data[65]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[65])
);
defparam rd_axi_dataen_65_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_193_ (
	.din0(rdata[193]),
	.din1(rd_axi_data[193]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[193])
);
defparam rd_axi_dataen_193_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_68_ (
	.din0(rdata[68]),
	.din1(rd_axi_data[68]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[68])
);
defparam rd_axi_dataen_68_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_196_ (
	.din0(rdata[196]),
	.din1(rd_axi_data[196]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[196])
);
defparam rd_axi_dataen_196_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_132_ (
	.din0(rdata[132]),
	.din1(rd_axi_data[132]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[132])
);
defparam rd_axi_dataen_132_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_135_ (
	.din0(rdata[135]),
	.din1(rd_axi_data[135]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[135])
);
defparam rd_axi_dataen_135_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_71_ (
	.din0(rdata[71]),
	.din1(rd_axi_data[71]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[71])
);
defparam rd_axi_dataen_71_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_199_ (
	.din0(rdata[199]),
	.din1(rd_axi_data[199]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[199])
);
defparam rd_axi_dataen_199_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_138_ (
	.din0(rdata[138]),
	.din1(rd_axi_data[138]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[138])
);
defparam rd_axi_dataen_138_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_202_ (
	.din0(rdata[202]),
	.din1(rd_axi_data[202]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[202])
);
defparam rd_axi_dataen_202_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_74_ (
	.din0(rdata[74]),
	.din1(rd_axi_data[74]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[74])
);
defparam rd_axi_dataen_74_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_141_ (
	.din0(rdata[141]),
	.din1(rd_axi_data[141]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[141])
);
defparam rd_axi_dataen_141_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_77_ (
	.din0(rdata[77]),
	.din1(rd_axi_data[77]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[77])
);
defparam rd_axi_dataen_77_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_204_ (
	.din0(rdata[204]),
	.din1(rd_axi_data[204]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[204])
);
defparam rd_axi_dataen_204_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_143_ (
	.din0(rdata[143]),
	.din1(rd_axi_data[143]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[143])
);
defparam rd_axi_dataen_143_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_79_ (
	.din0(rdata[79]),
	.din1(rd_axi_data[79]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[79])
);
defparam rd_axi_dataen_79_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_207_ (
	.din0(rdata[207]),
	.din1(rd_axi_data[207]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[207])
);
defparam rd_axi_dataen_207_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_147_ (
	.din0(rdata[147]),
	.din1(rd_axi_data[147]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[147])
);
defparam rd_axi_dataen_147_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_83_ (
	.din0(rdata[83]),
	.din1(rd_axi_data[83]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[83])
);
defparam rd_axi_dataen_83_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_211_ (
	.din0(rdata[211]),
	.din1(rd_axi_data[211]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[211])
);
defparam rd_axi_dataen_211_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_19_ (
	.din0(rdata[19]),
	.din1(rd_axi_data[19]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[19])
);
defparam rd_axi_dataen_19_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_85_ (
	.din0(rdata[85]),
	.din1(rd_axi_data[85]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[85])
);
defparam rd_axi_dataen_85_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_214_ (
	.din0(rdata[214]),
	.din1(rd_axi_data[214]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[214])
);
defparam rd_axi_dataen_214_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_150_ (
	.din0(rdata[150]),
	.din1(rd_axi_data[150]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[150])
);
defparam rd_axi_dataen_150_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_22_ (
	.din0(rdata[22]),
	.din1(rd_axi_data[22]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[22])
);
defparam rd_axi_dataen_22_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_89_ (
	.din0(rdata[89]),
	.din1(rd_axi_data[89]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[89])
);
defparam rd_axi_dataen_89_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_25_ (
	.din0(rdata[25]),
	.din1(rd_axi_data[25]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[25])
);
defparam rd_axi_dataen_25_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_217_ (
	.din0(rdata[217]),
	.din1(rd_axi_data[217]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[217])
);
defparam rd_axi_dataen_217_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_153_ (
	.din0(rdata[153]),
	.din1(rd_axi_data[153]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[153])
);
defparam rd_axi_dataen_153_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_220_ (
	.din0(rdata[220]),
	.din1(rd_axi_data[220]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[220])
);
defparam rd_axi_dataen_220_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_92_ (
	.din0(rdata[92]),
	.din1(rd_axi_data[92]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[92])
);
defparam rd_axi_dataen_92_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_28_ (
	.din0(rdata[28]),
	.din1(rd_axi_data[28]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[28])
);
defparam rd_axi_dataen_28_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_156_ (
	.din0(rdata[156]),
	.din1(rd_axi_data[156]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[156])
);
defparam rd_axi_dataen_156_.lut_function=16'hACCC;
// @26:89
  LUT4 rd_axi_dataen_30_ (
	.din0(rdata[30]),
	.din1(rd_axi_data[30]),
	.din2(rvalid),
	.din3(rready),
	.dout(rdata_0[30])
);
defparam rd_axi_dataen_30_.lut_function=16'hACCC;
  LUT4 un1_rd_axi_data_2_0_N_3_i_lofx (
	.din0(exp_axi_data[21]),
	.din1(rd_axi_data[191]),
	.din2(GND),
	.din3(GND),
	.dout(un1_rd_axi_data_2_0_N_3_i_lofx_Z)
);
defparam un1_rd_axi_data_2_0_N_3_i_lofx.lut_function=16'h9999;
  LUT4 un1_rd_axi_data_1_0_N_3_i_lofx (
	.din0(exp_axi_data[25]),
	.din1(rd_axi_data[127]),
	.din2(GND),
	.din3(GND),
	.dout(un1_rd_axi_data_1_0_N_3_i_lofx_Z)
);
defparam un1_rd_axi_data_1_0_N_3_i_lofx.lut_function=16'h9999;
  LUT4 un1_rd_axi_data_0_0_N_3_i_lofx (
	.din0(exp_axi_data[29]),
	.din1(rd_axi_data[63]),
	.din2(GND),
	.din3(GND),
	.dout(un1_rd_axi_data_0_0_N_3_i_lofx_Z)
);
defparam un1_rd_axi_data_0_0_N_3_i_lofx.lut_function=16'h9999;
  LUT4 un1_rd_axi_data_3_0_N_3_i_lofx (
	.din0(dout_int_0_0_mod_1[11]),
	.din1(rd_axi_data[255]),
	.din2(GND),
	.din3(GND),
	.dout(un1_rd_axi_data_3_0_N_3_i_lofx_Z)
);
defparam un1_rd_axi_data_3_0_N_3_i_lofx.lut_function=16'h9999;
  LUT6 N_25_m_0 (
	.din0(N_185_l),
	.din1(fifo_empty),
	.din2(rd_state[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_25_0)
);
defparam N_25_m_0.lut_function=64'h03A000A003A000A0;
  LUT4 \read_axi_data_1.axi_if.arid34_i_i_a2_0_a2_0_a2_0  (
	.din0(rd_state_mod_0[0]),
	.din1(arid36_Z[4]),
	.din2(arid36keep_0),
	.din3(pipe_rstn_0),
	.dout(N_285_0)
);
defparam \read_axi_data_1.axi_if.arid34_i_i_a2_0_a2_0_a2_0 .lut_function=16'hECCC;
  LUT4 pkt_compared_0_0 (
	.din0(gen_new_value_Z),
	.din1(new_data_read_d_Z),
	.din2(GND),
	.din3(GND),
	.dout(N_5043_0)
);
defparam pkt_compared_0_0.lut_function=16'h4444;
  LUT6 N_11_i_0 (
	.din0(data_error[1]),
	.din1(data_error_mod_ret_Z),
	.din2(data_error_mod_ret_1_Z),
	.din3(data_error_mod_ret_2_Z),
	.din4(data_error_mod_ret_3_Z),
	.din5(GND),
	.dout(data_error_mod_0[0])
);
defparam N_11_i_0.lut_function=64'hBFFFFFFFBFFFFFFF;
  LUT4 data_error_8_f0_i_a3_0_0_0_0_ (
	.din0(N_11_i_Z),
	.din1(new_data_read_d_Z),
	.din2(GND),
	.din3(GND),
	.dout(data_error_8_f0_i_a3_0_0_0[0])
);
defparam data_error_8_f0_i_a3_0_0_0_0_.lut_function=16'h1111;
  LUT4 \read_axi_data_1_capl.axi_if.arid33_0_0_a2_0_a2_0_a2_0  (
	.din0(arid36_Z[4]),
	.din1(arid36keep_0),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(arid33_0)
);
defparam \read_axi_data_1_capl.axi_if.arid33_0_0_a2_0_a2_0_a2_0 .lut_function=16'hEAEA;
// @26:89
  LUT4 rd_axi_dataen_129_rep1 (
	.din0(rd_axi_data[129]),
	.din1(rdata[129]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_129_rep1)
);
defparam rd_axi_dataen_129_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_135_rep1 (
	.din0(rd_axi_data[135]),
	.din1(rdata[135]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_135_rep1)
);
defparam rd_axi_dataen_135_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_132_rep1 (
	.din0(rd_axi_data[132]),
	.din1(rdata[132]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_132_rep1)
);
defparam rd_axi_dataen_132_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_147_rep1 (
	.din0(rd_axi_data[147]),
	.din1(rdata[147]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_147_rep1)
);
defparam rd_axi_dataen_147_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_153_rep1 (
	.din0(rd_axi_data[153]),
	.din1(rdata[153]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_153_rep1)
);
defparam rd_axi_dataen_153_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_217_rep1 (
	.din0(rd_axi_data[217]),
	.din1(rdata[217]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_217_rep1)
);
defparam rd_axi_dataen_217_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_204_rep1 (
	.din0(rd_axi_data[204]),
	.din1(rdata[204]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_204_rep1)
);
defparam rd_axi_dataen_204_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_207_rep1 (
	.din0(rd_axi_data[207]),
	.din1(rdata[207]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_207_rep1)
);
defparam rd_axi_dataen_207_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_141_rep1 (
	.din0(rd_axi_data[141]),
	.din1(rdata[141]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_141_rep1)
);
defparam rd_axi_dataen_141_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_74_rep1 (
	.din0(rd_axi_data[74]),
	.din1(rdata[74]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_74_rep1)
);
defparam rd_axi_dataen_74_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_202_rep1 (
	.din0(rd_axi_data[202]),
	.din1(rdata[202]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_202_rep1)
);
defparam rd_axi_dataen_202_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_77_rep1 (
	.din0(rd_axi_data[77]),
	.din1(rdata[77]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_77_rep1)
);
defparam rd_axi_dataen_77_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_199_rep1 (
	.din0(rd_axi_data[199]),
	.din1(rdata[199]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_199_rep1)
);
defparam rd_axi_dataen_199_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_71_rep1 (
	.din0(rd_axi_data[71]),
	.din1(rdata[71]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_71_rep1)
);
defparam rd_axi_dataen_71_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_156_rep1 (
	.din0(rd_axi_data[156]),
	.din1(rdata[156]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_156_rep1)
);
defparam rd_axi_dataen_156_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_28_rep1 (
	.din0(rd_axi_data[28]),
	.din1(rdata[28]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_28_rep1)
);
defparam rd_axi_dataen_28_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_196_rep1 (
	.din0(rd_axi_data[196]),
	.din1(rdata[196]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_196_rep1)
);
defparam rd_axi_dataen_196_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_68_rep1 (
	.din0(rd_axi_data[68]),
	.din1(rdata[68]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_68_rep1)
);
defparam rd_axi_dataen_68_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_193_rep1 (
	.din0(rd_axi_data[193]),
	.din1(rdata[193]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_193_rep1)
);
defparam rd_axi_dataen_193_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_65_rep1 (
	.din0(rd_axi_data[65]),
	.din1(rdata[65]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_65_rep1)
);
defparam rd_axi_dataen_65_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_25_rep1 (
	.din0(rd_axi_data[25]),
	.din1(rdata[25]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_25_rep1)
);
defparam rd_axi_dataen_25_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_89_rep1 (
	.din0(rd_axi_data[89]),
	.din1(rdata[89]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_89_rep1)
);
defparam rd_axi_dataen_89_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_22_rep1 (
	.din0(rd_axi_data[22]),
	.din1(rdata[22]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_22_rep1)
);
defparam rd_axi_dataen_22_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_150_rep1 (
	.din0(rd_axi_data[150]),
	.din1(rdata[150]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_150_rep1)
);
defparam rd_axi_dataen_150_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_214_rep1 (
	.din0(rd_axi_data[214]),
	.din1(rdata[214]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_214_rep1)
);
defparam rd_axi_dataen_214_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_85_rep1 (
	.din0(rd_axi_data[85]),
	.din1(rdata[85]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_85_rep1)
);
defparam rd_axi_dataen_85_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_30_rep1 (
	.din0(rd_axi_data[30]),
	.din1(rdata[30]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_30_rep1)
);
defparam rd_axi_dataen_30_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_211_rep1 (
	.din0(rd_axi_data[211]),
	.din1(rdata[211]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_211_rep1)
);
defparam rd_axi_dataen_211_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_83_rep1 (
	.din0(rd_axi_data[83]),
	.din1(rdata[83]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_83_rep1)
);
defparam rd_axi_dataen_83_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_92_rep1 (
	.din0(rd_axi_data[92]),
	.din1(rdata[92]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_92_rep1)
);
defparam rd_axi_dataen_92_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_220_rep1 (
	.din0(rd_axi_data[220]),
	.din1(rdata[220]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_220_rep1)
);
defparam rd_axi_dataen_220_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_79_rep1 (
	.din0(rd_axi_data[79]),
	.din1(rdata[79]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_79_rep1)
);
defparam rd_axi_dataen_79_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_143_rep1 (
	.din0(rd_axi_data[143]),
	.din1(rdata[143]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_143_rep1)
);
defparam rd_axi_dataen_143_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_138_rep1 (
	.din0(rd_axi_data[138]),
	.din1(rdata[138]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_138_rep1)
);
defparam rd_axi_dataen_138_rep1.lut_function=16'hCACA;
// @26:89
  LUT4 rd_axi_dataen_19_rep1 (
	.din0(rd_axi_data[19]),
	.din1(rdata[19]),
	.din2(rready),
	.din3(GND),
	.dout(rdata_0_19_rep1)
);
defparam rd_axi_dataen_19_rep1.lut_function=16'hCACA;
// @26:243
  LUT4 \read_axi_data_1_capp.axi_if.arvalid_0_sqmuxa_0_a3_0_a2_0_a2_0_a2  (
	.din0(rlast_d_1_Z),
	.din1(rvalid_d_1_Z),
	.din2(GND),
	.din3(GND),
	.dout(N_182)
);
defparam \read_axi_data_1_capp.axi_if.arvalid_0_sqmuxa_0_a3_0_a2_0_a2_0_a2 .lut_function=16'h7777;
// @26:142
  LUT4 data_enable_0_sqmuxa_0_1020_a2_0_a3_0_a2_0_a2_0_a2 (
	.din0(fifo_empty),
	.din1(rd_state[0]),
	.din2(rd_state_mod_0[0]),
	.din3(GND),
	.dout(data_enable_0_sqmuxa_0_1020_a2_0_a3_0_a2_0_a2_0_a2_Z)
);
defparam data_enable_0_sqmuxa_0_1020_a2_0_a3_0_a2_0_a2_0_a2.lut_function=16'h0101;
  LUT6 N_13_i (
	.din0(N_185_l),
	.din1(id_error_1z),
	.din2(un1_rid_NE_0),
	.din3(un1_rid_NE_0_1),
	.din4(un1_rid_NE_1),
	.din5(GND),
	.dout(N_13_i_0)
);
defparam N_13_i.lut_function=64'hDDDDDDDCDDDDDDDC;
  LUT4 \axi_if.arid36_0_0_0_1  (
	.din0(rd_state[0]),
	.din1(rd_state_mod_0[0]),
	.din2(arid36keep_0),
	.din3(pipe_rstn_0),
	.dout(arid36_0)
);
defparam \axi_if.arid36_0_0_0_1 .lut_function=16'hB0F0;
  LUT6 \axi_if.arid36_0_0_0_0  (
	.din0(N_185_l),
	.din1(rd_state[0]),
	.din2(rd_state_mod_0[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(arid36)
);
defparam \axi_if.arid36_0_0_0_0 .lut_function=64'hDF55FF55DF55FF55;
// @26:142
  LUT4 rd_state_mod_i_0_ (
	.din0(rd_state_mod_0[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(rd_state_mod_i[0])
);
defparam rd_state_mod_i_0_.lut_function=16'h5555;
// @26:112
  LUT4 data_error_8_f0_i_a3_0_0_reto_i_0_ (
	.din0(data_error_8_f0_i_a3_0_0_reto[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(data_error_8_f0_i_a3_0_0_reto_i[0])
);
defparam data_error_8_f0_i_a3_0_0_reto_i_0_.lut_function=16'h5555;
// @26:142
  DFFER axi_if_arid_0_ (
	.q(arid[0]),
	.d(arid_s[0]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_0_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_1_ (
	.q(arid[1]),
	.d(arid_s[1]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_1_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_2_ (
	.q(arid[2]),
	.d(arid_s[2]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_2_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_3_ (
	.q(arid[3]),
	.d(arid_s[3]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_3_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_4_ (
	.q(arid[4]),
	.d(arid_s[4]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_4_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_5_ (
	.q(arid[5]),
	.d(arid_s[5]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_5_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_6_ (
	.q(arid[6]),
	.d(arid_s[6]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_6_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_7_ (
	.q(arid[7]),
	.d(arid_s[7]),
	.ck(i_clk),
	.rn(arid11_0_a3_0_a2_0_a2_0_a2_iso),
	.ce(N_185_i_0)
);
defparam axi_if_arid_7_.sr_assertion="clocked";
// @26:89
  DFFC gen_new_value (
	.q(gen_new_value_Z),
	.d(gen_new_valuec_Z),
	.ck(i_clk),
	.cn(rlast_i)
);
  DFF rvalid_d_1 (
	.q(rvalid_d_1_Z),
	.d(rvalid),
	.ck(i_clk)
);
  DFF rlast_d_1 (
	.q(rlast_d_1_Z),
	.d(rlast),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_103 (
	.q(rdata_0_reto[193]),
	.d(rdata_0[193]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_100 (
	.q(rdata_0_reto[129]),
	.d(rdata_0[129]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_98 (
	.q(rdata_0_reto[65]),
	.d(rdata_0[65]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_96 (
	.q(rdata_0_reto[196]),
	.d(rdata_0[196]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_94 (
	.q(rdata_0_reto[132]),
	.d(rdata_0[132]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_92 (
	.q(rdata_0_reto[68]),
	.d(rdata_0[68]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_90 (
	.q(rdata_0_reto[199]),
	.d(rdata_0[199]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_88 (
	.q(rdata_0_reto[135]),
	.d(rdata_0[135]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_86 (
	.q(rdata_0_reto[71]),
	.d(rdata_0[71]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_84 (
	.q(rdata_0_reto[202]),
	.d(rdata_0[202]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_82 (
	.q(rdata_0_reto[138]),
	.d(rdata_0[138]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_80 (
	.q(rdata_0_reto[74]),
	.d(rdata_0[74]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_78 (
	.q(rdata_0_reto[204]),
	.d(rdata_0[204]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_76 (
	.q(rdata_0_reto[141]),
	.d(rdata_0[141]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_74 (
	.q(rdata_0_reto[77]),
	.d(rdata_0[77]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_72 (
	.q(rdata_0_reto[207]),
	.d(rdata_0[207]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_70 (
	.q(rdata_0_reto[143]),
	.d(rdata_0[143]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_68 (
	.q(rdata_0_reto[79]),
	.d(rdata_0[79]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_66 (
	.q(rdata_0_reto[211]),
	.d(rdata_0[211]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_64 (
	.q(rdata_0_reto[147]),
	.d(rdata_0[147]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_62 (
	.q(rdata_0_reto[83]),
	.d(rdata_0[83]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_60 (
	.q(rdata_0_reto[19]),
	.d(rdata_0[19]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_58 (
	.q(rdata_0_reto[214]),
	.d(rdata_0[214]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_56 (
	.q(rdata_0_reto[150]),
	.d(rdata_0[150]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_54 (
	.q(rdata_0_reto[85]),
	.d(rdata_0[85]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_52 (
	.q(rdata_0_reto[22]),
	.d(rdata_0[22]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_50 (
	.q(rdata_0_reto[217]),
	.d(rdata_0[217]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_48 (
	.q(rdata_0_reto[153]),
	.d(rdata_0[153]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_46 (
	.q(rdata_0_reto[89]),
	.d(rdata_0[89]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_44 (
	.q(rdata_0_reto[25]),
	.d(rdata_0[25]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_42 (
	.q(rdata_0_reto[220]),
	.d(rdata_0[220]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_40 (
	.q(rdata_0_reto[156]),
	.d(rdata_0[156]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_38 (
	.q(rdata_0_reto[92]),
	.d(rdata_0[92]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_36 (
	.q(rdata_0_reto[28]),
	.d(rdata_0[28]),
	.ck(i_clk)
);
// @26:89
  DFF rd_axi_data_ret_34 (
	.q(rdata_0_reto[30]),
	.d(rdata_0[30]),
	.ck(i_clk)
);
// @26:112
  DFF data_error_mod_ret_3 (
	.q(data_error_mod_ret_3_Z),
	.d(un1_rd_axi_data_3_0_I_115_0_s[6]),
	.ck(i_clk)
);
// @26:112
  DFF data_error_mod_ret_2 (
	.q(data_error_mod_ret_2_Z),
	.d(un1_rd_axi_data_2_0_I_115_0_s[6]),
	.ck(i_clk)
);
// @26:112
  DFF data_error_mod_ret_1 (
	.q(data_error_mod_ret_1_Z),
	.d(un1_rd_axi_data_1_0_I_115_0_s[6]),
	.ck(i_clk)
);
// @26:112
  DFF data_error_mod_ret (
	.q(data_error_mod_ret_Z),
	.d(un1_rd_axi_data_0_0_I_115_0_s[6]),
	.ck(i_clk)
);
// @26:142
  DFF rd_state_mod_0_ (
	.q(rd_state_mod_0[0]),
	.d(N_26_m_iv_i_0),
	.ck(i_clk)
);
// @26:142
  DFF un1_axi_if_arid36_mod_0_ (
	.q(arid36_mod[0]),
	.d(N_18_i_0),
	.ck(i_clk)
);
// @33:541
  DFFC test_rx_count_dci_mod_0_ (
	.q(test_rx_count_dci_3[0]),
	.d(test_rx_count_dci_3_0[0]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_12_ (
	.q(test_rx_count_dci_3[12]),
	.d(test_rx_count_dci_3_0[12]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_11_ (
	.q(test_rx_count_dci_3[11]),
	.d(test_rx_count_dci_3_0[11]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_10_ (
	.q(test_rx_count_dci_3[10]),
	.d(test_rx_count_dci_3_0[10]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_9_ (
	.q(test_rx_count_dci_3[9]),
	.d(test_rx_count_dci_3_0[9]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_8_ (
	.q(test_rx_count_dci_3[8]),
	.d(test_rx_count_dci_3_0[8]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_7_ (
	.q(test_rx_count_dci_3[7]),
	.d(test_rx_count_dci_3_0[7]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_6_ (
	.q(test_rx_count_dci_3[6]),
	.d(test_rx_count_dci_3_0[6]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_5_ (
	.q(test_rx_count_dci_3[5]),
	.d(test_rx_count_dci_3_0[5]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_4_ (
	.q(test_rx_count_dci_3[4]),
	.d(test_rx_count_dci_3_0[4]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_3_ (
	.q(test_rx_count_dci_3[3]),
	.d(test_rx_count_dci_3_0[3]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_2_ (
	.q(test_rx_count_dci_3[2]),
	.d(test_rx_count_dci_3_0[2]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @33:541
  DFFC test_rx_count_dci_0_mod_1_ (
	.q(test_rx_count_dci_3[1]),
	.d(test_rx_count_dci_3_0[1]),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @26:184
  DFF rvalid_d (
	.q(rvalid_d_Z),
	.d(rvalid),
	.ck(i_clk)
);
// @26:184
  DFF rlast_d (
	.q(rlast_d_Z),
	.d(rlast),
	.ck(i_clk)
);
// @26:142
  DFFE \axi_if.arvalid  (
	.q(arvalid),
	.d(N_7335_i_0),
	.ck(i_clk),
	.ce(un1_i_reset_n)
);
// @26:142
  DFFE axi_if_araddr_1_19_ (
	.q(araddr[19]),
	.d(fifo_data_out[14]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_18_ (
	.q(araddr[18]),
	.d(fifo_data_out[13]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_17_ (
	.q(araddr[17]),
	.d(fifo_data_out[12]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_16_ (
	.q(araddr[16]),
	.d(fifo_data_out[11]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_15_ (
	.q(araddr[15]),
	.d(fifo_data_out[10]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_14_ (
	.q(araddr[14]),
	.d(fifo_data_out[9]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_13_ (
	.q(araddr[13]),
	.d(fifo_data_out[8]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_12_ (
	.q(araddr[12]),
	.d(fifo_data_out[7]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_11_ (
	.q(araddr[11]),
	.d(fifo_data_out[6]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_10_ (
	.q(araddr[10]),
	.d(fifo_data_out[5]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_9_ (
	.q(araddr[9]),
	.d(fifo_data_out[4]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_8_ (
	.q(araddr[8]),
	.d(fifo_data_out[3]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_7_ (
	.q(araddr[7]),
	.d(fifo_data_out[2]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_6_ (
	.q(araddr[6]),
	.d(fifo_data_out[1]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_5_ (
	.q(araddr[5]),
	.d(fifo_data_out[0]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_34_ (
	.q(araddr[34]),
	.d(fifo_data_out[29]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_33_ (
	.q(araddr[33]),
	.d(fifo_data_out[28]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_32_ (
	.q(araddr[32]),
	.d(fifo_data_out[27]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_31_ (
	.q(araddr[31]),
	.d(fifo_data_out[26]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_30_ (
	.q(araddr[30]),
	.d(fifo_data_out[25]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_29_ (
	.q(araddr[29]),
	.d(fifo_data_out[24]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_28_ (
	.q(araddr[28]),
	.d(fifo_data_out[23]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_27_ (
	.q(araddr[27]),
	.d(fifo_data_out[22]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_26_ (
	.q(araddr[26]),
	.d(fifo_data_out[21]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_25_ (
	.q(araddr[25]),
	.d(fifo_data_out[20]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_24_ (
	.q(araddr[24]),
	.d(fifo_data_out[19]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_23_ (
	.q(araddr[23]),
	.d(fifo_data_out[18]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_22_ (
	.q(araddr[22]),
	.d(fifo_data_out[17]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_21_ (
	.q(araddr[21]),
	.d(fifo_data_out[16]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_20_ (
	.q(araddr[20]),
	.d(fifo_data_out[15]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_7_ (
	.q(arlen[7]),
	.d(fifo_data_out[47]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_6_ (
	.q(arlen[6]),
	.d(fifo_data_out[46]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_5_ (
	.q(arlen[5]),
	.d(fifo_data_out[45]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_4_ (
	.q(arlen[4]),
	.d(fifo_data_out[44]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_3_ (
	.q(arlen[3]),
	.d(fifo_data_out[43]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_2_ (
	.q(arlen[2]),
	.d(fifo_data_out[42]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_1_ (
	.q(arlen[1]),
	.d(fifo_data_out[41]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_arlen_0_ (
	.q(arlen[0]),
	.d(fifo_data_out[40]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_39_ (
	.q(araddr[39]),
	.d(fifo_data_out[34]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_38_ (
	.q(araddr[38]),
	.d(fifo_data_out[33]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_37_ (
	.q(araddr[37]),
	.d(fifo_data_out[32]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_36_ (
	.q(araddr[36]),
	.d(fifo_data_out[31]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:142
  DFFE axi_if_araddr_1_35_ (
	.q(araddr[35]),
	.d(fifo_data_out[30]),
	.ck(i_clk),
	.ce(N_7335_i_0)
);
// @26:89
  DFFE rid_7_ (
	.q(rid[7]),
	.d(rid_0[7]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_6_ (
	.q(rid[6]),
	.d(rid_0[6]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_5_ (
	.q(rid[5]),
	.d(rid_0[5]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_4_ (
	.q(rid[4]),
	.d(rid_0[4]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_3_ (
	.q(rid[3]),
	.d(rid_0[3]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_2_ (
	.q(rid[2]),
	.d(rid_0[2]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_1_ (
	.q(rid[1]),
	.d(rid_0[1]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_0_ (
	.q(rid[0]),
	.d(rid_0[0]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_10_ (
	.q(rd_axi_data[10]),
	.d(rdata[10]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_9_ (
	.q(rd_axi_data[9]),
	.d(rdata[9]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_8_ (
	.q(rd_axi_data[8]),
	.d(rdata[8]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_7_ (
	.q(rd_axi_data[7]),
	.d(rdata[7]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_6_ (
	.q(rd_axi_data[6]),
	.d(rdata[6]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_5_ (
	.q(rd_axi_data[5]),
	.d(rdata[5]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_4_ (
	.q(rd_axi_data[4]),
	.d(rdata[4]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_3_ (
	.q(rd_axi_data[3]),
	.d(rdata[3]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_2_ (
	.q(rd_axi_data[2]),
	.d(rdata[2]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_1_ (
	.q(rd_axi_data[1]),
	.d(rdata[1]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_0_ (
	.q(rd_axi_data[0]),
	.d(rdata[0]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_24_ (
	.q(rd_axi_data[24]),
	.d(rdata[24]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_23_ (
	.q(rd_axi_data[23]),
	.d(rdata[23]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_21_ (
	.q(rd_axi_data[21]),
	.d(rdata[21]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_20_ (
	.q(rd_axi_data[20]),
	.d(rdata[20]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_18_ (
	.q(rd_axi_data[18]),
	.d(rdata[18]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_17_ (
	.q(rd_axi_data[17]),
	.d(rdata[17]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_16_ (
	.q(rd_axi_data[16]),
	.d(rdata[16]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_15_ (
	.q(rd_axi_data[15]),
	.d(rdata[15]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_14_ (
	.q(rd_axi_data[14]),
	.d(rdata[14]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_13_ (
	.q(rd_axi_data[13]),
	.d(rdata[13]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_12_ (
	.q(rd_axi_data[12]),
	.d(rdata[12]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_11_ (
	.q(rd_axi_data[11]),
	.d(rdata[11]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_40_ (
	.q(rd_axi_data[40]),
	.d(rdata[40]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_39_ (
	.q(rd_axi_data[39]),
	.d(rdata[39]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_38_ (
	.q(rd_axi_data[38]),
	.d(rdata[38]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_37_ (
	.q(rd_axi_data[37]),
	.d(rdata[37]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_36_ (
	.q(rd_axi_data[36]),
	.d(rdata[36]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_35_ (
	.q(rd_axi_data[35]),
	.d(rdata[35]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_34_ (
	.q(rd_axi_data[34]),
	.d(rdata[34]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_33_ (
	.q(rd_axi_data[33]),
	.d(rdata[33]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_32_ (
	.q(rd_axi_data[32]),
	.d(rdata[32]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_31_ (
	.q(rd_axi_data[31]),
	.d(rdata[31]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_29_ (
	.q(rd_axi_data[29]),
	.d(rdata[29]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_27_ (
	.q(rd_axi_data[27]),
	.d(rdata[27]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_26_ (
	.q(rd_axi_data[26]),
	.d(rdata[26]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_55_ (
	.q(rd_axi_data[55]),
	.d(rdata[55]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_54_ (
	.q(rd_axi_data[54]),
	.d(rdata[54]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_53_ (
	.q(rd_axi_data[53]),
	.d(rdata[53]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_52_ (
	.q(rd_axi_data[52]),
	.d(rdata[52]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_51_ (
	.q(rd_axi_data[51]),
	.d(rdata[51]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_50_ (
	.q(rd_axi_data[50]),
	.d(rdata[50]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_49_ (
	.q(rd_axi_data[49]),
	.d(rdata[49]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_48_ (
	.q(rd_axi_data[48]),
	.d(rdata[48]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_47_ (
	.q(rd_axi_data[47]),
	.d(rdata[47]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_46_ (
	.q(rd_axi_data[46]),
	.d(rdata[46]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_45_ (
	.q(rd_axi_data[45]),
	.d(rdata[45]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_44_ (
	.q(rd_axi_data[44]),
	.d(rdata[44]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_43_ (
	.q(rd_axi_data[43]),
	.d(rdata[43]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_42_ (
	.q(rd_axi_data[42]),
	.d(rdata[42]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_41_ (
	.q(rd_axi_data[41]),
	.d(rdata[41]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_70_ (
	.q(rd_axi_data[70]),
	.d(rdata[70]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_69_ (
	.q(rd_axi_data[69]),
	.d(rdata[69]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_67_ (
	.q(rd_axi_data[67]),
	.d(rdata[67]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_66_ (
	.q(rd_axi_data[66]),
	.d(rdata[66]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_64_ (
	.q(rd_axi_data[64]),
	.d(rdata[64]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_63_ (
	.q(rd_axi_data[63]),
	.d(rdata[63]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_62_ (
	.q(rd_axi_data[62]),
	.d(rdata[62]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_61_ (
	.q(rd_axi_data[61]),
	.d(rdata[61]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_60_ (
	.q(rd_axi_data[60]),
	.d(rdata[60]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_59_ (
	.q(rd_axi_data[59]),
	.d(rdata[59]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_58_ (
	.q(rd_axi_data[58]),
	.d(rdata[58]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_57_ (
	.q(rd_axi_data[57]),
	.d(rdata[57]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_56_ (
	.q(rd_axi_data[56]),
	.d(rdata[56]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_84_ (
	.q(rd_axi_data[84]),
	.d(rdata[84]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_82_ (
	.q(rd_axi_data[82]),
	.d(rdata[82]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_81_ (
	.q(rd_axi_data[81]),
	.d(rdata[81]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_80_ (
	.q(rd_axi_data[80]),
	.d(rdata[80]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_78_ (
	.q(rd_axi_data[78]),
	.d(rdata[78]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_76_ (
	.q(rd_axi_data[76]),
	.d(rdata[76]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_75_ (
	.q(rd_axi_data[75]),
	.d(rdata[75]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_73_ (
	.q(rd_axi_data[73]),
	.d(rdata[73]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_72_ (
	.q(rd_axi_data[72]),
	.d(rdata[72]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_100_ (
	.q(rd_axi_data[100]),
	.d(rdata[100]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_99_ (
	.q(rd_axi_data[99]),
	.d(rdata[99]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_98_ (
	.q(rd_axi_data[98]),
	.d(rdata[98]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_97_ (
	.q(rd_axi_data[97]),
	.d(rdata[97]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_96_ (
	.q(rd_axi_data[96]),
	.d(rdata[96]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_95_ (
	.q(rd_axi_data[95]),
	.d(rdata[95]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_94_ (
	.q(rd_axi_data[94]),
	.d(rdata[94]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_93_ (
	.q(rd_axi_data[93]),
	.d(rdata[93]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_91_ (
	.q(rd_axi_data[91]),
	.d(rdata[91]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_90_ (
	.q(rd_axi_data[90]),
	.d(rdata[90]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_88_ (
	.q(rd_axi_data[88]),
	.d(rdata[88]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_87_ (
	.q(rd_axi_data[87]),
	.d(rdata[87]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_86_ (
	.q(rd_axi_data[86]),
	.d(rdata[86]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_115_ (
	.q(rd_axi_data[115]),
	.d(rdata[115]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_114_ (
	.q(rd_axi_data[114]),
	.d(rdata[114]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_113_ (
	.q(rd_axi_data[113]),
	.d(rdata[113]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_112_ (
	.q(rd_axi_data[112]),
	.d(rdata[112]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_111_ (
	.q(rd_axi_data[111]),
	.d(rdata[111]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_110_ (
	.q(rd_axi_data[110]),
	.d(rdata[110]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_109_ (
	.q(rd_axi_data[109]),
	.d(rdata[109]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_108_ (
	.q(rd_axi_data[108]),
	.d(rdata[108]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_107_ (
	.q(rd_axi_data[107]),
	.d(rdata[107]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_106_ (
	.q(rd_axi_data[106]),
	.d(rdata[106]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_105_ (
	.q(rd_axi_data[105]),
	.d(rdata[105]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_104_ (
	.q(rd_axi_data[104]),
	.d(rdata[104]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_103_ (
	.q(rd_axi_data[103]),
	.d(rdata[103]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_102_ (
	.q(rd_axi_data[102]),
	.d(rdata[102]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_101_ (
	.q(rd_axi_data[101]),
	.d(rdata[101]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_130_ (
	.q(rd_axi_data[130]),
	.d(rdata[130]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_128_ (
	.q(rd_axi_data[128]),
	.d(rdata[128]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_127_ (
	.q(rd_axi_data[127]),
	.d(rdata[127]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_126_ (
	.q(rd_axi_data[126]),
	.d(rdata[126]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_125_ (
	.q(rd_axi_data[125]),
	.d(rdata[125]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_124_ (
	.q(rd_axi_data[124]),
	.d(rdata[124]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_123_ (
	.q(rd_axi_data[123]),
	.d(rdata[123]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_122_ (
	.q(rd_axi_data[122]),
	.d(rdata[122]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_121_ (
	.q(rd_axi_data[121]),
	.d(rdata[121]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_120_ (
	.q(rd_axi_data[120]),
	.d(rdata[120]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_119_ (
	.q(rd_axi_data[119]),
	.d(rdata[119]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_118_ (
	.q(rd_axi_data[118]),
	.d(rdata[118]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_117_ (
	.q(rd_axi_data[117]),
	.d(rdata[117]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_116_ (
	.q(rd_axi_data[116]),
	.d(rdata[116]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_145_ (
	.q(rd_axi_data[145]),
	.d(rdata[145]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_144_ (
	.q(rd_axi_data[144]),
	.d(rdata[144]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_142_ (
	.q(rd_axi_data[142]),
	.d(rdata[142]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_140_ (
	.q(rd_axi_data[140]),
	.d(rdata[140]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_139_ (
	.q(rd_axi_data[139]),
	.d(rdata[139]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_137_ (
	.q(rd_axi_data[137]),
	.d(rdata[137]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_136_ (
	.q(rd_axi_data[136]),
	.d(rdata[136]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_134_ (
	.q(rd_axi_data[134]),
	.d(rdata[134]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_133_ (
	.q(rd_axi_data[133]),
	.d(rdata[133]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_131_ (
	.q(rd_axi_data[131]),
	.d(rdata[131]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_160_ (
	.q(rd_axi_data[160]),
	.d(rdata[160]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_159_ (
	.q(rd_axi_data[159]),
	.d(rdata[159]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_158_ (
	.q(rd_axi_data[158]),
	.d(rdata[158]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_157_ (
	.q(rd_axi_data[157]),
	.d(rdata[157]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_155_ (
	.q(rd_axi_data[155]),
	.d(rdata[155]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_154_ (
	.q(rd_axi_data[154]),
	.d(rdata[154]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_152_ (
	.q(rd_axi_data[152]),
	.d(rdata[152]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_151_ (
	.q(rd_axi_data[151]),
	.d(rdata[151]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_149_ (
	.q(rd_axi_data[149]),
	.d(rdata[149]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_148_ (
	.q(rd_axi_data[148]),
	.d(rdata[148]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_146_ (
	.q(rd_axi_data[146]),
	.d(rdata[146]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_175_ (
	.q(rd_axi_data[175]),
	.d(rdata[175]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_174_ (
	.q(rd_axi_data[174]),
	.d(rdata[174]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_173_ (
	.q(rd_axi_data[173]),
	.d(rdata[173]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_172_ (
	.q(rd_axi_data[172]),
	.d(rdata[172]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_171_ (
	.q(rd_axi_data[171]),
	.d(rdata[171]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_170_ (
	.q(rd_axi_data[170]),
	.d(rdata[170]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_169_ (
	.q(rd_axi_data[169]),
	.d(rdata[169]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_168_ (
	.q(rd_axi_data[168]),
	.d(rdata[168]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_167_ (
	.q(rd_axi_data[167]),
	.d(rdata[167]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_166_ (
	.q(rd_axi_data[166]),
	.d(rdata[166]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_165_ (
	.q(rd_axi_data[165]),
	.d(rdata[165]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_164_ (
	.q(rd_axi_data[164]),
	.d(rdata[164]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_163_ (
	.q(rd_axi_data[163]),
	.d(rdata[163]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_162_ (
	.q(rd_axi_data[162]),
	.d(rdata[162]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_161_ (
	.q(rd_axi_data[161]),
	.d(rdata[161]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_190_ (
	.q(rd_axi_data[190]),
	.d(rdata[190]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_189_ (
	.q(rd_axi_data[189]),
	.d(rdata[189]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_188_ (
	.q(rd_axi_data[188]),
	.d(rdata[188]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_187_ (
	.q(rd_axi_data[187]),
	.d(rdata[187]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_186_ (
	.q(rd_axi_data[186]),
	.d(rdata[186]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_185_ (
	.q(rd_axi_data[185]),
	.d(rdata[185]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_184_ (
	.q(rd_axi_data[184]),
	.d(rdata[184]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_183_ (
	.q(rd_axi_data[183]),
	.d(rdata[183]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_182_ (
	.q(rd_axi_data[182]),
	.d(rdata[182]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_181_ (
	.q(rd_axi_data[181]),
	.d(rdata[181]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_180_ (
	.q(rd_axi_data[180]),
	.d(rdata[180]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_179_ (
	.q(rd_axi_data[179]),
	.d(rdata[179]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_178_ (
	.q(rd_axi_data[178]),
	.d(rdata[178]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_177_ (
	.q(rd_axi_data[177]),
	.d(rdata[177]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_176_ (
	.q(rd_axi_data[176]),
	.d(rdata[176]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_205_ (
	.q(rd_axi_data[205]),
	.d(rdata[205]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_203_ (
	.q(rd_axi_data[203]),
	.d(rdata[203]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_201_ (
	.q(rd_axi_data[201]),
	.d(rdata[201]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_200_ (
	.q(rd_axi_data[200]),
	.d(rdata[200]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_198_ (
	.q(rd_axi_data[198]),
	.d(rdata[198]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_197_ (
	.q(rd_axi_data[197]),
	.d(rdata[197]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_195_ (
	.q(rd_axi_data[195]),
	.d(rdata[195]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_194_ (
	.q(rd_axi_data[194]),
	.d(rdata[194]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_192_ (
	.q(rd_axi_data[192]),
	.d(rdata[192]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_191_ (
	.q(rd_axi_data[191]),
	.d(rdata[191]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_219_ (
	.q(rd_axi_data[219]),
	.d(rdata[219]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_218_ (
	.q(rd_axi_data[218]),
	.d(rdata[218]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_216_ (
	.q(rd_axi_data[216]),
	.d(rdata[216]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_215_ (
	.q(rd_axi_data[215]),
	.d(rdata[215]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_213_ (
	.q(rd_axi_data[213]),
	.d(rdata[213]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_212_ (
	.q(rd_axi_data[212]),
	.d(rdata[212]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_210_ (
	.q(rd_axi_data[210]),
	.d(rdata[210]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_209_ (
	.q(rd_axi_data[209]),
	.d(rdata[209]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_208_ (
	.q(rd_axi_data[208]),
	.d(rdata[208]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_206_ (
	.q(rd_axi_data[206]),
	.d(rdata[206]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_235_ (
	.q(rd_axi_data[235]),
	.d(rdata[235]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_234_ (
	.q(rd_axi_data[234]),
	.d(rdata[234]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_233_ (
	.q(rd_axi_data[233]),
	.d(rdata[233]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_232_ (
	.q(rd_axi_data[232]),
	.d(rdata[232]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_231_ (
	.q(rd_axi_data[231]),
	.d(rdata[231]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_230_ (
	.q(rd_axi_data[230]),
	.d(rdata[230]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_229_ (
	.q(rd_axi_data[229]),
	.d(rdata[229]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_228_ (
	.q(rd_axi_data[228]),
	.d(rdata[228]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_227_ (
	.q(rd_axi_data[227]),
	.d(rdata[227]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_226_ (
	.q(rd_axi_data[226]),
	.d(rdata[226]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_225_ (
	.q(rd_axi_data[225]),
	.d(rdata[225]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_224_ (
	.q(rd_axi_data[224]),
	.d(rdata[224]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_223_ (
	.q(rd_axi_data[223]),
	.d(rdata[223]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_222_ (
	.q(rd_axi_data[222]),
	.d(rdata[222]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_221_ (
	.q(rd_axi_data[221]),
	.d(rdata[221]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_250_ (
	.q(rd_axi_data[250]),
	.d(rdata[250]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_249_ (
	.q(rd_axi_data[249]),
	.d(rdata[249]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_248_ (
	.q(rd_axi_data[248]),
	.d(rdata[248]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_247_ (
	.q(rd_axi_data[247]),
	.d(rdata[247]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_246_ (
	.q(rd_axi_data[246]),
	.d(rdata[246]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_245_ (
	.q(rd_axi_data[245]),
	.d(rdata[245]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_244_ (
	.q(rd_axi_data[244]),
	.d(rdata[244]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_243_ (
	.q(rd_axi_data[243]),
	.d(rdata[243]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_242_ (
	.q(rd_axi_data[242]),
	.d(rdata[242]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_241_ (
	.q(rd_axi_data[241]),
	.d(rdata[241]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_240_ (
	.q(rd_axi_data[240]),
	.d(rdata[240]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_239_ (
	.q(rd_axi_data[239]),
	.d(rdata[239]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_238_ (
	.q(rd_axi_data[238]),
	.d(rdata[238]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_237_ (
	.q(rd_axi_data[237]),
	.d(rdata[237]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_236_ (
	.q(rd_axi_data[236]),
	.d(rdata[236]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_255_ (
	.q(rd_axi_data[255]),
	.d(rdata[255]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_254_ (
	.q(rd_axi_data[254]),
	.d(rdata[254]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_253_ (
	.q(rd_axi_data[253]),
	.d(rdata[253]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_252_ (
	.q(rd_axi_data[252]),
	.d(rdata[252]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_251_ (
	.q(rd_axi_data[251]),
	.d(rdata[251]),
	.ck(i_clk),
	.ce(gen_new_valuec_Z)
);
// @26:112
  DFF data_error_3_ (
	.q(data_error_0),
	.d(data_error[2]),
	.ck(i_clk)
);
// @26:112
  DFF data_error_2_ (
	.q(data_error[2]),
	.d(data_error[1]),
	.ck(i_clk)
);
// @26:142
  DFFC rd_state_0_ (
	.q(rd_state[0]),
	.d(N_25_0),
	.ck(i_clk),
	.cn(rd_state_mod_i[0])
);
// @26:142
  DFFC un1_axi_if_arid36_5_ (
	.q(arid36_Z[5]),
	.d(N_285_0),
	.ck(i_clk),
	.cn(arready)
);
// @26:112
  DFFC pkt_compared (
	.q(pkt_compared_1z),
	.d(N_5043_0),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:112
  DFFC new_data_read_d (
	.q(new_data_read_d_Z),
	.d(rready),
	.ck(i_clk),
	.cn(rvalid)
);
// @26:89
  DFFC rd_axi_data_ret_26 (
	.q(exp_axi_dataoi_reto[21]),
	.d(exp_axi_dataoi_0[21]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_18 (
	.q(exp_axi_dataoi_reto[27]),
	.d(exp_axi_dataoi_0[27]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_9 (
	.q(exp_axi_dataoi_reto[19]),
	.d(exp_axi_dataoi_0[19]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_21 (
	.q(exp_axi_datao_0i_reto[19]),
	.d(exp_axi_datao_0i_0[19]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_30 (
	.q(exp_axi_datao_0i_reto[33]),
	.d(exp_axi_datao_0i_0[33]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_6 (
	.q(exp_axi_dataoi_reto[33]),
	.d(exp_axi_dataoi_0[33]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_10 (
	.q(exp_axi_dataoi_reto[31]),
	.d(exp_axi_dataoi_0[31]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_19 (
	.q(exp_axi_datao_0i_reto[31]),
	.d(exp_axi_datao_0i_0[31]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_5 (
	.q(exp_axi_dataoi_reto[29]),
	.d(exp_axi_dataoi_0[29]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_28 (
	.q(exp_axi_datao_0i_reto[29]),
	.d(exp_axi_datao_0i_0[29]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_4 (
	.q(exp_axi_dataoi_reto[25]),
	.d(exp_axi_dataoi_0[25]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_27 (
	.q(exp_axi_datao_0i_reto[25]),
	.d(exp_axi_datao_0i_0[25]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_15 (
	.q(exp_axi_dataoi_reto[24]),
	.d(exp_axi_dataoi_0[24]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_31 (
	.q(exp_axi_datao_0i_reto[24]),
	.d(exp_axi_datao_0i_0[24]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_20 (
	.q(exp_axi_datao_0i_reto[23]),
	.d(exp_axi_datao_0i_0[23]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_11 (
	.q(exp_axi_dataoi_reto[23]),
	.d(exp_axi_dataoi_0[23]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_33 (
	.q(exp_axi_datao_1i_reto[20]),
	.d(exp_axi_datao_1i_0[20]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_17 (
	.q(exp_axi_datao_0i_reto[20]),
	.d(exp_axi_datao_0i_0[20]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_7 (
	.q(exp_axi_dataoi_reto[20]),
	.d(exp_axi_dataoi_0[20]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_24 (
	.q(exp_axi_datao_0i_reto[30]),
	.d(exp_axi_datao_0i_0[30]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_1 (
	.q(exp_axi_dataoi_reto[30]),
	.d(exp_axi_dataoi_0[30]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_0 (
	.q(exp_axi_datao_1i_reto[30]),
	.d(exp_axi_datao_1i_0[30]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_8 (
	.q(exp_axi_dataoi_reto[28]),
	.d(exp_axi_dataoi_0[28]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_32 (
	.q(exp_axi_datao_1i_reto[28]),
	.d(exp_axi_datao_1i_0[28]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_16 (
	.q(exp_axi_datao_0i_reto[28]),
	.d(exp_axi_datao_0i_0[28]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_13 (
	.q(exp_axi_datao_0i_reto[26]),
	.d(exp_axi_datao_0i_0[26]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_23 (
	.q(exp_axi_datao_1i_reto[26]),
	.d(exp_axi_datao_1i_0[26]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret (
	.q(exp_axi_dataoi_reto[26]),
	.d(exp_axi_dataoi_0[26]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_102 (
	.q(exp_axi_dataoi_reto[22]),
	.d(exp_axi_dataoi_0[22]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_12 (
	.q(exp_axi_datao_0i_reto[22]),
	.d(exp_axi_datao_0i_0[22]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_25 (
	.q(exp_axi_datao_1i_reto[22]),
	.d(exp_axi_datao_1i_0[22]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_29 (
	.q(exp_axi_datao_2i_reto[17]),
	.d(exp_axi_datao_2i_0[17]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_14 (
	.q(exp_axi_datao_0i_reto[17]),
	.d(exp_axi_datao_0i_0[17]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_22 (
	.q(exp_axi_datao_1i_reto[17]),
	.d(exp_axi_datao_1i_0[17]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:89
  DFFC rd_axi_data_ret_3 (
	.q(exp_axi_dataoi_reto[17]),
	.d(exp_axi_dataoi_0[17]),
	.ck(i_clk),
	.cn(N_7485_i_0)
);
// @26:112
  DFFC data_error_mod_ret_5 (
	.q(data_error[1]),
	.d(data_error_mod_0[0]),
	.ck(i_clk),
	.cn(data_error_8_f0_i_a3_0_0_reto_i[0])
);
// @26:142
  DFFP un1_axi_if_arid36_0_ (
	.q(arid36keep_0),
	.d(arid36_0),
	.ck(i_clk),
	.pn(N_185_l)
);
// @26:112
  DFFP data_error_mod_ret_4 (
	.q(data_error_8_f0_i_a3_0_0_reto[0]),
	.d(data_error_8_f0_i_a3_0_0_0[0]),
	.ck(i_clk),
	.pn(pipe_rstn_0)
);
// @26:89
  DFFE rd_axi_data_19_ (
	.q(rd_axi_data[19]),
	.d(rdata_0_19_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_138_ (
	.q(rd_axi_data[138]),
	.d(rdata_0_138_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_143_ (
	.q(rd_axi_data[143]),
	.d(rdata_0_143_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_79_ (
	.q(rd_axi_data[79]),
	.d(rdata_0_79_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_220_ (
	.q(rd_axi_data[220]),
	.d(rdata_0_220_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_92_ (
	.q(rd_axi_data[92]),
	.d(rdata_0_92_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_83_ (
	.q(rd_axi_data[83]),
	.d(rdata_0_83_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_211_ (
	.q(rd_axi_data[211]),
	.d(rdata_0_211_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_30_ (
	.q(rd_axi_data[30]),
	.d(rdata_0_30_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_85_ (
	.q(rd_axi_data[85]),
	.d(rdata_0_85_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_214_ (
	.q(rd_axi_data[214]),
	.d(rdata_0_214_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_150_ (
	.q(rd_axi_data[150]),
	.d(rdata_0_150_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_22_ (
	.q(rd_axi_data[22]),
	.d(rdata_0_22_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_89_ (
	.q(rd_axi_data[89]),
	.d(rdata_0_89_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_25_ (
	.q(rd_axi_data[25]),
	.d(rdata_0_25_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_65_ (
	.q(rd_axi_data[65]),
	.d(rdata_0_65_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_193_ (
	.q(rd_axi_data[193]),
	.d(rdata_0_193_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_68_ (
	.q(rd_axi_data[68]),
	.d(rdata_0_68_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_196_ (
	.q(rd_axi_data[196]),
	.d(rdata_0_196_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_28_ (
	.q(rd_axi_data[28]),
	.d(rdata_0_28_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_156_ (
	.q(rd_axi_data[156]),
	.d(rdata_0_156_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_71_ (
	.q(rd_axi_data[71]),
	.d(rdata_0_71_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_199_ (
	.q(rd_axi_data[199]),
	.d(rdata_0_199_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_77_ (
	.q(rd_axi_data[77]),
	.d(rdata_0_77_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_202_ (
	.q(rd_axi_data[202]),
	.d(rdata_0_202_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_74_ (
	.q(rd_axi_data[74]),
	.d(rdata_0_74_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_141_ (
	.q(rd_axi_data[141]),
	.d(rdata_0_141_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_207_ (
	.q(rd_axi_data[207]),
	.d(rdata_0_207_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_204_ (
	.q(rd_axi_data[204]),
	.d(rdata_0_204_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_217_ (
	.q(rd_axi_data[217]),
	.d(rdata_0_217_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_153_ (
	.q(rd_axi_data[153]),
	.d(rdata_0_153_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_147_ (
	.q(rd_axi_data[147]),
	.d(rdata_0_147_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_132_ (
	.q(rd_axi_data[132]),
	.d(rdata_0_132_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_135_ (
	.q(rd_axi_data[135]),
	.d(rdata_0_135_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:89
  DFFE rd_axi_data_129_ (
	.q(rd_axi_data[129]),
	.d(rdata_0_129_rep1),
	.ck(i_clk),
	.ce(rvalid)
);
// @26:142
  DFFER un1_axi_if_arid36_4_ (
	.q(arid36_Z[4]),
	.d(arid33_0),
	.ck(i_clk),
	.rn(arready_i),
	.ce(rd_state_mod_0[0])
);
defparam un1_axi_if_arid36_4_.sr_assertion="clocked";
// @26:142
  DFFEC id_error (
	.q(id_error_1z),
	.d(N_13_i_0),
	.ck(i_clk),
	.cn(N_79_l),
	.ce(arid36)
);
// @26:142
  DFFEC data_enable (
	.q(fifo_rden),
	.d(data_enable_0_sqmuxa_0_1020_a2_0_a3_0_a2_0_a2_0_a2_Z),
	.ck(i_clk),
	.cn(pipe_rstn_0),
	.ce(arid36keep_0)
);
// @26:142
  DFFEC \axi_if.rready  (
	.q(rready),
	.d(N_182),
	.ck(i_clk),
	.cn(arid36_Z[5]),
	.ce(un1_rd_state28_1)
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_115_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[15]),
	.a({GND, GND, un1_rd_axi_data_3_0_N_3_i_lofx_Z, un1_rd_axi_data_3_0_I_58_Z, un1_rd_axi_data_3_0_I_66_Z, un1_rd_axi_data_3_0_I_146_Z, un1_rd_axi_data_3_0_I_154_Z, un1_rd_axi_data_3_0_I_122_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC1, un1_rd_axi_data_3_0_I_115_0_s[6:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_19_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[7]),
	.a({un1_rd_axi_data_3_0_I_130_Z, un1_rd_axi_data_3_0_I_138_Z, un1_rd_axi_data_3_0_I_90_Z, un1_rd_axi_data_3_0_I_106_Z, un1_rd_axi_data_3_0_I_82_Z, un1_rd_axi_data_3_0_I_170_Z, un1_rd_axi_data_3_0_I_50_Z, un1_rd_axi_data_3_0_I_26_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[15]),
	.s(un1_rd_axi_data_3_0_I_19_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_3_0_I_114_Z, un1_rd_axi_data_3_0_I_98_Z, un1_rd_axi_data_3_0_I_74_Z, un1_rd_axi_data_3_0_I_162_Z, un1_rd_axi_data_3_0_I_42_Z, un1_rd_axi_data_3_0_I_18_Z, un1_rd_axi_data_3_0_I_34_Z, un1_rd_axi_data_3_0_I_10_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[7]),
	.s(un1_rd_axi_data_3_0_I_1_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_115_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[15]),
	.a({GND, GND, un1_rd_axi_data_0_0_N_3_i_lofx_Z, un1_rd_axi_data_0_0_I_58_0, un1_rd_axi_data_0_0_I_66_0, un1_rd_axi_data_0_0_I_146_0, un1_rd_axi_data_0_0_I_154_0, un1_rd_axi_data_0_0_I_122_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC2),
	.s({NC3, un1_rd_axi_data_0_0_I_115_0_s[6:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_19_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[7]),
	.a({un1_rd_axi_data_0_0_I_130_0, un1_rd_axi_data_0_0_I_138_0, un1_rd_axi_data_0_0_I_90_0, un1_rd_axi_data_0_0_I_106_0, un1_rd_axi_data_0_0_I_82_0, un1_rd_axi_data_0_0_I_170_0, un1_rd_axi_data_0_0_I_50_0, un1_rd_axi_data_0_0_I_26_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[15]),
	.s(un1_rd_axi_data_0_0_I_19_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_0_0_I_114_0, un1_rd_axi_data_0_0_I_98_0, un1_rd_axi_data_0_0_I_74_0, un1_rd_axi_data_0_0_I_162_0, un1_rd_axi_data_0_0_I_42_0, un1_rd_axi_data_0_0_I_18_0, un1_rd_axi_data_0_0_I_34_0, un1_rd_axi_data_0_0_I_10_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[7]),
	.s(un1_rd_axi_data_0_0_I_1_s_0[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_115_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[15]),
	.a({GND, GND, un1_rd_axi_data_1_0_N_3_i_lofx_Z, un1_rd_axi_data_1_0_I_58_0, un1_rd_axi_data_1_0_I_66_0, un1_rd_axi_data_1_0_I_146_0, un1_rd_axi_data_1_0_I_154_0, un1_rd_axi_data_1_0_I_122_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC4),
	.s({NC5, un1_rd_axi_data_1_0_I_115_0_s[6:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_19_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[7]),
	.a({un1_rd_axi_data_1_0_I_130_0, un1_rd_axi_data_1_0_I_138_0, un1_rd_axi_data_1_0_I_90_0, un1_rd_axi_data_1_0_I_106_0, un1_rd_axi_data_1_0_I_82_0, un1_rd_axi_data_1_0_I_170_0, un1_rd_axi_data_1_0_I_50_0, un1_rd_axi_data_1_0_I_26_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[15]),
	.s(un1_rd_axi_data_1_0_I_19_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_1_0_I_114_0, un1_rd_axi_data_1_0_I_98_0, un1_rd_axi_data_1_0_I_74_0, un1_rd_axi_data_1_0_I_162_0, un1_rd_axi_data_1_0_I_42_Z, un1_rd_axi_data_1_0_I_18_0, un1_rd_axi_data_1_0_I_34_0, un1_rd_axi_data_1_0_I_10_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[7]),
	.s(un1_rd_axi_data_1_0_I_1_s_0[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_115_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[15]),
	.a({GND, GND, un1_rd_axi_data_2_0_N_3_i_lofx_Z, un1_rd_axi_data_2_0_I_58_0, un1_rd_axi_data_2_0_I_66_0, un1_rd_axi_data_2_0_I_146_0, un1_rd_axi_data_2_0_I_154_0, un1_rd_axi_data_2_0_I_122_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC6),
	.s({NC7, un1_rd_axi_data_2_0_I_115_0_s[6:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_19_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[7]),
	.a({un1_rd_axi_data_2_0_I_130_0, un1_rd_axi_data_2_0_I_138_0, un1_rd_axi_data_2_0_I_90_0, un1_rd_axi_data_2_0_I_106_0, un1_rd_axi_data_2_0_I_82_0, un1_rd_axi_data_2_0_I_170_0, un1_rd_axi_data_2_0_I_50_0, un1_rd_axi_data_2_0_I_26_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[15]),
	.s(un1_rd_axi_data_2_0_I_19_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_2_0_I_114_0, un1_rd_axi_data_2_0_I_98_0, un1_rd_axi_data_2_0_I_74_0, un1_rd_axi_data_2_0_I_162_0, un1_rd_axi_data_2_0_I_42_Z, un1_rd_axi_data_2_0_I_18_0, un1_rd_axi_data_2_0_I_34_0, un1_rd_axi_data_2_0_I_10_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[7]),
	.s(un1_rd_axi_data_2_0_I_1_s_0[7:0])
);
// @33:543
  ALU8 test_rx_count_dci_3_0_cry_7_0 (
	.load(test_gen_count_dci10),
	.cin(test_rx_count_dci_3_0_cry_6),
	.a({GND, GND, test_rx_count_dci_3[12:7]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC8),
	.s({NC10, NC9, test_rx_count_dci_3_0[12:7]})
);
// @33:543
  ALU8 test_rx_count_dci_3_0_cry_0_0 (
	.load(test_gen_count_dci10),
	.cin(GND),
	.a({test_rx_count_dci_3[6:0], pkt_compared_dci}),
	.b({GND, GND, GND, GND, GND, GND, GND, VCC}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(test_rx_count_dci_3_0_cry_6),
	.s({test_rx_count_dci_3_0[6:0], NC11})
);
// @26:142
  ALU8 axi_if_arid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(arid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(arid_cry_0_cout[0]),
	.s(arid_s[7:0])
);
// @26:75
  random_seq_gen_Z4800250_1 i_data_gen (
	.dout_int_0_0_mod_1(dout_int_0_0_mod_1[15:0]),
	.exp_axi_data_224(exp_axi_data[240]),
	.exp_axi_data_208(exp_axi_data[224]),
	.exp_axi_data_192(exp_axi_data[208]),
	.exp_axi_data_176(exp_axi_data[192]),
	.exp_axi_data_160(exp_axi_data[176]),
	.exp_axi_data_144(exp_axi_data[160]),
	.exp_axi_data_128(exp_axi_data[144]),
	.exp_axi_data_112(exp_axi_data[128]),
	.exp_axi_data_96(exp_axi_data[112]),
	.exp_axi_data_80(exp_axi_data[96]),
	.exp_axi_data_64(exp_axi_data[80]),
	.exp_axi_data_48(exp_axi_data[64]),
	.exp_axi_data_32(exp_axi_data[48]),
	.exp_axi_data_5(exp_axi_data[21]),
	.exp_axi_data_6(exp_axi_data[22]),
	.exp_axi_data_7(exp_axi_data[23]),
	.exp_axi_data_8(exp_axi_data[24]),
	.exp_axi_data_9(exp_axi_data[25]),
	.exp_axi_data_10(exp_axi_data[26]),
	.exp_axi_data_11(exp_axi_data[27]),
	.exp_axi_data_12(exp_axi_data[28]),
	.exp_axi_data_13(exp_axi_data[29]),
	.exp_axi_data_14(exp_axi_data[30]),
	.exp_axi_data_15(exp_axi_data[31]),
	.exp_axi_data_16(exp_axi_data[32]),
	.exp_axi_data_17(exp_axi_data[33]),
	.exp_axi_data_0(exp_axi_data[16]),
	.exp_axi_data_1(exp_axi_data[17]),
	.exp_axi_data_2(exp_axi_data[18]),
	.exp_axi_data_3(exp_axi_data[19]),
	.exp_axi_data_4(exp_axi_data[20]),
	.N_7485_i_0(N_7485_i_0),
	.exp_axi_dataoi_0({exp_axi_dataoi_0[33], N_10736, exp_axi_dataoi_0[31:19], N_10735, exp_axi_dataoi_0[17]}),
	.exp_axi_datao_0i_0_0(exp_axi_datao_0i_0[17]),
	.exp_axi_datao_0i_0_5(exp_axi_datao_0i_0[22]),
	.exp_axi_datao_0i_0_9(exp_axi_datao_0i_0[26]),
	.exp_axi_datao_0i_0_11(exp_axi_datao_0i_0[28]),
	.exp_axi_datao_0i_0_13(exp_axi_datao_0i_0[30]),
	.exp_axi_datao_0i_0_3(exp_axi_datao_0i_0[20]),
	.exp_axi_datao_0i_0_6(exp_axi_datao_0i_0[23]),
	.exp_axi_datao_0i_0_7(exp_axi_datao_0i_0[24]),
	.exp_axi_datao_0i_0_8(exp_axi_datao_0i_0[25]),
	.exp_axi_datao_0i_0_12(exp_axi_datao_0i_0[29]),
	.exp_axi_datao_0i_0_14(exp_axi_datao_0i_0[31]),
	.exp_axi_datao_0i_0_16(exp_axi_datao_0i_0[33]),
	.exp_axi_datao_0i_0_2(exp_axi_datao_0i_0[19]),
	.exp_axi_datao_1i_0_0(exp_axi_datao_1i_0[17]),
	.exp_axi_datao_1i_0_5(exp_axi_datao_1i_0[22]),
	.exp_axi_datao_1i_0_9(exp_axi_datao_1i_0[26]),
	.exp_axi_datao_1i_0_11(exp_axi_datao_1i_0[28]),
	.exp_axi_datao_1i_0_13(exp_axi_datao_1i_0[30]),
	.exp_axi_datao_1i_0_3(exp_axi_datao_1i_0[20]),
	.exp_axi_datao_2i_0_0(exp_axi_datao_2i_0[17]),
	.next_dout_int_1(next_dout_int_1[15:0]),
	.un2_gen_new_value(un2_gen_new_value_Z),
	.i_clk(i_clk),
	.gen_new_value(gen_new_value_Z),
	.fifo_rden(fifo_rden)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* axi_pkt_chk_Z126060 */

module random_seq_gen_Z2988290_0 (
  dout_int_0_0_mod,
  ddr4_1_dc_wdata_5,
  ddr4_1_dc_wdata_7,
  ddr4_1_dc_wdata_8,
  ddr4_1_dc_wdata_10,
  ddr4_1_dc_wdata_6,
  ddr4_1_dc_wdata_9,
  ddr4_1_dc_wdata_11,
  ddr4_1_dc_wdata_12,
  ddr4_1_dc_wdata_13,
  ddr4_1_dc_wdata_15,
  ddr4_1_dc_wdata_4,
  ddr4_1_dc_wdata_3,
  ddr4_1_dc_wdata_0,
  ddr4_1_dc_wdata_2,
  ddr4_1_dc_wdata_1,
  ddr4_1_dc_wdata_14,
  ddr4_1_dc_wdata_256,
  ddr4_1_dc_wdata_496,
  ddr4_1_dc_wdata_480,
  ddr4_1_dc_wdata_464,
  ddr4_1_dc_wdata_448,
  ddr4_1_dc_wdata_432,
  ddr4_1_dc_wdata_416,
  ddr4_1_dc_wdata_400,
  ddr4_1_dc_wdata_384,
  ddr4_1_dc_wdata_368,
  ddr4_1_dc_wdata_352,
  ddr4_1_dc_wdata_336,
  ddr4_1_dc_wdata_320,
  ddr4_1_dc_wdata_304,
  ddr4_1_dc_wdata_484,
  ddr4_1_dc_wdata_485,
  ddr4_1_dc_wdata_486,
  ddr4_1_dc_wdata_487,
  ddr4_1_dc_wdata_488,
  ddr4_1_dc_wdata_489,
  ddr4_1_dc_wdata_490,
  ddr4_1_dc_wdata_491,
  ddr4_1_dc_wdata_492,
  ddr4_1_dc_wdata_288,
  ddr4_1_dc_wdata_493,
  ddr4_1_dc_wdata_272,
  ddr4_1_dc_wdata_494,
  ddr4_1_dc_wdata_478,
  ddr4_1_dc_wdata_479,
  ddr4_1_dc_wdata_481,
  ddr4_1_dc_wdata_482,
  ddr4_1_dc_wdata_483,
  N_7487_0,
  un1_new_data_val,
  ddr4_1_clk
)
;
output [15:0] dout_int_0_0_mod ;
output ddr4_1_dc_wdata_5 ;
output ddr4_1_dc_wdata_7 ;
output ddr4_1_dc_wdata_8 ;
output ddr4_1_dc_wdata_10 ;
output ddr4_1_dc_wdata_6 ;
output ddr4_1_dc_wdata_9 ;
output ddr4_1_dc_wdata_11 ;
output ddr4_1_dc_wdata_12 ;
output ddr4_1_dc_wdata_13 ;
output ddr4_1_dc_wdata_15 ;
output ddr4_1_dc_wdata_4 ;
output ddr4_1_dc_wdata_3 ;
output ddr4_1_dc_wdata_0 ;
output ddr4_1_dc_wdata_2 ;
output ddr4_1_dc_wdata_1 ;
output ddr4_1_dc_wdata_14 ;
output ddr4_1_dc_wdata_256 ;
output ddr4_1_dc_wdata_496 ;
output ddr4_1_dc_wdata_480 ;
output ddr4_1_dc_wdata_464 ;
output ddr4_1_dc_wdata_448 ;
output ddr4_1_dc_wdata_432 ;
output ddr4_1_dc_wdata_416 ;
output ddr4_1_dc_wdata_400 ;
output ddr4_1_dc_wdata_384 ;
output ddr4_1_dc_wdata_368 ;
output ddr4_1_dc_wdata_352 ;
output ddr4_1_dc_wdata_336 ;
output ddr4_1_dc_wdata_320 ;
output ddr4_1_dc_wdata_304 ;
output ddr4_1_dc_wdata_484 ;
output ddr4_1_dc_wdata_485 ;
output ddr4_1_dc_wdata_486 ;
output ddr4_1_dc_wdata_487 ;
output ddr4_1_dc_wdata_488 ;
output ddr4_1_dc_wdata_489 ;
output ddr4_1_dc_wdata_490 ;
output ddr4_1_dc_wdata_491 ;
output ddr4_1_dc_wdata_492 ;
output ddr4_1_dc_wdata_288 ;
output ddr4_1_dc_wdata_493 ;
output ddr4_1_dc_wdata_272 ;
output ddr4_1_dc_wdata_494 ;
output ddr4_1_dc_wdata_478 ;
output ddr4_1_dc_wdata_479 ;
output ddr4_1_dc_wdata_481 ;
output ddr4_1_dc_wdata_482 ;
output ddr4_1_dc_wdata_483 ;
input N_7487_0 ;
input un1_new_data_val ;
input ddr4_1_clk ;
wire ddr4_1_dc_wdata_5 ;
wire ddr4_1_dc_wdata_7 ;
wire ddr4_1_dc_wdata_8 ;
wire ddr4_1_dc_wdata_10 ;
wire ddr4_1_dc_wdata_6 ;
wire ddr4_1_dc_wdata_9 ;
wire ddr4_1_dc_wdata_11 ;
wire ddr4_1_dc_wdata_12 ;
wire ddr4_1_dc_wdata_13 ;
wire ddr4_1_dc_wdata_15 ;
wire ddr4_1_dc_wdata_4 ;
wire ddr4_1_dc_wdata_3 ;
wire ddr4_1_dc_wdata_0 ;
wire ddr4_1_dc_wdata_2 ;
wire ddr4_1_dc_wdata_1 ;
wire ddr4_1_dc_wdata_14 ;
wire ddr4_1_dc_wdata_256 ;
wire ddr4_1_dc_wdata_496 ;
wire ddr4_1_dc_wdata_480 ;
wire ddr4_1_dc_wdata_464 ;
wire ddr4_1_dc_wdata_448 ;
wire ddr4_1_dc_wdata_432 ;
wire ddr4_1_dc_wdata_416 ;
wire ddr4_1_dc_wdata_400 ;
wire ddr4_1_dc_wdata_384 ;
wire ddr4_1_dc_wdata_368 ;
wire ddr4_1_dc_wdata_352 ;
wire ddr4_1_dc_wdata_336 ;
wire ddr4_1_dc_wdata_320 ;
wire ddr4_1_dc_wdata_304 ;
wire ddr4_1_dc_wdata_484 ;
wire ddr4_1_dc_wdata_485 ;
wire ddr4_1_dc_wdata_486 ;
wire ddr4_1_dc_wdata_487 ;
wire ddr4_1_dc_wdata_488 ;
wire ddr4_1_dc_wdata_489 ;
wire ddr4_1_dc_wdata_490 ;
wire ddr4_1_dc_wdata_491 ;
wire ddr4_1_dc_wdata_492 ;
wire ddr4_1_dc_wdata_288 ;
wire ddr4_1_dc_wdata_493 ;
wire ddr4_1_dc_wdata_272 ;
wire ddr4_1_dc_wdata_494 ;
wire ddr4_1_dc_wdata_478 ;
wire ddr4_1_dc_wdata_479 ;
wire ddr4_1_dc_wdata_481 ;
wire ddr4_1_dc_wdata_482 ;
wire ddr4_1_dc_wdata_483 ;
wire N_7487_0 ;
wire un1_new_data_val ;
wire ddr4_1_clk ;
wire [256:16] dout_int_8;
wire [15:0] un219_next_dout_int;
wire GND ;
wire un219_next_dout_int_cry_7 ;
wire un219_next_dout_int_cry_8_0_cout ;
wire VCC ;
// @25:52
  LUT4 dout_int_8_128_ (
	.din0(ddr4_1_dc_wdata_5),
	.din1(ddr4_1_dc_wdata_7),
	.din2(ddr4_1_dc_wdata_8),
	.din3(ddr4_1_dc_wdata_10),
	.dout(dout_int_8[128])
);
defparam dout_int_8_128_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_112_ (
	.din0(ddr4_1_dc_wdata_6),
	.din1(ddr4_1_dc_wdata_8),
	.din2(ddr4_1_dc_wdata_9),
	.din3(ddr4_1_dc_wdata_11),
	.dout(dout_int_8[112])
);
defparam dout_int_8_112_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_48_ (
	.din0(ddr4_1_dc_wdata_10),
	.din1(ddr4_1_dc_wdata_12),
	.din2(ddr4_1_dc_wdata_13),
	.din3(ddr4_1_dc_wdata_15),
	.dout(dout_int_8[48])
);
defparam dout_int_8_48_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_96_ (
	.din0(ddr4_1_dc_wdata_7),
	.din1(ddr4_1_dc_wdata_9),
	.din2(ddr4_1_dc_wdata_10),
	.din3(ddr4_1_dc_wdata_12),
	.dout(dout_int_8[96])
);
defparam dout_int_8_96_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_144_ (
	.din0(ddr4_1_dc_wdata_4),
	.din1(ddr4_1_dc_wdata_6),
	.din2(ddr4_1_dc_wdata_7),
	.din3(ddr4_1_dc_wdata_9),
	.dout(dout_int_8[144])
);
defparam dout_int_8_144_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_160_ (
	.din0(ddr4_1_dc_wdata_3),
	.din1(ddr4_1_dc_wdata_5),
	.din2(ddr4_1_dc_wdata_6),
	.din3(ddr4_1_dc_wdata_8),
	.dout(dout_int_8[160])
);
defparam dout_int_8_160_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_208_ (
	.din0(ddr4_1_dc_wdata_0),
	.din1(ddr4_1_dc_wdata_2),
	.din2(ddr4_1_dc_wdata_3),
	.din3(ddr4_1_dc_wdata_5),
	.dout(dout_int_8[208])
);
defparam dout_int_8_208_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_256_ (
	.din0(ddr4_1_dc_wdata_0),
	.din1(ddr4_1_dc_wdata_2),
	.din2(ddr4_1_dc_wdata_13),
	.din3(ddr4_1_dc_wdata_15),
	.dout(dout_int_8[256])
);
defparam dout_int_8_256_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_80_ (
	.din0(ddr4_1_dc_wdata_8),
	.din1(ddr4_1_dc_wdata_10),
	.din2(ddr4_1_dc_wdata_11),
	.din3(ddr4_1_dc_wdata_13),
	.dout(dout_int_8[80])
);
defparam dout_int_8_80_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_176_ (
	.din0(ddr4_1_dc_wdata_2),
	.din1(ddr4_1_dc_wdata_4),
	.din2(ddr4_1_dc_wdata_5),
	.din3(ddr4_1_dc_wdata_7),
	.dout(dout_int_8[176])
);
defparam dout_int_8_176_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_240_ (
	.din0(ddr4_1_dc_wdata_0),
	.din1(ddr4_1_dc_wdata_1),
	.din2(ddr4_1_dc_wdata_3),
	.din3(ddr4_1_dc_wdata_14),
	.dout(dout_int_8[240])
);
defparam dout_int_8_240_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_224_ (
	.din0(ddr4_1_dc_wdata_1),
	.din1(ddr4_1_dc_wdata_2),
	.din2(ddr4_1_dc_wdata_4),
	.din3(ddr4_1_dc_wdata_15),
	.dout(dout_int_8[224])
);
defparam dout_int_8_224_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_64_ (
	.din0(ddr4_1_dc_wdata_9),
	.din1(ddr4_1_dc_wdata_11),
	.din2(ddr4_1_dc_wdata_12),
	.din3(ddr4_1_dc_wdata_14),
	.dout(dout_int_8[64])
);
defparam dout_int_8_64_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_32_ (
	.din0(ddr4_1_dc_wdata_0),
	.din1(ddr4_1_dc_wdata_11),
	.din2(ddr4_1_dc_wdata_13),
	.din3(ddr4_1_dc_wdata_14),
	.dout(dout_int_8[32])
);
defparam dout_int_8_32_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_16_ (
	.din0(ddr4_1_dc_wdata_1),
	.din1(ddr4_1_dc_wdata_12),
	.din2(ddr4_1_dc_wdata_14),
	.din3(ddr4_1_dc_wdata_15),
	.dout(dout_int_8[16])
);
defparam dout_int_8_16_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_192_ (
	.din0(ddr4_1_dc_wdata_1),
	.din1(ddr4_1_dc_wdata_3),
	.din2(ddr4_1_dc_wdata_4),
	.din3(ddr4_1_dc_wdata_6),
	.dout(dout_int_8[192])
);
defparam dout_int_8_192_.lut_function=16'h6996;
// @25:115
  DFFER dout_int_256_ (
	.q(ddr4_1_dc_wdata_256),
	.d(dout_int_8[256]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_256_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_240_ (
	.q(ddr4_1_dc_wdata_496),
	.d(dout_int_8[240]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_240_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_224_ (
	.q(ddr4_1_dc_wdata_480),
	.d(dout_int_8[224]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_224_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_208_ (
	.q(ddr4_1_dc_wdata_464),
	.d(dout_int_8[208]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_208_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_192_ (
	.q(ddr4_1_dc_wdata_448),
	.d(dout_int_8[192]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_192_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_176_ (
	.q(ddr4_1_dc_wdata_432),
	.d(dout_int_8[176]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_176_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_160_ (
	.q(ddr4_1_dc_wdata_416),
	.d(dout_int_8[160]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_160_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_144_ (
	.q(ddr4_1_dc_wdata_400),
	.d(dout_int_8[144]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_144_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_128_ (
	.q(ddr4_1_dc_wdata_384),
	.d(dout_int_8[128]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_128_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_112_ (
	.q(ddr4_1_dc_wdata_368),
	.d(dout_int_8[112]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_112_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_96_ (
	.q(ddr4_1_dc_wdata_352),
	.d(dout_int_8[96]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_96_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_80_ (
	.q(ddr4_1_dc_wdata_336),
	.d(dout_int_8[80]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_80_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_64_ (
	.q(ddr4_1_dc_wdata_320),
	.d(dout_int_8[64]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_64_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_48_ (
	.q(ddr4_1_dc_wdata_304),
	.d(dout_int_8[48]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_48_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_23_ (
	.q(ddr4_1_dc_wdata_484),
	.d(ddr4_1_dc_wdata_1),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_23_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_24_ (
	.q(ddr4_1_dc_wdata_485),
	.d(ddr4_1_dc_wdata_2),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_25_ (
	.q(ddr4_1_dc_wdata_486),
	.d(ddr4_1_dc_wdata_3),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_25_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_26_ (
	.q(ddr4_1_dc_wdata_487),
	.d(ddr4_1_dc_wdata_4),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_27_ (
	.q(ddr4_1_dc_wdata_488),
	.d(ddr4_1_dc_wdata_5),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_27_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_28_ (
	.q(ddr4_1_dc_wdata_489),
	.d(ddr4_1_dc_wdata_6),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_28_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_29_ (
	.q(ddr4_1_dc_wdata_490),
	.d(ddr4_1_dc_wdata_7),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_29_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_30_ (
	.q(ddr4_1_dc_wdata_491),
	.d(ddr4_1_dc_wdata_8),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_30_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_31_ (
	.q(ddr4_1_dc_wdata_492),
	.d(ddr4_1_dc_wdata_9),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_31_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_32_ (
	.q(ddr4_1_dc_wdata_288),
	.d(dout_int_8[32]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_32_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_33_ (
	.q(ddr4_1_dc_wdata_493),
	.d(ddr4_1_dc_wdata_10),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(ddr4_1_dc_wdata_272),
	.d(dout_int_8[16]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_17_ (
	.q(ddr4_1_dc_wdata_494),
	.d(ddr4_1_dc_wdata_11),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_17_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_18_ (
	.q(ddr4_1_dc_wdata_478),
	.d(ddr4_1_dc_wdata_12),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_19_ (
	.q(ddr4_1_dc_wdata_479),
	.d(ddr4_1_dc_wdata_13),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_20_ (
	.q(ddr4_1_dc_wdata_481),
	.d(ddr4_1_dc_wdata_14),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_20_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_21_ (
	.q(ddr4_1_dc_wdata_482),
	.d(ddr4_1_dc_wdata_15),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_22_ (
	.q(ddr4_1_dc_wdata_483),
	.d(ddr4_1_dc_wdata_0),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_1_ (
	.q(dout_int_0_0_mod[1]),
	.d(ddr4_1_dc_wdata_1),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_0_ (
	.q(dout_int_0_0_mod[0]),
	.d(ddr4_1_dc_wdata_0),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_0_ (
	.q(ddr4_1_dc_wdata_0),
	.d(un219_next_dout_int[0]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_15_ (
	.q(dout_int_0_0_mod[15]),
	.d(ddr4_1_dc_wdata_15),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_14_ (
	.q(dout_int_0_0_mod[14]),
	.d(ddr4_1_dc_wdata_14),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_13_ (
	.q(dout_int_0_0_mod[13]),
	.d(ddr4_1_dc_wdata_13),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_12_ (
	.q(dout_int_0_0_mod[12]),
	.d(ddr4_1_dc_wdata_12),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_11_ (
	.q(dout_int_0_0_mod[11]),
	.d(ddr4_1_dc_wdata_11),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_10_ (
	.q(dout_int_0_0_mod[10]),
	.d(ddr4_1_dc_wdata_10),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_9_ (
	.q(dout_int_0_0_mod[9]),
	.d(ddr4_1_dc_wdata_9),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_8_ (
	.q(dout_int_0_0_mod[8]),
	.d(ddr4_1_dc_wdata_8),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_7_ (
	.q(dout_int_0_0_mod[7]),
	.d(ddr4_1_dc_wdata_7),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_6_ (
	.q(dout_int_0_0_mod[6]),
	.d(ddr4_1_dc_wdata_6),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_5_ (
	.q(dout_int_0_0_mod[5]),
	.d(ddr4_1_dc_wdata_5),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_4_ (
	.q(dout_int_0_0_mod[4]),
	.d(ddr4_1_dc_wdata_4),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_3_ (
	.q(dout_int_0_0_mod[3]),
	.d(ddr4_1_dc_wdata_3),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_2_ (
	.q(dout_int_0_0_mod[2]),
	.d(ddr4_1_dc_wdata_2),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_15_ (
	.q(ddr4_1_dc_wdata_15),
	.d(un219_next_dout_int[15]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_14_ (
	.q(ddr4_1_dc_wdata_14),
	.d(un219_next_dout_int[14]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_13_ (
	.q(ddr4_1_dc_wdata_13),
	.d(un219_next_dout_int[13]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_12_ (
	.q(ddr4_1_dc_wdata_12),
	.d(un219_next_dout_int[12]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_11_ (
	.q(ddr4_1_dc_wdata_11),
	.d(un219_next_dout_int[11]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_10_ (
	.q(ddr4_1_dc_wdata_10),
	.d(un219_next_dout_int[10]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_9_ (
	.q(ddr4_1_dc_wdata_9),
	.d(un219_next_dout_int[9]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_8_ (
	.q(ddr4_1_dc_wdata_8),
	.d(un219_next_dout_int[8]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_7_ (
	.q(ddr4_1_dc_wdata_7),
	.d(un219_next_dout_int[7]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_6_ (
	.q(ddr4_1_dc_wdata_6),
	.d(un219_next_dout_int[6]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_5_ (
	.q(ddr4_1_dc_wdata_5),
	.d(un219_next_dout_int[5]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_4_ (
	.q(ddr4_1_dc_wdata_4),
	.d(un219_next_dout_int[4]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_3_ (
	.q(ddr4_1_dc_wdata_3),
	.d(un219_next_dout_int[3]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_2_ (
	.q(ddr4_1_dc_wdata_2),
	.d(un219_next_dout_int[2]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_1_ (
	.q(ddr4_1_dc_wdata_1),
	.d(un219_next_dout_int[1]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(un1_new_data_val)
);
defparam dout_int_0_mod_1_.sr_assertion="clocked";
// @25:87
  ALU8 un219_next_dout_int_cry_8_0 (
	.load(GND),
	.cin(un219_next_dout_int_cry_7),
	.a({ddr4_1_dc_wdata_15, ddr4_1_dc_wdata_14, ddr4_1_dc_wdata_13, ddr4_1_dc_wdata_12, ddr4_1_dc_wdata_11, ddr4_1_dc_wdata_10, ddr4_1_dc_wdata_9, ddr4_1_dc_wdata_8}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un219_next_dout_int_cry_8_0_cout),
	.s(un219_next_dout_int[15:8])
);
// @25:87
  ALU8 un219_next_dout_int_cry_0_0 (
	.load(GND),
	.cin(VCC),
	.a({ddr4_1_dc_wdata_7, ddr4_1_dc_wdata_6, ddr4_1_dc_wdata_5, ddr4_1_dc_wdata_4, ddr4_1_dc_wdata_3, ddr4_1_dc_wdata_2, ddr4_1_dc_wdata_1, ddr4_1_dc_wdata_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un219_next_dout_int_cry_7),
	.s(un219_next_dout_int[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z2988290_0 */

module random_seq_gen_Z1559190_1 (
  gen_addr,
  ddr4_1_dc_awaddr,
  N_7487_0,
  pipe_rstn_0,
  addr_enable,
  ddr4_1_clk,
  start_dci
)
;
output [26:21] gen_addr ;
output [32:12] ddr4_1_dc_awaddr ;
output N_7487_0 ;
input pipe_rstn_0 ;
input addr_enable ;
input ddr4_1_clk ;
input start_dci ;
wire N_7487_0 ;
wire pipe_rstn_0 ;
wire addr_enable ;
wire ddr4_1_clk ;
wire start_dci ;
wire [26:0] dout_int_s;
wire [23:7] dout_int_cry;
wire start_d_Z ;
wire GND ;
wire VCC ;
wire N_9618 ;
wire N_9617 ;
wire N_9616 ;
wire N_9615 ;
wire N_9614 ;
wire N_9613 ;
wire N_9612 ;
wire N_9611 ;
wire N_9610 ;
wire N_9609 ;
wire N_9608 ;
wire N_9607 ;
wire N_9606 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
// @25:119
  LUT4 dout_int11 (
	.din0(start_d_Z),
	.din1(start_dci),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(N_7487_0)
);
defparam dout_int11.lut_function=16'hB0B0;
// @25:115
  DFFER dout_int_0_ (
	.q(ddr4_1_dc_awaddr[12]),
	.d(dout_int_s[0]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_1_ (
	.q(ddr4_1_dc_awaddr[13]),
	.d(dout_int_s[1]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_2_ (
	.q(ddr4_1_dc_awaddr[14]),
	.d(dout_int_s[2]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_3_ (
	.q(ddr4_1_dc_awaddr[15]),
	.d(dout_int_s[3]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_4_ (
	.q(ddr4_1_dc_awaddr[16]),
	.d(dout_int_s[4]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_5_ (
	.q(ddr4_1_dc_awaddr[17]),
	.d(dout_int_s[5]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_6_ (
	.q(ddr4_1_dc_awaddr[18]),
	.d(dout_int_s[6]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_7_ (
	.q(ddr4_1_dc_awaddr[19]),
	.d(dout_int_s[7]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_8_ (
	.q(ddr4_1_dc_awaddr[20]),
	.d(dout_int_s[8]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_9_ (
	.q(ddr4_1_dc_awaddr[21]),
	.d(dout_int_s[9]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_10_ (
	.q(ddr4_1_dc_awaddr[22]),
	.d(dout_int_s[10]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_11_ (
	.q(ddr4_1_dc_awaddr[23]),
	.d(dout_int_s[11]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_12_ (
	.q(ddr4_1_dc_awaddr[24]),
	.d(dout_int_s[12]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_13_ (
	.q(ddr4_1_dc_awaddr[25]),
	.d(dout_int_s[13]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_14_ (
	.q(ddr4_1_dc_awaddr[26]),
	.d(dout_int_s[14]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_15_ (
	.q(ddr4_1_dc_awaddr[27]),
	.d(dout_int_s[15]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(ddr4_1_dc_awaddr[28]),
	.d(dout_int_s[16]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_17_ (
	.q(ddr4_1_dc_awaddr[29]),
	.d(dout_int_s[17]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_17_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_18_ (
	.q(ddr4_1_dc_awaddr[30]),
	.d(dout_int_s[18]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_19_ (
	.q(ddr4_1_dc_awaddr[31]),
	.d(dout_int_s[19]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_20_ (
	.q(ddr4_1_dc_awaddr[32]),
	.d(dout_int_s[20]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_20_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_21_ (
	.q(gen_addr[21]),
	.d(dout_int_s[21]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_22_ (
	.q(gen_addr[22]),
	.d(dout_int_s[22]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_23_ (
	.q(gen_addr[23]),
	.d(dout_int_s[23]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_23_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_24_ (
	.q(gen_addr[24]),
	.d(dout_int_s[24]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_25_ (
	.q(gen_addr[25]),
	.d(dout_int_s[25]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_25_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_26_ (
	.q(gen_addr[26]),
	.d(dout_int_s[26]),
	.ck(ddr4_1_clk),
	.rn(N_7487_0),
	.ce(addr_enable)
);
defparam dout_int_26_.sr_assertion="clocked";
// @25:115
  DFF start_d (
	.q(start_d_Z),
	.d(start_dci),
	.ck(ddr4_1_clk)
);
// @25:115
  ALU8 dout_int_cry_0_24_ (
	.load(GND),
	.cin(dout_int_cry[23]),
	.a({GND, GND, GND, GND, GND, gen_addr[26:24]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC5, NC4, NC3, NC2, NC1, dout_int_s[26:24]})
);
// @25:115
  ALU8 dout_int_cry_0_16_ (
	.load(GND),
	.cin(dout_int_cry[15]),
	.a({gen_addr[23:21], ddr4_1_dc_awaddr[32:28]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[23]),
	.s(dout_int_s[23:16])
);
// @25:115
  ALU8 dout_int_cry_0_8_ (
	.load(GND),
	.cin(dout_int_cry[7]),
	.a(ddr4_1_dc_awaddr[27:20]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[15]),
	.s(dout_int_s[15:8])
);
// @25:115
  ALU8 dout_int_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(ddr4_1_dc_awaddr[19:12]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(dout_int_cry[7]),
	.s(dout_int_s[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z1559190_1 */

module axi_pkt_gen_Z3942370 (
  ddr4_1_dc_wdata_5,
  ddr4_1_dc_wdata_7,
  ddr4_1_dc_wdata_8,
  ddr4_1_dc_wdata_10,
  ddr4_1_dc_wdata_6,
  ddr4_1_dc_wdata_9,
  ddr4_1_dc_wdata_11,
  ddr4_1_dc_wdata_12,
  ddr4_1_dc_wdata_13,
  ddr4_1_dc_wdata_15,
  ddr4_1_dc_wdata_4,
  ddr4_1_dc_wdata_3,
  ddr4_1_dc_wdata_0,
  ddr4_1_dc_wdata_2,
  ddr4_1_dc_wdata_1,
  ddr4_1_dc_wdata_14,
  ddr4_1_dc_wdata_256,
  ddr4_1_dc_wdata_496,
  ddr4_1_dc_wdata_480,
  ddr4_1_dc_wdata_464,
  ddr4_1_dc_wdata_448,
  ddr4_1_dc_wdata_432,
  ddr4_1_dc_wdata_416,
  ddr4_1_dc_wdata_400,
  ddr4_1_dc_wdata_384,
  ddr4_1_dc_wdata_368,
  ddr4_1_dc_wdata_352,
  ddr4_1_dc_wdata_336,
  ddr4_1_dc_wdata_320,
  ddr4_1_dc_wdata_304,
  ddr4_1_dc_wdata_484,
  ddr4_1_dc_wdata_485,
  ddr4_1_dc_wdata_486,
  ddr4_1_dc_wdata_487,
  ddr4_1_dc_wdata_488,
  ddr4_1_dc_wdata_489,
  ddr4_1_dc_wdata_490,
  ddr4_1_dc_wdata_491,
  ddr4_1_dc_wdata_492,
  ddr4_1_dc_wdata_288,
  ddr4_1_dc_wdata_493,
  ddr4_1_dc_wdata_272,
  ddr4_1_dc_wdata_494,
  ddr4_1_dc_wdata_478,
  ddr4_1_dc_wdata_479,
  ddr4_1_dc_wdata_481,
  ddr4_1_dc_wdata_482,
  ddr4_1_dc_wdata_483,
  dout_int_0_0_mod,
  ddr4_1_dc_awaddr,
  wr_addr_dci,
  ddr4_1_dc_awburst_0,
  len_written_mod,
  ddr4_1_dc_awid,
  ddr4_1_dc_awlen,
  pipe_rstn_0,
  awsize46keep_0,
  start_dci,
  ddr4_1_dc_bready,
  ddr4_1_dc_awvalid,
  written_valid_1z,
  N_539_l,
  ddr4_1_dc_bvalid_i,
  ddr4_1_clk,
  ddr4_1_dc_awready,
  un4_axi_wr_enable_dci,
  fifo_full_dci,
  ddr4_1_dc_bvalid,
  ddr4_1_dc_wvalid,
  ddr4_1_dc_wready,
  ddr4_1_dc_wlast
)
;
output ddr4_1_dc_wdata_5 ;
output ddr4_1_dc_wdata_7 ;
output ddr4_1_dc_wdata_8 ;
output ddr4_1_dc_wdata_10 ;
output ddr4_1_dc_wdata_6 ;
output ddr4_1_dc_wdata_9 ;
output ddr4_1_dc_wdata_11 ;
output ddr4_1_dc_wdata_12 ;
output ddr4_1_dc_wdata_13 ;
output ddr4_1_dc_wdata_15 ;
output ddr4_1_dc_wdata_4 ;
output ddr4_1_dc_wdata_3 ;
output ddr4_1_dc_wdata_0 ;
output ddr4_1_dc_wdata_2 ;
output ddr4_1_dc_wdata_1 ;
output ddr4_1_dc_wdata_14 ;
output ddr4_1_dc_wdata_256 ;
output ddr4_1_dc_wdata_496 ;
output ddr4_1_dc_wdata_480 ;
output ddr4_1_dc_wdata_464 ;
output ddr4_1_dc_wdata_448 ;
output ddr4_1_dc_wdata_432 ;
output ddr4_1_dc_wdata_416 ;
output ddr4_1_dc_wdata_400 ;
output ddr4_1_dc_wdata_384 ;
output ddr4_1_dc_wdata_368 ;
output ddr4_1_dc_wdata_352 ;
output ddr4_1_dc_wdata_336 ;
output ddr4_1_dc_wdata_320 ;
output ddr4_1_dc_wdata_304 ;
output ddr4_1_dc_wdata_484 ;
output ddr4_1_dc_wdata_485 ;
output ddr4_1_dc_wdata_486 ;
output ddr4_1_dc_wdata_487 ;
output ddr4_1_dc_wdata_488 ;
output ddr4_1_dc_wdata_489 ;
output ddr4_1_dc_wdata_490 ;
output ddr4_1_dc_wdata_491 ;
output ddr4_1_dc_wdata_492 ;
output ddr4_1_dc_wdata_288 ;
output ddr4_1_dc_wdata_493 ;
output ddr4_1_dc_wdata_272 ;
output ddr4_1_dc_wdata_494 ;
output ddr4_1_dc_wdata_478 ;
output ddr4_1_dc_wdata_479 ;
output ddr4_1_dc_wdata_481 ;
output ddr4_1_dc_wdata_482 ;
output ddr4_1_dc_wdata_483 ;
output [15:0] dout_int_0_0_mod ;
output [32:12] ddr4_1_dc_awaddr ;
output [32:6] wr_addr_dci ;
output ddr4_1_dc_awburst_0 ;
output [5:0] len_written_mod ;
output [7:0] ddr4_1_dc_awid ;
output [5:0] ddr4_1_dc_awlen ;
input pipe_rstn_0 ;
output awsize46keep_0 ;
input start_dci ;
output ddr4_1_dc_bready ;
output ddr4_1_dc_awvalid ;
output written_valid_1z ;
input N_539_l ;
input ddr4_1_dc_bvalid_i ;
input ddr4_1_clk ;
input ddr4_1_dc_awready ;
input un4_axi_wr_enable_dci ;
input fifo_full_dci ;
input ddr4_1_dc_bvalid ;
output ddr4_1_dc_wvalid ;
input ddr4_1_dc_wready ;
output ddr4_1_dc_wlast ;
wire ddr4_1_dc_wdata_5 ;
wire ddr4_1_dc_wdata_7 ;
wire ddr4_1_dc_wdata_8 ;
wire ddr4_1_dc_wdata_10 ;
wire ddr4_1_dc_wdata_6 ;
wire ddr4_1_dc_wdata_9 ;
wire ddr4_1_dc_wdata_11 ;
wire ddr4_1_dc_wdata_12 ;
wire ddr4_1_dc_wdata_13 ;
wire ddr4_1_dc_wdata_15 ;
wire ddr4_1_dc_wdata_4 ;
wire ddr4_1_dc_wdata_3 ;
wire ddr4_1_dc_wdata_0 ;
wire ddr4_1_dc_wdata_2 ;
wire ddr4_1_dc_wdata_1 ;
wire ddr4_1_dc_wdata_14 ;
wire ddr4_1_dc_wdata_256 ;
wire ddr4_1_dc_wdata_496 ;
wire ddr4_1_dc_wdata_480 ;
wire ddr4_1_dc_wdata_464 ;
wire ddr4_1_dc_wdata_448 ;
wire ddr4_1_dc_wdata_432 ;
wire ddr4_1_dc_wdata_416 ;
wire ddr4_1_dc_wdata_400 ;
wire ddr4_1_dc_wdata_384 ;
wire ddr4_1_dc_wdata_368 ;
wire ddr4_1_dc_wdata_352 ;
wire ddr4_1_dc_wdata_336 ;
wire ddr4_1_dc_wdata_320 ;
wire ddr4_1_dc_wdata_304 ;
wire ddr4_1_dc_wdata_484 ;
wire ddr4_1_dc_wdata_485 ;
wire ddr4_1_dc_wdata_486 ;
wire ddr4_1_dc_wdata_487 ;
wire ddr4_1_dc_wdata_488 ;
wire ddr4_1_dc_wdata_489 ;
wire ddr4_1_dc_wdata_490 ;
wire ddr4_1_dc_wdata_491 ;
wire ddr4_1_dc_wdata_492 ;
wire ddr4_1_dc_wdata_288 ;
wire ddr4_1_dc_wdata_493 ;
wire ddr4_1_dc_wdata_272 ;
wire ddr4_1_dc_wdata_494 ;
wire ddr4_1_dc_wdata_478 ;
wire ddr4_1_dc_wdata_479 ;
wire ddr4_1_dc_wdata_481 ;
wire ddr4_1_dc_wdata_482 ;
wire ddr4_1_dc_wdata_483 ;
wire ddr4_1_dc_awburst_0 ;
wire pipe_rstn_0 ;
wire awsize46keep_0 ;
wire start_dci ;
wire ddr4_1_dc_bready ;
wire ddr4_1_dc_awvalid ;
wire written_valid_1z ;
wire N_539_l ;
wire ddr4_1_dc_bvalid_i ;
wire ddr4_1_clk ;
wire ddr4_1_dc_awready ;
wire un4_axi_wr_enable_dci ;
wire fifo_full_dci ;
wire ddr4_1_dc_bvalid ;
wire ddr4_1_dc_wvalid ;
wire ddr4_1_dc_wready ;
wire ddr4_1_dc_wlast ;
wire [7:5] awsize46;
wire [0:0] awsize46_mod_0;
wire [1:0] wr_state;
wire [5:0] burst_len_22_0;
wire [5:1] un3_next_burst_len;
wire [5:0] burst_counter;
wire [0:0] awsize46keep_reto;
wire [1:0] wr_state_reto;
wire [1:1] un1_i_reset_processor_reto;
wire [0:0] wr_state_0;
wire [0:0] burst_len_22_0_i_0;
wire [0:0] awsize46_mod_l;
wire [5:0] next_burst_len_mod;
wire [5:0] burst_lenikb;
wire [7:0] awid_s;
wire [5:0] burst_counter_lm;
wire [26:21] gen_addr;
wire [0:0] awid_cry_0_cout;
wire [0:0] N_7487;
wire N_177 ;
wire N_271 ;
wire GND ;
wire un1_i_reset_n_3_i_0 ;
wire N_7129_i_0 ;
wire awsize38_2_i_0_0_1_0_tz ;
wire awsize38_2_i_0_0_a2_0_1_0 ;
wire awsize38_2_i_0_0_1 ;
wire N_564 ;
wire N_30 ;
wire addr_enable_Z ;
wire un1_new_data_val_Z ;
wire N_9439_i ;
wire awsize15_0_0_0_0 ;
wire un1_burst_len_ac0_9_a0_2_Z ;
wire N_567_0 ;
wire N_539 ;
wire un1_wr_state68_1_0_0_1_a2_iso_Z ;
wire wr_state_ret_Z ;
wire wr_state_ret_1_Z ;
wire burst_countere ;
wire N_7210_i_0_0 ;
wire N_244_0 ;
wire N_716_0 ;
wire awsize46_0 ;
wire N_710_0 ;
wire N_15_i_0_0 ;
wire N_132_l ;
wire N_7210_i_0_Z ;
wire N_557 ;
wire addr_enable_0_sqmuxa_0_1031_a2_0_a2_0_a2_0_a2_0_a2_Z ;
wire N_7207_i_0 ;
wire N_564_0 ;
wire awsize40_1_0_0_1 ;
wire un1_wr_state68_1_0_0_1_Z ;
wire N_20 ;
wire N_564_i ;
wire wr_state_ret_i_Z ;
wire ddr4_1_dc_awready_i_Z ;
wire VCC ;
wire N_1 ;
wire N_6079 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
  LUT6 un1_i_reset_n_3_i (
	.din0(N_177),
	.din1(N_271),
	.din2(awsize46[6]),
	.din3(awsize46[7]),
	.din4(awsize46keep_0),
	.din5(GND),
	.dout(un1_i_reset_n_3_i_0)
);
defparam un1_i_reset_n_3_i.lut_function=64'h2233203022332030;
// @28:144
  LUT6 \un1_axi_if.awsize38_2_i_0_0_1  (
	.din0(N_7129_i_0),
	.din1(N_177),
	.din2(awsize38_2_i_0_0_1_0_tz),
	.din3(awsize38_2_i_0_0_a2_0_1_0),
	.din4(awsize46[5]),
	.din5(awsize46_mod_0[0]),
	.dout(awsize38_2_i_0_0_1)
);
defparam \un1_axi_if.awsize38_2_i_0_0_1 .lut_function=64'h7700770077007750;
  LUT6 N_30_m_1_iv_0_0 (
	.din0(N_564),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_30)
);
defparam N_30_m_1_iv_0_0.lut_function=64'h3FE233223FE23322;
// @28:101
  LUT4 un1_new_data_val (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(addr_enable_Z),
	.dout(un1_new_data_val_Z)
);
defparam un1_new_data_val.lut_function=16'hFF40;
// @28:139
  LUT6 un3_next_burst_len_axbxc5 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[1]),
	.din2(burst_len_22_0[2]),
	.din3(burst_len_22_0[3]),
	.din4(burst_len_22_0[4]),
	.din5(burst_len_22_0[5]),
	.dout(un3_next_burst_len[5])
);
defparam un3_next_burst_len_axbxc5.lut_function=64'h7FFFFFFF80000000;
// @28:149
  LUT6 \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0  (
	.din0(N_7129_i_0),
	.din1(ddr4_1_dc_bvalid),
	.din2(ddr4_1_dc_wlast),
	.din3(ddr4_1_dc_wready),
	.din4(ddr4_1_dc_wvalid),
	.din5(awsize46_mod_0[0]),
	.dout(N_564)
);
defparam \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0 .lut_function=64'hCCCCCCCC80000000;
// @28:283
  LUT4 \write_axi_data_3_capp.axi_if.wvalid_0_sqmuxa_i_0_o2_0  (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(GND),
	.dout(N_177)
);
defparam \write_axi_data_3_capp.axi_if.wvalid_0_sqmuxa_i_0_o2_0 .lut_function=16'h7F7F;
  LUT4 \axi_if.awlen_1_1300  (
	.din0(awsize46keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(N_9439_i)
);
defparam \axi_if.awlen_1_1300 .lut_function=16'hDDDD;
  LUT6 un3_next_burst_len_axbxc4 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[1]),
	.din2(burst_len_22_0[2]),
	.din3(burst_len_22_0[3]),
	.din4(burst_len_22_0[4]),
	.din5(GND),
	.dout(un3_next_burst_len[4])
);
defparam un3_next_burst_len_axbxc4.lut_function=64'h7FFF80007FFF8000;
// @28:144
  LUT4 \un1_axi_if.awsize15_0_0_0_0  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(awsize15_0_0_0_0)
);
defparam \un1_axi_if.awsize15_0_0_0_0 .lut_function=16'h20AA;
// @28:139
  LUT4 un3_next_burst_len_axbxc3 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[1]),
	.din2(burst_len_22_0[2]),
	.din3(burst_len_22_0[3]),
	.dout(un3_next_burst_len[3])
);
defparam un3_next_burst_len_axbxc3.lut_function=16'h7F80;
// @28:209
  LUT6 \axi_if.wlast  (
	.din0(burst_counter[0]),
	.din1(burst_counter[1]),
	.din2(burst_counter[2]),
	.din3(burst_counter[3]),
	.din4(burst_counter[4]),
	.din5(burst_counter[5]),
	.dout(ddr4_1_dc_wlast)
);
defparam \axi_if.wlast .lut_function=64'h0000000000000001;
// @28:144
  LUT6 \un1_axi_if.awsize38_2_i_0_0_a2_0_1_0  (
	.din0(ddr4_1_dc_bvalid),
	.din1(awsize46[5]),
	.din2(awsize46keep_0),
	.din3(wr_state[0]),
	.din4(wr_state[1]),
	.din5(pipe_rstn_0),
	.dout(awsize38_2_i_0_0_a2_0_1_0)
);
defparam \un1_axi_if.awsize38_2_i_0_0_a2_0_1_0 .lut_function=64'h2000000000000000;
// @28:139
  LUT4 un3_next_burst_len_axbxc2 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[1]),
	.din2(burst_len_22_0[2]),
	.din3(GND),
	.dout(un3_next_burst_len[2])
);
defparam un3_next_burst_len_axbxc2.lut_function=16'h7878;
// @28:144
  LUT4 \un1_axi_if.awsize38_2_i_0_0_1_0_tz  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(awsize38_2_i_0_0_1_0_tz)
);
defparam \un1_axi_if.awsize38_2_i_0_0_1_0_tz .lut_function=16'hD5FF;
// @28:144
  LUT4 un1_i_reset_n_3_0_0_1_a2 (
	.din0(awsize46[6]),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(N_271)
);
defparam un1_i_reset_n_3_0_0_1_a2.lut_function=16'h4500;
// @28:185
  LUT4 un1_burst_len_ac0_9_a0_2 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[3]),
	.din2(burst_len_22_0[4]),
	.din3(GND),
	.dout(un1_burst_len_ac0_9_a0_2_Z)
);
defparam un1_burst_len_ac0_9_a0_2.lut_function=16'h8080;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1_o2  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(GND),
	.din3(GND),
	.dout(N_7129_i_0)
);
defparam \un1_axi_if.awsize40_1_0_0_1_o2 .lut_function=16'hEEEE;
  LUT4 burst_counterlde_0_0_0_0_a2 (
	.din0(wr_state[0]),
	.din1(wr_state[1]),
	.din2(GND),
	.din3(GND),
	.dout(N_567_0)
);
defparam burst_counterlde_0_0_0_0_a2.lut_function=16'h2222;
// @28:144
  LUT4 un1_wr_state68_1_0_0_1_a2 (
	.din0(awsize46keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(N_539)
);
defparam un1_wr_state68_1_0_0_1_a2.lut_function=16'h2222;
// @28:139
  LUT4 un3_next_burst_len_axbxc1 (
	.din0(burst_len_22_0[0]),
	.din1(burst_len_22_0[1]),
	.din2(GND),
	.din3(GND),
	.dout(un3_next_burst_len[1])
);
defparam un3_next_burst_len_axbxc1.lut_function=16'h6666;
// @28:144
  LUT4 un1_wr_state68_1_0_0_1_a2_iso (
	.din0(awsize46keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(un1_wr_state68_1_0_0_1_a2_iso_Z)
);
defparam un1_wr_state68_1_0_0_1_a2_iso.lut_function=16'hDDDD;
// @28:144
  LUT6 N_29_m_1_iv_0_0 (
	.din0(wr_state_ret_Z),
	.din1(wr_state_ret_1_Z),
	.din2(awsize46keep_reto[0]),
	.din3(wr_state_reto[0]),
	.din4(wr_state_reto[1]),
	.din5(un1_i_reset_processor_reto[1]),
	.dout(wr_state[0])
);
defparam N_29_m_1_iv_0_0.lut_function=64'hAFEEAFAEAFAEAFAE;
  LUT4 burst_counterlde_0_0_0_0 (
	.din0(ddr4_1_dc_wvalid),
	.din1(ddr4_1_dc_wready),
	.din2(wr_state[1]),
	.din3(wr_state[0]),
	.dout(burst_countere)
);
defparam burst_counterlde_0_0_0_0.lut_function=16'h8F88;
  LUT4 N_7210_i_0 (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(GND),
	.dout(N_7210_i_0_0)
);
defparam N_7210_i_0.lut_function=16'h7F7F;
  LUT6 N_29_m_1_iv_0_a2_5_0 (
	.din0(fifo_full_dci),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(un4_axi_wr_enable_dci),
	.din5(GND),
	.dout(N_244_0)
);
defparam N_29_m_1_iv_0_a2_5_0.lut_function=64'h0000000400000004;
  LUT6 \write_axi_data_3.axi_if.awsize43_0_a2_0_a2_0_a2_0_a2_0  (
	.din0(awsize46[5]),
	.din1(awsize46keep_0),
	.din2(wr_state[0]),
	.din3(wr_state[1]),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_716_0)
);
defparam \write_axi_data_3.axi_if.awsize43_0_a2_0_a2_0_a2_0_a2_0 .lut_function=64'hAEAAAAAAAEAAAAAA;
  LUT6 N_29_m_1_iv_0_1 (
	.din0(awsize46keep_reto[0]),
	.din1(wr_state_ret_1_Z),
	.din2(wr_state_reto[0]),
	.din3(wr_state_reto[1]),
	.din4(un1_i_reset_processor_reto[1]),
	.din5(GND),
	.dout(wr_state_0[0])
);
defparam N_29_m_1_iv_0_1.lut_function=64'h5C5454545C545454;
  LUT4 \axi_if.awsize46_0_0_0_1  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(awsize46_0)
);
defparam \axi_if.awsize46_0_0_0_1 .lut_function=16'h8A8A;
  LUT4 \write_axi_data_3_capl.axi_if.awsize42_0_a2_0_a2_0_a2_0_a2_0  (
	.din0(awsize46[5]),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(pipe_rstn_0),
	.dout(N_710_0)
);
defparam \write_axi_data_3_capl.axi_if.awsize42_0_a2_0_a2_0_a2_0_a2_0 .lut_function=16'hBAAA;
  LUT4 N_15_i_0 (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(awsize46_mod_0[0]),
	.dout(N_15_i_0_0)
);
defparam N_15_i_0.lut_function=16'hFF80;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1_o2_i  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(GND),
	.din3(GND),
	.dout(N_132_l)
);
defparam \un1_axi_if.awsize40_1_0_0_1_o2_i .lut_function=16'hEEEE;
// @28:138
  LUT4 burst_len_22_0_i_0_ (
	.din0(burst_len_22_0[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(burst_len_22_0_i_0[0])
);
defparam burst_len_22_0_i_0_.lut_function=16'h5555;
// @28:144
  LUT4 N_7210_i (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(GND),
	.dout(N_7210_i_0_Z)
);
defparam N_7210_i.lut_function=16'h7F7F;
// @28:223
  LUT4 \write_axi_data_3.un1_i_reset_n_0_a2_0_a2_0_a2_0_a2  (
	.din0(awsize46keep_0),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(GND),
	.dout(N_557)
);
defparam \write_axi_data_3.un1_i_reset_n_0_a2_0_a2_0_a2_0_a2 .lut_function=16'h2020;
  LUT4 un1_axi_if_awsize46_mod_l_0_ (
	.din0(awsize46_mod_0[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(awsize46_mod_l[0])
);
defparam un1_axi_if_awsize46_mod_l_0_.lut_function=16'h5555;
// @28:144
  LUT4 addr_enable_0_sqmuxa_0_1031_a2_0_a2_0_a2_0_a2_0_a2 (
	.din0(fifo_full_dci),
	.din1(wr_state[0]),
	.din2(wr_state[1]),
	.din3(un4_axi_wr_enable_dci),
	.dout(addr_enable_0_sqmuxa_0_1031_a2_0_a2_0_a2_0_a2_0_a2_Z)
);
defparam addr_enable_0_sqmuxa_0_1031_a2_0_a2_0_a2_0_a2_0_a2.lut_function=16'h0001;
  LUT6 burst_len_22_0_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[0]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[0])
);
defparam burst_len_22_0_.lut_function=64'h7F00FF007F00FF00;
  LUT6 burst_len_22_1_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[1]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[1])
);
defparam burst_len_22_1_.lut_function=64'h7F00FF007F00FF00;
  LUT6 burst_len_22_2_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[2]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[2])
);
defparam burst_len_22_2_.lut_function=64'h7F00FF007F00FF00;
  LUT6 burst_len_22_3_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[3]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[3])
);
defparam burst_len_22_3_.lut_function=64'h7F00FF007F00FF00;
  LUT6 burst_len_22_4_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[4]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[4])
);
defparam burst_len_22_4_.lut_function=64'h7F00FF007F00FF00;
  LUT6 burst_len_22_5_ (
	.din0(burst_len_22_0[1]),
	.din1(burst_len_22_0[2]),
	.din2(burst_len_22_0[5]),
	.din3(next_burst_len_mod[5]),
	.din4(un1_burst_len_ac0_9_a0_2_Z),
	.din5(GND),
	.dout(burst_lenikb[5])
);
defparam burst_len_22_5_.lut_function=64'h7F00FF007F00FF00;
  LUT6 N_7207_i (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(awsize46[6]),
	.din4(awsize46[7]),
	.din5(GND),
	.dout(N_7207_i_0)
);
defparam N_7207_i.lut_function=64'h8080800080808000;
  LUT6 \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0_0  (
	.din0(ddr4_1_dc_wlast),
	.din1(ddr4_1_dc_wready),
	.din2(ddr4_1_dc_wvalid),
	.din3(awsize46[6]),
	.din4(awsize46[7]),
	.din5(awsize46_mod_0[0]),
	.dout(N_564_0)
);
defparam \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0_0 .lut_function=64'hFFFFFFFF80808000;
// @28:144
  LUT4 \un1_axi_if.awsize40_1_0_0_1  (
	.din0(awsize46[6]),
	.din1(awsize46[7]),
	.din2(awsize46keep_0),
	.din3(pipe_rstn_0),
	.dout(awsize40_1_0_0_1)
);
defparam \un1_axi_if.awsize40_1_0_0_1 .lut_function=16'hEEFE;
// @28:144
  LUT6 un1_wr_state68_1_0_0_1 (
	.din0(N_177),
	.din1(N_539),
	.din2(ddr4_1_dc_bvalid),
	.din3(awsize46[6]),
	.din4(awsize46[7]),
	.din5(awsize46_mod_0[0]),
	.dout(un1_wr_state68_1_0_0_1_Z)
);
defparam un1_wr_state68_1_0_0_1.lut_function=64'hFDFDFDFCDDDDDDCC;
// @28:144
  LUT6 \un1_axi_if.awsize38_i_0_0_0_0  (
	.din0(N_177),
	.din1(ddr4_1_dc_bvalid),
	.din2(awsize46[5]),
	.din3(awsize46[6]),
	.din4(awsize46[7]),
	.din5(awsize46_mod_0[0]),
	.dout(N_20)
);
defparam \un1_axi_if.awsize38_i_0_0_0_0 .lut_function=64'h0404040C0404040F;
// @28:149
  LUT6 \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0_i  (
	.din0(N_7129_i_0),
	.din1(ddr4_1_dc_bvalid),
	.din2(ddr4_1_dc_wlast),
	.din3(ddr4_1_dc_wready),
	.din4(ddr4_1_dc_wvalid),
	.din5(awsize46_mod_0[0]),
	.dout(N_564_i)
);
defparam \write_axi_data_3_capl.axi_if.awsize45_i_0_0_a2_d_0_i .lut_function=64'h333333337FFFFFFF;
// @28:144
  LUT4 wr_state_ret_i (
	.din0(wr_state_ret_Z),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(wr_state_ret_i_Z)
);
defparam wr_state_ret_i.lut_function=16'h5555;
// @28:144
  LUT4 ddr4_1_dc_awready_i (
	.din0(ddr4_1_dc_awready),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(ddr4_1_dc_awready_i_Z)
);
defparam ddr4_1_dc_awready_i.lut_function=16'h5555;
// @28:144
  DFFER axi_if_awlen_1_0_ (
	.q(ddr4_1_dc_awlen[0]),
	.d(burst_len_22_0[0]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_0_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awlen_1_1_ (
	.q(ddr4_1_dc_awlen[1]),
	.d(burst_len_22_0[1]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_1_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awlen_1_2_ (
	.q(ddr4_1_dc_awlen[2]),
	.d(burst_len_22_0[2]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_2_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awlen_1_3_ (
	.q(ddr4_1_dc_awlen[3]),
	.d(burst_len_22_0[3]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_3_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awlen_1_4_ (
	.q(ddr4_1_dc_awlen[4]),
	.d(burst_len_22_0[4]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_4_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awlen_1_5_ (
	.q(ddr4_1_dc_awlen[5]),
	.d(burst_len_22_0[5]),
	.ck(ddr4_1_clk),
	.rn(N_9439_i),
	.ce(awsize15_0_0_0_0)
);
defparam axi_if_awlen_1_5_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_0_ (
	.q(ddr4_1_dc_awid[0]),
	.d(awid_s[0]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_0_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_1_ (
	.q(ddr4_1_dc_awid[1]),
	.d(awid_s[1]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_1_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_2_ (
	.q(ddr4_1_dc_awid[2]),
	.d(awid_s[2]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_2_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_3_ (
	.q(ddr4_1_dc_awid[3]),
	.d(awid_s[3]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_3_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_4_ (
	.q(ddr4_1_dc_awid[4]),
	.d(awid_s[4]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_4_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_5_ (
	.q(ddr4_1_dc_awid[5]),
	.d(awid_s[5]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_5_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_6_ (
	.q(ddr4_1_dc_awid[6]),
	.d(awid_s[6]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_6_.sr_assertion="clocked";
// @28:144
  DFFER axi_if_awid_7_ (
	.q(ddr4_1_dc_awid[7]),
	.d(awid_s[7]),
	.ck(ddr4_1_clk),
	.rn(un1_wr_state68_1_0_0_1_a2_iso_Z),
	.ce(N_564)
);
defparam axi_if_awid_7_.sr_assertion="clocked";
// @28:144
  DFF wr_state_ret_5 (
	.q(un1_i_reset_processor_reto[1]),
	.d(pipe_rstn_0),
	.ck(ddr4_1_clk)
);
// @28:144
  DFF wr_state_ret_4 (
	.q(wr_state_reto[1]),
	.d(wr_state[1]),
	.ck(ddr4_1_clk)
);
// @28:144
  DFF wr_state_ret_2 (
	.q(awsize46keep_reto[0]),
	.d(awsize46keep_0),
	.ck(ddr4_1_clk)
);
// @28:196
  DFFE burst_counter_5_ (
	.q(burst_counter[5]),
	.d(burst_counter_lm[5]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:196
  DFFE burst_counter_4_ (
	.q(burst_counter[4]),
	.d(burst_counter_lm[4]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:196
  DFFE burst_counter_3_ (
	.q(burst_counter[3]),
	.d(burst_counter_lm[3]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:196
  DFFE burst_counter_2_ (
	.q(burst_counter[2]),
	.d(burst_counter_lm[2]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:196
  DFFE burst_counter_1_ (
	.q(burst_counter[1]),
	.d(burst_counter_lm[1]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:196
  DFFE burst_counter_0_ (
	.q(burst_counter[0]),
	.d(burst_counter_lm[0]),
	.ck(ddr4_1_clk),
	.ce(burst_countere)
);
// @28:138
  DFF next_burst_len_mod_4_ (
	.q(next_burst_len_mod[4]),
	.d(un3_next_burst_len[4]),
	.ck(ddr4_1_clk)
);
// @28:138
  DFF next_burst_len_mod_3_ (
	.q(next_burst_len_mod[3]),
	.d(un3_next_burst_len[3]),
	.ck(ddr4_1_clk)
);
// @28:138
  DFF next_burst_len_mod_2_ (
	.q(next_burst_len_mod[2]),
	.d(un3_next_burst_len[2]),
	.ck(ddr4_1_clk)
);
// @28:138
  DFF next_burst_len_mod_1_ (
	.q(next_burst_len_mod[1]),
	.d(un3_next_burst_len[1]),
	.ck(ddr4_1_clk)
);
// @28:138
  DFF next_burst_len_mod_0_ (
	.q(next_burst_len_mod[0]),
	.d(burst_len_22_0_i_0[0]),
	.ck(ddr4_1_clk)
);
// @28:138
  DFF next_burst_len_mod_5_ (
	.q(next_burst_len_mod[5]),
	.d(un3_next_burst_len[5]),
	.ck(ddr4_1_clk)
);
// @28:144
  DFFE len_written_mod_2_ (
	.q(len_written_mod[2]),
	.d(burst_len_22_0[2]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE len_written_mod_1_ (
	.q(len_written_mod[1]),
	.d(burst_len_22_0[1]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE len_written_mod_0_ (
	.q(len_written_mod[0]),
	.d(burst_len_22_0[0]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE len_written_mod_5_ (
	.q(len_written_mod[5]),
	.d(burst_len_22_0[5]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE len_written_mod_4_ (
	.q(len_written_mod[4]),
	.d(burst_len_22_0[4]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE len_written_mod_3_ (
	.q(len_written_mod[3]),
	.d(burst_len_22_0[3]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFF wr_state_1_ (
	.q(wr_state[1]),
	.d(N_30),
	.ck(ddr4_1_clk)
);
// @28:144
  DFFE axi_if_awsize_1_1_ (
	.q(ddr4_1_dc_awburst_0),
	.d(pipe_rstn_0),
	.ck(ddr4_1_clk),
	.ce(awsize15_0_0_0_0)
);
// @28:144
  DFFE addr_written_10_ (
	.q(wr_addr_dci[10]),
	.d(ddr4_1_dc_awaddr[16]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_9_ (
	.q(wr_addr_dci[9]),
	.d(ddr4_1_dc_awaddr[15]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_8_ (
	.q(wr_addr_dci[8]),
	.d(ddr4_1_dc_awaddr[14]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_7_ (
	.q(wr_addr_dci[7]),
	.d(ddr4_1_dc_awaddr[13]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_6_ (
	.q(wr_addr_dci[6]),
	.d(ddr4_1_dc_awaddr[12]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_25_ (
	.q(wr_addr_dci[25]),
	.d(ddr4_1_dc_awaddr[31]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_24_ (
	.q(wr_addr_dci[24]),
	.d(ddr4_1_dc_awaddr[30]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_23_ (
	.q(wr_addr_dci[23]),
	.d(ddr4_1_dc_awaddr[29]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_22_ (
	.q(wr_addr_dci[22]),
	.d(ddr4_1_dc_awaddr[28]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_21_ (
	.q(wr_addr_dci[21]),
	.d(ddr4_1_dc_awaddr[27]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_20_ (
	.q(wr_addr_dci[20]),
	.d(ddr4_1_dc_awaddr[26]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_19_ (
	.q(wr_addr_dci[19]),
	.d(ddr4_1_dc_awaddr[25]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_18_ (
	.q(wr_addr_dci[18]),
	.d(ddr4_1_dc_awaddr[24]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_17_ (
	.q(wr_addr_dci[17]),
	.d(ddr4_1_dc_awaddr[23]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_16_ (
	.q(wr_addr_dci[16]),
	.d(ddr4_1_dc_awaddr[22]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_15_ (
	.q(wr_addr_dci[15]),
	.d(ddr4_1_dc_awaddr[21]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_14_ (
	.q(wr_addr_dci[14]),
	.d(ddr4_1_dc_awaddr[20]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_13_ (
	.q(wr_addr_dci[13]),
	.d(ddr4_1_dc_awaddr[19]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_12_ (
	.q(wr_addr_dci[12]),
	.d(ddr4_1_dc_awaddr[18]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_11_ (
	.q(wr_addr_dci[11]),
	.d(ddr4_1_dc_awaddr[17]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_32_ (
	.q(wr_addr_dci[32]),
	.d(gen_addr[26]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_31_ (
	.q(wr_addr_dci[31]),
	.d(gen_addr[25]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_30_ (
	.q(wr_addr_dci[30]),
	.d(gen_addr[24]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_29_ (
	.q(wr_addr_dci[29]),
	.d(gen_addr[23]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_28_ (
	.q(wr_addr_dci[28]),
	.d(gen_addr[22]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_27_ (
	.q(wr_addr_dci[27]),
	.d(gen_addr[21]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFE addr_written_26_ (
	.q(wr_addr_dci[26]),
	.d(ddr4_1_dc_awaddr[32]),
	.ck(ddr4_1_clk),
	.ce(N_564)
);
// @28:144
  DFFC un1_axi_if_awsize46_7_ (
	.q(awsize46[7]),
	.d(N_7210_i_0_0),
	.ck(ddr4_1_clk),
	.cn(N_132_l)
);
// @28:144
  DFFC wr_state_ret (
	.q(wr_state_ret_Z),
	.d(N_244_0),
	.ck(ddr4_1_clk),
	.cn(pipe_rstn_0)
);
// @28:144
  DFFC wr_state_ret_1 (
	.q(wr_state_ret_1_Z),
	.d(N_564_0),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_bvalid)
);
// @28:144
  DFFC un1_axi_if_awsize46_6_ (
	.q(awsize46[6]),
	.d(N_716_0),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_awready)
);
// @28:144
  DFFP wr_state_ret_3 (
	.q(wr_state_reto[0]),
	.d(wr_state_0[0]),
	.ck(ddr4_1_clk),
	.pn(wr_state_ret_i_Z)
);
// @28:144
  DFFER un1_axi_if_awsize46_mod_0_ (
	.q(awsize46_mod_0[0]),
	.d(N_15_i_0_0),
	.ck(ddr4_1_clk),
	.rn(ddr4_1_dc_bvalid_i),
	.ce(N_7129_i_0)
);
defparam un1_axi_if_awsize46_mod_0_.sr_assertion="clocked";
// @28:144
  DFFER un1_axi_if_awsize46_5_ (
	.q(awsize46[5]),
	.d(N_710_0),
	.ck(ddr4_1_clk),
	.rn(ddr4_1_dc_awready_i_Z),
	.ce(awsize46keep_0)
);
defparam un1_axi_if_awsize46_5_.sr_assertion="clocked";
// @28:144
  DFFES un1_axi_if_awsize46_0_ (
	.q(awsize46keep_0),
	.d(awsize46_0),
	.ck(ddr4_1_clk),
	.sn(N_564_i),
	.ce(wr_state[1])
);
defparam un1_axi_if_awsize46_0_.sr_assertion="clocked";
// @28:144
  DFFEC burst_len_2_5_ (
	.q(burst_len_22_0[5]),
	.d(burst_lenikb[5]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC burst_len_2_4_ (
	.q(burst_len_22_0[4]),
	.d(burst_lenikb[4]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC burst_len_2_3_ (
	.q(burst_len_22_0[3]),
	.d(burst_lenikb[3]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC burst_len_2_2_ (
	.q(burst_len_22_0[2]),
	.d(burst_lenikb[2]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC burst_len_0_mod_1_ (
	.q(burst_len_22_0[1]),
	.d(burst_lenikb[1]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC burst_len_0_mod_0_ (
	.q(burst_len_22_0[0]),
	.d(burst_lenikb[0]),
	.ck(ddr4_1_clk),
	.cn(N_539_l),
	.ce(awsize38_2_i_0_0_1)
);
// @28:144
  DFFEC addr_enable (
	.q(addr_enable_Z),
	.d(addr_enable_0_sqmuxa_0_1031_a2_0_a2_0_a2_0_a2_0_a2_Z),
	.ck(ddr4_1_clk),
	.cn(pipe_rstn_0),
	.ce(awsize46keep_0)
);
// @28:144
  DFFEP written_valid (
	.q(written_valid_1z),
	.d(N_7129_i_0),
	.ck(ddr4_1_clk),
	.pn(awsize46_mod_l[0]),
	.ce(N_20)
);
// @28:144
  DFFEC \axi_if.awvalid  (
	.q(ddr4_1_dc_awvalid),
	.d(N_557),
	.ck(ddr4_1_clk),
	.cn(pipe_rstn_0),
	.ce(un1_i_reset_n_3_i_0)
);
// @28:144
  DFFEC \axi_if.bready  (
	.q(ddr4_1_dc_bready),
	.d(N_7207_i_0),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_bvalid_i),
	.ce(un1_wr_state68_1_0_0_1_Z)
);
// @28:144
  DFFEC \axi_if.wvalid  (
	.q(ddr4_1_dc_wvalid),
	.d(N_7210_i_0_Z),
	.ck(ddr4_1_clk),
	.cn(N_7129_i_0),
	.ce(awsize40_1_0_0_1)
);
// @28:144
  ALU8 axi_if_awid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(ddr4_1_dc_awid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(awid_cry_0_cout[0]),
	.s(awid_s[7:0])
);
// @28:196
  ALU8 burst_counter_cry_0_0_ (
	.load(N_567_0),
	.cin(GND),
	.a({GND, GND, burst_counter[5:0]}),
	.b({GND, GND, VCC, VCC, VCC, VCC, VCC, VCC}),
	.d({GND, GND, burst_len_22_0[5:0]}),
	.cout(NC0),
	.s({NC2, NC1, burst_counter_lm[5:0]})
);
// @28:96
  random_seq_gen_Z2988290_0 i_data_gen (
	.dout_int_0_0_mod(dout_int_0_0_mod[15:0]),
	.ddr4_1_dc_wdata_5(ddr4_1_dc_wdata_5),
	.ddr4_1_dc_wdata_7(ddr4_1_dc_wdata_7),
	.ddr4_1_dc_wdata_8(ddr4_1_dc_wdata_8),
	.ddr4_1_dc_wdata_10(ddr4_1_dc_wdata_10),
	.ddr4_1_dc_wdata_6(ddr4_1_dc_wdata_6),
	.ddr4_1_dc_wdata_9(ddr4_1_dc_wdata_9),
	.ddr4_1_dc_wdata_11(ddr4_1_dc_wdata_11),
	.ddr4_1_dc_wdata_12(ddr4_1_dc_wdata_12),
	.ddr4_1_dc_wdata_13(ddr4_1_dc_wdata_13),
	.ddr4_1_dc_wdata_15(ddr4_1_dc_wdata_15),
	.ddr4_1_dc_wdata_4(ddr4_1_dc_wdata_4),
	.ddr4_1_dc_wdata_3(ddr4_1_dc_wdata_3),
	.ddr4_1_dc_wdata_0(ddr4_1_dc_wdata_0),
	.ddr4_1_dc_wdata_2(ddr4_1_dc_wdata_2),
	.ddr4_1_dc_wdata_1(ddr4_1_dc_wdata_1),
	.ddr4_1_dc_wdata_14(ddr4_1_dc_wdata_14),
	.ddr4_1_dc_wdata_256(ddr4_1_dc_wdata_256),
	.ddr4_1_dc_wdata_496(ddr4_1_dc_wdata_496),
	.ddr4_1_dc_wdata_480(ddr4_1_dc_wdata_480),
	.ddr4_1_dc_wdata_464(ddr4_1_dc_wdata_464),
	.ddr4_1_dc_wdata_448(ddr4_1_dc_wdata_448),
	.ddr4_1_dc_wdata_432(ddr4_1_dc_wdata_432),
	.ddr4_1_dc_wdata_416(ddr4_1_dc_wdata_416),
	.ddr4_1_dc_wdata_400(ddr4_1_dc_wdata_400),
	.ddr4_1_dc_wdata_384(ddr4_1_dc_wdata_384),
	.ddr4_1_dc_wdata_368(ddr4_1_dc_wdata_368),
	.ddr4_1_dc_wdata_352(ddr4_1_dc_wdata_352),
	.ddr4_1_dc_wdata_336(ddr4_1_dc_wdata_336),
	.ddr4_1_dc_wdata_320(ddr4_1_dc_wdata_320),
	.ddr4_1_dc_wdata_304(ddr4_1_dc_wdata_304),
	.ddr4_1_dc_wdata_484(ddr4_1_dc_wdata_484),
	.ddr4_1_dc_wdata_485(ddr4_1_dc_wdata_485),
	.ddr4_1_dc_wdata_486(ddr4_1_dc_wdata_486),
	.ddr4_1_dc_wdata_487(ddr4_1_dc_wdata_487),
	.ddr4_1_dc_wdata_488(ddr4_1_dc_wdata_488),
	.ddr4_1_dc_wdata_489(ddr4_1_dc_wdata_489),
	.ddr4_1_dc_wdata_490(ddr4_1_dc_wdata_490),
	.ddr4_1_dc_wdata_491(ddr4_1_dc_wdata_491),
	.ddr4_1_dc_wdata_492(ddr4_1_dc_wdata_492),
	.ddr4_1_dc_wdata_288(ddr4_1_dc_wdata_288),
	.ddr4_1_dc_wdata_493(ddr4_1_dc_wdata_493),
	.ddr4_1_dc_wdata_272(ddr4_1_dc_wdata_272),
	.ddr4_1_dc_wdata_494(ddr4_1_dc_wdata_494),
	.ddr4_1_dc_wdata_478(ddr4_1_dc_wdata_478),
	.ddr4_1_dc_wdata_479(ddr4_1_dc_wdata_479),
	.ddr4_1_dc_wdata_481(ddr4_1_dc_wdata_481),
	.ddr4_1_dc_wdata_482(ddr4_1_dc_wdata_482),
	.ddr4_1_dc_wdata_483(ddr4_1_dc_wdata_483),
	.N_7487_0(N_7487[0]),
	.un1_new_data_val(un1_new_data_val_Z),
	.ddr4_1_clk(ddr4_1_clk)
);
// @28:116
  random_seq_gen_Z1559190_1 i_addr_gen (
	.gen_addr(gen_addr[26:21]),
	.ddr4_1_dc_awaddr(ddr4_1_dc_awaddr[32:12]),
	.N_7487_0(N_7487[0]),
	.pipe_rstn_0(pipe_rstn_0),
	.addr_enable(addr_enable_Z),
	.ddr4_1_clk(ddr4_1_clk),
	.start_dci(start_dci)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* axi_pkt_gen_Z3942370 */

module random_seq_gen_Z2988290_1 (
  dout_int_0_0_mod_0,
  exp_axi_data_240,
  exp_axi_data_224,
  exp_axi_data_208,
  exp_axi_data_192,
  exp_axi_data_176,
  exp_axi_data_160,
  exp_axi_data_144,
  exp_axi_data_112,
  exp_axi_data_96,
  exp_axi_data_80,
  exp_axi_data_64,
  exp_axi_data_48,
  exp_axi_data_32,
  exp_axi_data_4,
  exp_axi_data_5,
  exp_axi_data_6,
  exp_axi_data_7,
  exp_axi_data_8,
  exp_axi_data_9,
  exp_axi_data_10,
  exp_axi_data_11,
  exp_axi_data_12,
  exp_axi_data_13,
  exp_axi_data_14,
  exp_axi_data_15,
  exp_axi_data_16,
  exp_axi_data_17,
  exp_axi_data_0,
  exp_axi_data_1,
  exp_axi_data_2,
  exp_axi_data_3,
  N_7483_i_0,
  exp_axi_dataoi_13,
  exp_axi_dataoi_10,
  exp_axi_dataoi_5,
  exp_axi_dataoi_17,
  exp_axi_dataoi_3,
  exp_axi_dataoi_2,
  exp_axi_dataoi_6,
  exp_axi_dataoi_8,
  exp_axi_dataoi_11,
  exp_axi_dataoi_14,
  exp_axi_dataoi_128,
  exp_axi_dataoi_0,
  exp_axi_datai_0,
  exp_axi_datao_0i_10,
  exp_axi_datao_0i_7,
  exp_axi_datao_0i_14,
  exp_axi_datao_0i_0,
  exp_axi_datao_0i_3,
  N_7483_0,
  un219_next_dout_int_1,
  un1_gen_new_value,
  ddr4_1_clk,
  gen_new_value,
  fifo_rden_dci
)
;
output [15:0] dout_int_0_0_mod_0 ;
output exp_axi_data_240 ;
output exp_axi_data_224 ;
output exp_axi_data_208 ;
output exp_axi_data_192 ;
output exp_axi_data_176 ;
output exp_axi_data_160 ;
output exp_axi_data_144 ;
output exp_axi_data_112 ;
output exp_axi_data_96 ;
output exp_axi_data_80 ;
output exp_axi_data_64 ;
output exp_axi_data_48 ;
output exp_axi_data_32 ;
output exp_axi_data_4 ;
output exp_axi_data_5 ;
output exp_axi_data_6 ;
output exp_axi_data_7 ;
output exp_axi_data_8 ;
output exp_axi_data_9 ;
output exp_axi_data_10 ;
output exp_axi_data_11 ;
output exp_axi_data_12 ;
output exp_axi_data_13 ;
output exp_axi_data_14 ;
output exp_axi_data_15 ;
output exp_axi_data_16 ;
output exp_axi_data_17 ;
output exp_axi_data_0 ;
output exp_axi_data_1 ;
output exp_axi_data_2 ;
output exp_axi_data_3 ;
input N_7483_i_0 ;
output exp_axi_dataoi_13 ;
output exp_axi_dataoi_10 ;
output exp_axi_dataoi_5 ;
output exp_axi_dataoi_17 ;
output exp_axi_dataoi_3 ;
output exp_axi_dataoi_2 ;
output exp_axi_dataoi_6 ;
output exp_axi_dataoi_8 ;
output exp_axi_dataoi_11 ;
output exp_axi_dataoi_14 ;
output exp_axi_dataoi_128 ;
output exp_axi_dataoi_0 ;
output exp_axi_datai_0 ;
output exp_axi_datao_0i_10 ;
output exp_axi_datao_0i_7 ;
output exp_axi_datao_0i_14 ;
output exp_axi_datao_0i_0 ;
output exp_axi_datao_0i_3 ;
input N_7483_0 ;
output [15:0] un219_next_dout_int_1 ;
input un1_gen_new_value ;
input ddr4_1_clk ;
input gen_new_value ;
input fifo_rden_dci ;
wire exp_axi_data_240 ;
wire exp_axi_data_224 ;
wire exp_axi_data_208 ;
wire exp_axi_data_192 ;
wire exp_axi_data_176 ;
wire exp_axi_data_160 ;
wire exp_axi_data_144 ;
wire exp_axi_data_112 ;
wire exp_axi_data_96 ;
wire exp_axi_data_80 ;
wire exp_axi_data_64 ;
wire exp_axi_data_48 ;
wire exp_axi_data_32 ;
wire exp_axi_data_4 ;
wire exp_axi_data_5 ;
wire exp_axi_data_6 ;
wire exp_axi_data_7 ;
wire exp_axi_data_8 ;
wire exp_axi_data_9 ;
wire exp_axi_data_10 ;
wire exp_axi_data_11 ;
wire exp_axi_data_12 ;
wire exp_axi_data_13 ;
wire exp_axi_data_14 ;
wire exp_axi_data_15 ;
wire exp_axi_data_16 ;
wire exp_axi_data_17 ;
wire exp_axi_data_0 ;
wire exp_axi_data_1 ;
wire exp_axi_data_2 ;
wire exp_axi_data_3 ;
wire N_7483_i_0 ;
wire exp_axi_dataoi_13 ;
wire exp_axi_dataoi_10 ;
wire exp_axi_dataoi_5 ;
wire exp_axi_dataoi_17 ;
wire exp_axi_dataoi_3 ;
wire exp_axi_dataoi_2 ;
wire exp_axi_dataoi_6 ;
wire exp_axi_dataoi_8 ;
wire exp_axi_dataoi_11 ;
wire exp_axi_dataoi_14 ;
wire exp_axi_dataoi_128 ;
wire exp_axi_dataoi_0 ;
wire exp_axi_datai_0 ;
wire exp_axi_datao_0i_10 ;
wire exp_axi_datao_0i_7 ;
wire exp_axi_datao_0i_14 ;
wire exp_axi_datao_0i_0 ;
wire exp_axi_datao_0i_3 ;
wire N_7483_0 ;
wire un1_gen_new_value ;
wire ddr4_1_clk ;
wire gen_new_value ;
wire fifo_rden_dci ;
wire [256:32] dout_int_8;
wire [144:144] exp_axi_datai_0_Z;
wire [16:16] exp_axi_dataoi_0_Z;
wire [33:19] exp_axi_datao_0;
wire [144:16] exp_axi_datao;
wire [144:144] exp_axi_data;
wire [15:0] un219_next_dout_int;
wire GND ;
wire un219_next_dout_int_cry_7 ;
wire un219_next_dout_int_cry_8_0_cout_0 ;
wire VCC ;
// @25:52
  LUT4 dout_int_8_48_ (
	.din0(un219_next_dout_int_1[10]),
	.din1(un219_next_dout_int_1[12]),
	.din2(un219_next_dout_int_1[13]),
	.din3(un219_next_dout_int_1[15]),
	.dout(dout_int_8[48])
);
defparam dout_int_8_48_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_144_ (
	.din0(un219_next_dout_int_1[4]),
	.din1(un219_next_dout_int_1[6]),
	.din2(un219_next_dout_int_1[7]),
	.din3(un219_next_dout_int_1[9]),
	.dout(exp_axi_datai_0_Z[144])
);
defparam dout_int_8_144_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_96_ (
	.din0(un219_next_dout_int_1[7]),
	.din1(un219_next_dout_int_1[9]),
	.din2(un219_next_dout_int_1[10]),
	.din3(un219_next_dout_int_1[12]),
	.dout(dout_int_8[96])
);
defparam dout_int_8_96_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_128_ (
	.din0(un219_next_dout_int_1[5]),
	.din1(un219_next_dout_int_1[7]),
	.din2(un219_next_dout_int_1[8]),
	.din3(un219_next_dout_int_1[10]),
	.dout(dout_int_8[128])
);
defparam dout_int_8_128_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_256_ (
	.din0(un219_next_dout_int_1[0]),
	.din1(un219_next_dout_int_1[2]),
	.din2(un219_next_dout_int_1[13]),
	.din3(un219_next_dout_int_1[15]),
	.dout(dout_int_8[256])
);
defparam dout_int_8_256_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_208_ (
	.din0(un219_next_dout_int_1[0]),
	.din1(un219_next_dout_int_1[2]),
	.din2(un219_next_dout_int_1[3]),
	.din3(un219_next_dout_int_1[5]),
	.dout(dout_int_8[208])
);
defparam dout_int_8_208_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_160_ (
	.din0(un219_next_dout_int_1[3]),
	.din1(un219_next_dout_int_1[5]),
	.din2(un219_next_dout_int_1[6]),
	.din3(un219_next_dout_int_1[8]),
	.dout(dout_int_8[160])
);
defparam dout_int_8_160_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_112_ (
	.din0(un219_next_dout_int_1[6]),
	.din1(un219_next_dout_int_1[8]),
	.din2(un219_next_dout_int_1[9]),
	.din3(un219_next_dout_int_1[11]),
	.dout(dout_int_8[112])
);
defparam dout_int_8_112_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_64_ (
	.din0(un219_next_dout_int_1[9]),
	.din1(un219_next_dout_int_1[11]),
	.din2(un219_next_dout_int_1[12]),
	.din3(un219_next_dout_int_1[14]),
	.dout(dout_int_8[64])
);
defparam dout_int_8_64_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_224_ (
	.din0(un219_next_dout_int_1[1]),
	.din1(un219_next_dout_int_1[2]),
	.din2(un219_next_dout_int_1[4]),
	.din3(un219_next_dout_int_1[15]),
	.dout(dout_int_8[224])
);
defparam dout_int_8_224_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_176_ (
	.din0(un219_next_dout_int_1[2]),
	.din1(un219_next_dout_int_1[4]),
	.din2(un219_next_dout_int_1[5]),
	.din3(un219_next_dout_int_1[7]),
	.dout(dout_int_8[176])
);
defparam dout_int_8_176_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_32_ (
	.din0(un219_next_dout_int_1[0]),
	.din1(un219_next_dout_int_1[11]),
	.din2(un219_next_dout_int_1[13]),
	.din3(un219_next_dout_int_1[14]),
	.dout(dout_int_8[32])
);
defparam dout_int_8_32_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_240_ (
	.din0(un219_next_dout_int_1[0]),
	.din1(un219_next_dout_int_1[1]),
	.din2(un219_next_dout_int_1[3]),
	.din3(un219_next_dout_int_1[14]),
	.dout(dout_int_8[240])
);
defparam dout_int_8_240_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_192_ (
	.din0(un219_next_dout_int_1[1]),
	.din1(un219_next_dout_int_1[3]),
	.din2(un219_next_dout_int_1[4]),
	.din3(un219_next_dout_int_1[6]),
	.dout(dout_int_8[192])
);
defparam dout_int_8_192_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_80_ (
	.din0(un219_next_dout_int_1[8]),
	.din1(un219_next_dout_int_1[10]),
	.din2(un219_next_dout_int_1[11]),
	.din3(un219_next_dout_int_1[13]),
	.dout(dout_int_8[80])
);
defparam dout_int_8_80_.lut_function=16'h6996;
// @25:52
  LUT4 dout_int_8_16_ (
	.din0(un219_next_dout_int_1[1]),
	.din1(un219_next_dout_int_1[12]),
	.din2(un219_next_dout_int_1[14]),
	.din3(un219_next_dout_int_1[15]),
	.dout(exp_axi_dataoi_0_Z[16])
);
defparam dout_int_8_16_.lut_function=16'h6996;
  LUT6 dout_int_ret_0ctr_29_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao_0[29]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[7]),
	.din5(GND),
	.dout(exp_axi_datao_0i_10)
);
defparam dout_int_ret_0ctr_29_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_29_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[29]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[7]),
	.din5(GND),
	.dout(exp_axi_dataoi_13)
);
defparam dout_int_retctr_29_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_26_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[26]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[4]),
	.din5(GND),
	.dout(exp_axi_dataoi_10)
);
defparam dout_int_retctr_26_.lut_function=64'h5554001055540010;
  LUT6 dout_int_ret_0ctr_26_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao_0[26]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[4]),
	.din5(GND),
	.dout(exp_axi_datao_0i_7)
);
defparam dout_int_ret_0ctr_26_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_21_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[21]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[15]),
	.din5(GND),
	.dout(exp_axi_dataoi_5)
);
defparam dout_int_retctr_21_.lut_function=64'h5554001055540010;
  LUT6 dout_int_ret_0ctr_33_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao_0[33]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[10]),
	.din5(GND),
	.dout(exp_axi_datao_0i_14)
);
defparam dout_int_ret_0ctr_33_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_33_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[33]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[10]),
	.din5(GND),
	.dout(exp_axi_dataoi_17)
);
defparam dout_int_retctr_33_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_19_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[19]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[13]),
	.din5(GND),
	.dout(exp_axi_dataoi_3)
);
defparam dout_int_retctr_19_.lut_function=64'h5554001055540010;
  LUT6 dout_int_ret_0ctr_19_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao_0[19]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[13]),
	.din5(GND),
	.dout(exp_axi_datao_0i_0)
);
defparam dout_int_ret_0ctr_19_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_18_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[18]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[12]),
	.din5(GND),
	.dout(exp_axi_dataoi_2)
);
defparam dout_int_retctr_18_.lut_function=64'h5554001055540010;
  LUT6 dout_int_ret_0ctr_22_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao_0[22]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[0]),
	.din5(GND),
	.dout(exp_axi_datao_0i_3)
);
defparam dout_int_ret_0ctr_22_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_22_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[22]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[0]),
	.din5(GND),
	.dout(exp_axi_dataoi_6)
);
defparam dout_int_retctr_22_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_24_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[24]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[2]),
	.din5(GND),
	.dout(exp_axi_dataoi_8)
);
defparam dout_int_retctr_24_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_27_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[27]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[5]),
	.din5(GND),
	.dout(exp_axi_dataoi_11)
);
defparam dout_int_retctr_27_.lut_function=64'h5554001055540010;
  LUT6 dout_int_retctr_30_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[30]),
	.din3(gen_new_value),
	.din4(un219_next_dout_int_1[8]),
	.din5(GND),
	.dout(exp_axi_dataoi_14)
);
defparam dout_int_retctr_30_.lut_function=64'h5554001055540010;
  LUT6 dout_intctr_144_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_data[144]),
	.din3(exp_axi_datai_0_Z[144]),
	.din4(gen_new_value),
	.din5(GND),
	.dout(exp_axi_datai_0)
);
defparam dout_intctr_144_.lut_function=64'h5500541055005410;
  LUT6 dout_int_retctr_144_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datai_0_Z[144]),
	.din3(exp_axi_datao[144]),
	.din4(gen_new_value),
	.din5(GND),
	.dout(exp_axi_dataoi_128)
);
defparam dout_int_retctr_144_.lut_function=64'h5050514050505140;
  LUT6 dout_int_retctr_16_ (
	.din0(N_7483_0),
	.din1(fifo_rden_dci),
	.din2(exp_axi_datao[16]),
	.din3(exp_axi_dataoi_0_Z[16]),
	.din4(gen_new_value),
	.din5(GND),
	.dout(exp_axi_dataoi_0)
);
defparam dout_int_retctr_16_.lut_function=64'h5500541055005410;
// @25:115
  DFFER dout_int_256_ (
	.q(exp_axi_data_240),
	.d(dout_int_8[256]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_256_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_240_ (
	.q(exp_axi_data_224),
	.d(dout_int_8[240]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_240_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_224_ (
	.q(exp_axi_data_208),
	.d(dout_int_8[224]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_224_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_208_ (
	.q(exp_axi_data_192),
	.d(dout_int_8[208]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_208_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_192_ (
	.q(exp_axi_data_176),
	.d(dout_int_8[192]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_192_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_176_ (
	.q(exp_axi_data_160),
	.d(dout_int_8[176]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_176_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_160_ (
	.q(exp_axi_data_144),
	.d(dout_int_8[160]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_160_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_128_ (
	.q(exp_axi_data_112),
	.d(dout_int_8[128]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_128_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_112_ (
	.q(exp_axi_data_96),
	.d(dout_int_8[112]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_112_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_96_ (
	.q(exp_axi_data_80),
	.d(dout_int_8[96]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_96_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_80_ (
	.q(exp_axi_data_64),
	.d(dout_int_8[80]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_80_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_64_ (
	.q(exp_axi_data_48),
	.d(dout_int_8[64]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_64_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_48_ (
	.q(exp_axi_data_32),
	.d(dout_int_8[48]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_48_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_20_ (
	.q(exp_axi_data_4),
	.d(un219_next_dout_int_1[14]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_20_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_21_ (
	.q(exp_axi_data_5),
	.d(un219_next_dout_int_1[15]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_22_ (
	.q(exp_axi_data_6),
	.d(un219_next_dout_int_1[0]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_23_ (
	.q(exp_axi_data_7),
	.d(un219_next_dout_int_1[1]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_23_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_24_ (
	.q(exp_axi_data_8),
	.d(un219_next_dout_int_1[2]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_25_ (
	.q(exp_axi_data_9),
	.d(un219_next_dout_int_1[3]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_25_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_26_ (
	.q(exp_axi_data_10),
	.d(un219_next_dout_int_1[4]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_27_ (
	.q(exp_axi_data_11),
	.d(un219_next_dout_int_1[5]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_27_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_28_ (
	.q(exp_axi_data_12),
	.d(un219_next_dout_int_1[6]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_28_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_29_ (
	.q(exp_axi_data_13),
	.d(un219_next_dout_int_1[7]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_29_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_30_ (
	.q(exp_axi_data_14),
	.d(un219_next_dout_int_1[8]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_30_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_31_ (
	.q(exp_axi_data_15),
	.d(un219_next_dout_int_1[9]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_31_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_32_ (
	.q(exp_axi_data_16),
	.d(dout_int_8[32]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_32_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_33_ (
	.q(exp_axi_data_17),
	.d(un219_next_dout_int_1[10]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_16_ (
	.q(exp_axi_data_0),
	.d(exp_axi_dataoi_0_Z[16]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_17_ (
	.q(exp_axi_data_1),
	.d(un219_next_dout_int_1[11]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_17_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_18_ (
	.q(exp_axi_data_2),
	.d(un219_next_dout_int_1[12]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_19_ (
	.q(exp_axi_data_3),
	.d(un219_next_dout_int_1[13]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_5_ (
	.q(dout_int_0_0_mod_0[5]),
	.d(un219_next_dout_int_1[5]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_4_ (
	.q(dout_int_0_0_mod_0[4]),
	.d(un219_next_dout_int_1[4]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_3_ (
	.q(dout_int_0_0_mod_0[3]),
	.d(un219_next_dout_int_1[3]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_2_ (
	.q(dout_int_0_0_mod_0[2]),
	.d(un219_next_dout_int_1[2]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_1_ (
	.q(dout_int_0_0_mod_0[1]),
	.d(un219_next_dout_int_1[1]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_0_ (
	.q(dout_int_0_0_mod_0[0]),
	.d(un219_next_dout_int_1[0]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_4_ (
	.q(un219_next_dout_int_1[4]),
	.d(un219_next_dout_int[4]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_4_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_3_ (
	.q(un219_next_dout_int_1[3]),
	.d(un219_next_dout_int[3]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_3_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_2_ (
	.q(un219_next_dout_int_1[2]),
	.d(un219_next_dout_int[2]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_2_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_1_ (
	.q(un219_next_dout_int_1[1]),
	.d(un219_next_dout_int[1]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_1_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_0_ (
	.q(un219_next_dout_int_1[0]),
	.d(un219_next_dout_int[0]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_0_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_15_ (
	.q(dout_int_0_0_mod_0[15]),
	.d(un219_next_dout_int_1[15]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_14_ (
	.q(dout_int_0_0_mod_0[14]),
	.d(un219_next_dout_int_1[14]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_13_ (
	.q(dout_int_0_0_mod_0[13]),
	.d(un219_next_dout_int_1[13]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_12_ (
	.q(dout_int_0_0_mod_0[12]),
	.d(un219_next_dout_int_1[12]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_11_ (
	.q(dout_int_0_0_mod_0[11]),
	.d(un219_next_dout_int_1[11]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_10_ (
	.q(dout_int_0_0_mod_0[10]),
	.d(un219_next_dout_int_1[10]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_9_ (
	.q(dout_int_0_0_mod_0[9]),
	.d(un219_next_dout_int_1[9]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_8_ (
	.q(dout_int_0_0_mod_0[8]),
	.d(un219_next_dout_int_1[8]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_7_ (
	.q(dout_int_0_0_mod_0[7]),
	.d(un219_next_dout_int_1[7]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_0_mod_6_ (
	.q(dout_int_0_0_mod_0[6]),
	.d(un219_next_dout_int_1[6]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_15_ (
	.q(un219_next_dout_int_1[15]),
	.d(un219_next_dout_int[15]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_15_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_14_ (
	.q(un219_next_dout_int_1[14]),
	.d(un219_next_dout_int[14]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_14_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_13_ (
	.q(un219_next_dout_int_1[13]),
	.d(un219_next_dout_int[13]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_13_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_12_ (
	.q(un219_next_dout_int_1[12]),
	.d(un219_next_dout_int[12]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_12_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_11_ (
	.q(un219_next_dout_int_1[11]),
	.d(un219_next_dout_int[11]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_11_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_10_ (
	.q(un219_next_dout_int_1[10]),
	.d(un219_next_dout_int[10]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_10_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_9_ (
	.q(un219_next_dout_int_1[9]),
	.d(un219_next_dout_int[9]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_9_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_8_ (
	.q(un219_next_dout_int_1[8]),
	.d(un219_next_dout_int[8]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_8_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_7_ (
	.q(un219_next_dout_int_1[7]),
	.d(un219_next_dout_int[7]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_7_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_6_ (
	.q(un219_next_dout_int_1[6]),
	.d(un219_next_dout_int[6]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_6_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_0_mod_5_ (
	.q(un219_next_dout_int_1[5]),
	.d(un219_next_dout_int[5]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_0_mod_5_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_16_ (
	.q(exp_axi_datao[16]),
	.d(exp_axi_dataoi_0_Z[16]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_16_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_144_ (
	.q(exp_axi_datao[144]),
	.d(exp_axi_datai_0_Z[144]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_144_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_144_ (
	.q(exp_axi_data[144]),
	.d(exp_axi_datai_0_Z[144]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_144_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_30_ (
	.q(exp_axi_datao[30]),
	.d(un219_next_dout_int_1[8]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_30_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_27_ (
	.q(exp_axi_datao[27]),
	.d(un219_next_dout_int_1[5]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_27_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_24_ (
	.q(exp_axi_datao[24]),
	.d(un219_next_dout_int_1[2]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_24_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_22_ (
	.q(exp_axi_datao[22]),
	.d(un219_next_dout_int_1[0]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_0_22_ (
	.q(exp_axi_datao_0[22]),
	.d(un219_next_dout_int_1[0]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_0_22_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_18_ (
	.q(exp_axi_datao[18]),
	.d(un219_next_dout_int_1[12]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_18_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_0_19_ (
	.q(exp_axi_datao_0[19]),
	.d(un219_next_dout_int_1[13]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_0_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_19_ (
	.q(exp_axi_datao[19]),
	.d(un219_next_dout_int_1[13]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_19_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_33_ (
	.q(exp_axi_datao[33]),
	.d(un219_next_dout_int_1[10]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_0_33_ (
	.q(exp_axi_datao_0[33]),
	.d(un219_next_dout_int_1[10]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_0_33_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_21_ (
	.q(exp_axi_datao[21]),
	.d(un219_next_dout_int_1[15]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_21_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_0_26_ (
	.q(exp_axi_datao_0[26]),
	.d(un219_next_dout_int_1[4]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_0_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_26_ (
	.q(exp_axi_datao[26]),
	.d(un219_next_dout_int_1[4]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_26_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_29_ (
	.q(exp_axi_datao[29]),
	.d(un219_next_dout_int_1[7]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_29_.sr_assertion="clocked";
// @25:115
  DFFER dout_int_ret_0_29_ (
	.q(exp_axi_datao_0[29]),
	.d(un219_next_dout_int_1[7]),
	.ck(ddr4_1_clk),
	.rn(N_7483_i_0),
	.ce(un1_gen_new_value)
);
defparam dout_int_ret_0_29_.sr_assertion="clocked";
// @25:87
  ALU8 un219_next_dout_int_cry_8_0 (
	.load(GND),
	.cin(un219_next_dout_int_cry_7),
	.a(un219_next_dout_int_1[15:8]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un219_next_dout_int_cry_8_0_cout_0),
	.s(un219_next_dout_int[15:8])
);
// @25:87
  ALU8 un219_next_dout_int_cry_0_0 (
	.load(GND),
	.cin(VCC),
	.a(un219_next_dout_int_1[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un219_next_dout_int_cry_7),
	.s(un219_next_dout_int[7:0])
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* random_seq_gen_Z2988290_1 */

module axi_pkt_chk_Z217880 (
  N_7483_0,
  N_7483_i_0,
  data_error_0,
  ddr4_1_dc_rdata,
  ddr4_1_dc_rid,
  fifo_data_out_dci,
  ddr4_1_dc_araddr,
  ddr4_1_dc_arlen,
  ddr4_1_dc_arid,
  pipe_rstn_0,
  arid36keep_0,
  N_512_l,
  pkt_compared_dci,
  ddr4_1_dc_arvalid,
  ddr4_1_clk,
  ddr4_1_dc_arready,
  ddr4_1_dc_rlast,
  id_error_1z,
  fifo_empty_dci,
  ddr4_1_dc_rvalid,
  ddr4_1_dc_rready,
  fifo_rden_dci
)
;
input N_7483_0 ;
input N_7483_i_0 ;
output data_error_0 ;
input [511:0] ddr4_1_dc_rdata ;
input [7:0] ddr4_1_dc_rid ;
input [40:0] fifo_data_out_dci ;
output [32:6] ddr4_1_dc_araddr ;
output [7:0] ddr4_1_dc_arlen ;
output [7:0] ddr4_1_dc_arid ;
input pipe_rstn_0 ;
output arid36keep_0 ;
input N_512_l ;
output pkt_compared_dci ;
output ddr4_1_dc_arvalid ;
input ddr4_1_clk ;
input ddr4_1_dc_arready ;
input ddr4_1_dc_rlast ;
output id_error_1z ;
input fifo_empty_dci ;
input ddr4_1_dc_rvalid ;
output ddr4_1_dc_rready ;
output fifo_rden_dci ;
wire N_7483_0 ;
wire N_7483_i_0 ;
wire data_error_0 ;
wire pipe_rstn_0 ;
wire arid36keep_0 ;
wire N_512_l ;
wire pkt_compared_dci ;
wire ddr4_1_dc_arvalid ;
wire ddr4_1_clk ;
wire ddr4_1_dc_arready ;
wire ddr4_1_dc_rlast ;
wire id_error_1z ;
wire fifo_empty_dci ;
wire ddr4_1_dc_rvalid ;
wire ddr4_1_dc_rready ;
wire fifo_rden_dci ;
wire [0:0] rd_state;
wire [0:0] rd_state_mod;
wire [0:0] data_error_18_f0_i_a2_0_0_reto;
wire [0:0] data_error_mod_reto;
wire [5:4] arid36_Z;
wire [0:0] arid36_mod_0;
wire [7:0] rid;
wire [256:16] exp_axi_data;
wire [511:0] rd_axi_data;
wire [15:0] dout_int_0_0_mod_0;
wire [15:0] un219_next_dout_int_1;
wire [400:129] ddr4_1_dc_rdata_0;
wire [0:0] data_error_18_f0_i_a2_0_0_0;
wire [33:19] exp_axi_datao_0i;
wire [144:16] exp_axi_dataoi;
wire [144:144] exp_axi_datai;
wire [0:0] rd_state_mod_i;
wire [0:0] data_error_18_f0_i_a2_0_0_reto_i;
wire [7:0] arid_s;
wire [2:1] data_error;
wire [39:7] un1_rd_axi_data_0_0_data_tmp;
wire [2:0] un1_rd_axi_data_0_0_I_51_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_147_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_171_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_91_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_291_0_s;
wire [7:0] un1_rd_axi_data_0_0_I_1_0_s;
wire [39:7] un1_rd_axi_data_1_0_data_tmp;
wire [2:0] un1_rd_axi_data_1_0_I_51_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_147_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_171_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_91_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_291_0_s;
wire [7:0] un1_rd_axi_data_1_0_I_1_0_s;
wire [39:7] un1_rd_axi_data_2_0_data_tmp;
wire [2:0] un1_rd_axi_data_2_0_I_51_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_147_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_171_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_91_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_291_0_s;
wire [7:0] un1_rd_axi_data_2_0_I_1_0_s;
wire [39:7] un1_rd_axi_data_3_0_data_tmp;
wire [2:0] un1_rd_axi_data_3_0_I_51_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_147_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_171_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_91_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_291_0_s;
wire [7:0] un1_rd_axi_data_3_0_I_1_s_0;
wire [0:0] arid_cry_0_cout_0;
wire N_183 ;
wire GND ;
wire N_26_m_iv_i_0 ;
wire data_error_mod_ret_Z ;
wire data_error_mod_ret_1_Z ;
wire data_error_mod_ret_2_Z ;
wire data_error_mod_ret_3_Z ;
wire N_7208_i_0_Z ;
wire rlast_d_Z ;
wire rvalid_d_Z ;
wire N_7237_i_0 ;
wire un1_i_reset_n_0_0_0_0_Z ;
wire un1_rd_state62_1_0_0_1_Z ;
wire N_183_i_0 ;
wire un1_rid_NE_0 ;
wire un1_rid_NE_1 ;
wire rlast_d_1_Z ;
wire rvalid_d_1_Z ;
wire N_618 ;
wire un1_rid_NE_0_1 ;
wire gen_new_value_Z ;
wire un1_gen_new_value_Z ;
wire N_512_i ;
wire gen_new_valuec_Z ;
wire un1_rd_axi_data_3_0_I_114_0 ;
wire un1_rd_axi_data_3_0_I_98_0 ;
wire un1_rd_axi_data_3_0_I_82_0 ;
wire un1_rd_axi_data_3_0_I_90_0 ;
wire un1_rd_axi_data_3_0_I_66_0 ;
wire un1_rd_axi_data_3_0_I_74_0 ;
wire un1_rd_axi_data_3_0_I_50_0 ;
wire un1_rd_axi_data_3_0_I_58_0 ;
wire un1_rd_axi_data_3_0_I_34_0 ;
wire un1_rd_axi_data_3_0_I_18_0 ;
wire un1_rd_axi_data_3_0_I_26_0 ;
wire un1_rd_axi_data_3_0_I_234_Z ;
wire un1_rd_axi_data_3_0_I_218_Z ;
wire un1_rd_axi_data_3_0_I_210_Z ;
wire un1_rd_axi_data_3_0_I_186_Z ;
wire un1_rd_axi_data_3_0_I_194_Z ;
wire un1_rd_axi_data_3_0_I_170_0 ;
wire un1_rd_axi_data_3_0_I_178_Z ;
wire un1_rd_axi_data_3_0_I_154_0 ;
wire un1_rd_axi_data_3_0_I_162_0 ;
wire un1_rd_axi_data_3_0_I_138_0 ;
wire un1_rd_axi_data_3_0_I_146_0 ;
wire un1_rd_axi_data_3_0_I_122_0 ;
wire un1_rd_axi_data_3_0_I_130_0 ;
wire un1_rd_axi_data_3_0_I_106_0 ;
wire un1_rd_axi_data_3_0_I_338_Z ;
wire un1_rd_axi_data_3_0_I_322_Z ;
wire un1_rd_axi_data_3_0_I_330_Z ;
wire un1_rd_axi_data_3_0_I_314_Z ;
wire un1_rd_axi_data_3_0_I_298_Z ;
wire un1_rd_axi_data_3_0_I_282_Z ;
wire un1_rd_axi_data_3_0_I_258_Z ;
wire un1_rd_axi_data_3_0_I_266_Z ;
wire un1_rd_axi_data_3_0_I_242_Z ;
wire un1_rd_axi_data_3_0_I_250_Z ;
wire un1_rd_axi_data_3_0_I_226_Z ;
wire un1_rd_axi_data_2_0_I_114_Z ;
wire un1_rd_axi_data_2_0_I_98_Z ;
wire un1_rd_axi_data_2_0_I_82_Z ;
wire un1_rd_axi_data_2_0_I_90_Z ;
wire un1_rd_axi_data_2_0_I_66_Z ;
wire un1_rd_axi_data_2_0_I_74_Z ;
wire un1_rd_axi_data_2_0_I_50_Z ;
wire un1_rd_axi_data_2_0_I_58_Z ;
wire un1_rd_axi_data_2_0_I_34_Z ;
wire un1_rd_axi_data_2_0_I_18_Z ;
wire un1_rd_axi_data_2_0_I_26_Z ;
wire un1_rd_axi_data_2_0_I_234_Z ;
wire un1_rd_axi_data_2_0_I_218_Z ;
wire un1_rd_axi_data_2_0_I_210_Z ;
wire un1_rd_axi_data_2_0_I_186_Z ;
wire un1_rd_axi_data_2_0_I_194_Z ;
wire un1_rd_axi_data_2_0_I_170_Z ;
wire un1_rd_axi_data_2_0_I_178_Z ;
wire un1_rd_axi_data_2_0_I_154_Z ;
wire un1_rd_axi_data_2_0_I_162_Z ;
wire un1_rd_axi_data_2_0_I_138_Z ;
wire un1_rd_axi_data_2_0_I_146_Z ;
wire un1_rd_axi_data_2_0_I_122_Z ;
wire un1_rd_axi_data_2_0_I_130_Z ;
wire un1_rd_axi_data_2_0_I_106_Z ;
wire un1_rd_axi_data_2_0_I_338_Z ;
wire un1_rd_axi_data_2_0_I_322_Z ;
wire un1_rd_axi_data_2_0_I_330_Z ;
wire un1_rd_axi_data_2_0_I_314_Z ;
wire un1_rd_axi_data_2_0_I_298_Z ;
wire un1_rd_axi_data_2_0_I_282_Z ;
wire un1_rd_axi_data_2_0_I_258_Z ;
wire un1_rd_axi_data_2_0_I_266_Z ;
wire un1_rd_axi_data_2_0_I_242_Z ;
wire un1_rd_axi_data_2_0_I_250_Z ;
wire un1_rd_axi_data_2_0_I_226_Z ;
wire un1_rd_axi_data_1_0_I_114_Z ;
wire un1_rd_axi_data_1_0_I_98_Z ;
wire un1_rd_axi_data_1_0_I_82_Z ;
wire un1_rd_axi_data_1_0_I_90_Z ;
wire un1_rd_axi_data_1_0_I_66_Z ;
wire un1_rd_axi_data_1_0_I_74_Z ;
wire un1_rd_axi_data_1_0_I_50_Z ;
wire un1_rd_axi_data_1_0_I_58_Z ;
wire un1_rd_axi_data_1_0_I_34_Z ;
wire un1_rd_axi_data_1_0_I_18_Z ;
wire un1_rd_axi_data_1_0_I_26_Z ;
wire un1_rd_axi_data_1_0_I_234_Z ;
wire un1_rd_axi_data_1_0_I_218_Z ;
wire un1_rd_axi_data_1_0_I_210_Z ;
wire un1_rd_axi_data_1_0_I_186_Z ;
wire un1_rd_axi_data_1_0_I_194_Z ;
wire un1_rd_axi_data_1_0_I_170_Z ;
wire un1_rd_axi_data_1_0_I_178_Z ;
wire un1_rd_axi_data_1_0_I_154_Z ;
wire un1_rd_axi_data_1_0_I_162_Z ;
wire un1_rd_axi_data_1_0_I_138_Z ;
wire un1_rd_axi_data_1_0_I_146_Z ;
wire un1_rd_axi_data_1_0_I_122_Z ;
wire un1_rd_axi_data_1_0_I_130_Z ;
wire un1_rd_axi_data_1_0_I_106_Z ;
wire un1_rd_axi_data_1_0_I_338_Z ;
wire un1_rd_axi_data_1_0_I_322_Z ;
wire un1_rd_axi_data_1_0_I_330_Z ;
wire un1_rd_axi_data_1_0_I_314_Z ;
wire un1_rd_axi_data_1_0_I_298_Z ;
wire un1_rd_axi_data_1_0_I_282_Z ;
wire un1_rd_axi_data_1_0_I_258_Z ;
wire un1_rd_axi_data_1_0_I_266_Z ;
wire un1_rd_axi_data_1_0_I_242_Z ;
wire un1_rd_axi_data_1_0_I_250_Z ;
wire un1_rd_axi_data_1_0_I_226_Z ;
wire un1_rd_axi_data_0_0_I_74_Z ;
wire un1_rd_axi_data_0_0_I_50_Z ;
wire un1_rd_axi_data_0_0_I_58_Z ;
wire un1_rd_axi_data_0_0_I_18_Z ;
wire un1_rd_axi_data_0_0_I_162_Z ;
wire un1_rd_axi_data_0_0_I_122_Z ;
wire un1_rd_axi_data_0_0_I_322_Z ;
wire un1_rd_axi_data_0_0_I_242_Z ;
wire un1_rd_axi_data_0_0_I_10_Z ;
wire un1_rd_axi_data_0_0_I_306_Z ;
wire un1_rd_axi_data_0_0_I_42_Z ;
wire un1_rd_axi_data_0_0_I_202_Z ;
wire un1_rd_axi_data_0_0_I_290_Z ;
wire un1_rd_axi_data_0_0_I_274_Z ;
wire un1_rd_axi_data_0_0_I_330_Z ;
wire un1_rd_axi_data_0_0_I_106_Z ;
wire un1_rd_axi_data_0_0_I_298_Z ;
wire un1_rd_axi_data_0_0_I_34_Z ;
wire un1_rd_axi_data_0_0_I_194_Z ;
wire un1_rd_axi_data_0_0_I_282_Z ;
wire un1_rd_axi_data_0_0_I_338_Z ;
wire un1_rd_axi_data_0_0_I_114_Z ;
wire un1_rd_axi_data_0_0_I_234_Z ;
wire un1_rd_axi_data_0_0_I_146_Z ;
wire un1_rd_axi_data_0_0_I_98_Z ;
wire un1_rd_axi_data_0_0_I_186_Z ;
wire un1_rd_axi_data_0_0_I_170_Z ;
wire un1_rd_axi_data_0_0_I_258_Z ;
wire un1_rd_axi_data_0_0_I_210_Z ;
wire un1_rd_axi_data_0_0_I_226_Z ;
wire un1_rd_axi_data_0_0_I_138_Z ;
wire un1_rd_axi_data_0_0_I_90_Z ;
wire un1_rd_axi_data_0_0_I_178_Z ;
wire un1_rd_axi_data_0_0_I_266_Z ;
wire un1_rd_axi_data_0_0_I_218_Z ;
wire un1_rd_axi_data_0_0_I_130_Z ;
wire un1_rd_axi_data_0_0_I_250_Z ;
wire un1_rd_axi_data_0_0_I_26_Z ;
wire un1_rd_axi_data_0_0_I_82_Z ;
wire un1_rd_axi_data_0_0_I_66_Z ;
wire un1_rd_axi_data_0_0_I_314_Z ;
wire un1_rd_axi_data_0_0_I_154_Z ;
wire arid11_0_a2_0_a2_0_a2_0_a2_iso ;
wire un1_rd_axi_data_3_0_N_296 ;
wire un1_rd_axi_data_3_0_I_10_lofx_Z ;
wire un1_rd_axi_data_3_0_N_37 ;
wire un1_rd_axi_data_3_0_I_306_lofx_Z ;
wire un1_rd_axi_data_3_0_N_268 ;
wire un1_rd_axi_data_3_0_I_42_lofx_Z ;
wire un1_rd_axi_data_3_0_N_128 ;
wire un1_rd_axi_data_3_0_I_202_lofx_Z ;
wire un1_rd_axi_data_3_0_N_51 ;
wire un1_rd_axi_data_3_0_I_290_lofx_Z ;
wire un1_rd_axi_data_3_0_N_65 ;
wire un1_rd_axi_data_3_0_I_274_lofx_Z ;
wire un1_rd_axi_data_3_0_I_344_lofx_Z ;
wire un1_rd_axi_data_2_0_N_296 ;
wire un1_rd_axi_data_2_0_I_10_lofx_Z ;
wire un1_rd_axi_data_2_0_N_37 ;
wire un1_rd_axi_data_2_0_I_306_lofx_Z ;
wire un1_rd_axi_data_2_0_N_268 ;
wire un1_rd_axi_data_2_0_I_42_lofx_Z ;
wire un1_rd_axi_data_2_0_N_128 ;
wire un1_rd_axi_data_2_0_I_202_lofx_Z ;
wire un1_rd_axi_data_2_0_N_51 ;
wire un1_rd_axi_data_2_0_I_290_lofx_Z ;
wire un1_rd_axi_data_2_0_N_65 ;
wire un1_rd_axi_data_2_0_I_274_lofx_Z ;
wire un1_rd_axi_data_2_0_I_344_lofx_Z ;
wire un1_rd_axi_data_1_0_N_296 ;
wire un1_rd_axi_data_1_0_I_10_lofx_Z ;
wire un1_rd_axi_data_1_0_N_37 ;
wire un1_rd_axi_data_1_0_I_306_lofx_Z ;
wire un1_rd_axi_data_1_0_N_268 ;
wire un1_rd_axi_data_1_0_I_42_lofx_Z ;
wire un1_rd_axi_data_1_0_N_128 ;
wire un1_rd_axi_data_1_0_I_202_lofx_Z ;
wire un1_rd_axi_data_1_0_N_51 ;
wire un1_rd_axi_data_1_0_I_290_lofx_Z ;
wire un1_rd_axi_data_1_0_N_65 ;
wire un1_rd_axi_data_1_0_I_274_lofx_Z ;
wire un1_rd_axi_data_1_0_I_344_lofx_Z ;
wire un1_rd_axi_data_0_0_I_344_lofx_Z ;
wire N_25_0 ;
wire N_7208_i_0_0 ;
wire arid34_0 ;
wire new_data_read_d_Z ;
wire N_5041_0 ;
wire arid36_0 ;
wire arid33_0 ;
wire N_619 ;
wire N_7236_i_0 ;
wire data_enable_0_sqmuxa_0_1054_a2_0_a4_0_a2_0_a2_0_a2_Z ;
wire un1_rd_axi_data_3_0_N_37_reti ;
wire un1_rd_axi_data_3_0_N_51_reti ;
wire un1_rd_axi_data_3_0_N_65_reti ;
wire un1_rd_axi_data_3_0_N_128_reti ;
wire un1_rd_axi_data_3_0_N_268_reti ;
wire un1_rd_axi_data_3_0_N_296_reti ;
wire un1_rd_axi_data_2_0_N_37_reti ;
wire un1_rd_axi_data_2_0_N_51_reti ;
wire un1_rd_axi_data_2_0_N_65_reti ;
wire un1_rd_axi_data_2_0_N_128_reti ;
wire un1_rd_axi_data_2_0_N_268_reti ;
wire un1_rd_axi_data_2_0_N_296_reti ;
wire un1_rd_axi_data_1_0_N_37_reti ;
wire un1_rd_axi_data_1_0_N_51_reti ;
wire un1_rd_axi_data_1_0_N_65_reti ;
wire un1_rd_axi_data_1_0_N_128_reti ;
wire un1_rd_axi_data_1_0_N_268_reti ;
wire un1_rd_axi_data_1_0_N_296_reti ;
wire arid36 ;
wire ddr4_1_dc_rlast_i_Z ;
wire ddr4_1_dc_arready_i_Z ;
wire N_5062 ;
wire N_5061 ;
wire N_5060 ;
wire N_5059 ;
wire VCC ;
wire N_9698 ;
wire N_6078 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
  LUT6 N_26_m_iv_i (
	.din0(N_183),
	.din1(rd_state[0]),
	.din2(rd_state_mod[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_26_m_iv_i_0)
);
defparam N_26_m_iv_i.lut_function=64'hECE0C0E0ECE0C0E0;
// @26:112
  LUT6 N_7208_i (
	.din0(data_error_mod_ret_Z),
	.din1(data_error_mod_ret_1_Z),
	.din2(data_error_mod_ret_2_Z),
	.din3(data_error_mod_ret_3_Z),
	.din4(data_error_18_f0_i_a2_0_0_reto[0]),
	.din5(data_error_mod_reto[0]),
	.dout(N_7208_i_0_Z)
);
defparam N_7208_i.lut_function=64'h0000FFFF00007FFF;
// @26:142
  LUT4 N_7237_i (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod_0[0]),
	.dout(N_7237_i_0)
);
defparam N_7237_i.lut_function=16'h7770;
// @26:142
  LUT4 un1_i_reset_n_0_0_0_0 (
	.din0(rd_state_mod[0]),
	.din1(arid36_Z[5]),
	.din2(arid36keep_0),
	.din3(pipe_rstn_0),
	.dout(un1_i_reset_n_0_0_0_0_Z)
);
defparam un1_i_reset_n_0_0_0_0.lut_function=16'hECFC;
// @26:142
  LUT6 un1_rd_state62_1_0_0_1 (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod_0[0]),
	.din4(arid36keep_0),
	.din5(pipe_rstn_0),
	.dout(un1_rd_state62_1_0_0_1_Z)
);
defparam un1_rd_state62_1_0_0_1.lut_function=64'hF8F0F8F0FFFFF8F0;
// @26:142
  LUT4 N_183_i (
	.din0(rlast_d_Z),
	.din1(rvalid_d_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod_0[0]),
	.dout(N_183_i_0)
);
defparam N_183_i.lut_function=16'h8880;
// @26:247
  LUT6 \read_axi_data_2.un1_rid_NE_0  (
	.din0(ddr4_1_dc_arid[1]),
	.din1(ddr4_1_dc_arid[2]),
	.din2(ddr4_1_dc_arid[3]),
	.din3(rid[1]),
	.din4(rid[2]),
	.din5(rid[3]),
	.dout(un1_rid_NE_0)
);
defparam \read_axi_data_2.un1_rid_NE_0 .lut_function=64'h7FBFDFEFF7FBFDFE;
// @26:247
  LUT6 \read_axi_data_2.un1_rid_NE_1  (
	.din0(ddr4_1_dc_arid[0]),
	.din1(ddr4_1_dc_arid[6]),
	.din2(ddr4_1_dc_arid[7]),
	.din3(rid[0]),
	.din4(rid[6]),
	.din5(rid[7]),
	.dout(un1_rid_NE_1)
);
defparam \read_axi_data_2.un1_rid_NE_1 .lut_function=64'h7FBFDFEFF7FBFDFE;
// @26:142
  LUT4 N_25_m_ss0_0_0_1_o2 (
	.din0(rlast_d_1_Z),
	.din1(rvalid_d_1_Z),
	.din2(arid36_Z[5]),
	.din3(arid36_mod_0[0]),
	.dout(N_183)
);
defparam N_25_m_ss0_0_0_1_o2.lut_function=16'h777F;
// @33:624
  LUT4 \read_axi_data_3.axi_if.arid34_0_a3_0_a2_0_a2_0_a2  (
	.din0(rd_state_mod[0]),
	.din1(arid36keep_0),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(N_618)
);
defparam \read_axi_data_3.axi_if.arid34_0_a3_0_a2_0_a2_0_a2 .lut_function=16'h8080;
// @26:247
  LUT4 \read_axi_data_2.un1_rid_NE_0_1  (
	.din0(ddr4_1_dc_arid[4]),
	.din1(ddr4_1_dc_arid[5]),
	.din2(rid[4]),
	.din3(rid[5]),
	.dout(un1_rid_NE_0_1)
);
defparam \read_axi_data_2.un1_rid_NE_0_1 .lut_function=16'h7BDE;
// @26:80
  LUT4 un1_gen_new_value (
	.din0(fifo_rden_dci),
	.din1(gen_new_value_Z),
	.din2(GND),
	.din3(GND),
	.dout(un1_gen_new_value_Z)
);
defparam un1_gen_new_value.lut_function=16'hEEEE;
// @26:259
  LUT4 \read_axi_data_2.axi_if.arid11_0_a2_0_a2_0_a2_0_a2  (
	.din0(arid36keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(N_512_i)
);
defparam \read_axi_data_2.axi_if.arid11_0_a2_0_a2_0_a2_0_a2 .lut_function=16'hDDDD;
// @26:89
  LUT4 gen_new_valuec (
	.din0(ddr4_1_dc_rready),
	.din1(ddr4_1_dc_rvalid),
	.din2(GND),
	.din3(GND),
	.dout(gen_new_valuec_Z)
);
defparam gen_new_valuec.lut_function=16'h8888;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_114 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[423]),
	.din4(rd_axi_data[424]),
	.din5(rd_axi_data[425]),
	.dout(un1_rd_axi_data_3_0_I_114_0)
);
defparam un1_rd_axi_data_3_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_98 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[176]),
	.din3(rd_axi_data[432]),
	.din4(rd_axi_data[433]),
	.din5(rd_axi_data[434]),
	.dout(un1_rd_axi_data_3_0_I_98_0)
);
defparam un1_rd_axi_data_3_0_I_98.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_82 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[474]),
	.din4(rd_axi_data[475]),
	.din5(rd_axi_data[476]),
	.dout(un1_rd_axi_data_3_0_I_82_0)
);
defparam un1_rd_axi_data_3_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_90 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[453]),
	.din4(rd_axi_data[454]),
	.din5(rd_axi_data[455]),
	.dout(un1_rd_axi_data_3_0_I_90_0)
);
defparam un1_rd_axi_data_3_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_66 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[477]),
	.din4(rd_axi_data[478]),
	.din5(rd_axi_data[479]),
	.dout(un1_rd_axi_data_3_0_I_66_0)
);
defparam un1_rd_axi_data_3_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_74 (
	.din0(exp_axi_data[240]),
	.din1(dout_int_0_0_mod_0[12]),
	.din2(dout_int_0_0_mod_0[13]),
	.din3(rd_axi_data[495]),
	.din4(rd_axi_data[496]),
	.din5(rd_axi_data[497]),
	.dout(un1_rd_axi_data_3_0_I_74_0)
);
defparam un1_rd_axi_data_3_0_I_74.lut_function=64'h8020401008020401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_50 (
	.din0(dout_int_0_0_mod_0[7]),
	.din1(dout_int_0_0_mod_0[8]),
	.din2(dout_int_0_0_mod_0[9]),
	.din3(rd_axi_data[507]),
	.din4(rd_axi_data[508]),
	.din5(rd_axi_data[509]),
	.dout(un1_rd_axi_data_3_0_I_50_0)
);
defparam un1_rd_axi_data_3_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_58 (
	.din0(dout_int_0_0_mod_0[4]),
	.din1(dout_int_0_0_mod_0[5]),
	.din2(dout_int_0_0_mod_0[6]),
	.din3(rd_axi_data[504]),
	.din4(rd_axi_data[505]),
	.din5(rd_axi_data[506]),
	.dout(un1_rd_axi_data_3_0_I_58_0)
);
defparam un1_rd_axi_data_3_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_34 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[411]),
	.din4(rd_axi_data[412]),
	.din5(rd_axi_data[413]),
	.dout(un1_rd_axi_data_3_0_I_34_0)
);
defparam un1_rd_axi_data_3_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_18 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[492]),
	.din4(rd_axi_data[493]),
	.din5(rd_axi_data[494]),
	.dout(un1_rd_axi_data_3_0_I_18_0)
);
defparam un1_rd_axi_data_3_0_I_18.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_26 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[471]),
	.din4(rd_axi_data[472]),
	.din5(rd_axi_data[473]),
	.dout(un1_rd_axi_data_3_0_I_26_0)
);
defparam un1_rd_axi_data_3_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_234 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[426]),
	.din4(rd_axi_data[427]),
	.din5(rd_axi_data[428]),
	.dout(un1_rd_axi_data_3_0_I_234_Z)
);
defparam un1_rd_axi_data_3_0_I_234.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_218 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[208]),
	.din3(rd_axi_data[462]),
	.din4(rd_axi_data[463]),
	.din5(rd_axi_data[464]),
	.dout(un1_rd_axi_data_3_0_I_218_Z)
);
defparam un1_rd_axi_data_3_0_I_218.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_210 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[444]),
	.din4(rd_axi_data[445]),
	.din5(rd_axi_data[446]),
	.dout(un1_rd_axi_data_3_0_I_210_Z)
);
defparam un1_rd_axi_data_3_0_I_210.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_186 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[435]),
	.din4(rd_axi_data[436]),
	.din5(rd_axi_data[437]),
	.dout(un1_rd_axi_data_3_0_I_186_Z)
);
defparam un1_rd_axi_data_3_0_I_186.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_194 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[160]),
	.din3(rd_axi_data[414]),
	.din4(rd_axi_data[415]),
	.din5(rd_axi_data[416]),
	.dout(un1_rd_axi_data_3_0_I_194_Z)
);
defparam un1_rd_axi_data_3_0_I_194.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_170 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[438]),
	.din4(rd_axi_data[439]),
	.din5(rd_axi_data[440]),
	.dout(un1_rd_axi_data_3_0_I_170_0)
);
defparam un1_rd_axi_data_3_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_178 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[456]),
	.din4(rd_axi_data[457]),
	.din5(rd_axi_data[458]),
	.dout(un1_rd_axi_data_3_0_I_178_Z)
);
defparam un1_rd_axi_data_3_0_I_178.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_154 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[224]),
	.din3(rd_axi_data[480]),
	.din4(rd_axi_data[481]),
	.din5(rd_axi_data[482]),
	.dout(un1_rd_axi_data_3_0_I_154_0)
);
defparam un1_rd_axi_data_3_0_I_154.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_162 (
	.din0(dout_int_0_0_mod_0[0]),
	.din1(dout_int_0_0_mod_0[14]),
	.din2(dout_int_0_0_mod_0[15]),
	.din3(rd_axi_data[498]),
	.din4(rd_axi_data[499]),
	.din5(rd_axi_data[500]),
	.dout(un1_rd_axi_data_3_0_I_162_0)
);
defparam un1_rd_axi_data_3_0_I_162.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_138 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[450]),
	.din4(rd_axi_data[451]),
	.din5(rd_axi_data[452]),
	.dout(un1_rd_axi_data_3_0_I_138_0)
);
defparam un1_rd_axi_data_3_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_146 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[429]),
	.din4(rd_axi_data[430]),
	.din5(rd_axi_data[431]),
	.dout(un1_rd_axi_data_3_0_I_146_0)
);
defparam un1_rd_axi_data_3_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_122 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[486]),
	.din4(rd_axi_data[487]),
	.din5(rd_axi_data[488]),
	.dout(un1_rd_axi_data_3_0_I_122_0)
);
defparam un1_rd_axi_data_3_0_I_122.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_130 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[465]),
	.din4(rd_axi_data[466]),
	.din5(rd_axi_data[467]),
	.dout(un1_rd_axi_data_3_0_I_130_0)
);
defparam un1_rd_axi_data_3_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_106 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[405]),
	.din4(rd_axi_data[406]),
	.din5(rd_axi_data[407]),
	.dout(un1_rd_axi_data_3_0_I_106_0)
);
defparam un1_rd_axi_data_3_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_338 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[420]),
	.din4(rd_axi_data[421]),
	.din5(rd_axi_data[422]),
	.dout(un1_rd_axi_data_3_0_I_338_Z)
);
defparam un1_rd_axi_data_3_0_I_338.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_322 (
	.din0(dout_int_0_0_mod_0[1]),
	.din1(dout_int_0_0_mod_0[2]),
	.din2(dout_int_0_0_mod_0[3]),
	.din3(rd_axi_data[501]),
	.din4(rd_axi_data[502]),
	.din5(rd_axi_data[503]),
	.dout(un1_rd_axi_data_3_0_I_322_Z)
);
defparam un1_rd_axi_data_3_0_I_322.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_330 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[402]),
	.din4(rd_axi_data[403]),
	.din5(rd_axi_data[404]),
	.dout(un1_rd_axi_data_3_0_I_330_Z)
);
defparam un1_rd_axi_data_3_0_I_330.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_314 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[483]),
	.din4(rd_axi_data[484]),
	.din5(rd_axi_data[485]),
	.dout(un1_rd_axi_data_3_0_I_314_Z)
);
defparam un1_rd_axi_data_3_0_I_314.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_298 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[408]),
	.din4(rd_axi_data[409]),
	.din5(rd_axi_data[410]),
	.dout(un1_rd_axi_data_3_0_I_298_Z)
);
defparam un1_rd_axi_data_3_0_I_298.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_282 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[417]),
	.din4(rd_axi_data[418]),
	.din5(rd_axi_data[419]),
	.dout(un1_rd_axi_data_3_0_I_282_Z)
);
defparam un1_rd_axi_data_3_0_I_282.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_258 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[441]),
	.din4(rd_axi_data[442]),
	.din5(rd_axi_data[443]),
	.dout(un1_rd_axi_data_3_0_I_258_Z)
);
defparam un1_rd_axi_data_3_0_I_258.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_266 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[459]),
	.din4(rd_axi_data[460]),
	.din5(rd_axi_data[461]),
	.dout(un1_rd_axi_data_3_0_I_266_Z)
);
defparam un1_rd_axi_data_3_0_I_266.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_242 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[489]),
	.din4(rd_axi_data[490]),
	.din5(rd_axi_data[491]),
	.dout(un1_rd_axi_data_3_0_I_242_Z)
);
defparam un1_rd_axi_data_3_0_I_242.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_250 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[468]),
	.din4(rd_axi_data[469]),
	.din5(rd_axi_data[470]),
	.dout(un1_rd_axi_data_3_0_I_250_Z)
);
defparam un1_rd_axi_data_3_0_I_250.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_3_0_I_226 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[192]),
	.din3(rd_axi_data[447]),
	.din4(rd_axi_data[448]),
	.din5(rd_axi_data[449]),
	.dout(un1_rd_axi_data_3_0_I_226_Z)
);
defparam un1_rd_axi_data_3_0_I_226.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_114 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[295]),
	.din4(rd_axi_data[296]),
	.din5(rd_axi_data[297]),
	.dout(un1_rd_axi_data_2_0_I_114_Z)
);
defparam un1_rd_axi_data_2_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_98 (
	.din0(exp_axi_data[31]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_data[48]),
	.din3(rd_axi_data[304]),
	.din4(rd_axi_data[305]),
	.din5(rd_axi_data[306]),
	.dout(un1_rd_axi_data_2_0_I_98_Z)
);
defparam un1_rd_axi_data_2_0_I_98.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_82 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[346]),
	.din4(rd_axi_data[347]),
	.din5(rd_axi_data[348]),
	.dout(un1_rd_axi_data_2_0_I_82_Z)
);
defparam un1_rd_axi_data_2_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_90 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[325]),
	.din4(rd_axi_data[326]),
	.din5(rd_axi_data[327]),
	.dout(un1_rd_axi_data_2_0_I_90_Z)
);
defparam un1_rd_axi_data_2_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_66 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[349]),
	.din4(rd_axi_data[350]),
	.din5(rd_axi_data[351]),
	.dout(un1_rd_axi_data_2_0_I_66_Z)
);
defparam un1_rd_axi_data_2_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_74 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[112]),
	.din3(rd_axi_data[367]),
	.din4(rd_axi_data[368]),
	.din5(rd_axi_data[369]),
	.dout(un1_rd_axi_data_2_0_I_74_Z)
);
defparam un1_rd_axi_data_2_0_I_74.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_50 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[379]),
	.din4(rd_axi_data[380]),
	.din5(rd_axi_data[381]),
	.dout(un1_rd_axi_data_2_0_I_50_Z)
);
defparam un1_rd_axi_data_2_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_58 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[376]),
	.din4(rd_axi_data[377]),
	.din5(rd_axi_data[378]),
	.dout(un1_rd_axi_data_2_0_I_58_Z)
);
defparam un1_rd_axi_data_2_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_34 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[283]),
	.din4(rd_axi_data[284]),
	.din5(rd_axi_data[285]),
	.dout(un1_rd_axi_data_2_0_I_34_Z)
);
defparam un1_rd_axi_data_2_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_18 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[364]),
	.din4(rd_axi_data[365]),
	.din5(rd_axi_data[366]),
	.dout(un1_rd_axi_data_2_0_I_18_Z)
);
defparam un1_rd_axi_data_2_0_I_18.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_26 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[343]),
	.din4(rd_axi_data[344]),
	.din5(rd_axi_data[345]),
	.dout(un1_rd_axi_data_2_0_I_26_Z)
);
defparam un1_rd_axi_data_2_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_234 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[298]),
	.din4(rd_axi_data[299]),
	.din5(rd_axi_data[300]),
	.dout(un1_rd_axi_data_2_0_I_234_Z)
);
defparam un1_rd_axi_data_2_0_I_234.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_218 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[80]),
	.din3(rd_axi_data[334]),
	.din4(rd_axi_data[335]),
	.din5(rd_axi_data[336]),
	.dout(un1_rd_axi_data_2_0_I_218_Z)
);
defparam un1_rd_axi_data_2_0_I_218.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_210 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[316]),
	.din4(rd_axi_data[317]),
	.din5(rd_axi_data[318]),
	.dout(un1_rd_axi_data_2_0_I_210_Z)
);
defparam un1_rd_axi_data_2_0_I_210.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_186 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[307]),
	.din4(rd_axi_data[308]),
	.din5(rd_axi_data[309]),
	.dout(un1_rd_axi_data_2_0_I_186_Z)
);
defparam un1_rd_axi_data_2_0_I_186.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_194 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[32]),
	.din3(rd_axi_data[286]),
	.din4(rd_axi_data[287]),
	.din5(rd_axi_data[288]),
	.dout(un1_rd_axi_data_2_0_I_194_Z)
);
defparam un1_rd_axi_data_2_0_I_194.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_170 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[310]),
	.din4(rd_axi_data[311]),
	.din5(rd_axi_data[312]),
	.dout(un1_rd_axi_data_2_0_I_170_Z)
);
defparam un1_rd_axi_data_2_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_178 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[328]),
	.din4(rd_axi_data[329]),
	.din5(rd_axi_data[330]),
	.dout(un1_rd_axi_data_2_0_I_178_Z)
);
defparam un1_rd_axi_data_2_0_I_178.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_154 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[96]),
	.din3(rd_axi_data[352]),
	.din4(rd_axi_data[353]),
	.din5(rd_axi_data[354]),
	.dout(un1_rd_axi_data_2_0_I_154_Z)
);
defparam un1_rd_axi_data_2_0_I_154.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_162 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[370]),
	.din4(rd_axi_data[371]),
	.din5(rd_axi_data[372]),
	.dout(un1_rd_axi_data_2_0_I_162_Z)
);
defparam un1_rd_axi_data_2_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_138 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[322]),
	.din4(rd_axi_data[323]),
	.din5(rd_axi_data[324]),
	.dout(un1_rd_axi_data_2_0_I_138_Z)
);
defparam un1_rd_axi_data_2_0_I_138.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_146 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[301]),
	.din4(rd_axi_data[302]),
	.din5(rd_axi_data[303]),
	.dout(un1_rd_axi_data_2_0_I_146_Z)
);
defparam un1_rd_axi_data_2_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_122 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[358]),
	.din4(rd_axi_data[359]),
	.din5(rd_axi_data[360]),
	.dout(un1_rd_axi_data_2_0_I_122_Z)
);
defparam un1_rd_axi_data_2_0_I_122.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_130 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[337]),
	.din4(rd_axi_data[338]),
	.din5(rd_axi_data[339]),
	.dout(un1_rd_axi_data_2_0_I_130_Z)
);
defparam un1_rd_axi_data_2_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_106 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[277]),
	.din4(rd_axi_data[278]),
	.din5(rd_axi_data[279]),
	.dout(un1_rd_axi_data_2_0_I_106_Z)
);
defparam un1_rd_axi_data_2_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_338 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[292]),
	.din4(rd_axi_data[293]),
	.din5(rd_axi_data[294]),
	.dout(un1_rd_axi_data_2_0_I_338_Z)
);
defparam un1_rd_axi_data_2_0_I_338.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_322 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[373]),
	.din4(rd_axi_data[374]),
	.din5(rd_axi_data[375]),
	.dout(un1_rd_axi_data_2_0_I_322_Z)
);
defparam un1_rd_axi_data_2_0_I_322.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_330 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[274]),
	.din4(rd_axi_data[275]),
	.din5(rd_axi_data[276]),
	.dout(un1_rd_axi_data_2_0_I_330_Z)
);
defparam un1_rd_axi_data_2_0_I_330.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_314 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[355]),
	.din4(rd_axi_data[356]),
	.din5(rd_axi_data[357]),
	.dout(un1_rd_axi_data_2_0_I_314_Z)
);
defparam un1_rd_axi_data_2_0_I_314.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_298 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[280]),
	.din4(rd_axi_data[281]),
	.din5(rd_axi_data[282]),
	.dout(un1_rd_axi_data_2_0_I_298_Z)
);
defparam un1_rd_axi_data_2_0_I_298.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_282 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[289]),
	.din4(rd_axi_data[290]),
	.din5(rd_axi_data[291]),
	.dout(un1_rd_axi_data_2_0_I_282_Z)
);
defparam un1_rd_axi_data_2_0_I_282.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_258 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[313]),
	.din4(rd_axi_data[314]),
	.din5(rd_axi_data[315]),
	.dout(un1_rd_axi_data_2_0_I_258_Z)
);
defparam un1_rd_axi_data_2_0_I_258.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_266 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[331]),
	.din4(rd_axi_data[332]),
	.din5(rd_axi_data[333]),
	.dout(un1_rd_axi_data_2_0_I_266_Z)
);
defparam un1_rd_axi_data_2_0_I_266.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_242 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[361]),
	.din4(rd_axi_data[362]),
	.din5(rd_axi_data[363]),
	.dout(un1_rd_axi_data_2_0_I_242_Z)
);
defparam un1_rd_axi_data_2_0_I_242.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_250 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[340]),
	.din4(rd_axi_data[341]),
	.din5(rd_axi_data[342]),
	.dout(un1_rd_axi_data_2_0_I_250_Z)
);
defparam un1_rd_axi_data_2_0_I_250.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_2_0_I_226 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[64]),
	.din3(rd_axi_data[319]),
	.din4(rd_axi_data[320]),
	.din5(rd_axi_data[321]),
	.dout(un1_rd_axi_data_2_0_I_226_Z)
);
defparam un1_rd_axi_data_2_0_I_226.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_114 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[167]),
	.din4(rd_axi_data[168]),
	.din5(rd_axi_data[169]),
	.dout(un1_rd_axi_data_1_0_I_114_Z)
);
defparam un1_rd_axi_data_1_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_98 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[176]),
	.din3(rd_axi_data[176]),
	.din4(rd_axi_data[177]),
	.din5(rd_axi_data[178]),
	.dout(un1_rd_axi_data_1_0_I_98_Z)
);
defparam un1_rd_axi_data_1_0_I_98.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_82 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[218]),
	.din4(rd_axi_data[219]),
	.din5(rd_axi_data[220]),
	.dout(un1_rd_axi_data_1_0_I_82_Z)
);
defparam un1_rd_axi_data_1_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_90 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[197]),
	.din4(rd_axi_data[198]),
	.din5(rd_axi_data[199]),
	.dout(un1_rd_axi_data_1_0_I_90_Z)
);
defparam un1_rd_axi_data_1_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_66 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[221]),
	.din4(rd_axi_data[222]),
	.din5(rd_axi_data[223]),
	.dout(un1_rd_axi_data_1_0_I_66_Z)
);
defparam un1_rd_axi_data_1_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_74 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[240]),
	.din3(rd_axi_data[239]),
	.din4(rd_axi_data[240]),
	.din5(rd_axi_data[241]),
	.dout(un1_rd_axi_data_1_0_I_74_Z)
);
defparam un1_rd_axi_data_1_0_I_74.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_50 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[251]),
	.din4(rd_axi_data[252]),
	.din5(rd_axi_data[253]),
	.dout(un1_rd_axi_data_1_0_I_50_Z)
);
defparam un1_rd_axi_data_1_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_58 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[248]),
	.din4(rd_axi_data[249]),
	.din5(rd_axi_data[250]),
	.dout(un1_rd_axi_data_1_0_I_58_Z)
);
defparam un1_rd_axi_data_1_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_34 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[155]),
	.din4(rd_axi_data[156]),
	.din5(rd_axi_data[157]),
	.dout(un1_rd_axi_data_1_0_I_34_Z)
);
defparam un1_rd_axi_data_1_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_18 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[236]),
	.din4(rd_axi_data[237]),
	.din5(rd_axi_data[238]),
	.dout(un1_rd_axi_data_1_0_I_18_Z)
);
defparam un1_rd_axi_data_1_0_I_18.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_26 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[215]),
	.din4(rd_axi_data[216]),
	.din5(rd_axi_data[217]),
	.dout(un1_rd_axi_data_1_0_I_26_Z)
);
defparam un1_rd_axi_data_1_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_234 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[170]),
	.din4(rd_axi_data[171]),
	.din5(rd_axi_data[172]),
	.dout(un1_rd_axi_data_1_0_I_234_Z)
);
defparam un1_rd_axi_data_1_0_I_234.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_218 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[208]),
	.din3(rd_axi_data[206]),
	.din4(rd_axi_data[207]),
	.din5(rd_axi_data[208]),
	.dout(un1_rd_axi_data_1_0_I_218_Z)
);
defparam un1_rd_axi_data_1_0_I_218.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_210 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[188]),
	.din4(rd_axi_data[189]),
	.din5(rd_axi_data[190]),
	.dout(un1_rd_axi_data_1_0_I_210_Z)
);
defparam un1_rd_axi_data_1_0_I_210.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_186 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[179]),
	.din4(rd_axi_data[180]),
	.din5(rd_axi_data[181]),
	.dout(un1_rd_axi_data_1_0_I_186_Z)
);
defparam un1_rd_axi_data_1_0_I_186.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_194 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[160]),
	.din3(rd_axi_data[158]),
	.din4(rd_axi_data[159]),
	.din5(rd_axi_data[160]),
	.dout(un1_rd_axi_data_1_0_I_194_Z)
);
defparam un1_rd_axi_data_1_0_I_194.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_170 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[182]),
	.din4(rd_axi_data[183]),
	.din5(rd_axi_data[184]),
	.dout(un1_rd_axi_data_1_0_I_170_Z)
);
defparam un1_rd_axi_data_1_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_178 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[200]),
	.din4(rd_axi_data[201]),
	.din5(rd_axi_data[202]),
	.dout(un1_rd_axi_data_1_0_I_178_Z)
);
defparam un1_rd_axi_data_1_0_I_178.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_154 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[224]),
	.din3(rd_axi_data[224]),
	.din4(rd_axi_data[225]),
	.din5(rd_axi_data[226]),
	.dout(un1_rd_axi_data_1_0_I_154_Z)
);
defparam un1_rd_axi_data_1_0_I_154.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_162 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[242]),
	.din4(rd_axi_data[243]),
	.din5(rd_axi_data[244]),
	.dout(un1_rd_axi_data_1_0_I_162_Z)
);
defparam un1_rd_axi_data_1_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_138 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[194]),
	.din4(rd_axi_data[195]),
	.din5(rd_axi_data[196]),
	.dout(un1_rd_axi_data_1_0_I_138_Z)
);
defparam un1_rd_axi_data_1_0_I_138.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_146 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[173]),
	.din4(rd_axi_data[174]),
	.din5(rd_axi_data[175]),
	.dout(un1_rd_axi_data_1_0_I_146_Z)
);
defparam un1_rd_axi_data_1_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_122 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[230]),
	.din4(rd_axi_data[231]),
	.din5(rd_axi_data[232]),
	.dout(un1_rd_axi_data_1_0_I_122_Z)
);
defparam un1_rd_axi_data_1_0_I_122.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_130 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[209]),
	.din4(rd_axi_data[210]),
	.din5(rd_axi_data[211]),
	.dout(un1_rd_axi_data_1_0_I_130_Z)
);
defparam un1_rd_axi_data_1_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_106 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[149]),
	.din4(rd_axi_data[150]),
	.din5(rd_axi_data[151]),
	.dout(un1_rd_axi_data_1_0_I_106_Z)
);
defparam un1_rd_axi_data_1_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_338 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[164]),
	.din4(rd_axi_data[165]),
	.din5(rd_axi_data[166]),
	.dout(un1_rd_axi_data_1_0_I_338_Z)
);
defparam un1_rd_axi_data_1_0_I_338.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_322 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[245]),
	.din4(rd_axi_data[246]),
	.din5(rd_axi_data[247]),
	.dout(un1_rd_axi_data_1_0_I_322_Z)
);
defparam un1_rd_axi_data_1_0_I_322.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_330 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[146]),
	.din4(rd_axi_data[147]),
	.din5(rd_axi_data[148]),
	.dout(un1_rd_axi_data_1_0_I_330_Z)
);
defparam un1_rd_axi_data_1_0_I_330.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_314 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[227]),
	.din4(rd_axi_data[228]),
	.din5(rd_axi_data[229]),
	.dout(un1_rd_axi_data_1_0_I_314_Z)
);
defparam un1_rd_axi_data_1_0_I_314.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_298 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[152]),
	.din4(rd_axi_data[153]),
	.din5(rd_axi_data[154]),
	.dout(un1_rd_axi_data_1_0_I_298_Z)
);
defparam un1_rd_axi_data_1_0_I_298.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_282 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[161]),
	.din4(rd_axi_data[162]),
	.din5(rd_axi_data[163]),
	.dout(un1_rd_axi_data_1_0_I_282_Z)
);
defparam un1_rd_axi_data_1_0_I_282.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_258 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[185]),
	.din4(rd_axi_data[186]),
	.din5(rd_axi_data[187]),
	.dout(un1_rd_axi_data_1_0_I_258_Z)
);
defparam un1_rd_axi_data_1_0_I_258.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_266 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[203]),
	.din4(rd_axi_data[204]),
	.din5(rd_axi_data[205]),
	.dout(un1_rd_axi_data_1_0_I_266_Z)
);
defparam un1_rd_axi_data_1_0_I_266.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_242 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[233]),
	.din4(rd_axi_data[234]),
	.din5(rd_axi_data[235]),
	.dout(un1_rd_axi_data_1_0_I_242_Z)
);
defparam un1_rd_axi_data_1_0_I_242.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_250 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[212]),
	.din4(rd_axi_data[213]),
	.din5(rd_axi_data[214]),
	.dout(un1_rd_axi_data_1_0_I_250_Z)
);
defparam un1_rd_axi_data_1_0_I_250.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_1_0_I_226 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[192]),
	.din3(rd_axi_data[191]),
	.din4(rd_axi_data[192]),
	.din5(rd_axi_data[193]),
	.dout(un1_rd_axi_data_1_0_I_226_Z)
);
defparam un1_rd_axi_data_1_0_I_226.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_74 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[112]),
	.din3(rd_axi_data[111]),
	.din4(rd_axi_data[112]),
	.din5(rd_axi_data[113]),
	.dout(un1_rd_axi_data_0_0_I_74_Z)
);
defparam un1_rd_axi_data_0_0_I_74.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_50 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[123]),
	.din4(rd_axi_data[124]),
	.din5(rd_axi_data[125]),
	.dout(un1_rd_axi_data_0_0_I_50_Z)
);
defparam un1_rd_axi_data_0_0_I_50.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_58 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[120]),
	.din4(rd_axi_data[121]),
	.din5(rd_axi_data[122]),
	.dout(un1_rd_axi_data_0_0_I_58_Z)
);
defparam un1_rd_axi_data_0_0_I_58.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_18 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[108]),
	.din4(rd_axi_data[109]),
	.din5(rd_axi_data[110]),
	.dout(un1_rd_axi_data_0_0_I_18_Z)
);
defparam un1_rd_axi_data_0_0_I_18.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_162 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[114]),
	.din4(rd_axi_data[115]),
	.din5(rd_axi_data[116]),
	.dout(un1_rd_axi_data_0_0_I_162_Z)
);
defparam un1_rd_axi_data_0_0_I_162.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_122 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[102]),
	.din4(rd_axi_data[103]),
	.din5(rd_axi_data[104]),
	.dout(un1_rd_axi_data_0_0_I_122_Z)
);
defparam un1_rd_axi_data_0_0_I_122.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_322 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[117]),
	.din4(rd_axi_data[118]),
	.din5(rd_axi_data[119]),
	.dout(un1_rd_axi_data_0_0_I_322_Z)
);
defparam un1_rd_axi_data_0_0_I_322.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_242 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[105]),
	.din4(rd_axi_data[106]),
	.din5(rd_axi_data[107]),
	.dout(un1_rd_axi_data_0_0_I_242_Z)
);
defparam un1_rd_axi_data_0_0_I_242.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_10 (
	.din0(un219_next_dout_int_1[0]),
	.din1(un219_next_dout_int_1[1]),
	.din2(un219_next_dout_int_1[2]),
	.din3(rd_axi_data[0]),
	.din4(rd_axi_data[1]),
	.din5(rd_axi_data[2]),
	.dout(un1_rd_axi_data_0_0_I_10_Z)
);
defparam un1_rd_axi_data_0_0_I_10.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_306 (
	.din0(un219_next_dout_int_1[3]),
	.din1(un219_next_dout_int_1[4]),
	.din2(un219_next_dout_int_1[5]),
	.din3(rd_axi_data[3]),
	.din4(rd_axi_data[4]),
	.din5(rd_axi_data[5]),
	.dout(un1_rd_axi_data_0_0_I_306_Z)
);
defparam un1_rd_axi_data_0_0_I_306.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_42 (
	.din0(un219_next_dout_int_1[6]),
	.din1(un219_next_dout_int_1[7]),
	.din2(un219_next_dout_int_1[8]),
	.din3(rd_axi_data[6]),
	.din4(rd_axi_data[7]),
	.din5(rd_axi_data[8]),
	.dout(un1_rd_axi_data_0_0_I_42_Z)
);
defparam un1_rd_axi_data_0_0_I_42.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_202 (
	.din0(un219_next_dout_int_1[9]),
	.din1(un219_next_dout_int_1[10]),
	.din2(un219_next_dout_int_1[11]),
	.din3(rd_axi_data[9]),
	.din4(rd_axi_data[10]),
	.din5(rd_axi_data[11]),
	.dout(un1_rd_axi_data_0_0_I_202_Z)
);
defparam un1_rd_axi_data_0_0_I_202.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_290 (
	.din0(un219_next_dout_int_1[12]),
	.din1(un219_next_dout_int_1[13]),
	.din2(un219_next_dout_int_1[14]),
	.din3(rd_axi_data[12]),
	.din4(rd_axi_data[13]),
	.din5(rd_axi_data[14]),
	.dout(un1_rd_axi_data_0_0_I_290_Z)
);
defparam un1_rd_axi_data_0_0_I_290.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_274 (
	.din0(exp_axi_data[16]),
	.din1(exp_axi_data[17]),
	.din2(un219_next_dout_int_1[15]),
	.din3(rd_axi_data[15]),
	.din4(rd_axi_data[16]),
	.din5(rd_axi_data[17]),
	.dout(un1_rd_axi_data_0_0_I_274_Z)
);
defparam un1_rd_axi_data_0_0_I_274.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_330 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[18]),
	.din4(rd_axi_data[19]),
	.din5(rd_axi_data[20]),
	.dout(un1_rd_axi_data_0_0_I_330_Z)
);
defparam un1_rd_axi_data_0_0_I_330.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_106 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[21]),
	.din4(rd_axi_data[22]),
	.din5(rd_axi_data[23]),
	.dout(un1_rd_axi_data_0_0_I_106_Z)
);
defparam un1_rd_axi_data_0_0_I_106.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_298 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[24]),
	.din4(rd_axi_data[25]),
	.din5(rd_axi_data[26]),
	.dout(un1_rd_axi_data_0_0_I_298_Z)
);
defparam un1_rd_axi_data_0_0_I_298.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_34 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[29]),
	.din3(rd_axi_data[27]),
	.din4(rd_axi_data[28]),
	.din5(rd_axi_data[29]),
	.dout(un1_rd_axi_data_0_0_I_34_Z)
);
defparam un1_rd_axi_data_0_0_I_34.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_194 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[32]),
	.din3(rd_axi_data[30]),
	.din4(rd_axi_data[31]),
	.din5(rd_axi_data[32]),
	.dout(un1_rd_axi_data_0_0_I_194_Z)
);
defparam un1_rd_axi_data_0_0_I_194.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_282 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[33]),
	.din4(rd_axi_data[34]),
	.din5(rd_axi_data[35]),
	.dout(un1_rd_axi_data_0_0_I_282_Z)
);
defparam un1_rd_axi_data_0_0_I_282.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_338 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[36]),
	.din4(rd_axi_data[37]),
	.din5(rd_axi_data[38]),
	.dout(un1_rd_axi_data_0_0_I_338_Z)
);
defparam un1_rd_axi_data_0_0_I_338.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_114 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[39]),
	.din4(rd_axi_data[40]),
	.din5(rd_axi_data[41]),
	.dout(un1_rd_axi_data_0_0_I_114_Z)
);
defparam un1_rd_axi_data_0_0_I_114.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_234 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[42]),
	.din4(rd_axi_data[43]),
	.din5(rd_axi_data[44]),
	.dout(un1_rd_axi_data_0_0_I_234_Z)
);
defparam un1_rd_axi_data_0_0_I_234.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_146 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[30]),
	.din3(rd_axi_data[45]),
	.din4(rd_axi_data[46]),
	.din5(rd_axi_data[47]),
	.dout(un1_rd_axi_data_0_0_I_146_Z)
);
defparam un1_rd_axi_data_0_0_I_146.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_98 (
	.din0(exp_axi_data[31]),
	.din1(exp_axi_data[33]),
	.din2(exp_axi_data[48]),
	.din3(rd_axi_data[48]),
	.din4(rd_axi_data[49]),
	.din5(rd_axi_data[50]),
	.dout(un1_rd_axi_data_0_0_I_98_Z)
);
defparam un1_rd_axi_data_0_0_I_98.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_186 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[19]),
	.din3(rd_axi_data[51]),
	.din4(rd_axi_data[52]),
	.din5(rd_axi_data[53]),
	.dout(un1_rd_axi_data_0_0_I_186_Z)
);
defparam un1_rd_axi_data_0_0_I_186.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_170 (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[21]),
	.din2(exp_axi_data[22]),
	.din3(rd_axi_data[54]),
	.din4(rd_axi_data[55]),
	.din5(rd_axi_data[56]),
	.dout(un1_rd_axi_data_0_0_I_170_Z)
);
defparam un1_rd_axi_data_0_0_I_170.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_258 (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[24]),
	.din2(exp_axi_data[25]),
	.din3(rd_axi_data[57]),
	.din4(rd_axi_data[58]),
	.din5(rd_axi_data[59]),
	.dout(un1_rd_axi_data_0_0_I_258_Z)
);
defparam un1_rd_axi_data_0_0_I_258.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_210 (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[27]),
	.din2(exp_axi_data[28]),
	.din3(rd_axi_data[60]),
	.din4(rd_axi_data[61]),
	.din5(rd_axi_data[62]),
	.dout(un1_rd_axi_data_0_0_I_210_Z)
);
defparam un1_rd_axi_data_0_0_I_210.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_226 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[64]),
	.din3(rd_axi_data[63]),
	.din4(rd_axi_data[64]),
	.din5(rd_axi_data[65]),
	.dout(un1_rd_axi_data_0_0_I_226_Z)
);
defparam un1_rd_axi_data_0_0_I_226.lut_function=64'h8040080420100201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_138 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[66]),
	.din4(rd_axi_data[67]),
	.din5(rd_axi_data[68]),
	.dout(un1_rd_axi_data_0_0_I_138_Z)
);
defparam un1_rd_axi_data_0_0_I_138.lut_function=64'h8020080240100401;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_90 (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[19]),
	.din2(exp_axi_data[20]),
	.din3(rd_axi_data[69]),
	.din4(rd_axi_data[70]),
	.din5(rd_axi_data[71]),
	.dout(un1_rd_axi_data_0_0_I_90_Z)
);
defparam un1_rd_axi_data_0_0_I_90.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_178 (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[22]),
	.din2(exp_axi_data[23]),
	.din3(rd_axi_data[72]),
	.din4(rd_axi_data[73]),
	.din5(rd_axi_data[74]),
	.dout(un1_rd_axi_data_0_0_I_178_Z)
);
defparam un1_rd_axi_data_0_0_I_178.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_266 (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(exp_axi_data[26]),
	.din3(rd_axi_data[75]),
	.din4(rd_axi_data[76]),
	.din5(rd_axi_data[77]),
	.dout(un1_rd_axi_data_0_0_I_266_Z)
);
defparam un1_rd_axi_data_0_0_I_266.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_218 (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[28]),
	.din2(exp_axi_data[80]),
	.din3(rd_axi_data[78]),
	.din4(rd_axi_data[79]),
	.din5(rd_axi_data[80]),
	.dout(un1_rd_axi_data_0_0_I_218_Z)
);
defparam un1_rd_axi_data_0_0_I_218.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_130 (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[30]),
	.din2(exp_axi_data[31]),
	.din3(rd_axi_data[81]),
	.din4(rd_axi_data[82]),
	.din5(rd_axi_data[83]),
	.dout(un1_rd_axi_data_0_0_I_130_Z)
);
defparam un1_rd_axi_data_0_0_I_130.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_250 (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[18]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[84]),
	.din4(rd_axi_data[85]),
	.din5(rd_axi_data[86]),
	.dout(un1_rd_axi_data_0_0_I_250_Z)
);
defparam un1_rd_axi_data_0_0_I_250.lut_function=64'h8008400420021001;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_26 (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[20]),
	.din2(exp_axi_data[21]),
	.din3(rd_axi_data[87]),
	.din4(rd_axi_data[88]),
	.din5(rd_axi_data[89]),
	.dout(un1_rd_axi_data_0_0_I_26_Z)
);
defparam un1_rd_axi_data_0_0_I_26.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_82 (
	.din0(exp_axi_data[22]),
	.din1(exp_axi_data[23]),
	.din2(exp_axi_data[24]),
	.din3(rd_axi_data[90]),
	.din4(rd_axi_data[91]),
	.din5(rd_axi_data[92]),
	.dout(un1_rd_axi_data_0_0_I_82_Z)
);
defparam un1_rd_axi_data_0_0_I_82.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_66 (
	.din0(exp_axi_data[25]),
	.din1(exp_axi_data[26]),
	.din2(exp_axi_data[27]),
	.din3(rd_axi_data[93]),
	.din4(rd_axi_data[94]),
	.din5(rd_axi_data[95]),
	.dout(un1_rd_axi_data_0_0_I_66_Z)
);
defparam un1_rd_axi_data_0_0_I_66.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_314 (
	.din0(exp_axi_data[30]),
	.din1(exp_axi_data[31]),
	.din2(exp_axi_data[33]),
	.din3(rd_axi_data[99]),
	.din4(rd_axi_data[100]),
	.din5(rd_axi_data[101]),
	.dout(un1_rd_axi_data_0_0_I_314_Z)
);
defparam un1_rd_axi_data_0_0_I_314.lut_function=64'h8040201008040201;
// @26:124
  LUT6 un1_rd_axi_data_0_0_I_154 (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[29]),
	.din2(exp_axi_data[96]),
	.din3(rd_axi_data[96]),
	.din4(rd_axi_data[97]),
	.din5(rd_axi_data[98]),
	.dout(un1_rd_axi_data_0_0_I_154_Z)
);
defparam un1_rd_axi_data_0_0_I_154.lut_function=64'h8008400420021001;
// @26:259
  LUT4 \read_axi_data_2.axi_if.arid11_0_a2_0_a2_0_a2_0_a2_iso  (
	.din0(arid36keep_0),
	.din1(pipe_rstn_0),
	.din2(GND),
	.din3(GND),
	.dout(arid11_0_a2_0_a2_0_a2_0_a2_iso)
);
defparam \read_axi_data_2.axi_if.arid11_0_a2_0_a2_0_a2_0_a2_iso .lut_function=16'hDDDD;
// @26:89
  LUT4 rd_axi_dataen_385_ (
	.din0(rd_axi_data[385]),
	.din1(ddr4_1_dc_rdata[385]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[385])
);
defparam rd_axi_dataen_385_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_257_ (
	.din0(rd_axi_data[257]),
	.din1(ddr4_1_dc_rdata[257]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[257])
);
defparam rd_axi_dataen_257_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_132_ (
	.din0(rd_axi_data[132]),
	.din1(ddr4_1_dc_rdata[132]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[132])
);
defparam rd_axi_dataen_132_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_260_ (
	.din0(rd_axi_data[260]),
	.din1(ddr4_1_dc_rdata[260]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[260])
);
defparam rd_axi_dataen_260_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_129_ (
	.din0(rd_axi_data[129]),
	.din1(ddr4_1_dc_rdata[129]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[129])
);
defparam rd_axi_dataen_129_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_391_ (
	.din0(rd_axi_data[391]),
	.din1(ddr4_1_dc_rdata[391]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[391])
);
defparam rd_axi_dataen_391_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_263_ (
	.din0(rd_axi_data[263]),
	.din1(ddr4_1_dc_rdata[263]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[263])
);
defparam rd_axi_dataen_263_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_388_ (
	.din0(rd_axi_data[388]),
	.din1(ddr4_1_dc_rdata[388]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[388])
);
defparam rd_axi_dataen_388_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_266_ (
	.din0(rd_axi_data[266]),
	.din1(ddr4_1_dc_rdata[266]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[266])
);
defparam rd_axi_dataen_266_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_394_ (
	.din0(rd_axi_data[394]),
	.din1(ddr4_1_dc_rdata[394]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[394])
);
defparam rd_axi_dataen_394_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_135_ (
	.din0(rd_axi_data[135]),
	.din1(ddr4_1_dc_rdata[135]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[135])
);
defparam rd_axi_dataen_135_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_269_ (
	.din0(rd_axi_data[269]),
	.din1(ddr4_1_dc_rdata[269]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[269])
);
defparam rd_axi_dataen_269_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_397_ (
	.din0(rd_axi_data[397]),
	.din1(ddr4_1_dc_rdata[397]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[397])
);
defparam rd_axi_dataen_397_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_138_ (
	.din0(rd_axi_data[138]),
	.din1(ddr4_1_dc_rdata[138]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[138])
);
defparam rd_axi_dataen_138_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_141_ (
	.din0(rd_axi_data[141]),
	.din1(ddr4_1_dc_rdata[141]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[141])
);
defparam rd_axi_dataen_141_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_400_ (
	.din0(rd_axi_data[400]),
	.din1(ddr4_1_dc_rdata[400]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[400])
);
defparam rd_axi_dataen_400_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_144_ (
	.din0(rd_axi_data[144]),
	.din1(ddr4_1_dc_rdata[144]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[144])
);
defparam rd_axi_dataen_144_.lut_function=16'hCAAA;
// @26:89
  LUT4 rd_axi_dataen_272_ (
	.din0(rd_axi_data[272]),
	.din1(ddr4_1_dc_rdata[272]),
	.din2(ddr4_1_dc_rvalid),
	.din3(ddr4_1_dc_rready),
	.dout(ddr4_1_dc_rdata_0[272])
);
defparam rd_axi_dataen_272_.lut_function=16'hCAAA;
  LUT6 un1_rd_axi_data_3_0_I_10_lofx (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[128]),
	.din2(rd_axi_data[384]),
	.din3(rd_axi_data[386]),
	.din4(un1_rd_axi_data_3_0_N_296),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_10_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_10_lofx.lut_function=64'h0000824100008241;
  LUT6 un1_rd_axi_data_3_0_I_306_lofx (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[30]),
	.din2(rd_axi_data[387]),
	.din3(rd_axi_data[389]),
	.din4(un1_rd_axi_data_3_0_N_37),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_306_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_306_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_3_0_I_42_lofx (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(rd_axi_data[390]),
	.din3(rd_axi_data[392]),
	.din4(un1_rd_axi_data_3_0_N_268),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_42_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_42_lofx.lut_function=64'h0000824100008241;
  LUT6 un1_rd_axi_data_3_0_I_202_lofx (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[20]),
	.din2(rd_axi_data[393]),
	.din3(rd_axi_data[395]),
	.din4(un1_rd_axi_data_3_0_N_128),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_202_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_202_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_3_0_I_290_lofx (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[23]),
	.din2(rd_axi_data[396]),
	.din3(rd_axi_data[398]),
	.din4(un1_rd_axi_data_3_0_N_51),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_290_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_290_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_3_0_I_274_lofx (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(rd_axi_data[399]),
	.din3(rd_axi_data[401]),
	.din4(un1_rd_axi_data_3_0_N_65),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_I_274_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_274_lofx.lut_function=64'h0000842100008421;
  LUT4 un1_rd_axi_data_3_0_I_344_lofx (
	.din0(dout_int_0_0_mod_0[10]),
	.din1(dout_int_0_0_mod_0[11]),
	.din2(rd_axi_data[510]),
	.din3(rd_axi_data[511]),
	.dout(un1_rd_axi_data_3_0_I_344_lofx_Z)
);
defparam un1_rd_axi_data_3_0_I_344_lofx.lut_function=16'h8421;
  LUT6 un1_rd_axi_data_2_0_I_10_lofx (
	.din0(exp_axi_data[19]),
	.din1(exp_axi_data[256]),
	.din2(rd_axi_data[256]),
	.din3(rd_axi_data[258]),
	.din4(un1_rd_axi_data_2_0_N_296),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_10_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_10_lofx.lut_function=64'h0000824100008241;
  LUT6 un1_rd_axi_data_2_0_I_306_lofx (
	.din0(exp_axi_data[20]),
	.din1(exp_axi_data[22]),
	.din2(rd_axi_data[259]),
	.din3(rd_axi_data[261]),
	.din4(un1_rd_axi_data_2_0_N_37),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_306_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_306_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_2_0_I_42_lofx (
	.din0(exp_axi_data[23]),
	.din1(exp_axi_data[25]),
	.din2(rd_axi_data[262]),
	.din3(rd_axi_data[264]),
	.din4(un1_rd_axi_data_2_0_N_268),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_42_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_42_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_2_0_I_202_lofx (
	.din0(exp_axi_data[26]),
	.din1(exp_axi_data[28]),
	.din2(rd_axi_data[265]),
	.din3(rd_axi_data[267]),
	.din4(un1_rd_axi_data_2_0_N_128),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_202_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_202_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_2_0_I_290_lofx (
	.din0(exp_axi_data[29]),
	.din1(exp_axi_data[31]),
	.din2(rd_axi_data[268]),
	.din3(rd_axi_data[270]),
	.din4(un1_rd_axi_data_2_0_N_51),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_290_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_290_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_2_0_I_274_lofx (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[33]),
	.din2(rd_axi_data[271]),
	.din3(rd_axi_data[273]),
	.din4(un1_rd_axi_data_2_0_N_65),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_I_274_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_274_lofx.lut_function=64'h0000824100008241;
  LUT4 un1_rd_axi_data_2_0_I_344_lofx (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(rd_axi_data[382]),
	.din3(rd_axi_data[383]),
	.dout(un1_rd_axi_data_2_0_I_344_lofx_Z)
);
defparam un1_rd_axi_data_2_0_I_344_lofx.lut_function=16'h8421;
  LUT6 un1_rd_axi_data_1_0_I_10_lofx (
	.din0(exp_axi_data[27]),
	.din1(exp_axi_data[128]),
	.din2(rd_axi_data[128]),
	.din3(rd_axi_data[130]),
	.din4(un1_rd_axi_data_1_0_N_296),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_10_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_10_lofx.lut_function=64'h0000824100008241;
  LUT6 un1_rd_axi_data_1_0_I_306_lofx (
	.din0(exp_axi_data[28]),
	.din1(exp_axi_data[30]),
	.din2(rd_axi_data[131]),
	.din3(rd_axi_data[133]),
	.din4(un1_rd_axi_data_1_0_N_37),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_306_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_306_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_1_0_I_42_lofx (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[31]),
	.din2(rd_axi_data[134]),
	.din3(rd_axi_data[136]),
	.din4(un1_rd_axi_data_1_0_N_268),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_42_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_42_lofx.lut_function=64'h0000824100008241;
  LUT6 un1_rd_axi_data_1_0_I_202_lofx (
	.din0(exp_axi_data[18]),
	.din1(exp_axi_data[20]),
	.din2(rd_axi_data[137]),
	.din3(rd_axi_data[139]),
	.din4(un1_rd_axi_data_1_0_N_128),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_202_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_202_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_1_0_I_290_lofx (
	.din0(exp_axi_data[21]),
	.din1(exp_axi_data[23]),
	.din2(rd_axi_data[140]),
	.din3(rd_axi_data[142]),
	.din4(un1_rd_axi_data_1_0_N_51),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_290_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_290_lofx.lut_function=64'h0000842100008421;
  LUT6 un1_rd_axi_data_1_0_I_274_lofx (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(rd_axi_data[143]),
	.din3(rd_axi_data[145]),
	.din4(un1_rd_axi_data_1_0_N_65),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_I_274_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_274_lofx.lut_function=64'h0000842100008421;
  LUT4 un1_rd_axi_data_1_0_I_344_lofx (
	.din0(exp_axi_data[17]),
	.din1(exp_axi_data[33]),
	.din2(rd_axi_data[254]),
	.din3(rd_axi_data[255]),
	.dout(un1_rd_axi_data_1_0_I_344_lofx_Z)
);
defparam un1_rd_axi_data_1_0_I_344_lofx.lut_function=16'h8241;
  LUT4 un1_rd_axi_data_0_0_I_344_lofx (
	.din0(exp_axi_data[24]),
	.din1(exp_axi_data[25]),
	.din2(rd_axi_data[126]),
	.din3(rd_axi_data[127]),
	.dout(un1_rd_axi_data_0_0_I_344_lofx_Z)
);
defparam un1_rd_axi_data_0_0_I_344_lofx.lut_function=16'h8421;
  LUT6 N_25_m_0 (
	.din0(N_183),
	.din1(fifo_empty_dci),
	.din2(rd_state[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(N_25_0)
);
defparam N_25_m_0.lut_function=64'h03A000A003A000A0;
  LUT6 N_7208_i_0 (
	.din0(data_error_mod_ret_Z),
	.din1(data_error_mod_ret_1_Z),
	.din2(data_error_mod_ret_2_Z),
	.din3(data_error_mod_ret_3_Z),
	.din4(data_error_mod_reto[0]),
	.din5(GND),
	.dout(N_7208_i_0_0)
);
defparam N_7208_i_0.lut_function=64'hFFFF7FFFFFFF7FFF;
  LUT4 \read_axi_data_3.axi_if.arid34_0_a2_0_a2_0_a2_0_a2_0  (
	.din0(rd_state_mod[0]),
	.din1(arid36_Z[4]),
	.din2(arid36keep_0),
	.din3(pipe_rstn_0),
	.dout(arid34_0)
);
defparam \read_axi_data_3.axi_if.arid34_0_a2_0_a2_0_a2_0_a2_0 .lut_function=16'hECCC;
  LUT4 pkt_compared_0_0 (
	.din0(gen_new_value_Z),
	.din1(new_data_read_d_Z),
	.din2(GND),
	.din3(GND),
	.dout(N_5041_0)
);
defparam pkt_compared_0_0.lut_function=16'h4444;
  LUT4 \axi_if.arid36_0_0_0_1  (
	.din0(N_183),
	.din1(rd_state[0]),
	.din2(rd_state_mod[0]),
	.din3(arid36keep_0),
	.dout(arid36_0)
);
defparam \axi_if.arid36_0_0_0_1 .lut_function=16'hDF55;
  LUT4 data_error_18_f0_i_a2_0_0_0_0_ (
	.din0(N_7208_i_0_Z),
	.din1(new_data_read_d_Z),
	.din2(GND),
	.din3(GND),
	.dout(data_error_18_f0_i_a2_0_0_0[0])
);
defparam data_error_18_f0_i_a2_0_0_0_0_.lut_function=16'h1111;
  LUT4 \read_axi_data_3_capl.axi_if.arid33_0_a2_0_a2_0_a2_0_a2_0  (
	.din0(arid36_Z[4]),
	.din1(arid36keep_0),
	.din2(pipe_rstn_0),
	.din3(GND),
	.dout(arid33_0)
);
defparam \read_axi_data_3_capl.axi_if.arid33_0_a2_0_a2_0_a2_0_a2_0 .lut_function=16'hEAEA;
// @26:243
  LUT4 \read_axi_data_3_capp.axi_if.arvalid_0_sqmuxa_0_a4_0_a2_0_a2_0_a2  (
	.din0(rlast_d_1_Z),
	.din1(rvalid_d_1_Z),
	.din2(GND),
	.din3(GND),
	.dout(N_619)
);
defparam \read_axi_data_3_capp.axi_if.arvalid_0_sqmuxa_0_a4_0_a2_0_a2_0_a2 .lut_function=16'h7777;
  LUT6 N_7236_i (
	.din0(N_183),
	.din1(id_error_1z),
	.din2(un1_rid_NE_0),
	.din3(un1_rid_NE_0_1),
	.din4(un1_rid_NE_1),
	.din5(GND),
	.dout(N_7236_i_0)
);
defparam N_7236_i.lut_function=64'hDDDDDDDCDDDDDDDC;
// @26:142
  LUT4 data_enable_0_sqmuxa_0_1054_a2_0_a4_0_a2_0_a2_0_a2 (
	.din0(fifo_empty_dci),
	.din1(rd_state[0]),
	.din2(rd_state_mod[0]),
	.din3(GND),
	.dout(data_enable_0_sqmuxa_0_1054_a2_0_a4_0_a2_0_a2_0_a2_Z)
);
defparam data_enable_0_sqmuxa_0_1054_a2_0_a4_0_a2_0_a2_0_a2.lut_function=16'h0101;
  LUT6 un1_rd_axi_data_3_0_I_301 (
	.din0(ddr4_1_dc_rdata[388]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datao_0i[29]),
	.din4(rd_axi_data[388]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_37_reti)
);
defparam un1_rd_axi_data_3_0_I_301.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_3_0_I_285 (
	.din0(ddr4_1_dc_rdata[397]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[22]),
	.din4(rd_axi_data[397]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_51_reti)
);
defparam un1_rd_axi_data_3_0_I_285.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_3_0_I_269 (
	.din0(ddr4_1_dc_rdata[400]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[144]),
	.din4(rd_axi_data[400]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_65_reti)
);
defparam un1_rd_axi_data_3_0_I_269.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_3_0_I_197 (
	.din0(ddr4_1_dc_rdata[394]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[19]),
	.din4(rd_axi_data[394]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_128_reti)
);
defparam un1_rd_axi_data_3_0_I_197.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_3_0_I_37 (
	.din0(ddr4_1_dc_rdata[391]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[33]),
	.din4(rd_axi_data[391]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_268_reti)
);
defparam un1_rd_axi_data_3_0_I_37.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_3_0_I_5 (
	.din0(ddr4_1_dc_rdata[385]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[26]),
	.din4(rd_axi_data[385]),
	.din5(GND),
	.dout(un1_rd_axi_data_3_0_N_296_reti)
);
defparam un1_rd_axi_data_3_0_I_5.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_301 (
	.din0(ddr4_1_dc_rdata[260]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[21]),
	.din4(rd_axi_data[260]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_37_reti)
);
defparam un1_rd_axi_data_2_0_I_301.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_285 (
	.din0(ddr4_1_dc_rdata[269]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[30]),
	.din4(rd_axi_data[269]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_51_reti)
);
defparam un1_rd_axi_data_2_0_I_285.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_269 (
	.din0(ddr4_1_dc_rdata[272]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[16]),
	.din4(rd_axi_data[272]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_65_reti)
);
defparam un1_rd_axi_data_2_0_I_269.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_197 (
	.din0(ddr4_1_dc_rdata[266]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[27]),
	.din4(rd_axi_data[266]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_128_reti)
);
defparam un1_rd_axi_data_2_0_I_197.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_37 (
	.din0(ddr4_1_dc_rdata[263]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[24]),
	.din4(rd_axi_data[263]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_268_reti)
);
defparam un1_rd_axi_data_2_0_I_37.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_2_0_I_5 (
	.din0(ddr4_1_dc_rdata[257]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[18]),
	.din4(rd_axi_data[257]),
	.din5(GND),
	.dout(un1_rd_axi_data_2_0_N_296_reti)
);
defparam un1_rd_axi_data_2_0_I_5.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_301 (
	.din0(ddr4_1_dc_rdata[132]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_dataoi[29]),
	.din4(rd_axi_data[132]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_37_reti)
);
defparam un1_rd_axi_data_1_0_I_301.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_285 (
	.din0(ddr4_1_dc_rdata[141]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datao_0i[22]),
	.din4(rd_axi_data[141]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_51_reti)
);
defparam un1_rd_axi_data_1_0_I_285.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_269 (
	.din0(ddr4_1_dc_rdata[144]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datai[144]),
	.din4(rd_axi_data[144]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_65_reti)
);
defparam un1_rd_axi_data_1_0_I_269.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_197 (
	.din0(ddr4_1_dc_rdata[138]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datao_0i[19]),
	.din4(rd_axi_data[138]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_128_reti)
);
defparam un1_rd_axi_data_1_0_I_197.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_37 (
	.din0(ddr4_1_dc_rdata[135]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datao_0i[33]),
	.din4(rd_axi_data[135]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_268_reti)
);
defparam un1_rd_axi_data_1_0_I_37.lut_function=64'h40BF7F8040BF7F80;
  LUT6 un1_rd_axi_data_1_0_I_5 (
	.din0(ddr4_1_dc_rdata[129]),
	.din1(ddr4_1_dc_rready),
	.din2(ddr4_1_dc_rvalid),
	.din3(exp_axi_datao_0i[26]),
	.din4(rd_axi_data[129]),
	.din5(GND),
	.dout(un1_rd_axi_data_1_0_N_296_reti)
);
defparam un1_rd_axi_data_1_0_I_5.lut_function=64'h40BF7F8040BF7F80;
  LUT6 \axi_if.arid36_0_0_0_0  (
	.din0(N_183),
	.din1(rd_state[0]),
	.din2(rd_state_mod[0]),
	.din3(arid36keep_0),
	.din4(pipe_rstn_0),
	.din5(GND),
	.dout(arid36)
);
defparam \axi_if.arid36_0_0_0_0 .lut_function=64'hDF55FF55DF55FF55;
// @26:89
  LUT4 ddr4_1_dc_rlast_i (
	.din0(ddr4_1_dc_rlast),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(ddr4_1_dc_rlast_i_Z)
);
defparam ddr4_1_dc_rlast_i.lut_function=16'h5555;
// @26:142
  LUT4 rd_state_mod_i_0_ (
	.din0(rd_state_mod[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(rd_state_mod_i[0])
);
defparam rd_state_mod_i_0_.lut_function=16'h5555;
// @26:112
  LUT4 data_error_18_f0_i_a2_0_0_reto_i_0_ (
	.din0(data_error_18_f0_i_a2_0_0_reto[0]),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(data_error_18_f0_i_a2_0_0_reto_i[0])
);
defparam data_error_18_f0_i_a2_0_0_reto_i_0_.lut_function=16'h5555;
// @26:142
  LUT4 ddr4_1_dc_arready_i (
	.din0(ddr4_1_dc_arready),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(ddr4_1_dc_arready_i_Z)
);
defparam ddr4_1_dc_arready_i.lut_function=16'h5555;
// @26:142
  DFFER axi_if_arid_0_ (
	.q(ddr4_1_dc_arid[0]),
	.d(arid_s[0]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_0_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_1_ (
	.q(ddr4_1_dc_arid[1]),
	.d(arid_s[1]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_1_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_2_ (
	.q(ddr4_1_dc_arid[2]),
	.d(arid_s[2]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_2_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_3_ (
	.q(ddr4_1_dc_arid[3]),
	.d(arid_s[3]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_3_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_4_ (
	.q(ddr4_1_dc_arid[4]),
	.d(arid_s[4]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_4_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_5_ (
	.q(ddr4_1_dc_arid[5]),
	.d(arid_s[5]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_5_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_6_ (
	.q(ddr4_1_dc_arid[6]),
	.d(arid_s[6]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_6_.sr_assertion="clocked";
// @26:142
  DFFER axi_if_arid_7_ (
	.q(ddr4_1_dc_arid[7]),
	.d(arid_s[7]),
	.ck(ddr4_1_clk),
	.rn(arid11_0_a2_0_a2_0_a2_0_a2_iso),
	.ce(N_183_i_0)
);
defparam axi_if_arid_7_.sr_assertion="clocked";
// @26:89
  DFFC gen_new_value (
	.q(gen_new_value_Z),
	.d(gen_new_valuec_Z),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_rlast_i_Z)
);
// @26:112
  DFFC new_data_read_d (
	.q(new_data_read_d_Z),
	.d(ddr4_1_dc_rready),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_rvalid)
);
  DFF rvalid_d_1 (
	.q(rvalid_d_1_Z),
	.d(ddr4_1_dc_rvalid),
	.ck(ddr4_1_clk)
);
  DFF rlast_d_1 (
	.q(rlast_d_1_Z),
	.d(ddr4_1_dc_rlast),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_17 (
	.q(un1_rd_axi_data_2_0_N_65),
	.d(un1_rd_axi_data_2_0_N_65_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_16 (
	.q(un1_rd_axi_data_1_0_N_65),
	.d(un1_rd_axi_data_1_0_N_65_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_15 (
	.q(un1_rd_axi_data_3_0_N_65),
	.d(un1_rd_axi_data_3_0_N_65_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_14 (
	.q(un1_rd_axi_data_1_0_N_51),
	.d(un1_rd_axi_data_1_0_N_51_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_13 (
	.q(un1_rd_axi_data_1_0_N_128),
	.d(un1_rd_axi_data_1_0_N_128_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_12 (
	.q(un1_rd_axi_data_3_0_N_51),
	.d(un1_rd_axi_data_3_0_N_51_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_11 (
	.q(un1_rd_axi_data_2_0_N_51),
	.d(un1_rd_axi_data_2_0_N_51_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_10 (
	.q(un1_rd_axi_data_1_0_N_268),
	.d(un1_rd_axi_data_1_0_N_268_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_9 (
	.q(un1_rd_axi_data_3_0_N_128),
	.d(un1_rd_axi_data_3_0_N_128_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_8 (
	.q(un1_rd_axi_data_2_0_N_128),
	.d(un1_rd_axi_data_2_0_N_128_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_7 (
	.q(un1_rd_axi_data_3_0_N_37),
	.d(un1_rd_axi_data_3_0_N_37_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_6 (
	.q(un1_rd_axi_data_2_0_N_268),
	.d(un1_rd_axi_data_2_0_N_268_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_5 (
	.q(un1_rd_axi_data_3_0_N_268),
	.d(un1_rd_axi_data_3_0_N_268_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_4 (
	.q(un1_rd_axi_data_1_0_N_296),
	.d(un1_rd_axi_data_1_0_N_296_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_3 (
	.q(un1_rd_axi_data_2_0_N_37),
	.d(un1_rd_axi_data_2_0_N_37_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_2 (
	.q(un1_rd_axi_data_1_0_N_37),
	.d(un1_rd_axi_data_1_0_N_37_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret_1 (
	.q(un1_rd_axi_data_2_0_N_296),
	.d(un1_rd_axi_data_2_0_N_296_reti),
	.ck(ddr4_1_clk)
);
// @26:89
  DFF rd_axi_data_ret (
	.q(un1_rd_axi_data_3_0_N_296),
	.d(un1_rd_axi_data_3_0_N_296_reti),
	.ck(ddr4_1_clk)
);
// @26:112
  DFF data_error_mod_ret_3 (
	.q(data_error_mod_ret_3_Z),
	.d(N_5062),
	.ck(ddr4_1_clk)
);
// @26:112
  DFF data_error_mod_ret_2 (
	.q(data_error_mod_ret_2_Z),
	.d(N_5061),
	.ck(ddr4_1_clk)
);
// @26:112
  DFF data_error_mod_ret_1 (
	.q(data_error_mod_ret_1_Z),
	.d(N_5060),
	.ck(ddr4_1_clk)
);
// @26:112
  DFF data_error_mod_ret (
	.q(data_error_mod_ret_Z),
	.d(N_5059),
	.ck(ddr4_1_clk)
);
// @26:142
  DFF un1_axi_if_arid36_mod_0_ (
	.q(arid36_mod_0[0]),
	.d(N_7237_i_0),
	.ck(ddr4_1_clk)
);
// @26:142
  DFF rd_state_mod_0_ (
	.q(rd_state_mod[0]),
	.d(N_26_m_iv_i_0),
	.ck(ddr4_1_clk)
);
// @26:184
  DFF rvalid_d (
	.q(rvalid_d_Z),
	.d(ddr4_1_dc_rvalid),
	.ck(ddr4_1_clk)
);
// @26:184
  DFF rlast_d (
	.q(rlast_d_Z),
	.d(ddr4_1_dc_rlast),
	.ck(ddr4_1_clk)
);
// @26:142
  DFFE \axi_if.arvalid  (
	.q(ddr4_1_dc_arvalid),
	.d(N_618),
	.ck(ddr4_1_clk),
	.ce(un1_i_reset_n_0_0_0_0_Z)
);
// @26:142
  DFFE axi_if_araddr_1_10_ (
	.q(ddr4_1_dc_araddr[10]),
	.d(fifo_data_out_dci[4]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_9_ (
	.q(ddr4_1_dc_araddr[9]),
	.d(fifo_data_out_dci[3]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_8_ (
	.q(ddr4_1_dc_araddr[8]),
	.d(fifo_data_out_dci[2]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_7_ (
	.q(ddr4_1_dc_araddr[7]),
	.d(fifo_data_out_dci[1]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_6_ (
	.q(ddr4_1_dc_araddr[6]),
	.d(fifo_data_out_dci[0]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_25_ (
	.q(ddr4_1_dc_araddr[25]),
	.d(fifo_data_out_dci[19]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_24_ (
	.q(ddr4_1_dc_araddr[24]),
	.d(fifo_data_out_dci[18]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_23_ (
	.q(ddr4_1_dc_araddr[23]),
	.d(fifo_data_out_dci[17]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_22_ (
	.q(ddr4_1_dc_araddr[22]),
	.d(fifo_data_out_dci[16]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_21_ (
	.q(ddr4_1_dc_araddr[21]),
	.d(fifo_data_out_dci[15]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_20_ (
	.q(ddr4_1_dc_araddr[20]),
	.d(fifo_data_out_dci[14]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_19_ (
	.q(ddr4_1_dc_araddr[19]),
	.d(fifo_data_out_dci[13]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_18_ (
	.q(ddr4_1_dc_araddr[18]),
	.d(fifo_data_out_dci[12]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_17_ (
	.q(ddr4_1_dc_araddr[17]),
	.d(fifo_data_out_dci[11]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_16_ (
	.q(ddr4_1_dc_araddr[16]),
	.d(fifo_data_out_dci[10]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_15_ (
	.q(ddr4_1_dc_araddr[15]),
	.d(fifo_data_out_dci[9]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_14_ (
	.q(ddr4_1_dc_araddr[14]),
	.d(fifo_data_out_dci[8]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_13_ (
	.q(ddr4_1_dc_araddr[13]),
	.d(fifo_data_out_dci[7]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_12_ (
	.q(ddr4_1_dc_araddr[12]),
	.d(fifo_data_out_dci[6]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_11_ (
	.q(ddr4_1_dc_araddr[11]),
	.d(fifo_data_out_dci[5]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_7_ (
	.q(ddr4_1_dc_arlen[7]),
	.d(fifo_data_out_dci[40]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_6_ (
	.q(ddr4_1_dc_arlen[6]),
	.d(fifo_data_out_dci[39]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_5_ (
	.q(ddr4_1_dc_arlen[5]),
	.d(fifo_data_out_dci[38]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_4_ (
	.q(ddr4_1_dc_arlen[4]),
	.d(fifo_data_out_dci[37]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_3_ (
	.q(ddr4_1_dc_arlen[3]),
	.d(fifo_data_out_dci[36]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_2_ (
	.q(ddr4_1_dc_arlen[2]),
	.d(fifo_data_out_dci[35]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_1_ (
	.q(ddr4_1_dc_arlen[1]),
	.d(fifo_data_out_dci[34]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_arlen_0_ (
	.q(ddr4_1_dc_arlen[0]),
	.d(fifo_data_out_dci[33]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_32_ (
	.q(ddr4_1_dc_araddr[32]),
	.d(fifo_data_out_dci[26]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_31_ (
	.q(ddr4_1_dc_araddr[31]),
	.d(fifo_data_out_dci[25]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_30_ (
	.q(ddr4_1_dc_araddr[30]),
	.d(fifo_data_out_dci[24]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_29_ (
	.q(ddr4_1_dc_araddr[29]),
	.d(fifo_data_out_dci[23]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_28_ (
	.q(ddr4_1_dc_araddr[28]),
	.d(fifo_data_out_dci[22]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_27_ (
	.q(ddr4_1_dc_araddr[27]),
	.d(fifo_data_out_dci[21]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:142
  DFFE axi_if_araddr_1_26_ (
	.q(ddr4_1_dc_araddr[26]),
	.d(fifo_data_out_dci[20]),
	.ck(ddr4_1_clk),
	.ce(N_618)
);
// @26:89
  DFFE rd_axi_data_6_ (
	.q(rd_axi_data[6]),
	.d(ddr4_1_dc_rdata[6]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_5_ (
	.q(rd_axi_data[5]),
	.d(ddr4_1_dc_rdata[5]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_4_ (
	.q(rd_axi_data[4]),
	.d(ddr4_1_dc_rdata[4]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_3_ (
	.q(rd_axi_data[3]),
	.d(ddr4_1_dc_rdata[3]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_2_ (
	.q(rd_axi_data[2]),
	.d(ddr4_1_dc_rdata[2]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_1_ (
	.q(rd_axi_data[1]),
	.d(ddr4_1_dc_rdata[1]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_0_ (
	.q(rd_axi_data[0]),
	.d(ddr4_1_dc_rdata[0]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_7_ (
	.q(rid[7]),
	.d(ddr4_1_dc_rid[7]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_6_ (
	.q(rid[6]),
	.d(ddr4_1_dc_rid[6]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_5_ (
	.q(rid[5]),
	.d(ddr4_1_dc_rid[5]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_4_ (
	.q(rid[4]),
	.d(ddr4_1_dc_rid[4]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_3_ (
	.q(rid[3]),
	.d(ddr4_1_dc_rid[3]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_2_ (
	.q(rid[2]),
	.d(ddr4_1_dc_rid[2]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_1_ (
	.q(rid[1]),
	.d(ddr4_1_dc_rid[1]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rid_0_ (
	.q(rid[0]),
	.d(ddr4_1_dc_rid[0]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_21_ (
	.q(rd_axi_data[21]),
	.d(ddr4_1_dc_rdata[21]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_20_ (
	.q(rd_axi_data[20]),
	.d(ddr4_1_dc_rdata[20]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_19_ (
	.q(rd_axi_data[19]),
	.d(ddr4_1_dc_rdata[19]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_18_ (
	.q(rd_axi_data[18]),
	.d(ddr4_1_dc_rdata[18]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_17_ (
	.q(rd_axi_data[17]),
	.d(ddr4_1_dc_rdata[17]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_16_ (
	.q(rd_axi_data[16]),
	.d(ddr4_1_dc_rdata[16]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_15_ (
	.q(rd_axi_data[15]),
	.d(ddr4_1_dc_rdata[15]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_14_ (
	.q(rd_axi_data[14]),
	.d(ddr4_1_dc_rdata[14]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_13_ (
	.q(rd_axi_data[13]),
	.d(ddr4_1_dc_rdata[13]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_12_ (
	.q(rd_axi_data[12]),
	.d(ddr4_1_dc_rdata[12]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_11_ (
	.q(rd_axi_data[11]),
	.d(ddr4_1_dc_rdata[11]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_10_ (
	.q(rd_axi_data[10]),
	.d(ddr4_1_dc_rdata[10]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_9_ (
	.q(rd_axi_data[9]),
	.d(ddr4_1_dc_rdata[9]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_8_ (
	.q(rd_axi_data[8]),
	.d(ddr4_1_dc_rdata[8]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_7_ (
	.q(rd_axi_data[7]),
	.d(ddr4_1_dc_rdata[7]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_36_ (
	.q(rd_axi_data[36]),
	.d(ddr4_1_dc_rdata[36]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_35_ (
	.q(rd_axi_data[35]),
	.d(ddr4_1_dc_rdata[35]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_34_ (
	.q(rd_axi_data[34]),
	.d(ddr4_1_dc_rdata[34]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_33_ (
	.q(rd_axi_data[33]),
	.d(ddr4_1_dc_rdata[33]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_32_ (
	.q(rd_axi_data[32]),
	.d(ddr4_1_dc_rdata[32]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_31_ (
	.q(rd_axi_data[31]),
	.d(ddr4_1_dc_rdata[31]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_30_ (
	.q(rd_axi_data[30]),
	.d(ddr4_1_dc_rdata[30]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_29_ (
	.q(rd_axi_data[29]),
	.d(ddr4_1_dc_rdata[29]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_28_ (
	.q(rd_axi_data[28]),
	.d(ddr4_1_dc_rdata[28]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_27_ (
	.q(rd_axi_data[27]),
	.d(ddr4_1_dc_rdata[27]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_26_ (
	.q(rd_axi_data[26]),
	.d(ddr4_1_dc_rdata[26]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_25_ (
	.q(rd_axi_data[25]),
	.d(ddr4_1_dc_rdata[25]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_24_ (
	.q(rd_axi_data[24]),
	.d(ddr4_1_dc_rdata[24]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_23_ (
	.q(rd_axi_data[23]),
	.d(ddr4_1_dc_rdata[23]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_22_ (
	.q(rd_axi_data[22]),
	.d(ddr4_1_dc_rdata[22]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_51_ (
	.q(rd_axi_data[51]),
	.d(ddr4_1_dc_rdata[51]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_50_ (
	.q(rd_axi_data[50]),
	.d(ddr4_1_dc_rdata[50]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_49_ (
	.q(rd_axi_data[49]),
	.d(ddr4_1_dc_rdata[49]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_48_ (
	.q(rd_axi_data[48]),
	.d(ddr4_1_dc_rdata[48]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_47_ (
	.q(rd_axi_data[47]),
	.d(ddr4_1_dc_rdata[47]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_46_ (
	.q(rd_axi_data[46]),
	.d(ddr4_1_dc_rdata[46]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_45_ (
	.q(rd_axi_data[45]),
	.d(ddr4_1_dc_rdata[45]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_44_ (
	.q(rd_axi_data[44]),
	.d(ddr4_1_dc_rdata[44]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_43_ (
	.q(rd_axi_data[43]),
	.d(ddr4_1_dc_rdata[43]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_42_ (
	.q(rd_axi_data[42]),
	.d(ddr4_1_dc_rdata[42]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_41_ (
	.q(rd_axi_data[41]),
	.d(ddr4_1_dc_rdata[41]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_40_ (
	.q(rd_axi_data[40]),
	.d(ddr4_1_dc_rdata[40]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_39_ (
	.q(rd_axi_data[39]),
	.d(ddr4_1_dc_rdata[39]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_38_ (
	.q(rd_axi_data[38]),
	.d(ddr4_1_dc_rdata[38]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_37_ (
	.q(rd_axi_data[37]),
	.d(ddr4_1_dc_rdata[37]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_66_ (
	.q(rd_axi_data[66]),
	.d(ddr4_1_dc_rdata[66]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_65_ (
	.q(rd_axi_data[65]),
	.d(ddr4_1_dc_rdata[65]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_64_ (
	.q(rd_axi_data[64]),
	.d(ddr4_1_dc_rdata[64]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_63_ (
	.q(rd_axi_data[63]),
	.d(ddr4_1_dc_rdata[63]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_62_ (
	.q(rd_axi_data[62]),
	.d(ddr4_1_dc_rdata[62]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_61_ (
	.q(rd_axi_data[61]),
	.d(ddr4_1_dc_rdata[61]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_60_ (
	.q(rd_axi_data[60]),
	.d(ddr4_1_dc_rdata[60]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_59_ (
	.q(rd_axi_data[59]),
	.d(ddr4_1_dc_rdata[59]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_58_ (
	.q(rd_axi_data[58]),
	.d(ddr4_1_dc_rdata[58]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_57_ (
	.q(rd_axi_data[57]),
	.d(ddr4_1_dc_rdata[57]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_56_ (
	.q(rd_axi_data[56]),
	.d(ddr4_1_dc_rdata[56]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_55_ (
	.q(rd_axi_data[55]),
	.d(ddr4_1_dc_rdata[55]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_54_ (
	.q(rd_axi_data[54]),
	.d(ddr4_1_dc_rdata[54]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_53_ (
	.q(rd_axi_data[53]),
	.d(ddr4_1_dc_rdata[53]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_52_ (
	.q(rd_axi_data[52]),
	.d(ddr4_1_dc_rdata[52]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_81_ (
	.q(rd_axi_data[81]),
	.d(ddr4_1_dc_rdata[81]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_80_ (
	.q(rd_axi_data[80]),
	.d(ddr4_1_dc_rdata[80]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_79_ (
	.q(rd_axi_data[79]),
	.d(ddr4_1_dc_rdata[79]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_78_ (
	.q(rd_axi_data[78]),
	.d(ddr4_1_dc_rdata[78]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_77_ (
	.q(rd_axi_data[77]),
	.d(ddr4_1_dc_rdata[77]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_76_ (
	.q(rd_axi_data[76]),
	.d(ddr4_1_dc_rdata[76]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_75_ (
	.q(rd_axi_data[75]),
	.d(ddr4_1_dc_rdata[75]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_74_ (
	.q(rd_axi_data[74]),
	.d(ddr4_1_dc_rdata[74]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_73_ (
	.q(rd_axi_data[73]),
	.d(ddr4_1_dc_rdata[73]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_72_ (
	.q(rd_axi_data[72]),
	.d(ddr4_1_dc_rdata[72]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_71_ (
	.q(rd_axi_data[71]),
	.d(ddr4_1_dc_rdata[71]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_70_ (
	.q(rd_axi_data[70]),
	.d(ddr4_1_dc_rdata[70]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_69_ (
	.q(rd_axi_data[69]),
	.d(ddr4_1_dc_rdata[69]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_68_ (
	.q(rd_axi_data[68]),
	.d(ddr4_1_dc_rdata[68]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_67_ (
	.q(rd_axi_data[67]),
	.d(ddr4_1_dc_rdata[67]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_96_ (
	.q(rd_axi_data[96]),
	.d(ddr4_1_dc_rdata[96]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_95_ (
	.q(rd_axi_data[95]),
	.d(ddr4_1_dc_rdata[95]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_94_ (
	.q(rd_axi_data[94]),
	.d(ddr4_1_dc_rdata[94]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_93_ (
	.q(rd_axi_data[93]),
	.d(ddr4_1_dc_rdata[93]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_92_ (
	.q(rd_axi_data[92]),
	.d(ddr4_1_dc_rdata[92]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_91_ (
	.q(rd_axi_data[91]),
	.d(ddr4_1_dc_rdata[91]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_90_ (
	.q(rd_axi_data[90]),
	.d(ddr4_1_dc_rdata[90]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_89_ (
	.q(rd_axi_data[89]),
	.d(ddr4_1_dc_rdata[89]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_88_ (
	.q(rd_axi_data[88]),
	.d(ddr4_1_dc_rdata[88]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_87_ (
	.q(rd_axi_data[87]),
	.d(ddr4_1_dc_rdata[87]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_86_ (
	.q(rd_axi_data[86]),
	.d(ddr4_1_dc_rdata[86]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_85_ (
	.q(rd_axi_data[85]),
	.d(ddr4_1_dc_rdata[85]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_84_ (
	.q(rd_axi_data[84]),
	.d(ddr4_1_dc_rdata[84]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_83_ (
	.q(rd_axi_data[83]),
	.d(ddr4_1_dc_rdata[83]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_82_ (
	.q(rd_axi_data[82]),
	.d(ddr4_1_dc_rdata[82]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_111_ (
	.q(rd_axi_data[111]),
	.d(ddr4_1_dc_rdata[111]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_110_ (
	.q(rd_axi_data[110]),
	.d(ddr4_1_dc_rdata[110]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_109_ (
	.q(rd_axi_data[109]),
	.d(ddr4_1_dc_rdata[109]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_108_ (
	.q(rd_axi_data[108]),
	.d(ddr4_1_dc_rdata[108]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_107_ (
	.q(rd_axi_data[107]),
	.d(ddr4_1_dc_rdata[107]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_106_ (
	.q(rd_axi_data[106]),
	.d(ddr4_1_dc_rdata[106]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_105_ (
	.q(rd_axi_data[105]),
	.d(ddr4_1_dc_rdata[105]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_104_ (
	.q(rd_axi_data[104]),
	.d(ddr4_1_dc_rdata[104]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_103_ (
	.q(rd_axi_data[103]),
	.d(ddr4_1_dc_rdata[103]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_102_ (
	.q(rd_axi_data[102]),
	.d(ddr4_1_dc_rdata[102]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_101_ (
	.q(rd_axi_data[101]),
	.d(ddr4_1_dc_rdata[101]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_100_ (
	.q(rd_axi_data[100]),
	.d(ddr4_1_dc_rdata[100]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_99_ (
	.q(rd_axi_data[99]),
	.d(ddr4_1_dc_rdata[99]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_98_ (
	.q(rd_axi_data[98]),
	.d(ddr4_1_dc_rdata[98]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_97_ (
	.q(rd_axi_data[97]),
	.d(ddr4_1_dc_rdata[97]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_126_ (
	.q(rd_axi_data[126]),
	.d(ddr4_1_dc_rdata[126]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_125_ (
	.q(rd_axi_data[125]),
	.d(ddr4_1_dc_rdata[125]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_124_ (
	.q(rd_axi_data[124]),
	.d(ddr4_1_dc_rdata[124]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_123_ (
	.q(rd_axi_data[123]),
	.d(ddr4_1_dc_rdata[123]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_122_ (
	.q(rd_axi_data[122]),
	.d(ddr4_1_dc_rdata[122]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_121_ (
	.q(rd_axi_data[121]),
	.d(ddr4_1_dc_rdata[121]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_120_ (
	.q(rd_axi_data[120]),
	.d(ddr4_1_dc_rdata[120]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_119_ (
	.q(rd_axi_data[119]),
	.d(ddr4_1_dc_rdata[119]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_118_ (
	.q(rd_axi_data[118]),
	.d(ddr4_1_dc_rdata[118]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_117_ (
	.q(rd_axi_data[117]),
	.d(ddr4_1_dc_rdata[117]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_116_ (
	.q(rd_axi_data[116]),
	.d(ddr4_1_dc_rdata[116]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_115_ (
	.q(rd_axi_data[115]),
	.d(ddr4_1_dc_rdata[115]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_114_ (
	.q(rd_axi_data[114]),
	.d(ddr4_1_dc_rdata[114]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_113_ (
	.q(rd_axi_data[113]),
	.d(ddr4_1_dc_rdata[113]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_112_ (
	.q(rd_axi_data[112]),
	.d(ddr4_1_dc_rdata[112]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_141_ (
	.q(rd_axi_data[141]),
	.d(ddr4_1_dc_rdata_0[141]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_140_ (
	.q(rd_axi_data[140]),
	.d(ddr4_1_dc_rdata[140]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_139_ (
	.q(rd_axi_data[139]),
	.d(ddr4_1_dc_rdata[139]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_138_ (
	.q(rd_axi_data[138]),
	.d(ddr4_1_dc_rdata_0[138]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_137_ (
	.q(rd_axi_data[137]),
	.d(ddr4_1_dc_rdata[137]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_136_ (
	.q(rd_axi_data[136]),
	.d(ddr4_1_dc_rdata[136]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_135_ (
	.q(rd_axi_data[135]),
	.d(ddr4_1_dc_rdata_0[135]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_134_ (
	.q(rd_axi_data[134]),
	.d(ddr4_1_dc_rdata[134]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_133_ (
	.q(rd_axi_data[133]),
	.d(ddr4_1_dc_rdata[133]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_132_ (
	.q(rd_axi_data[132]),
	.d(ddr4_1_dc_rdata_0[132]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_131_ (
	.q(rd_axi_data[131]),
	.d(ddr4_1_dc_rdata[131]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_130_ (
	.q(rd_axi_data[130]),
	.d(ddr4_1_dc_rdata[130]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_129_ (
	.q(rd_axi_data[129]),
	.d(ddr4_1_dc_rdata_0[129]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_128_ (
	.q(rd_axi_data[128]),
	.d(ddr4_1_dc_rdata[128]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_127_ (
	.q(rd_axi_data[127]),
	.d(ddr4_1_dc_rdata[127]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_156_ (
	.q(rd_axi_data[156]),
	.d(ddr4_1_dc_rdata[156]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_155_ (
	.q(rd_axi_data[155]),
	.d(ddr4_1_dc_rdata[155]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_154_ (
	.q(rd_axi_data[154]),
	.d(ddr4_1_dc_rdata[154]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_153_ (
	.q(rd_axi_data[153]),
	.d(ddr4_1_dc_rdata[153]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_152_ (
	.q(rd_axi_data[152]),
	.d(ddr4_1_dc_rdata[152]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_151_ (
	.q(rd_axi_data[151]),
	.d(ddr4_1_dc_rdata[151]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_150_ (
	.q(rd_axi_data[150]),
	.d(ddr4_1_dc_rdata[150]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_149_ (
	.q(rd_axi_data[149]),
	.d(ddr4_1_dc_rdata[149]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_148_ (
	.q(rd_axi_data[148]),
	.d(ddr4_1_dc_rdata[148]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_147_ (
	.q(rd_axi_data[147]),
	.d(ddr4_1_dc_rdata[147]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_146_ (
	.q(rd_axi_data[146]),
	.d(ddr4_1_dc_rdata[146]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_145_ (
	.q(rd_axi_data[145]),
	.d(ddr4_1_dc_rdata[145]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_144_ (
	.q(rd_axi_data[144]),
	.d(ddr4_1_dc_rdata_0[144]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_143_ (
	.q(rd_axi_data[143]),
	.d(ddr4_1_dc_rdata[143]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_142_ (
	.q(rd_axi_data[142]),
	.d(ddr4_1_dc_rdata[142]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_171_ (
	.q(rd_axi_data[171]),
	.d(ddr4_1_dc_rdata[171]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_170_ (
	.q(rd_axi_data[170]),
	.d(ddr4_1_dc_rdata[170]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_169_ (
	.q(rd_axi_data[169]),
	.d(ddr4_1_dc_rdata[169]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_168_ (
	.q(rd_axi_data[168]),
	.d(ddr4_1_dc_rdata[168]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_167_ (
	.q(rd_axi_data[167]),
	.d(ddr4_1_dc_rdata[167]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_166_ (
	.q(rd_axi_data[166]),
	.d(ddr4_1_dc_rdata[166]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_165_ (
	.q(rd_axi_data[165]),
	.d(ddr4_1_dc_rdata[165]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_164_ (
	.q(rd_axi_data[164]),
	.d(ddr4_1_dc_rdata[164]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_163_ (
	.q(rd_axi_data[163]),
	.d(ddr4_1_dc_rdata[163]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_162_ (
	.q(rd_axi_data[162]),
	.d(ddr4_1_dc_rdata[162]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_161_ (
	.q(rd_axi_data[161]),
	.d(ddr4_1_dc_rdata[161]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_160_ (
	.q(rd_axi_data[160]),
	.d(ddr4_1_dc_rdata[160]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_159_ (
	.q(rd_axi_data[159]),
	.d(ddr4_1_dc_rdata[159]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_158_ (
	.q(rd_axi_data[158]),
	.d(ddr4_1_dc_rdata[158]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_157_ (
	.q(rd_axi_data[157]),
	.d(ddr4_1_dc_rdata[157]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_186_ (
	.q(rd_axi_data[186]),
	.d(ddr4_1_dc_rdata[186]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_185_ (
	.q(rd_axi_data[185]),
	.d(ddr4_1_dc_rdata[185]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_184_ (
	.q(rd_axi_data[184]),
	.d(ddr4_1_dc_rdata[184]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_183_ (
	.q(rd_axi_data[183]),
	.d(ddr4_1_dc_rdata[183]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_182_ (
	.q(rd_axi_data[182]),
	.d(ddr4_1_dc_rdata[182]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_181_ (
	.q(rd_axi_data[181]),
	.d(ddr4_1_dc_rdata[181]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_180_ (
	.q(rd_axi_data[180]),
	.d(ddr4_1_dc_rdata[180]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_179_ (
	.q(rd_axi_data[179]),
	.d(ddr4_1_dc_rdata[179]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_178_ (
	.q(rd_axi_data[178]),
	.d(ddr4_1_dc_rdata[178]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_177_ (
	.q(rd_axi_data[177]),
	.d(ddr4_1_dc_rdata[177]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_176_ (
	.q(rd_axi_data[176]),
	.d(ddr4_1_dc_rdata[176]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_175_ (
	.q(rd_axi_data[175]),
	.d(ddr4_1_dc_rdata[175]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_174_ (
	.q(rd_axi_data[174]),
	.d(ddr4_1_dc_rdata[174]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_173_ (
	.q(rd_axi_data[173]),
	.d(ddr4_1_dc_rdata[173]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_172_ (
	.q(rd_axi_data[172]),
	.d(ddr4_1_dc_rdata[172]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_201_ (
	.q(rd_axi_data[201]),
	.d(ddr4_1_dc_rdata[201]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_200_ (
	.q(rd_axi_data[200]),
	.d(ddr4_1_dc_rdata[200]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_199_ (
	.q(rd_axi_data[199]),
	.d(ddr4_1_dc_rdata[199]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_198_ (
	.q(rd_axi_data[198]),
	.d(ddr4_1_dc_rdata[198]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_197_ (
	.q(rd_axi_data[197]),
	.d(ddr4_1_dc_rdata[197]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_196_ (
	.q(rd_axi_data[196]),
	.d(ddr4_1_dc_rdata[196]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_195_ (
	.q(rd_axi_data[195]),
	.d(ddr4_1_dc_rdata[195]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_194_ (
	.q(rd_axi_data[194]),
	.d(ddr4_1_dc_rdata[194]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_193_ (
	.q(rd_axi_data[193]),
	.d(ddr4_1_dc_rdata[193]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_192_ (
	.q(rd_axi_data[192]),
	.d(ddr4_1_dc_rdata[192]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_191_ (
	.q(rd_axi_data[191]),
	.d(ddr4_1_dc_rdata[191]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_190_ (
	.q(rd_axi_data[190]),
	.d(ddr4_1_dc_rdata[190]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_189_ (
	.q(rd_axi_data[189]),
	.d(ddr4_1_dc_rdata[189]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_188_ (
	.q(rd_axi_data[188]),
	.d(ddr4_1_dc_rdata[188]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_187_ (
	.q(rd_axi_data[187]),
	.d(ddr4_1_dc_rdata[187]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_216_ (
	.q(rd_axi_data[216]),
	.d(ddr4_1_dc_rdata[216]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_215_ (
	.q(rd_axi_data[215]),
	.d(ddr4_1_dc_rdata[215]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_214_ (
	.q(rd_axi_data[214]),
	.d(ddr4_1_dc_rdata[214]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_213_ (
	.q(rd_axi_data[213]),
	.d(ddr4_1_dc_rdata[213]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_212_ (
	.q(rd_axi_data[212]),
	.d(ddr4_1_dc_rdata[212]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_211_ (
	.q(rd_axi_data[211]),
	.d(ddr4_1_dc_rdata[211]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_210_ (
	.q(rd_axi_data[210]),
	.d(ddr4_1_dc_rdata[210]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_209_ (
	.q(rd_axi_data[209]),
	.d(ddr4_1_dc_rdata[209]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_208_ (
	.q(rd_axi_data[208]),
	.d(ddr4_1_dc_rdata[208]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_207_ (
	.q(rd_axi_data[207]),
	.d(ddr4_1_dc_rdata[207]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_206_ (
	.q(rd_axi_data[206]),
	.d(ddr4_1_dc_rdata[206]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_205_ (
	.q(rd_axi_data[205]),
	.d(ddr4_1_dc_rdata[205]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_204_ (
	.q(rd_axi_data[204]),
	.d(ddr4_1_dc_rdata[204]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_203_ (
	.q(rd_axi_data[203]),
	.d(ddr4_1_dc_rdata[203]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_202_ (
	.q(rd_axi_data[202]),
	.d(ddr4_1_dc_rdata[202]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_231_ (
	.q(rd_axi_data[231]),
	.d(ddr4_1_dc_rdata[231]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_230_ (
	.q(rd_axi_data[230]),
	.d(ddr4_1_dc_rdata[230]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_229_ (
	.q(rd_axi_data[229]),
	.d(ddr4_1_dc_rdata[229]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_228_ (
	.q(rd_axi_data[228]),
	.d(ddr4_1_dc_rdata[228]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_227_ (
	.q(rd_axi_data[227]),
	.d(ddr4_1_dc_rdata[227]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_226_ (
	.q(rd_axi_data[226]),
	.d(ddr4_1_dc_rdata[226]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_225_ (
	.q(rd_axi_data[225]),
	.d(ddr4_1_dc_rdata[225]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_224_ (
	.q(rd_axi_data[224]),
	.d(ddr4_1_dc_rdata[224]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_223_ (
	.q(rd_axi_data[223]),
	.d(ddr4_1_dc_rdata[223]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_222_ (
	.q(rd_axi_data[222]),
	.d(ddr4_1_dc_rdata[222]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_221_ (
	.q(rd_axi_data[221]),
	.d(ddr4_1_dc_rdata[221]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_220_ (
	.q(rd_axi_data[220]),
	.d(ddr4_1_dc_rdata[220]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_219_ (
	.q(rd_axi_data[219]),
	.d(ddr4_1_dc_rdata[219]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_218_ (
	.q(rd_axi_data[218]),
	.d(ddr4_1_dc_rdata[218]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_217_ (
	.q(rd_axi_data[217]),
	.d(ddr4_1_dc_rdata[217]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_246_ (
	.q(rd_axi_data[246]),
	.d(ddr4_1_dc_rdata[246]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_245_ (
	.q(rd_axi_data[245]),
	.d(ddr4_1_dc_rdata[245]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_244_ (
	.q(rd_axi_data[244]),
	.d(ddr4_1_dc_rdata[244]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_243_ (
	.q(rd_axi_data[243]),
	.d(ddr4_1_dc_rdata[243]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_242_ (
	.q(rd_axi_data[242]),
	.d(ddr4_1_dc_rdata[242]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_241_ (
	.q(rd_axi_data[241]),
	.d(ddr4_1_dc_rdata[241]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_240_ (
	.q(rd_axi_data[240]),
	.d(ddr4_1_dc_rdata[240]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_239_ (
	.q(rd_axi_data[239]),
	.d(ddr4_1_dc_rdata[239]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_238_ (
	.q(rd_axi_data[238]),
	.d(ddr4_1_dc_rdata[238]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_237_ (
	.q(rd_axi_data[237]),
	.d(ddr4_1_dc_rdata[237]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_236_ (
	.q(rd_axi_data[236]),
	.d(ddr4_1_dc_rdata[236]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_235_ (
	.q(rd_axi_data[235]),
	.d(ddr4_1_dc_rdata[235]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_234_ (
	.q(rd_axi_data[234]),
	.d(ddr4_1_dc_rdata[234]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_233_ (
	.q(rd_axi_data[233]),
	.d(ddr4_1_dc_rdata[233]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_232_ (
	.q(rd_axi_data[232]),
	.d(ddr4_1_dc_rdata[232]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_261_ (
	.q(rd_axi_data[261]),
	.d(ddr4_1_dc_rdata[261]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_260_ (
	.q(rd_axi_data[260]),
	.d(ddr4_1_dc_rdata_0[260]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_259_ (
	.q(rd_axi_data[259]),
	.d(ddr4_1_dc_rdata[259]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_258_ (
	.q(rd_axi_data[258]),
	.d(ddr4_1_dc_rdata[258]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_257_ (
	.q(rd_axi_data[257]),
	.d(ddr4_1_dc_rdata_0[257]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_256_ (
	.q(rd_axi_data[256]),
	.d(ddr4_1_dc_rdata[256]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_255_ (
	.q(rd_axi_data[255]),
	.d(ddr4_1_dc_rdata[255]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_254_ (
	.q(rd_axi_data[254]),
	.d(ddr4_1_dc_rdata[254]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_253_ (
	.q(rd_axi_data[253]),
	.d(ddr4_1_dc_rdata[253]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_252_ (
	.q(rd_axi_data[252]),
	.d(ddr4_1_dc_rdata[252]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_251_ (
	.q(rd_axi_data[251]),
	.d(ddr4_1_dc_rdata[251]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_250_ (
	.q(rd_axi_data[250]),
	.d(ddr4_1_dc_rdata[250]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_249_ (
	.q(rd_axi_data[249]),
	.d(ddr4_1_dc_rdata[249]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_248_ (
	.q(rd_axi_data[248]),
	.d(ddr4_1_dc_rdata[248]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_247_ (
	.q(rd_axi_data[247]),
	.d(ddr4_1_dc_rdata[247]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_276_ (
	.q(rd_axi_data[276]),
	.d(ddr4_1_dc_rdata[276]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_275_ (
	.q(rd_axi_data[275]),
	.d(ddr4_1_dc_rdata[275]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_274_ (
	.q(rd_axi_data[274]),
	.d(ddr4_1_dc_rdata[274]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_273_ (
	.q(rd_axi_data[273]),
	.d(ddr4_1_dc_rdata[273]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_272_ (
	.q(rd_axi_data[272]),
	.d(ddr4_1_dc_rdata_0[272]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_271_ (
	.q(rd_axi_data[271]),
	.d(ddr4_1_dc_rdata[271]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_270_ (
	.q(rd_axi_data[270]),
	.d(ddr4_1_dc_rdata[270]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_269_ (
	.q(rd_axi_data[269]),
	.d(ddr4_1_dc_rdata_0[269]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_268_ (
	.q(rd_axi_data[268]),
	.d(ddr4_1_dc_rdata[268]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_267_ (
	.q(rd_axi_data[267]),
	.d(ddr4_1_dc_rdata[267]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_266_ (
	.q(rd_axi_data[266]),
	.d(ddr4_1_dc_rdata_0[266]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_265_ (
	.q(rd_axi_data[265]),
	.d(ddr4_1_dc_rdata[265]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_264_ (
	.q(rd_axi_data[264]),
	.d(ddr4_1_dc_rdata[264]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_263_ (
	.q(rd_axi_data[263]),
	.d(ddr4_1_dc_rdata_0[263]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_262_ (
	.q(rd_axi_data[262]),
	.d(ddr4_1_dc_rdata[262]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_291_ (
	.q(rd_axi_data[291]),
	.d(ddr4_1_dc_rdata[291]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_290_ (
	.q(rd_axi_data[290]),
	.d(ddr4_1_dc_rdata[290]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_289_ (
	.q(rd_axi_data[289]),
	.d(ddr4_1_dc_rdata[289]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_288_ (
	.q(rd_axi_data[288]),
	.d(ddr4_1_dc_rdata[288]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_287_ (
	.q(rd_axi_data[287]),
	.d(ddr4_1_dc_rdata[287]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_286_ (
	.q(rd_axi_data[286]),
	.d(ddr4_1_dc_rdata[286]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_285_ (
	.q(rd_axi_data[285]),
	.d(ddr4_1_dc_rdata[285]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_284_ (
	.q(rd_axi_data[284]),
	.d(ddr4_1_dc_rdata[284]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_283_ (
	.q(rd_axi_data[283]),
	.d(ddr4_1_dc_rdata[283]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_282_ (
	.q(rd_axi_data[282]),
	.d(ddr4_1_dc_rdata[282]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_281_ (
	.q(rd_axi_data[281]),
	.d(ddr4_1_dc_rdata[281]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_280_ (
	.q(rd_axi_data[280]),
	.d(ddr4_1_dc_rdata[280]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_279_ (
	.q(rd_axi_data[279]),
	.d(ddr4_1_dc_rdata[279]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_278_ (
	.q(rd_axi_data[278]),
	.d(ddr4_1_dc_rdata[278]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_277_ (
	.q(rd_axi_data[277]),
	.d(ddr4_1_dc_rdata[277]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_306_ (
	.q(rd_axi_data[306]),
	.d(ddr4_1_dc_rdata[306]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_305_ (
	.q(rd_axi_data[305]),
	.d(ddr4_1_dc_rdata[305]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_304_ (
	.q(rd_axi_data[304]),
	.d(ddr4_1_dc_rdata[304]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_303_ (
	.q(rd_axi_data[303]),
	.d(ddr4_1_dc_rdata[303]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_302_ (
	.q(rd_axi_data[302]),
	.d(ddr4_1_dc_rdata[302]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_301_ (
	.q(rd_axi_data[301]),
	.d(ddr4_1_dc_rdata[301]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_300_ (
	.q(rd_axi_data[300]),
	.d(ddr4_1_dc_rdata[300]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_299_ (
	.q(rd_axi_data[299]),
	.d(ddr4_1_dc_rdata[299]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_298_ (
	.q(rd_axi_data[298]),
	.d(ddr4_1_dc_rdata[298]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_297_ (
	.q(rd_axi_data[297]),
	.d(ddr4_1_dc_rdata[297]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_296_ (
	.q(rd_axi_data[296]),
	.d(ddr4_1_dc_rdata[296]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_295_ (
	.q(rd_axi_data[295]),
	.d(ddr4_1_dc_rdata[295]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_294_ (
	.q(rd_axi_data[294]),
	.d(ddr4_1_dc_rdata[294]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_293_ (
	.q(rd_axi_data[293]),
	.d(ddr4_1_dc_rdata[293]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_292_ (
	.q(rd_axi_data[292]),
	.d(ddr4_1_dc_rdata[292]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_321_ (
	.q(rd_axi_data[321]),
	.d(ddr4_1_dc_rdata[321]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_320_ (
	.q(rd_axi_data[320]),
	.d(ddr4_1_dc_rdata[320]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_319_ (
	.q(rd_axi_data[319]),
	.d(ddr4_1_dc_rdata[319]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_318_ (
	.q(rd_axi_data[318]),
	.d(ddr4_1_dc_rdata[318]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_317_ (
	.q(rd_axi_data[317]),
	.d(ddr4_1_dc_rdata[317]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_316_ (
	.q(rd_axi_data[316]),
	.d(ddr4_1_dc_rdata[316]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_315_ (
	.q(rd_axi_data[315]),
	.d(ddr4_1_dc_rdata[315]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_314_ (
	.q(rd_axi_data[314]),
	.d(ddr4_1_dc_rdata[314]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_313_ (
	.q(rd_axi_data[313]),
	.d(ddr4_1_dc_rdata[313]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_312_ (
	.q(rd_axi_data[312]),
	.d(ddr4_1_dc_rdata[312]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_311_ (
	.q(rd_axi_data[311]),
	.d(ddr4_1_dc_rdata[311]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_310_ (
	.q(rd_axi_data[310]),
	.d(ddr4_1_dc_rdata[310]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_309_ (
	.q(rd_axi_data[309]),
	.d(ddr4_1_dc_rdata[309]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_308_ (
	.q(rd_axi_data[308]),
	.d(ddr4_1_dc_rdata[308]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_307_ (
	.q(rd_axi_data[307]),
	.d(ddr4_1_dc_rdata[307]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_336_ (
	.q(rd_axi_data[336]),
	.d(ddr4_1_dc_rdata[336]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_335_ (
	.q(rd_axi_data[335]),
	.d(ddr4_1_dc_rdata[335]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_334_ (
	.q(rd_axi_data[334]),
	.d(ddr4_1_dc_rdata[334]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_333_ (
	.q(rd_axi_data[333]),
	.d(ddr4_1_dc_rdata[333]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_332_ (
	.q(rd_axi_data[332]),
	.d(ddr4_1_dc_rdata[332]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_331_ (
	.q(rd_axi_data[331]),
	.d(ddr4_1_dc_rdata[331]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_330_ (
	.q(rd_axi_data[330]),
	.d(ddr4_1_dc_rdata[330]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_329_ (
	.q(rd_axi_data[329]),
	.d(ddr4_1_dc_rdata[329]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_328_ (
	.q(rd_axi_data[328]),
	.d(ddr4_1_dc_rdata[328]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_327_ (
	.q(rd_axi_data[327]),
	.d(ddr4_1_dc_rdata[327]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_326_ (
	.q(rd_axi_data[326]),
	.d(ddr4_1_dc_rdata[326]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_325_ (
	.q(rd_axi_data[325]),
	.d(ddr4_1_dc_rdata[325]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_324_ (
	.q(rd_axi_data[324]),
	.d(ddr4_1_dc_rdata[324]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_323_ (
	.q(rd_axi_data[323]),
	.d(ddr4_1_dc_rdata[323]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_322_ (
	.q(rd_axi_data[322]),
	.d(ddr4_1_dc_rdata[322]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_351_ (
	.q(rd_axi_data[351]),
	.d(ddr4_1_dc_rdata[351]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_350_ (
	.q(rd_axi_data[350]),
	.d(ddr4_1_dc_rdata[350]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_349_ (
	.q(rd_axi_data[349]),
	.d(ddr4_1_dc_rdata[349]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_348_ (
	.q(rd_axi_data[348]),
	.d(ddr4_1_dc_rdata[348]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_347_ (
	.q(rd_axi_data[347]),
	.d(ddr4_1_dc_rdata[347]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_346_ (
	.q(rd_axi_data[346]),
	.d(ddr4_1_dc_rdata[346]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_345_ (
	.q(rd_axi_data[345]),
	.d(ddr4_1_dc_rdata[345]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_344_ (
	.q(rd_axi_data[344]),
	.d(ddr4_1_dc_rdata[344]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_343_ (
	.q(rd_axi_data[343]),
	.d(ddr4_1_dc_rdata[343]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_342_ (
	.q(rd_axi_data[342]),
	.d(ddr4_1_dc_rdata[342]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_341_ (
	.q(rd_axi_data[341]),
	.d(ddr4_1_dc_rdata[341]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_340_ (
	.q(rd_axi_data[340]),
	.d(ddr4_1_dc_rdata[340]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_339_ (
	.q(rd_axi_data[339]),
	.d(ddr4_1_dc_rdata[339]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_338_ (
	.q(rd_axi_data[338]),
	.d(ddr4_1_dc_rdata[338]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_337_ (
	.q(rd_axi_data[337]),
	.d(ddr4_1_dc_rdata[337]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_366_ (
	.q(rd_axi_data[366]),
	.d(ddr4_1_dc_rdata[366]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_365_ (
	.q(rd_axi_data[365]),
	.d(ddr4_1_dc_rdata[365]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_364_ (
	.q(rd_axi_data[364]),
	.d(ddr4_1_dc_rdata[364]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_363_ (
	.q(rd_axi_data[363]),
	.d(ddr4_1_dc_rdata[363]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_362_ (
	.q(rd_axi_data[362]),
	.d(ddr4_1_dc_rdata[362]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_361_ (
	.q(rd_axi_data[361]),
	.d(ddr4_1_dc_rdata[361]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_360_ (
	.q(rd_axi_data[360]),
	.d(ddr4_1_dc_rdata[360]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_359_ (
	.q(rd_axi_data[359]),
	.d(ddr4_1_dc_rdata[359]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_358_ (
	.q(rd_axi_data[358]),
	.d(ddr4_1_dc_rdata[358]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_357_ (
	.q(rd_axi_data[357]),
	.d(ddr4_1_dc_rdata[357]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_356_ (
	.q(rd_axi_data[356]),
	.d(ddr4_1_dc_rdata[356]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_355_ (
	.q(rd_axi_data[355]),
	.d(ddr4_1_dc_rdata[355]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_354_ (
	.q(rd_axi_data[354]),
	.d(ddr4_1_dc_rdata[354]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_353_ (
	.q(rd_axi_data[353]),
	.d(ddr4_1_dc_rdata[353]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_352_ (
	.q(rd_axi_data[352]),
	.d(ddr4_1_dc_rdata[352]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_381_ (
	.q(rd_axi_data[381]),
	.d(ddr4_1_dc_rdata[381]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_380_ (
	.q(rd_axi_data[380]),
	.d(ddr4_1_dc_rdata[380]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_379_ (
	.q(rd_axi_data[379]),
	.d(ddr4_1_dc_rdata[379]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_378_ (
	.q(rd_axi_data[378]),
	.d(ddr4_1_dc_rdata[378]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_377_ (
	.q(rd_axi_data[377]),
	.d(ddr4_1_dc_rdata[377]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_376_ (
	.q(rd_axi_data[376]),
	.d(ddr4_1_dc_rdata[376]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_375_ (
	.q(rd_axi_data[375]),
	.d(ddr4_1_dc_rdata[375]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_374_ (
	.q(rd_axi_data[374]),
	.d(ddr4_1_dc_rdata[374]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_373_ (
	.q(rd_axi_data[373]),
	.d(ddr4_1_dc_rdata[373]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_372_ (
	.q(rd_axi_data[372]),
	.d(ddr4_1_dc_rdata[372]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_371_ (
	.q(rd_axi_data[371]),
	.d(ddr4_1_dc_rdata[371]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_370_ (
	.q(rd_axi_data[370]),
	.d(ddr4_1_dc_rdata[370]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_369_ (
	.q(rd_axi_data[369]),
	.d(ddr4_1_dc_rdata[369]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_368_ (
	.q(rd_axi_data[368]),
	.d(ddr4_1_dc_rdata[368]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_367_ (
	.q(rd_axi_data[367]),
	.d(ddr4_1_dc_rdata[367]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_396_ (
	.q(rd_axi_data[396]),
	.d(ddr4_1_dc_rdata[396]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_395_ (
	.q(rd_axi_data[395]),
	.d(ddr4_1_dc_rdata[395]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_394_ (
	.q(rd_axi_data[394]),
	.d(ddr4_1_dc_rdata_0[394]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_393_ (
	.q(rd_axi_data[393]),
	.d(ddr4_1_dc_rdata[393]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_392_ (
	.q(rd_axi_data[392]),
	.d(ddr4_1_dc_rdata[392]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_391_ (
	.q(rd_axi_data[391]),
	.d(ddr4_1_dc_rdata_0[391]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_390_ (
	.q(rd_axi_data[390]),
	.d(ddr4_1_dc_rdata[390]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_389_ (
	.q(rd_axi_data[389]),
	.d(ddr4_1_dc_rdata[389]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_388_ (
	.q(rd_axi_data[388]),
	.d(ddr4_1_dc_rdata_0[388]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_387_ (
	.q(rd_axi_data[387]),
	.d(ddr4_1_dc_rdata[387]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_386_ (
	.q(rd_axi_data[386]),
	.d(ddr4_1_dc_rdata[386]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_385_ (
	.q(rd_axi_data[385]),
	.d(ddr4_1_dc_rdata_0[385]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_384_ (
	.q(rd_axi_data[384]),
	.d(ddr4_1_dc_rdata[384]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_383_ (
	.q(rd_axi_data[383]),
	.d(ddr4_1_dc_rdata[383]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_382_ (
	.q(rd_axi_data[382]),
	.d(ddr4_1_dc_rdata[382]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_411_ (
	.q(rd_axi_data[411]),
	.d(ddr4_1_dc_rdata[411]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_410_ (
	.q(rd_axi_data[410]),
	.d(ddr4_1_dc_rdata[410]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_409_ (
	.q(rd_axi_data[409]),
	.d(ddr4_1_dc_rdata[409]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_408_ (
	.q(rd_axi_data[408]),
	.d(ddr4_1_dc_rdata[408]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_407_ (
	.q(rd_axi_data[407]),
	.d(ddr4_1_dc_rdata[407]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_406_ (
	.q(rd_axi_data[406]),
	.d(ddr4_1_dc_rdata[406]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_405_ (
	.q(rd_axi_data[405]),
	.d(ddr4_1_dc_rdata[405]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_404_ (
	.q(rd_axi_data[404]),
	.d(ddr4_1_dc_rdata[404]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_403_ (
	.q(rd_axi_data[403]),
	.d(ddr4_1_dc_rdata[403]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_402_ (
	.q(rd_axi_data[402]),
	.d(ddr4_1_dc_rdata[402]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_401_ (
	.q(rd_axi_data[401]),
	.d(ddr4_1_dc_rdata[401]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_400_ (
	.q(rd_axi_data[400]),
	.d(ddr4_1_dc_rdata_0[400]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_399_ (
	.q(rd_axi_data[399]),
	.d(ddr4_1_dc_rdata[399]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_398_ (
	.q(rd_axi_data[398]),
	.d(ddr4_1_dc_rdata[398]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFF rd_axi_data_397_ (
	.q(rd_axi_data[397]),
	.d(ddr4_1_dc_rdata_0[397]),
	.ck(ddr4_1_clk)
);
// @26:89
  DFFE rd_axi_data_426_ (
	.q(rd_axi_data[426]),
	.d(ddr4_1_dc_rdata[426]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_425_ (
	.q(rd_axi_data[425]),
	.d(ddr4_1_dc_rdata[425]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_424_ (
	.q(rd_axi_data[424]),
	.d(ddr4_1_dc_rdata[424]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_423_ (
	.q(rd_axi_data[423]),
	.d(ddr4_1_dc_rdata[423]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_422_ (
	.q(rd_axi_data[422]),
	.d(ddr4_1_dc_rdata[422]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_421_ (
	.q(rd_axi_data[421]),
	.d(ddr4_1_dc_rdata[421]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_420_ (
	.q(rd_axi_data[420]),
	.d(ddr4_1_dc_rdata[420]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_419_ (
	.q(rd_axi_data[419]),
	.d(ddr4_1_dc_rdata[419]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_418_ (
	.q(rd_axi_data[418]),
	.d(ddr4_1_dc_rdata[418]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_417_ (
	.q(rd_axi_data[417]),
	.d(ddr4_1_dc_rdata[417]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_416_ (
	.q(rd_axi_data[416]),
	.d(ddr4_1_dc_rdata[416]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_415_ (
	.q(rd_axi_data[415]),
	.d(ddr4_1_dc_rdata[415]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_414_ (
	.q(rd_axi_data[414]),
	.d(ddr4_1_dc_rdata[414]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_413_ (
	.q(rd_axi_data[413]),
	.d(ddr4_1_dc_rdata[413]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_412_ (
	.q(rd_axi_data[412]),
	.d(ddr4_1_dc_rdata[412]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_441_ (
	.q(rd_axi_data[441]),
	.d(ddr4_1_dc_rdata[441]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_440_ (
	.q(rd_axi_data[440]),
	.d(ddr4_1_dc_rdata[440]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_439_ (
	.q(rd_axi_data[439]),
	.d(ddr4_1_dc_rdata[439]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_438_ (
	.q(rd_axi_data[438]),
	.d(ddr4_1_dc_rdata[438]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_437_ (
	.q(rd_axi_data[437]),
	.d(ddr4_1_dc_rdata[437]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_436_ (
	.q(rd_axi_data[436]),
	.d(ddr4_1_dc_rdata[436]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_435_ (
	.q(rd_axi_data[435]),
	.d(ddr4_1_dc_rdata[435]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_434_ (
	.q(rd_axi_data[434]),
	.d(ddr4_1_dc_rdata[434]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_433_ (
	.q(rd_axi_data[433]),
	.d(ddr4_1_dc_rdata[433]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_432_ (
	.q(rd_axi_data[432]),
	.d(ddr4_1_dc_rdata[432]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_431_ (
	.q(rd_axi_data[431]),
	.d(ddr4_1_dc_rdata[431]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_430_ (
	.q(rd_axi_data[430]),
	.d(ddr4_1_dc_rdata[430]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_429_ (
	.q(rd_axi_data[429]),
	.d(ddr4_1_dc_rdata[429]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_428_ (
	.q(rd_axi_data[428]),
	.d(ddr4_1_dc_rdata[428]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_427_ (
	.q(rd_axi_data[427]),
	.d(ddr4_1_dc_rdata[427]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_456_ (
	.q(rd_axi_data[456]),
	.d(ddr4_1_dc_rdata[456]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_455_ (
	.q(rd_axi_data[455]),
	.d(ddr4_1_dc_rdata[455]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_454_ (
	.q(rd_axi_data[454]),
	.d(ddr4_1_dc_rdata[454]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_453_ (
	.q(rd_axi_data[453]),
	.d(ddr4_1_dc_rdata[453]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_452_ (
	.q(rd_axi_data[452]),
	.d(ddr4_1_dc_rdata[452]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_451_ (
	.q(rd_axi_data[451]),
	.d(ddr4_1_dc_rdata[451]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_450_ (
	.q(rd_axi_data[450]),
	.d(ddr4_1_dc_rdata[450]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_449_ (
	.q(rd_axi_data[449]),
	.d(ddr4_1_dc_rdata[449]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_448_ (
	.q(rd_axi_data[448]),
	.d(ddr4_1_dc_rdata[448]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_447_ (
	.q(rd_axi_data[447]),
	.d(ddr4_1_dc_rdata[447]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_446_ (
	.q(rd_axi_data[446]),
	.d(ddr4_1_dc_rdata[446]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_445_ (
	.q(rd_axi_data[445]),
	.d(ddr4_1_dc_rdata[445]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_444_ (
	.q(rd_axi_data[444]),
	.d(ddr4_1_dc_rdata[444]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_443_ (
	.q(rd_axi_data[443]),
	.d(ddr4_1_dc_rdata[443]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_442_ (
	.q(rd_axi_data[442]),
	.d(ddr4_1_dc_rdata[442]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_471_ (
	.q(rd_axi_data[471]),
	.d(ddr4_1_dc_rdata[471]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_470_ (
	.q(rd_axi_data[470]),
	.d(ddr4_1_dc_rdata[470]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_469_ (
	.q(rd_axi_data[469]),
	.d(ddr4_1_dc_rdata[469]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_468_ (
	.q(rd_axi_data[468]),
	.d(ddr4_1_dc_rdata[468]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_467_ (
	.q(rd_axi_data[467]),
	.d(ddr4_1_dc_rdata[467]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_466_ (
	.q(rd_axi_data[466]),
	.d(ddr4_1_dc_rdata[466]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_465_ (
	.q(rd_axi_data[465]),
	.d(ddr4_1_dc_rdata[465]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_464_ (
	.q(rd_axi_data[464]),
	.d(ddr4_1_dc_rdata[464]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_463_ (
	.q(rd_axi_data[463]),
	.d(ddr4_1_dc_rdata[463]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_462_ (
	.q(rd_axi_data[462]),
	.d(ddr4_1_dc_rdata[462]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_461_ (
	.q(rd_axi_data[461]),
	.d(ddr4_1_dc_rdata[461]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_460_ (
	.q(rd_axi_data[460]),
	.d(ddr4_1_dc_rdata[460]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_459_ (
	.q(rd_axi_data[459]),
	.d(ddr4_1_dc_rdata[459]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_458_ (
	.q(rd_axi_data[458]),
	.d(ddr4_1_dc_rdata[458]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_457_ (
	.q(rd_axi_data[457]),
	.d(ddr4_1_dc_rdata[457]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_486_ (
	.q(rd_axi_data[486]),
	.d(ddr4_1_dc_rdata[486]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_485_ (
	.q(rd_axi_data[485]),
	.d(ddr4_1_dc_rdata[485]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_484_ (
	.q(rd_axi_data[484]),
	.d(ddr4_1_dc_rdata[484]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_483_ (
	.q(rd_axi_data[483]),
	.d(ddr4_1_dc_rdata[483]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_482_ (
	.q(rd_axi_data[482]),
	.d(ddr4_1_dc_rdata[482]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_481_ (
	.q(rd_axi_data[481]),
	.d(ddr4_1_dc_rdata[481]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_480_ (
	.q(rd_axi_data[480]),
	.d(ddr4_1_dc_rdata[480]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_479_ (
	.q(rd_axi_data[479]),
	.d(ddr4_1_dc_rdata[479]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_478_ (
	.q(rd_axi_data[478]),
	.d(ddr4_1_dc_rdata[478]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_477_ (
	.q(rd_axi_data[477]),
	.d(ddr4_1_dc_rdata[477]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_476_ (
	.q(rd_axi_data[476]),
	.d(ddr4_1_dc_rdata[476]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_475_ (
	.q(rd_axi_data[475]),
	.d(ddr4_1_dc_rdata[475]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_474_ (
	.q(rd_axi_data[474]),
	.d(ddr4_1_dc_rdata[474]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_473_ (
	.q(rd_axi_data[473]),
	.d(ddr4_1_dc_rdata[473]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_472_ (
	.q(rd_axi_data[472]),
	.d(ddr4_1_dc_rdata[472]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_501_ (
	.q(rd_axi_data[501]),
	.d(ddr4_1_dc_rdata[501]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_500_ (
	.q(rd_axi_data[500]),
	.d(ddr4_1_dc_rdata[500]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_499_ (
	.q(rd_axi_data[499]),
	.d(ddr4_1_dc_rdata[499]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_498_ (
	.q(rd_axi_data[498]),
	.d(ddr4_1_dc_rdata[498]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_497_ (
	.q(rd_axi_data[497]),
	.d(ddr4_1_dc_rdata[497]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_496_ (
	.q(rd_axi_data[496]),
	.d(ddr4_1_dc_rdata[496]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_495_ (
	.q(rd_axi_data[495]),
	.d(ddr4_1_dc_rdata[495]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_494_ (
	.q(rd_axi_data[494]),
	.d(ddr4_1_dc_rdata[494]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_493_ (
	.q(rd_axi_data[493]),
	.d(ddr4_1_dc_rdata[493]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_492_ (
	.q(rd_axi_data[492]),
	.d(ddr4_1_dc_rdata[492]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_491_ (
	.q(rd_axi_data[491]),
	.d(ddr4_1_dc_rdata[491]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_490_ (
	.q(rd_axi_data[490]),
	.d(ddr4_1_dc_rdata[490]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_489_ (
	.q(rd_axi_data[489]),
	.d(ddr4_1_dc_rdata[489]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_488_ (
	.q(rd_axi_data[488]),
	.d(ddr4_1_dc_rdata[488]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_487_ (
	.q(rd_axi_data[487]),
	.d(ddr4_1_dc_rdata[487]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_511_ (
	.q(rd_axi_data[511]),
	.d(ddr4_1_dc_rdata[511]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_510_ (
	.q(rd_axi_data[510]),
	.d(ddr4_1_dc_rdata[510]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_509_ (
	.q(rd_axi_data[509]),
	.d(ddr4_1_dc_rdata[509]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_508_ (
	.q(rd_axi_data[508]),
	.d(ddr4_1_dc_rdata[508]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_507_ (
	.q(rd_axi_data[507]),
	.d(ddr4_1_dc_rdata[507]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_506_ (
	.q(rd_axi_data[506]),
	.d(ddr4_1_dc_rdata[506]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_505_ (
	.q(rd_axi_data[505]),
	.d(ddr4_1_dc_rdata[505]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_504_ (
	.q(rd_axi_data[504]),
	.d(ddr4_1_dc_rdata[504]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_503_ (
	.q(rd_axi_data[503]),
	.d(ddr4_1_dc_rdata[503]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:89
  DFFE rd_axi_data_502_ (
	.q(rd_axi_data[502]),
	.d(ddr4_1_dc_rdata[502]),
	.ck(ddr4_1_clk),
	.ce(gen_new_valuec_Z)
);
// @26:112
  DFF data_error_3_ (
	.q(data_error_0),
	.d(data_error[2]),
	.ck(ddr4_1_clk)
);
// @26:112
  DFF data_error_2_ (
	.q(data_error[2]),
	.d(data_error[1]),
	.ck(ddr4_1_clk)
);
// @26:142
  DFFC rd_state_0_ (
	.q(rd_state[0]),
	.d(N_25_0),
	.ck(ddr4_1_clk),
	.cn(rd_state_mod_i[0])
);
// @26:112
  DFFC data_error_mod_ret_5 (
	.q(data_error_mod_reto[0]),
	.d(N_7208_i_0_0),
	.ck(ddr4_1_clk),
	.cn(data_error_18_f0_i_a2_0_0_reto_i[0])
);
// @26:112
  DFFC data_error_1_ (
	.q(data_error[1]),
	.d(N_7208_i_0_0),
	.ck(ddr4_1_clk),
	.cn(data_error_18_f0_i_a2_0_0_reto_i[0])
);
// @26:142
  DFFC un1_axi_if_arid36_5_ (
	.q(arid36_Z[5]),
	.d(arid34_0),
	.ck(ddr4_1_clk),
	.cn(ddr4_1_dc_arready)
);
// @26:112
  DFFC pkt_compared (
	.q(pkt_compared_dci),
	.d(N_5041_0),
	.ck(ddr4_1_clk),
	.cn(N_7483_i_0)
);
// @26:142
  DFFP un1_axi_if_arid36_0_ (
	.q(arid36keep_0),
	.d(arid36_0),
	.ck(ddr4_1_clk),
	.pn(N_512_i)
);
// @26:112
  DFFP data_error_mod_ret_4 (
	.q(data_error_18_f0_i_a2_0_0_reto[0]),
	.d(data_error_18_f0_i_a2_0_0_0[0]),
	.ck(ddr4_1_clk),
	.pn(pipe_rstn_0)
);
// @26:142
  DFFER un1_axi_if_arid36_4_ (
	.q(arid36_Z[4]),
	.d(arid33_0),
	.ck(ddr4_1_clk),
	.rn(ddr4_1_dc_arready_i_Z),
	.ce(rd_state_mod[0])
);
defparam un1_axi_if_arid36_4_.sr_assertion="clocked";
// @26:142
  DFFEC data_enable (
	.q(fifo_rden_dci),
	.d(data_enable_0_sqmuxa_0_1054_a2_0_a4_0_a2_0_a2_0_a2_Z),
	.ck(ddr4_1_clk),
	.cn(pipe_rstn_0),
	.ce(arid36keep_0)
);
// @26:142
  DFFEC id_error (
	.q(id_error_1z),
	.d(N_7236_i_0),
	.ck(ddr4_1_clk),
	.cn(N_512_l),
	.ce(arid36)
);
// @26:142
  DFFEC \axi_if.rready  (
	.q(ddr4_1_dc_rready),
	.d(N_619),
	.ck(ddr4_1_clk),
	.cn(arid36_Z[5]),
	.ce(un1_rd_state62_1_0_0_1_Z)
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_51_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[39]),
	.a({GND, GND, GND, GND, GND, un1_rd_axi_data_0_0_I_344_lofx_Z, un1_rd_axi_data_0_0_I_50_Z, un1_rd_axi_data_0_0_I_58_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC4, NC3, NC2, NC1, N_5059, un1_rd_axi_data_0_0_I_51_0_s[2:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_147_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[31]),
	.a({un1_rd_axi_data_0_0_I_322_Z, un1_rd_axi_data_0_0_I_162_Z, un1_rd_axi_data_0_0_I_74_Z, un1_rd_axi_data_0_0_I_18_Z, un1_rd_axi_data_0_0_I_242_Z, un1_rd_axi_data_0_0_I_122_Z, un1_rd_axi_data_0_0_I_314_Z, un1_rd_axi_data_0_0_I_154_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[39]),
	.s(un1_rd_axi_data_0_0_I_147_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_171_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[23]),
	.a({un1_rd_axi_data_0_0_I_66_Z, un1_rd_axi_data_0_0_I_82_Z, un1_rd_axi_data_0_0_I_26_Z, un1_rd_axi_data_0_0_I_250_Z, un1_rd_axi_data_0_0_I_130_Z, un1_rd_axi_data_0_0_I_218_Z, un1_rd_axi_data_0_0_I_266_Z, un1_rd_axi_data_0_0_I_178_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[31]),
	.s(un1_rd_axi_data_0_0_I_171_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_91_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[15]),
	.a({un1_rd_axi_data_0_0_I_90_Z, un1_rd_axi_data_0_0_I_138_Z, un1_rd_axi_data_0_0_I_226_Z, un1_rd_axi_data_0_0_I_210_Z, un1_rd_axi_data_0_0_I_258_Z, un1_rd_axi_data_0_0_I_170_Z, un1_rd_axi_data_0_0_I_186_Z, un1_rd_axi_data_0_0_I_98_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[23]),
	.s(un1_rd_axi_data_0_0_I_91_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_291_0 (
	.load(GND),
	.cin(un1_rd_axi_data_0_0_data_tmp[7]),
	.a({un1_rd_axi_data_0_0_I_146_Z, un1_rd_axi_data_0_0_I_234_Z, un1_rd_axi_data_0_0_I_114_Z, un1_rd_axi_data_0_0_I_338_Z, un1_rd_axi_data_0_0_I_282_Z, un1_rd_axi_data_0_0_I_194_Z, un1_rd_axi_data_0_0_I_34_Z, un1_rd_axi_data_0_0_I_298_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[15]),
	.s(un1_rd_axi_data_0_0_I_291_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_0_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_0_0_I_106_Z, un1_rd_axi_data_0_0_I_330_Z, un1_rd_axi_data_0_0_I_274_Z, un1_rd_axi_data_0_0_I_290_Z, un1_rd_axi_data_0_0_I_202_Z, un1_rd_axi_data_0_0_I_42_Z, un1_rd_axi_data_0_0_I_306_Z, un1_rd_axi_data_0_0_I_10_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_0_0_data_tmp[7]),
	.s(un1_rd_axi_data_0_0_I_1_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_51_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[39]),
	.a({GND, GND, GND, GND, GND, un1_rd_axi_data_1_0_I_344_lofx_Z, un1_rd_axi_data_1_0_I_50_Z, un1_rd_axi_data_1_0_I_58_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC5),
	.s({NC9, NC8, NC7, NC6, N_5060, un1_rd_axi_data_1_0_I_51_0_s[2:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_147_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[31]),
	.a({un1_rd_axi_data_1_0_I_322_Z, un1_rd_axi_data_1_0_I_162_Z, un1_rd_axi_data_1_0_I_74_Z, un1_rd_axi_data_1_0_I_18_Z, un1_rd_axi_data_1_0_I_242_Z, un1_rd_axi_data_1_0_I_122_Z, un1_rd_axi_data_1_0_I_314_Z, un1_rd_axi_data_1_0_I_154_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[39]),
	.s(un1_rd_axi_data_1_0_I_147_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_171_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[23]),
	.a({un1_rd_axi_data_1_0_I_66_Z, un1_rd_axi_data_1_0_I_82_Z, un1_rd_axi_data_1_0_I_26_Z, un1_rd_axi_data_1_0_I_250_Z, un1_rd_axi_data_1_0_I_130_Z, un1_rd_axi_data_1_0_I_218_Z, un1_rd_axi_data_1_0_I_266_Z, un1_rd_axi_data_1_0_I_178_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[31]),
	.s(un1_rd_axi_data_1_0_I_171_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_91_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[15]),
	.a({un1_rd_axi_data_1_0_I_90_Z, un1_rd_axi_data_1_0_I_138_Z, un1_rd_axi_data_1_0_I_226_Z, un1_rd_axi_data_1_0_I_210_Z, un1_rd_axi_data_1_0_I_258_Z, un1_rd_axi_data_1_0_I_170_Z, un1_rd_axi_data_1_0_I_186_Z, un1_rd_axi_data_1_0_I_98_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[23]),
	.s(un1_rd_axi_data_1_0_I_91_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_291_0 (
	.load(GND),
	.cin(un1_rd_axi_data_1_0_data_tmp[7]),
	.a({un1_rd_axi_data_1_0_I_146_Z, un1_rd_axi_data_1_0_I_234_Z, un1_rd_axi_data_1_0_I_114_Z, un1_rd_axi_data_1_0_I_338_Z, un1_rd_axi_data_1_0_I_282_Z, un1_rd_axi_data_1_0_I_194_Z, un1_rd_axi_data_1_0_I_34_Z, un1_rd_axi_data_1_0_I_298_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[15]),
	.s(un1_rd_axi_data_1_0_I_291_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_1_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_1_0_I_106_Z, un1_rd_axi_data_1_0_I_330_Z, un1_rd_axi_data_1_0_I_274_lofx_Z, un1_rd_axi_data_1_0_I_290_lofx_Z, un1_rd_axi_data_1_0_I_202_lofx_Z, un1_rd_axi_data_1_0_I_42_lofx_Z, un1_rd_axi_data_1_0_I_306_lofx_Z, un1_rd_axi_data_1_0_I_10_lofx_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_1_0_data_tmp[7]),
	.s(un1_rd_axi_data_1_0_I_1_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_51_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[39]),
	.a({GND, GND, GND, GND, GND, un1_rd_axi_data_2_0_I_344_lofx_Z, un1_rd_axi_data_2_0_I_50_Z, un1_rd_axi_data_2_0_I_58_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC10),
	.s({NC14, NC13, NC12, NC11, N_5061, un1_rd_axi_data_2_0_I_51_0_s[2:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_147_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[31]),
	.a({un1_rd_axi_data_2_0_I_322_Z, un1_rd_axi_data_2_0_I_162_Z, un1_rd_axi_data_2_0_I_74_Z, un1_rd_axi_data_2_0_I_18_Z, un1_rd_axi_data_2_0_I_242_Z, un1_rd_axi_data_2_0_I_122_Z, un1_rd_axi_data_2_0_I_314_Z, un1_rd_axi_data_2_0_I_154_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[39]),
	.s(un1_rd_axi_data_2_0_I_147_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_171_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[23]),
	.a({un1_rd_axi_data_2_0_I_66_Z, un1_rd_axi_data_2_0_I_82_Z, un1_rd_axi_data_2_0_I_26_Z, un1_rd_axi_data_2_0_I_250_Z, un1_rd_axi_data_2_0_I_130_Z, un1_rd_axi_data_2_0_I_218_Z, un1_rd_axi_data_2_0_I_266_Z, un1_rd_axi_data_2_0_I_178_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[31]),
	.s(un1_rd_axi_data_2_0_I_171_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_91_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[15]),
	.a({un1_rd_axi_data_2_0_I_90_Z, un1_rd_axi_data_2_0_I_138_Z, un1_rd_axi_data_2_0_I_226_Z, un1_rd_axi_data_2_0_I_210_Z, un1_rd_axi_data_2_0_I_258_Z, un1_rd_axi_data_2_0_I_170_Z, un1_rd_axi_data_2_0_I_186_Z, un1_rd_axi_data_2_0_I_98_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[23]),
	.s(un1_rd_axi_data_2_0_I_91_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_291_0 (
	.load(GND),
	.cin(un1_rd_axi_data_2_0_data_tmp[7]),
	.a({un1_rd_axi_data_2_0_I_146_Z, un1_rd_axi_data_2_0_I_234_Z, un1_rd_axi_data_2_0_I_114_Z, un1_rd_axi_data_2_0_I_338_Z, un1_rd_axi_data_2_0_I_282_Z, un1_rd_axi_data_2_0_I_194_Z, un1_rd_axi_data_2_0_I_34_Z, un1_rd_axi_data_2_0_I_298_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[15]),
	.s(un1_rd_axi_data_2_0_I_291_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_2_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_2_0_I_106_Z, un1_rd_axi_data_2_0_I_330_Z, un1_rd_axi_data_2_0_I_274_lofx_Z, un1_rd_axi_data_2_0_I_290_lofx_Z, un1_rd_axi_data_2_0_I_202_lofx_Z, un1_rd_axi_data_2_0_I_42_lofx_Z, un1_rd_axi_data_2_0_I_306_lofx_Z, un1_rd_axi_data_2_0_I_10_lofx_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_2_0_data_tmp[7]),
	.s(un1_rd_axi_data_2_0_I_1_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_51_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[39]),
	.a({GND, GND, GND, GND, GND, un1_rd_axi_data_3_0_I_344_lofx_Z, un1_rd_axi_data_3_0_I_50_0, un1_rd_axi_data_3_0_I_58_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC15),
	.s({NC19, NC18, NC17, NC16, N_5062, un1_rd_axi_data_3_0_I_51_0_s[2:0]})
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_147_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[31]),
	.a({un1_rd_axi_data_3_0_I_322_Z, un1_rd_axi_data_3_0_I_162_0, un1_rd_axi_data_3_0_I_74_0, un1_rd_axi_data_3_0_I_18_0, un1_rd_axi_data_3_0_I_242_Z, un1_rd_axi_data_3_0_I_122_0, un1_rd_axi_data_3_0_I_314_Z, un1_rd_axi_data_3_0_I_154_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[39]),
	.s(un1_rd_axi_data_3_0_I_147_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_171_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[23]),
	.a({un1_rd_axi_data_3_0_I_66_0, un1_rd_axi_data_3_0_I_82_0, un1_rd_axi_data_3_0_I_26_0, un1_rd_axi_data_3_0_I_250_Z, un1_rd_axi_data_3_0_I_130_0, un1_rd_axi_data_3_0_I_218_Z, un1_rd_axi_data_3_0_I_266_Z, un1_rd_axi_data_3_0_I_178_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[31]),
	.s(un1_rd_axi_data_3_0_I_171_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_91_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[15]),
	.a({un1_rd_axi_data_3_0_I_90_0, un1_rd_axi_data_3_0_I_138_0, un1_rd_axi_data_3_0_I_226_Z, un1_rd_axi_data_3_0_I_210_Z, un1_rd_axi_data_3_0_I_258_Z, un1_rd_axi_data_3_0_I_170_0, un1_rd_axi_data_3_0_I_186_Z, un1_rd_axi_data_3_0_I_98_0}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[23]),
	.s(un1_rd_axi_data_3_0_I_91_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_291_0 (
	.load(GND),
	.cin(un1_rd_axi_data_3_0_data_tmp[7]),
	.a({un1_rd_axi_data_3_0_I_146_0, un1_rd_axi_data_3_0_I_234_Z, un1_rd_axi_data_3_0_I_114_0, un1_rd_axi_data_3_0_I_338_Z, un1_rd_axi_data_3_0_I_282_Z, un1_rd_axi_data_3_0_I_194_Z, un1_rd_axi_data_3_0_I_34_0, un1_rd_axi_data_3_0_I_298_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[15]),
	.s(un1_rd_axi_data_3_0_I_291_0_s[7:0])
);
// @26:124
  ALU8 un1_rd_axi_data_3_0_I_1_0 (
	.load(GND),
	.cin(VCC),
	.a({un1_rd_axi_data_3_0_I_106_0, un1_rd_axi_data_3_0_I_330_Z, un1_rd_axi_data_3_0_I_274_lofx_Z, un1_rd_axi_data_3_0_I_290_lofx_Z, un1_rd_axi_data_3_0_I_202_lofx_Z, un1_rd_axi_data_3_0_I_42_lofx_Z, un1_rd_axi_data_3_0_I_306_lofx_Z, un1_rd_axi_data_3_0_I_10_lofx_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(un1_rd_axi_data_3_0_data_tmp[7]),
	.s(un1_rd_axi_data_3_0_I_1_s_0[7:0])
);
// @26:142
  ALU8 axi_if_arid_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(ddr4_1_dc_arid[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(arid_cry_0_cout_0[0]),
	.s(arid_s[7:0])
);
// @26:75
  random_seq_gen_Z2988290_1 i_data_gen (
	.dout_int_0_0_mod_0(dout_int_0_0_mod_0[15:0]),
	.exp_axi_data_240(exp_axi_data[256]),
	.exp_axi_data_224(exp_axi_data[240]),
	.exp_axi_data_208(exp_axi_data[224]),
	.exp_axi_data_192(exp_axi_data[208]),
	.exp_axi_data_176(exp_axi_data[192]),
	.exp_axi_data_160(exp_axi_data[176]),
	.exp_axi_data_144(exp_axi_data[160]),
	.exp_axi_data_112(exp_axi_data[128]),
	.exp_axi_data_96(exp_axi_data[112]),
	.exp_axi_data_80(exp_axi_data[96]),
	.exp_axi_data_64(exp_axi_data[80]),
	.exp_axi_data_48(exp_axi_data[64]),
	.exp_axi_data_32(exp_axi_data[48]),
	.exp_axi_data_4(exp_axi_data[20]),
	.exp_axi_data_5(exp_axi_data[21]),
	.exp_axi_data_6(exp_axi_data[22]),
	.exp_axi_data_7(exp_axi_data[23]),
	.exp_axi_data_8(exp_axi_data[24]),
	.exp_axi_data_9(exp_axi_data[25]),
	.exp_axi_data_10(exp_axi_data[26]),
	.exp_axi_data_11(exp_axi_data[27]),
	.exp_axi_data_12(exp_axi_data[28]),
	.exp_axi_data_13(exp_axi_data[29]),
	.exp_axi_data_14(exp_axi_data[30]),
	.exp_axi_data_15(exp_axi_data[31]),
	.exp_axi_data_16(exp_axi_data[32]),
	.exp_axi_data_17(exp_axi_data[33]),
	.exp_axi_data_0(exp_axi_data[16]),
	.exp_axi_data_1(exp_axi_data[17]),
	.exp_axi_data_2(exp_axi_data[18]),
	.exp_axi_data_3(exp_axi_data[19]),
	.N_7483_i_0(N_7483_i_0),
	.exp_axi_dataoi_13(exp_axi_dataoi[29]),
	.exp_axi_dataoi_10(exp_axi_dataoi[26]),
	.exp_axi_dataoi_5(exp_axi_dataoi[21]),
	.exp_axi_dataoi_17(exp_axi_dataoi[33]),
	.exp_axi_dataoi_3(exp_axi_dataoi[19]),
	.exp_axi_dataoi_2(exp_axi_dataoi[18]),
	.exp_axi_dataoi_6(exp_axi_dataoi[22]),
	.exp_axi_dataoi_8(exp_axi_dataoi[24]),
	.exp_axi_dataoi_11(exp_axi_dataoi[27]),
	.exp_axi_dataoi_14(exp_axi_dataoi[30]),
	.exp_axi_dataoi_128(exp_axi_dataoi[144]),
	.exp_axi_dataoi_0(exp_axi_dataoi[16]),
	.exp_axi_datai_0(exp_axi_datai[144]),
	.exp_axi_datao_0i_10(exp_axi_datao_0i[29]),
	.exp_axi_datao_0i_7(exp_axi_datao_0i[26]),
	.exp_axi_datao_0i_14(exp_axi_datao_0i[33]),
	.exp_axi_datao_0i_0(exp_axi_datao_0i[19]),
	.exp_axi_datao_0i_3(exp_axi_datao_0i[22]),
	.N_7483_0(N_7483_0),
	.un219_next_dout_int_1(un219_next_dout_int_1[15:0]),
	.un1_gen_new_value(un1_gen_new_value_Z),
	.ddr4_1_clk(ddr4_1_clk),
	.gen_new_value(gen_new_value_Z),
	.fifo_rden_dci(fifo_rden_dci)
);
//@0:1
  assign GND = 1'b0;
//@0:1
  assign VCC = 1'b1;
endmodule /* axi_pkt_chk_Z217880 */

module ddr4_ref_design_top (
  i_clk,
  i_reset_n,
  i_start,
  i_training_clk,
  i_training_rstn,
  pll_1_lock,
  pll_2_lock,
  ddr4_1_clk,
  ddr4_1_clk_alt,
  ddr4_1_rstn,
  ddr4_1_dc_awvalid,
  ddr4_1_dc_awready,
  ddr4_1_dc_awaddr,
  ddr4_1_dc_awlen,
  ddr4_1_dc_awid,
  ddr4_1_dc_awqos,
  ddr4_1_dc_awburst,
  ddr4_1_dc_awlock,
  ddr4_1_dc_awsize,
  ddr4_1_dc_awregion,
  ddr4_1_dc_awcache,
  ddr4_1_dc_awprot,
  ddr4_1_dc_wvalid,
  ddr4_1_dc_wready,
  ddr4_1_dc_wdata,
  ddr4_1_dc_wstrb,
  ddr4_1_dc_wlast,
  ddr4_1_dc_arready,
  ddr4_1_dc_arvalid,
  ddr4_1_dc_araddr,
  ddr4_1_dc_arlen,
  ddr4_1_dc_arid,
  ddr4_1_dc_arqos,
  ddr4_1_dc_arburst,
  ddr4_1_dc_arlock,
  ddr4_1_dc_arsize,
  ddr4_1_dc_arregion,
  ddr4_1_dc_arcache,
  ddr4_1_dc_arprot,
  ddr4_1_dc_rready,
  ddr4_1_dc_rvalid,
  ddr4_1_dc_rdata,
  ddr4_1_dc_rlast,
  ddr4_1_dc_rresp,
  ddr4_1_dc_rid,
  ddr4_1_dc_bvalid,
  ddr4_1_dc_bready,
  ddr4_1_dc_bresp,
  ddr4_1_dc_bid,
  ddr4_1_dc_arex_auto_precharge,
  ddr4_1_dc_arex_parity,
  ddr4_1_dc_arex_poison,
  ddr4_1_dc_arex_urgent,
  ddr4_1_dc_rex_parity,
  ddr4_1_dc_awex_auto_precharge,
  ddr4_1_dc_awex_parity,
  ddr4_1_dc_awex_poison,
  ddr4_1_dc_awex_urgent,
  ddr4_1_dc_wex_parity,
  ddr4_1_dc_axi_arpoison_irq,
  ddr4_1_dc_axi_awpoison_irq,
  ddr4_1_dfi_alert_err_irq,
  ddr4_1_ecc_corrected_err_irq,
  ddr4_1_ecc_corrected_err_irq_fault,
  ddr4_1_ecc_uncorrected_err_irq,
  ddr4_1_ecc_uncorrected_err_irq_fault,
  ddr4_1_noc_axi_arpoison_irq,
  ddr4_1_noc_axi_awpoison_irq,
  ddr4_1_par_raddr_err_irq,
  ddr4_1_par_raddr_err_irq_fault,
  ddr4_1_par_rdata_err_irq,
  ddr4_1_par_rdata_err_irq_fault,
  ddr4_1_par_waddr_err_irq,
  ddr4_1_par_waddr_err_irq_fault,
  ddr4_1_par_wdata_err_irq,
  ddr4_1_par_wdata_err_irq_fault,
  ddr4_1_phy_irq_n,
  o_fail,
  o_fail_oe,
  o_xact_done,
  o_xact_done_oe,
  o_training_done,
  o_training_done_oe
)
;
input i_clk ;
input i_reset_n ;
input i_start ;
input i_training_clk ;
input i_training_rstn ;
input pll_1_lock ;
input pll_2_lock ;
input ddr4_1_clk ;
input [1:0] ddr4_1_clk_alt ;
input ddr4_1_rstn ;
output ddr4_1_dc_awvalid ;
input ddr4_1_dc_awready ;
output [39:0] ddr4_1_dc_awaddr ;
output [7:0] ddr4_1_dc_awlen ;
output [7:0] ddr4_1_dc_awid ;
output [3:0] ddr4_1_dc_awqos ;
output [1:0] ddr4_1_dc_awburst ;
output ddr4_1_dc_awlock ;
output [2:0] ddr4_1_dc_awsize ;
output [3:0] ddr4_1_dc_awregion ;
output [3:0] ddr4_1_dc_awcache ;
output [2:0] ddr4_1_dc_awprot ;
output ddr4_1_dc_wvalid ;
input ddr4_1_dc_wready ;
output [511:0] ddr4_1_dc_wdata ;
output [63:0] ddr4_1_dc_wstrb ;
output ddr4_1_dc_wlast ;
input ddr4_1_dc_arready ;
output ddr4_1_dc_arvalid ;
output [39:0] ddr4_1_dc_araddr ;
output [7:0] ddr4_1_dc_arlen ;
output [7:0] ddr4_1_dc_arid ;
output [3:0] ddr4_1_dc_arqos ;
output [1:0] ddr4_1_dc_arburst ;
output ddr4_1_dc_arlock ;
output [2:0] ddr4_1_dc_arsize ;
output [3:0] ddr4_1_dc_arregion ;
output [3:0] ddr4_1_dc_arcache ;
output [2:0] ddr4_1_dc_arprot ;
output ddr4_1_dc_rready ;
input ddr4_1_dc_rvalid ;
input [511:0] ddr4_1_dc_rdata ;
input ddr4_1_dc_rlast ;
input [1:0] ddr4_1_dc_rresp ;
input [7:0] ddr4_1_dc_rid ;
input ddr4_1_dc_bvalid ;
output ddr4_1_dc_bready ;
input [1:0] ddr4_1_dc_bresp ;
input [7:0] ddr4_1_dc_bid ;
output ddr4_1_dc_arex_auto_precharge ;
output ddr4_1_dc_arex_parity ;
output ddr4_1_dc_arex_poison ;
output ddr4_1_dc_arex_urgent ;
input [63:0] ddr4_1_dc_rex_parity ;
output ddr4_1_dc_awex_auto_precharge ;
output ddr4_1_dc_awex_parity ;
output ddr4_1_dc_awex_poison ;
output ddr4_1_dc_awex_urgent ;
output [63:0] ddr4_1_dc_wex_parity ;
input ddr4_1_dc_axi_arpoison_irq ;
input ddr4_1_dc_axi_awpoison_irq ;
input ddr4_1_dfi_alert_err_irq ;
input ddr4_1_ecc_corrected_err_irq ;
input ddr4_1_ecc_corrected_err_irq_fault ;
input ddr4_1_ecc_uncorrected_err_irq ;
input ddr4_1_ecc_uncorrected_err_irq_fault ;
input ddr4_1_noc_axi_arpoison_irq ;
input ddr4_1_noc_axi_awpoison_irq ;
input ddr4_1_par_raddr_err_irq ;
input ddr4_1_par_raddr_err_irq_fault ;
input ddr4_1_par_rdata_err_irq ;
input ddr4_1_par_rdata_err_irq_fault ;
input ddr4_1_par_waddr_err_irq ;
input ddr4_1_par_waddr_err_irq_fault ;
input ddr4_1_par_wdata_err_irq ;
input ddr4_1_par_wdata_err_irq_fault ;
input ddr4_1_phy_irq_n ;
output o_fail ;
output o_fail_oe ;
output o_xact_done ;
output o_xact_done_oe ;
output o_training_done ;
output o_training_done_oe ;
wire i_clk ;
wire i_reset_n ;
wire i_start ;
wire i_training_clk ;
wire i_training_rstn ;
wire pll_1_lock ;
wire pll_2_lock ;
wire ddr4_1_clk ;
wire ddr4_1_rstn ;
wire ddr4_1_dc_awvalid ;
wire ddr4_1_dc_awready ;
wire ddr4_1_dc_awlock ;
wire ddr4_1_dc_wvalid ;
wire ddr4_1_dc_wready ;
wire ddr4_1_dc_wlast ;
wire ddr4_1_dc_arready ;
wire ddr4_1_dc_arvalid ;
wire ddr4_1_dc_arlock ;
wire ddr4_1_dc_rready ;
wire ddr4_1_dc_rvalid ;
wire ddr4_1_dc_rlast ;
wire ddr4_1_dc_bvalid ;
wire ddr4_1_dc_bready ;
wire ddr4_1_dc_arex_auto_precharge ;
wire ddr4_1_dc_arex_parity ;
wire ddr4_1_dc_arex_poison ;
wire ddr4_1_dc_arex_urgent ;
wire ddr4_1_dc_awex_auto_precharge ;
wire ddr4_1_dc_awex_parity ;
wire ddr4_1_dc_awex_poison ;
wire ddr4_1_dc_awex_urgent ;
wire ddr4_1_dc_axi_arpoison_irq ;
wire ddr4_1_dc_axi_awpoison_irq ;
wire ddr4_1_dfi_alert_err_irq ;
wire ddr4_1_ecc_corrected_err_irq ;
wire ddr4_1_ecc_corrected_err_irq_fault ;
wire ddr4_1_ecc_uncorrected_err_irq ;
wire ddr4_1_ecc_uncorrected_err_irq_fault ;
wire ddr4_1_noc_axi_arpoison_irq ;
wire ddr4_1_noc_axi_awpoison_irq ;
wire ddr4_1_par_raddr_err_irq ;
wire ddr4_1_par_raddr_err_irq_fault ;
wire ddr4_1_par_rdata_err_irq ;
wire ddr4_1_par_rdata_err_irq_fault ;
wire ddr4_1_par_waddr_err_irq ;
wire ddr4_1_par_waddr_err_irq_fault ;
wire ddr4_1_par_wdata_err_irq ;
wire ddr4_1_par_wdata_err_irq_fault ;
wire ddr4_1_phy_irq_n ;
wire o_fail ;
wire o_fail_oe ;
wire o_xact_done ;
wire o_xact_done_oe ;
wire o_training_done ;
wire o_training_done_oe ;
wire [4:4] gb_per_clk_0__pipe_rstn;
wire [4:4] gb_per_clk_1__pipe_rstn;
wire [3:0] training_rstn_pipe;
wire [39:9] \nap.awaddr ;
wire [3:0] \nap.awlen ;
wire [7:0] \nap.awid ;
wire [0:0] \nap.awsize ;
wire [240:16] \nap.wdata ;
wire [255:0] \nap.rdata ;
wire [7:0] \nap.rid ;
wire [39:5] \nap.araddr ;
wire [7:0] \nap.arlen ;
wire [7:0] \nap.arid ;
wire [39:4] wr_addr;
wire [0:0] wr_len;
wire [71:0] fifo_data_out;
wire [32:6] wr_addr_dci;
wire [71:0] fifo_data_out_dci;
wire [12:0] test_gen_count;
wire [12:0] test_rx_count;
wire [12:0] test_gen_count_dci;
wire [3:3] i_axi_pkt_chk_dci_data_error;
wire [3:3] i_axi_pkt_chk_nap_data_error;
wire [0:0] i_axi_pkt_gen_nap_un1_axi_if_awsize46keep;
wire [0:0] i_axi_pkt_chk_nap_un1_axi_if_arid36keep;
wire [0:0] i_axi_pkt_gen_dci_un1_axi_if_awsize46keep;
wire [0:0] i_axi_pkt_chk_dci_un1_axi_if_arid36keep;
wire [0:0] i_ddr4_training_block_cfg_rdatakeep;
wire [8:8] i_ddr4_training_block_cfg_addr_o;
wire [4:2] i_ddr4_training_block_poll_state_o_1;
wire [5:2] i_ddr4_training_block_poll_state;
wire [2:0] len_written_mod_0;
wire [5:0] len_written_mod;
wire [12:0] i_axi_pkt_chk_nap_test_rx_count_dci_3;
wire [15:0] dout_int_0_0_mod_2;
wire [15:0] i_axi_pkt_gen_nap_i_data_gen_next_dout_int_1;
wire [12:0] test_gen_count_dci_lm;
wire [7:7] test_gen_count_dci_cry;
wire [12:0] test_gen_count_s;
wire [12:0] test_gen_count_lm;
wire [7:7] test_gen_count_cry;
wire [12:0] test_rx_count_s;
wire [12:0] test_rx_count_lm;
wire [7:7] test_rx_count_cry;
wire [0:0] N_7483;
wire [1:1] i_ddr4_training_block_poll_state_o_1_fast;
wire [4:0] o_xact_done_0_0_s;
wire [0:0] N_7483_i;
wire [0:0] N_7485_i;
wire almost_full_0 ;
wire almost_empty_0 ;
wire write_error_0 ;
wire read_error_0 ;
wire almost_full ;
wire almost_empty ;
wire write_error ;
wire read_error ;
wire training_rstn_sync ;
wire \nap.awvalid  ;
wire \nap.awready  ;
wire \nap.wvalid  ;
wire \nap.wready  ;
wire \nap.arready  ;
wire \nap.rlast  ;
wire \nap.rvalid  ;
wire \nap.arvalid  ;
wire \nap.rready  ;
wire \nap.bvalid  ;
wire \nap.bready  ;
wire i_axi_pkt_gen_nap_written_valid ;
wire fifo_rden ;
wire fifo_full ;
wire fifo_empty ;
wire pkt_compared ;
wire start_dci_sync_in_Z ;
wire start_dci_1 ;
wire i_axi_pkt_gen_dci_written_valid ;
wire fifo_rden_dci ;
wire fifo_full_dci ;
wire fifo_empty_dci ;
wire pkt_compared_dci ;
wire i_axi_pkt_chk_dci_id_error ;
wire i_axi_pkt_chk_nap_id_error ;
wire \nap.wlast  ;
wire CO0 ;
wire start_d_Z ;
wire test_gen_count10 ;
wire test_gen_count_dci10 ;
wire start_dci_Z ;
wire test_gen_count_dcie ;
wire test_gen_counte ;
wire test_rx_counte ;
wire o_xact_done_0_and_Z ;
wire o_xact_done_1_and_Z ;
wire o_xact_done_2_and_Z ;
wire o_xact_done_3_and_Z ;
wire i_ddr4_training_block_cfg_wr_rdn ;
wire i_ddr4_training_block_cfg_ackkeep ;
wire i_ddr4_training_block_cfg_addr_ret_0 ;
wire i_ddr4_training_block_train_done_regkeep_o ;
wire i_ddr4_training_block_cfg_req_0_sqmuxa_1_o_0 ;
wire i_ddr4_training_block_cfg_req_0_sqmuxa_o_0 ;
wire i_axi_pkt_gen_nap_un1_burst_len_axb1 ;
wire i_axi_pkt_gen_nap_un1_burst_len_axb2 ;
wire i_axi_pkt_gen_nap_un1_burst_len_axb3 ;
wire un4_axi_wr_enable_dci ;
wire d_N_6 ;
wire d_m4_Z ;
wire d_m6_0_m2_0_Z ;
wire d_m2_Z ;
wire d_m5_0_Z ;
wire N_200_i_i_0 ;
wire N_206_i_i_0 ;
wire i_ddr4_training_block_poll_state_o_1_0_rep1 ;
wire i_ddr4_training_block_start_axi_regkeep_o_2_rep1 ;
wire GND ;
wire VCC ;
wire o_xact_done_4_and_lofx_Z ;
wire \nap.bvalid_i  ;
wire ddr4_1_dc_bvalid_i ;
wire N_512_l_Z ;
wire N_79_l_Z ;
wire N_539_l_Z ;
wire N_106_l_Z ;
wire \nap.rlast_i  ;
wire i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i ;
wire i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i ;
wire \nap.arready_i  ;
wire \nap.awready_i  ;
wire N_10737 ;
wire N_10738 ;
wire N_10739 ;
wire N_10740 ;
wire N_10741 ;
wire N_10742 ;
wire N_10743 ;
wire N_10744 ;
wire N_10745 ;
wire N_10746 ;
wire N_10747 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
//@0:1
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
  LUT6 d_m4 (
	.din0(i_ddr4_training_block_cfg_rdatakeep[0]),
	.din1(i_ddr4_training_block_poll_state[2]),
	.din2(i_ddr4_training_block_poll_state[3]),
	.din3(i_ddr4_training_block_poll_state[4]),
	.din4(i_ddr4_training_block_poll_state[5]),
	.din5(GND),
	.dout(d_m4_Z)
);
defparam d_m4.lut_function=64'h00FBFF3F00FBFF3F;
  LUT6 d_m5_0 (
	.din0(i_ddr4_training_block_cfg_addr_o[8]),
	.din1(i_ddr4_training_block_cfg_req_0_sqmuxa_o_0),
	.din2(i_ddr4_training_block_poll_state_o_1_0_rep1),
	.din3(i_ddr4_training_block_poll_state_o_1_fast[1]),
	.din4(i_ddr4_training_block_start_axi_regkeep_o_2_rep1),
	.din5(i_ddr4_training_block_train_done_regkeep_o),
	.dout(d_m5_0_Z)
);
defparam d_m5_0.lut_function=64'h15D51FDFD5D5DFDF;
// @33:226
  LUT6 d_m6_0_m2_0 (
	.din0(i_ddr4_training_block_cfg_addr_ret_0),
	.din1(i_ddr4_training_block_cfg_req_0_sqmuxa_1_o_0),
	.din2(i_ddr4_training_block_poll_state_o_1[2]),
	.din3(i_ddr4_training_block_poll_state_o_1[3]),
	.din4(i_ddr4_training_block_poll_state_o_1[4]),
	.din5(i_ddr4_training_block_poll_state_o_1_fast[1]),
	.dout(d_m6_0_m2_0_Z)
);
defparam d_m6_0_m2_0.lut_function=64'hAAAAAAAAAAAAAAAC;
// @33:226
  LUT4 d_m6_0_o4 (
	.din0(i_ddr4_training_block_poll_state_o_1[2]),
	.din1(i_ddr4_training_block_poll_state_o_1[3]),
	.din2(i_ddr4_training_block_poll_state_o_1[4]),
	.din3(i_ddr4_training_block_poll_state_o_1_fast[1]),
	.dout(d_N_6)
);
defparam d_m6_0_o4.lut_function=16'hFFFE;
// @32:409
  LUT4 d_m2 (
	.din0(i_ddr4_training_block_cfg_ackkeep),
	.din1(i_ddr4_training_block_cfg_wr_rdn),
	.din2(o_training_done),
	.din3(GND),
	.dout(d_m2_Z)
);
defparam d_m2.lut_function=16'h3535;
// @33:163
  LUT6 o_xact_done_2_and (
	.din0(i_axi_pkt_chk_nap_test_rx_count_dci_3[5]),
	.din1(i_axi_pkt_chk_nap_test_rx_count_dci_3[6]),
	.din2(i_axi_pkt_chk_nap_test_rx_count_dci_3[7]),
	.din3(test_rx_count[5]),
	.din4(test_rx_count[6]),
	.din5(test_rx_count[7]),
	.dout(o_xact_done_2_and_Z)
);
defparam o_xact_done_2_and.lut_function=64'h0000000000000001;
// @33:163
  LUT6 o_xact_done_1_and (
	.din0(i_axi_pkt_chk_nap_test_rx_count_dci_3[2]),
	.din1(i_axi_pkt_chk_nap_test_rx_count_dci_3[3]),
	.din2(i_axi_pkt_chk_nap_test_rx_count_dci_3[4]),
	.din3(test_rx_count[2]),
	.din4(test_rx_count[3]),
	.din5(test_rx_count[4]),
	.dout(o_xact_done_1_and_Z)
);
defparam o_xact_done_1_and.lut_function=64'h0000000000000001;
// @33:163
  LUT6 o_xact_done_0_and (
	.din0(i_axi_pkt_chk_nap_test_rx_count_dci_3[0]),
	.din1(i_axi_pkt_chk_nap_test_rx_count_dci_3[1]),
	.din2(i_axi_pkt_chk_nap_test_rx_count_dci_3[8]),
	.din3(test_rx_count[0]),
	.din4(test_rx_count[1]),
	.din5(test_rx_count[8]),
	.dout(o_xact_done_0_and_Z)
);
defparam o_xact_done_0_and.lut_function=64'h0000001000000000;
// @33:163
  LUT6 o_xact_done_3_and (
	.din0(i_axi_pkt_chk_nap_test_rx_count_dci_3[9]),
	.din1(i_axi_pkt_chk_nap_test_rx_count_dci_3[10]),
	.din2(i_axi_pkt_chk_nap_test_rx_count_dci_3[11]),
	.din3(test_rx_count[9]),
	.din4(test_rx_count[10]),
	.din5(test_rx_count[11]),
	.dout(o_xact_done_3_and_Z)
);
defparam o_xact_done_3_and.lut_function=64'h0000000000000001;
// @33:309
  LUT4 test_gen_count_lm_0_0_ (
	.din0(test_gen_count_s[0]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[0])
);
defparam test_gen_count_lm_0_0_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_1_ (
	.din0(test_gen_count_s[1]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[1])
);
defparam test_gen_count_lm_0_1_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_2_ (
	.din0(test_gen_count_s[2]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[2])
);
defparam test_gen_count_lm_0_2_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_3_ (
	.din0(test_gen_count_s[3]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[3])
);
defparam test_gen_count_lm_0_3_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_4_ (
	.din0(test_gen_count_s[4]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[4])
);
defparam test_gen_count_lm_0_4_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_5_ (
	.din0(test_gen_count_s[5]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[5])
);
defparam test_gen_count_lm_0_5_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_6_ (
	.din0(test_gen_count_s[6]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[6])
);
defparam test_gen_count_lm_0_6_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_7_ (
	.din0(test_gen_count_s[7]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[7])
);
defparam test_gen_count_lm_0_7_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_9_ (
	.din0(test_gen_count_s[9]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[9])
);
defparam test_gen_count_lm_0_9_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_10_ (
	.din0(test_gen_count_s[10]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[10])
);
defparam test_gen_count_lm_0_10_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_11_ (
	.din0(test_gen_count_s[11]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[11])
);
defparam test_gen_count_lm_0_11_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_12_ (
	.din0(test_gen_count_s[12]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[12])
);
defparam test_gen_count_lm_0_12_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_0_ (
	.din0(test_rx_count_s[0]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[0])
);
defparam test_rx_count_lm_0_0_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_1_ (
	.din0(test_rx_count_s[1]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[1])
);
defparam test_rx_count_lm_0_1_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_2_ (
	.din0(test_rx_count_s[2]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[2])
);
defparam test_rx_count_lm_0_2_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_3_ (
	.din0(test_rx_count_s[3]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[3])
);
defparam test_rx_count_lm_0_3_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_4_ (
	.din0(test_rx_count_s[4]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[4])
);
defparam test_rx_count_lm_0_4_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_5_ (
	.din0(test_rx_count_s[5]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[5])
);
defparam test_rx_count_lm_0_5_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_6_ (
	.din0(test_rx_count_s[6]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[6])
);
defparam test_rx_count_lm_0_6_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_7_ (
	.din0(test_rx_count_s[7]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[7])
);
defparam test_rx_count_lm_0_7_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_8_ (
	.din0(test_rx_count_s[8]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[8])
);
defparam test_rx_count_lm_0_8_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_9_ (
	.din0(test_rx_count_s[9]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[9])
);
defparam test_rx_count_lm_0_9_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_10_ (
	.din0(test_rx_count_s[10]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[10])
);
defparam test_rx_count_lm_0_10_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_11_ (
	.din0(test_rx_count_s[11]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[11])
);
defparam test_rx_count_lm_0_11_.lut_function=16'h8AAA;
// @33:322
  LUT4 test_rx_count_lm_0_12_ (
	.din0(test_rx_count_s[12]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_rx_count_lm[12])
);
defparam test_rx_count_lm_0_12_.lut_function=16'h8AAA;
// @33:309
  LUT4 test_gen_count_lm_0_8_ (
	.din0(test_gen_count_s[8]),
	.din1(start_d_Z),
	.din2(o_training_done),
	.din3(i_start),
	.dout(test_gen_count_lm[8])
);
defparam test_gen_count_lm_0_8_.lut_function=16'hBAAA;
  LUT4 o_xact_done_4_and_lofx (
	.din0(i_axi_pkt_chk_nap_test_rx_count_dci_3[12]),
	.din1(test_rx_count[12]),
	.din2(GND),
	.din3(GND),
	.dout(o_xact_done_4_and_lofx_Z)
);
defparam o_xact_done_4_and_lofx.lut_function=16'h1111;
  LUT4 \nap.bvalid_l  (
	.din0(\nap.bvalid ),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(\nap.bvalid_i )
);
defparam \nap.bvalid_l .lut_function=16'h5555;
  LUT4 ddr4_1_dc_bvalid_l (
	.din0(ddr4_1_dc_bvalid),
	.din1(GND),
	.din2(GND),
	.din3(GND),
	.dout(ddr4_1_dc_bvalid_i)
);
defparam ddr4_1_dc_bvalid_l.lut_function=16'h5555;
  LUT4 N_106_l (
	.din0(i_axi_pkt_gen_nap_un1_axi_if_awsize46keep[0]),
	.din1(gb_per_clk_0__pipe_rstn[4]),
	.din2(GND),
	.din3(GND),
	.dout(N_106_l_Z)
);
defparam N_106_l.lut_function=16'hDDDD;
  LUT4 N_539_l (
	.din0(i_axi_pkt_gen_dci_un1_axi_if_awsize46keep[0]),
	.din1(gb_per_clk_1__pipe_rstn[4]),
	.din2(GND),
	.din3(GND),
	.dout(N_539_l_Z)
);
defparam N_539_l.lut_function=16'hDDDD;
  LUT4 N_79_l (
	.din0(i_axi_pkt_chk_nap_un1_axi_if_arid36keep[0]),
	.din1(gb_per_clk_0__pipe_rstn[4]),
	.din2(GND),
	.din3(GND),
	.dout(N_79_l_Z)
);
defparam N_79_l.lut_function=16'hDDDD;
  LUT4 N_512_l (
	.din0(i_axi_pkt_chk_dci_un1_axi_if_arid36keep[0]),
	.din1(gb_per_clk_1__pipe_rstn[4]),
	.din2(GND),
	.din3(GND),
	.dout(N_512_l_Z)
);
defparam N_512_l.lut_function=16'hDDDD;
// @33:522
  DFFC start_dci_sync_in (
	.q(start_dci_sync_in_Z),
	.d(i_start),
	.ck(i_clk),
	.cn(o_training_done)
);
// @33:322
  DFFER test_rx_count_12_ (
	.q(test_rx_count[12]),
	.d(test_rx_count_lm[12]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_12_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_11_ (
	.q(test_rx_count[11]),
	.d(test_rx_count_lm[11]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_11_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_10_ (
	.q(test_rx_count[10]),
	.d(test_rx_count_lm[10]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_10_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_9_ (
	.q(test_rx_count[9]),
	.d(test_rx_count_lm[9]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_9_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_8_ (
	.q(test_rx_count[8]),
	.d(test_rx_count_lm[8]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_8_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_7_ (
	.q(test_rx_count[7]),
	.d(test_rx_count_lm[7]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_7_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_6_ (
	.q(test_rx_count[6]),
	.d(test_rx_count_lm[6]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_6_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_5_ (
	.q(test_rx_count[5]),
	.d(test_rx_count_lm[5]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_5_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_4_ (
	.q(test_rx_count[4]),
	.d(test_rx_count_lm[4]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_4_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_3_ (
	.q(test_rx_count[3]),
	.d(test_rx_count_lm[3]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_3_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_2_ (
	.q(test_rx_count[2]),
	.d(test_rx_count_lm[2]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_2_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_1_ (
	.q(test_rx_count[1]),
	.d(test_rx_count_lm[1]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_1_.sr_assertion="unclocked";
// @33:322
  DFFER test_rx_count_0_ (
	.q(test_rx_count[0]),
	.d(test_rx_count_lm[0]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_rx_counte)
);
defparam test_rx_count_0_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_12_ (
	.q(test_gen_count[12]),
	.d(test_gen_count_lm[12]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_12_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_11_ (
	.q(test_gen_count[11]),
	.d(test_gen_count_lm[11]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_11_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_10_ (
	.q(test_gen_count[10]),
	.d(test_gen_count_lm[10]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_10_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_9_ (
	.q(test_gen_count[9]),
	.d(test_gen_count_lm[9]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_9_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_8_ (
	.q(test_gen_count[8]),
	.d(test_gen_count_lm[8]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_8_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_7_ (
	.q(test_gen_count[7]),
	.d(test_gen_count_lm[7]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_7_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_6_ (
	.q(test_gen_count[6]),
	.d(test_gen_count_lm[6]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_6_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_5_ (
	.q(test_gen_count[5]),
	.d(test_gen_count_lm[5]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_5_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_4_ (
	.q(test_gen_count[4]),
	.d(test_gen_count_lm[4]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_4_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_3_ (
	.q(test_gen_count[3]),
	.d(test_gen_count_lm[3]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_3_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_2_ (
	.q(test_gen_count[2]),
	.d(test_gen_count_lm[2]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_2_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_1_ (
	.q(test_gen_count[1]),
	.d(test_gen_count_lm[1]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_1_.sr_assertion="unclocked";
// @33:309
  DFFER test_gen_count_0_ (
	.q(test_gen_count[0]),
	.d(test_gen_count_lm[0]),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_counte)
);
defparam test_gen_count_0_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_12_ (
	.q(test_gen_count_dci[12]),
	.d(test_gen_count_dci_lm[12]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_12_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_11_ (
	.q(test_gen_count_dci[11]),
	.d(test_gen_count_dci_lm[11]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_11_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_10_ (
	.q(test_gen_count_dci[10]),
	.d(test_gen_count_dci_lm[10]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_10_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_9_ (
	.q(test_gen_count_dci[9]),
	.d(test_gen_count_dci_lm[9]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_9_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_8_ (
	.q(test_gen_count_dci[8]),
	.d(test_gen_count_dci_lm[8]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_8_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_7_ (
	.q(test_gen_count_dci[7]),
	.d(test_gen_count_dci_lm[7]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_7_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_6_ (
	.q(test_gen_count_dci[6]),
	.d(test_gen_count_dci_lm[6]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_6_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_5_ (
	.q(test_gen_count_dci[5]),
	.d(test_gen_count_dci_lm[5]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_5_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_4_ (
	.q(test_gen_count_dci[4]),
	.d(test_gen_count_dci_lm[4]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_4_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_3_ (
	.q(test_gen_count_dci[3]),
	.d(test_gen_count_dci_lm[3]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_3_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_2_ (
	.q(test_gen_count_dci[2]),
	.d(test_gen_count_dci_lm[2]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_2_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_1_ (
	.q(test_gen_count_dci[1]),
	.d(test_gen_count_dci_lm[1]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_1_.sr_assertion="unclocked";
// @33:528
  DFFER test_gen_count_dci_0_ (
	.q(test_gen_count_dci[0]),
	.d(test_gen_count_dci_lm[0]),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dcie)
);
defparam test_gen_count_dci_0_.sr_assertion="unclocked";
// @33:309
  DFFER start_d (
	.q(start_d_Z),
	.d(VCC),
	.ck(i_clk),
	.rn(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.ce(test_gen_count10)
);
defparam start_d.sr_assertion="unclocked";
// @33:528
  DFFER start_dci (
	.q(start_dci_Z),
	.d(VCC),
	.ck(ddr4_1_clk),
	.rn(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.ce(test_gen_count_dci10)
);
defparam start_dci.sr_assertion="unclocked";
// @33:220
  DFF training_rstn_pipe_3_ (
	.q(training_rstn_pipe[3]),
	.d(training_rstn_pipe[2]),
	.ck(i_training_clk)
);
// @33:220
  DFF training_rstn_pipe_2_ (
	.q(training_rstn_pipe[2]),
	.d(training_rstn_pipe[1]),
	.ck(i_training_clk)
);
// @33:220
  DFF training_rstn_pipe_1_ (
	.q(training_rstn_pipe[1]),
	.d(training_rstn_pipe[0]),
	.ck(i_training_clk)
);
// @33:220
  DFF training_rstn_pipe_0_ (
	.q(training_rstn_pipe[0]),
	.d(training_rstn_sync),
	.ck(i_training_clk)
);
// @33:163
  ALU8 o_xact_done_0_0 (
	.load(GND),
	.cin(VCC),
	.a({GND, GND, GND, o_xact_done_4_and_lofx_Z, o_xact_done_3_and_Z, o_xact_done_2_and_Z, o_xact_done_1_and_Z, o_xact_done_0_and_Z}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC0),
	.s({NC2, NC1, o_xact_done, o_xact_done_0_0_s[4:0]})
);
// @33:528
  ALU8 test_gen_count_dci_cry_0_8_ (
	.load(test_gen_count_dci10),
	.cin(test_gen_count_dci_cry[7]),
	.a({GND, GND, GND, test_gen_count_dci[12:8]}),
	.b({GND, GND, GND, VCC, VCC, VCC, VCC, VCC}),
	.d({GND, GND, GND, GND, GND, GND, GND, VCC}),
	.cout(NC3),
	.s({NC6, NC5, NC4, test_gen_count_dci_lm[12:8]})
);
// @33:528
  ALU8 test_gen_count_dci_cry_0_0_ (
	.load(test_gen_count_dci10),
	.cin(GND),
	.a(test_gen_count_dci[7:0]),
	.b({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(test_gen_count_dci_cry[7]),
	.s(test_gen_count_dci_lm[7:0])
);
// @33:309
  ALU8 test_gen_count_cry_0_8_ (
	.load(GND),
	.cin(test_gen_count_cry[7]),
	.a({GND, GND, GND, test_gen_count[12:8]}),
	.b({GND, GND, GND, VCC, VCC, VCC, VCC, VCC}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC7),
	.s({NC10, NC9, NC8, test_gen_count_s[12:8]})
);
// @33:309
  ALU8 test_gen_count_cry_0_0_ (
	.load(GND),
	.cin(GND),
	.a(test_gen_count[7:0]),
	.b({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(test_gen_count_cry[7]),
	.s(test_gen_count_s[7:0])
);
// @33:322
  ALU8 test_rx_count_cry_0_8_ (
	.load(GND),
	.cin(test_rx_count_cry[7]),
	.a({GND, GND, GND, test_rx_count[12:8]}),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(NC11),
	.s({NC14, NC13, NC12, test_rx_count_s[12:8]})
);
// @33:322
  ALU8 test_rx_count_cry_0_0_ (
	.load(GND),
	.cin(VCC),
	.a(test_rx_count[7:0]),
	.b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.d({GND, GND, GND, GND, GND, GND, GND, GND}),
	.cout(test_rx_count_cry[7]),
	.s(test_rx_count_s[7:0])
);
// @33:597
  ACX_LRAM2K_FIFO i_xact_fifo_dci (
	.din({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, len_written_mod[5:0], wr_addr_dci[32:6], GND, GND, GND, GND, GND, GND}),
	.rstn(gb_per_clk_1__pipe_rstn[4]),
	.wrclk(ddr4_1_clk),
	.rdclk(ddr4_1_clk),
	.wren(i_axi_pkt_gen_dci_written_valid),
	.rden(fifo_rden_dci),
	.outreg_rstn(gb_per_clk_1__pipe_rstn[4]),
	.outreg_ce(VCC),
	.dout(fifo_data_out_dci[71:0]),
	.almost_full(almost_full),
	.full(fifo_full_dci),
	.almost_empty(almost_empty),
	.empty(fifo_empty_dci),
	.write_error(write_error),
	.read_error(read_error)
);
defparam i_xact_fifo_dci.aempty_threshold=7'h04;
defparam i_xact_fifo_dci.afull_threshold=7'h04;
defparam i_xact_fifo_dci.fwft_mode=0;
defparam i_xact_fifo_dci.outreg_enable=1;
defparam i_xact_fifo_dci.rdclk_polarity="rise";
defparam i_xact_fifo_dci.read_width=72;
defparam i_xact_fifo_dci.sync_mode=1;
defparam i_xact_fifo_dci.wrclk_polarity="rise";
defparam i_xact_fifo_dci.write_width=72;
// @33:525
  ACX_SYNCHRONIZER x_sync_start_dci (
	.din(start_dci_sync_in_Z),
	.rstn(gb_per_clk_1__pipe_rstn[4]),
	.clk(ddr4_1_clk),
	.dout(start_dci_1)
);
// @33:369
  ACX_LRAM2K_FIFO i_xact_fifo_nap (
	.din({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, len_written_mod_0[2:0], wr_len[0], wr_addr[39:4], GND, GND, GND, GND}),
	.rstn(gb_per_clk_0__pipe_rstn[4]),
	.wrclk(i_clk),
	.rdclk(i_clk),
	.wren(i_axi_pkt_gen_nap_written_valid),
	.rden(fifo_rden),
	.outreg_rstn(gb_per_clk_0__pipe_rstn[4]),
	.outreg_ce(VCC),
	.dout(fifo_data_out[71:0]),
	.almost_full(almost_full_0),
	.full(fifo_full),
	.almost_empty(almost_empty_0),
	.empty(fifo_empty),
	.write_error(write_error_0),
	.read_error(read_error_0)
);
defparam i_xact_fifo_nap.aempty_threshold=7'h04;
defparam i_xact_fifo_nap.afull_threshold=7'h04;
defparam i_xact_fifo_nap.fwft_mode=0;
defparam i_xact_fifo_nap.outreg_enable=1;
defparam i_xact_fifo_nap.rdclk_polarity="rise";
defparam i_xact_fifo_nap.read_width=72;
defparam i_xact_fifo_nap.sync_mode=1;
defparam i_xact_fifo_nap.wrclk_polarity="rise";
defparam i_xact_fifo_nap.write_width=72;
// @33:217
  ACX_SYNCHRONIZER x_sync_train_rstn (
	.din(VCC),
	.rstn(i_training_rstn),
	.clk(i_training_clk),
	.dout(training_rstn_sync)
);
// @33:195
  reset_processor_4s_2s_5s i_reset_processor (
	.pipe_rstn_0_0(gb_per_clk_0__pipe_rstn[4]),
	.pipe_rstn_0_d0(gb_per_clk_1__pipe_rstn[4]),
	.N_7485_i_0(N_7485_i[0]),
	.N_7483_i_0(N_7483_i[0]),
	.N_7483_0(N_7483[0]),
	.i_clk(i_clk),
	.ddr4_1_clk(ddr4_1_clk),
	.pipe_rstn_ret_iso_i_0(i_reset_processor_gb_per_clk_1__pipe_rstn_ret_iso_i),
	.pipe_rstn_ret_iso_i(i_reset_processor_gb_per_clk_0__pipe_rstn_ret_iso_i),
	.pll_2_lock(pll_2_lock),
	.pll_1_lock(pll_1_lock),
	.i_reset_n(i_reset_n),
	.ddr4_1_rstn(ddr4_1_rstn),
	.N_200_i_i_0(N_200_i_i_0),
	.N_206_i_i_0(N_206_i_i_0),
	.un1_burst_len_axb3(i_axi_pkt_gen_nap_un1_burst_len_axb3),
	.un1_burst_len_axb2(i_axi_pkt_gen_nap_un1_burst_len_axb2),
	.un1_burst_len_axb1(i_axi_pkt_gen_nap_un1_burst_len_axb1),
	.CO0(CO0)
);
// @33:226
  ddr4_training_polling_block i_ddr4_training_block (
	.training_rstn_pipe_0(training_rstn_pipe[3]),
	.test_gen_count_dci(test_gen_count_dci[12:0]),
	.cfg_rdatakeep_0(i_ddr4_training_block_cfg_rdatakeep[0]),
	.poll_state_o_1_fast_0(i_ddr4_training_block_poll_state_o_1_fast[1]),
	.cfg_addr_o_0(i_ddr4_training_block_cfg_addr_o[8]),
	.poll_state(i_ddr4_training_block_poll_state[5:2]),
	.poll_state_o_1(i_ddr4_training_block_poll_state_o_1[4:2]),
	.d_m2(d_m2_Z),
	.cfg_wr_rdn_1z(i_ddr4_training_block_cfg_wr_rdn),
	.i_training_clk(i_training_clk),
	.o_training_done(o_training_done),
	.test_gen_count_dcie(test_gen_count_dcie),
	.written_valid(i_axi_pkt_gen_dci_written_valid),
	.test_gen_count_dci10(test_gen_count_dci10),
	.start_dci_1(start_dci_1),
	.start_dci(start_dci_Z),
	.un4_axi_wr_enable_dci(un4_axi_wr_enable_dci),
	.train_done_regkeep_o(i_ddr4_training_block_train_done_regkeep_o),
	.start_axi_regkeep_o_2_rep1(i_ddr4_training_block_start_axi_regkeep_o_2_rep1),
	.cfg_addr_ret_0_1z(i_ddr4_training_block_cfg_addr_ret_0),
	.d_m5_0(d_m5_0_Z),
	.poll_state_o_1_0_rep1(i_ddr4_training_block_poll_state_o_1_0_rep1),
	.cfg_req_0_sqmuxa_1_o_0(i_ddr4_training_block_cfg_req_0_sqmuxa_1_o_0),
	.d_N_6(d_N_6),
	.d_m6_0_m2_0(d_m6_0_m2_0_Z),
	.cfg_req_0_sqmuxa_o_0(i_ddr4_training_block_cfg_req_0_sqmuxa_o_0),
	.d_m4(d_m4_Z),
	.cfg_ackkeep(i_ddr4_training_block_cfg_ackkeep)
);
// @33:258
  nap_slave_wrapper_Z3012560 i_axi_slave_wrapper_in (
	.rdata(\nap.rdata [255:0]),
	.rid(\nap.rid [7:0]),
	.dout_int_0_0_mod_2(dout_int_0_0_mod_2[15:0]),
	.wdata_0(\nap.wdata [16]),
	.wdata_1(\nap.wdata [17]),
	.wdata_2(\nap.wdata [18]),
	.wdata_3(\nap.wdata [19]),
	.wdata_4(\nap.wdata [20]),
	.wdata_5(\nap.wdata [21]),
	.wdata_6(\nap.wdata [22]),
	.wdata_7(\nap.wdata [23]),
	.wdata_8(\nap.wdata [24]),
	.wdata_9(\nap.wdata [25]),
	.wdata_10(\nap.wdata [26]),
	.wdata_11(\nap.wdata [27]),
	.wdata_12(\nap.wdata [28]),
	.wdata_13(\nap.wdata [29]),
	.wdata_14(\nap.wdata [30]),
	.wdata_15(\nap.wdata [31]),
	.wdata_16(\nap.wdata [32]),
	.wdata_17(\nap.wdata [33]),
	.wdata_32(\nap.wdata [48]),
	.wdata_48(\nap.wdata [64]),
	.wdata_64(\nap.wdata [80]),
	.wdata_80(\nap.wdata [96]),
	.wdata_96(\nap.wdata [112]),
	.wdata_112(\nap.wdata [128]),
	.wdata_128(\nap.wdata [144]),
	.wdata_144(\nap.wdata [160]),
	.wdata_160(\nap.wdata [176]),
	.wdata_176(\nap.wdata [192]),
	.wdata_192(\nap.wdata [208]),
	.wdata_208(\nap.wdata [224]),
	.wdata_224(\nap.wdata [240]),
	.next_dout_int_1(i_axi_pkt_gen_nap_i_data_gen_next_dout_int_1[15:0]),
	.awaddr(\nap.awaddr [39:9]),
	.awid(\nap.awid [7:0]),
	.awlen(\nap.awlen [3:0]),
	.awsize_0(\nap.awsize [0]),
	.araddr(\nap.araddr [39:5]),
	.arid(\nap.arid [7:0]),
	.arlen(\nap.arlen [7:0]),
	.pipe_rstn_0(gb_per_clk_0__pipe_rstn[4]),
	.bvalid(\nap.bvalid ),
	.bready(\nap.bready ),
	.rvalid(\nap.rvalid ),
	.rready(\nap.rready ),
	.wlast(\nap.wlast ),
	.wvalid(\nap.wvalid ),
	.wready(\nap.wready ),
	.awvalid(\nap.awvalid ),
	.arvalid(\nap.arvalid ),
	.i_clk(i_clk),
	.awready_i(\nap.awready_i ),
	.awready(\nap.awready ),
	.arready_i(\nap.arready_i ),
	.arready(\nap.arready ),
	.rlast_i(\nap.rlast_i ),
	.rlast(\nap.rlast )
);
// @33:344
  axi_pkt_gen_Z4775300 i_axi_pkt_gen_nap (
	.next_dout_int_1(i_axi_pkt_gen_nap_i_data_gen_next_dout_int_1[15:0]),
	.wdata_224(\nap.wdata [240]),
	.wdata_208(\nap.wdata [224]),
	.wdata_192(\nap.wdata [208]),
	.wdata_176(\nap.wdata [192]),
	.wdata_160(\nap.wdata [176]),
	.wdata_144(\nap.wdata [160]),
	.wdata_128(\nap.wdata [144]),
	.wdata_12(\nap.wdata [28]),
	.wdata_13(\nap.wdata [29]),
	.wdata_14(\nap.wdata [30]),
	.wdata_112(\nap.wdata [128]),
	.wdata_15(\nap.wdata [31]),
	.wdata_17(\nap.wdata [33]),
	.wdata_1(\nap.wdata [17]),
	.wdata_2(\nap.wdata [18]),
	.wdata_3(\nap.wdata [19]),
	.wdata_4(\nap.wdata [20]),
	.wdata_5(\nap.wdata [21]),
	.wdata_6(\nap.wdata [22]),
	.wdata_7(\nap.wdata [23]),
	.wdata_8(\nap.wdata [24]),
	.wdata_9(\nap.wdata [25]),
	.wdata_10(\nap.wdata [26]),
	.wdata_96(\nap.wdata [112]),
	.wdata_11(\nap.wdata [27]),
	.wdata_80(\nap.wdata [96]),
	.wdata_64(\nap.wdata [80]),
	.wdata_48(\nap.wdata [64]),
	.wdata_32(\nap.wdata [48]),
	.wdata_16(\nap.wdata [32]),
	.wdata_0(\nap.wdata [16]),
	.dout_int_0_0_mod_2(dout_int_0_0_mod_2[15:0]),
	.awlen(\nap.awlen [3:0]),
	.awaddr(\nap.awaddr [39:9]),
	.wr_addr(wr_addr[39:4]),
	.wr_len_0(wr_len[0]),
	.awsize_0(\nap.awsize [0]),
	.len_written_mod_0(len_written_mod_0[2:0]),
	.awid(\nap.awid [7:0]),
	.test_gen_count(test_gen_count[12:0]),
	.data_error_0_0(i_axi_pkt_chk_nap_data_error[3]),
	.data_error_0_d0(i_axi_pkt_chk_dci_data_error[3]),
	.pipe_rstn_0(gb_per_clk_0__pipe_rstn[4]),
	.awsize46keep_0(i_axi_pkt_gen_nap_un1_axi_if_awsize46keep[0]),
	.bready(\nap.bready ),
	.awvalid(\nap.awvalid ),
	.N_106_l(N_106_l_Z),
	.awready_i(\nap.awready_i ),
	.bvalid_i(\nap.bvalid_i ),
	.awready(\nap.awready ),
	.N_206_i_i_0(N_206_i_i_0),
	.N_200_i_i_0(N_200_i_i_0),
	.i_clk(i_clk),
	.un1_burst_len_axb3(i_axi_pkt_gen_nap_un1_burst_len_axb3),
	.test_gen_count10_1z(test_gen_count10),
	.o_fail(o_fail),
	.id_error_0(i_axi_pkt_chk_nap_id_error),
	.id_error(i_axi_pkt_chk_dci_id_error),
	.test_rx_counte(test_rx_counte),
	.pkt_compared(pkt_compared),
	.test_gen_counte(test_gen_counte),
	.start_d(start_d_Z),
	.o_training_done(o_training_done),
	.i_start(i_start),
	.written_valid_1z(i_axi_pkt_gen_nap_written_valid),
	.CO0(CO0),
	.un1_burst_len_axb1(i_axi_pkt_gen_nap_un1_burst_len_axb1),
	.fifo_full(fifo_full),
	.wvalid(\nap.wvalid ),
	.wready(\nap.wready ),
	.bvalid(\nap.bvalid ),
	.wlast(\nap.wlast ),
	.un1_burst_len_axb2(i_axi_pkt_gen_nap_un1_burst_len_axb2)
);
// @33:396
  axi_pkt_chk_Z126060 i_axi_pkt_chk_nap (
	.N_7485_i_0(N_7485_i[0]),
	.data_error_0(i_axi_pkt_chk_nap_data_error[3]),
	.rdata(\nap.rdata [255:0]),
	.rid_0(\nap.rid [7:0]),
	.fifo_data_out({fifo_data_out[47:40], N_10741, N_10740, N_10739, N_10738, N_10737, fifo_data_out[34:0]}),
	.araddr(\nap.araddr [39:5]),
	.arlen(\nap.arlen [7:0]),
	.test_rx_count_dci_3(i_axi_pkt_chk_nap_test_rx_count_dci_3[12:0]),
	.N_7483_i_0(N_7483_i[0]),
	.arid(\nap.arid [7:0]),
	.pipe_rstn_0(gb_per_clk_0__pipe_rstn[4]),
	.arid36keep_0(i_axi_pkt_chk_nap_un1_axi_if_arid36keep[0]),
	.pkt_compared_dci(pkt_compared_dci),
	.test_gen_count_dci10(test_gen_count_dci10),
	.N_79_l(N_79_l_Z),
	.arready_i(\nap.arready_i ),
	.pkt_compared_1z(pkt_compared),
	.arready(\nap.arready ),
	.arvalid(\nap.arvalid ),
	.ddr4_1_clk(ddr4_1_clk),
	.rlast(\nap.rlast ),
	.rlast_i(\nap.rlast_i ),
	.i_clk(i_clk),
	.id_error_1z(i_axi_pkt_chk_nap_id_error),
	.fifo_empty(fifo_empty),
	.rvalid(\nap.rvalid ),
	.rready(\nap.rready ),
	.fifo_rden(fifo_rden)
);
// @33:572
  axi_pkt_gen_Z3942370 i_axi_pkt_gen_dci (
	.ddr4_1_dc_wdata_5(ddr4_1_dc_wdata[5]),
	.ddr4_1_dc_wdata_7(ddr4_1_dc_wdata[7]),
	.ddr4_1_dc_wdata_8(ddr4_1_dc_wdata[8]),
	.ddr4_1_dc_wdata_10(ddr4_1_dc_wdata[10]),
	.ddr4_1_dc_wdata_6(ddr4_1_dc_wdata[6]),
	.ddr4_1_dc_wdata_9(ddr4_1_dc_wdata[9]),
	.ddr4_1_dc_wdata_11(ddr4_1_dc_wdata[11]),
	.ddr4_1_dc_wdata_12(ddr4_1_dc_wdata[12]),
	.ddr4_1_dc_wdata_13(ddr4_1_dc_wdata[13]),
	.ddr4_1_dc_wdata_15(ddr4_1_dc_wdata[15]),
	.ddr4_1_dc_wdata_4(ddr4_1_dc_wdata[4]),
	.ddr4_1_dc_wdata_3(ddr4_1_dc_wdata[3]),
	.ddr4_1_dc_wdata_0(ddr4_1_dc_wdata[0]),
	.ddr4_1_dc_wdata_2(ddr4_1_dc_wdata[2]),
	.ddr4_1_dc_wdata_1(ddr4_1_dc_wdata[1]),
	.ddr4_1_dc_wdata_14(ddr4_1_dc_wdata[14]),
	.ddr4_1_dc_wdata_256(ddr4_1_dc_wdata[256]),
	.ddr4_1_dc_wdata_496(ddr4_1_dc_wdata[240]),
	.ddr4_1_dc_wdata_480(ddr4_1_dc_wdata[224]),
	.ddr4_1_dc_wdata_464(ddr4_1_dc_wdata[208]),
	.ddr4_1_dc_wdata_448(ddr4_1_dc_wdata[192]),
	.ddr4_1_dc_wdata_432(ddr4_1_dc_wdata[176]),
	.ddr4_1_dc_wdata_416(ddr4_1_dc_wdata[160]),
	.ddr4_1_dc_wdata_400(ddr4_1_dc_wdata[144]),
	.ddr4_1_dc_wdata_384(ddr4_1_dc_wdata[128]),
	.ddr4_1_dc_wdata_368(ddr4_1_dc_wdata[112]),
	.ddr4_1_dc_wdata_352(ddr4_1_dc_wdata[96]),
	.ddr4_1_dc_wdata_336(ddr4_1_dc_wdata[80]),
	.ddr4_1_dc_wdata_320(ddr4_1_dc_wdata[64]),
	.ddr4_1_dc_wdata_304(ddr4_1_dc_wdata[48]),
	.ddr4_1_dc_wdata_484(ddr4_1_dc_wdata[23]),
	.ddr4_1_dc_wdata_485(ddr4_1_dc_wdata[24]),
	.ddr4_1_dc_wdata_486(ddr4_1_dc_wdata[25]),
	.ddr4_1_dc_wdata_487(ddr4_1_dc_wdata[26]),
	.ddr4_1_dc_wdata_488(ddr4_1_dc_wdata[27]),
	.ddr4_1_dc_wdata_489(ddr4_1_dc_wdata[28]),
	.ddr4_1_dc_wdata_490(ddr4_1_dc_wdata[29]),
	.ddr4_1_dc_wdata_491(ddr4_1_dc_wdata[30]),
	.ddr4_1_dc_wdata_492(ddr4_1_dc_wdata[31]),
	.ddr4_1_dc_wdata_288(ddr4_1_dc_wdata[32]),
	.ddr4_1_dc_wdata_493(ddr4_1_dc_wdata[33]),
	.ddr4_1_dc_wdata_272(ddr4_1_dc_wdata[16]),
	.ddr4_1_dc_wdata_494(ddr4_1_dc_wdata[17]),
	.ddr4_1_dc_wdata_478(ddr4_1_dc_wdata[18]),
	.ddr4_1_dc_wdata_479(ddr4_1_dc_wdata[19]),
	.ddr4_1_dc_wdata_481(ddr4_1_dc_wdata[20]),
	.ddr4_1_dc_wdata_482(ddr4_1_dc_wdata[21]),
	.ddr4_1_dc_wdata_483(ddr4_1_dc_wdata[22]),
	.dout_int_0_0_mod({ddr4_1_dc_wdata[499:497], ddr4_1_dc_wdata[495], ddr4_1_dc_wdata[511:500]}),
	.ddr4_1_dc_awaddr(ddr4_1_dc_awaddr[32:12]),
	.wr_addr_dci(wr_addr_dci[32:6]),
	.ddr4_1_dc_awburst_0(ddr4_1_dc_awburst[0]),
	.len_written_mod(len_written_mod[5:0]),
	.ddr4_1_dc_awid(ddr4_1_dc_awid[7:0]),
	.ddr4_1_dc_awlen(ddr4_1_dc_awlen[5:0]),
	.pipe_rstn_0(gb_per_clk_1__pipe_rstn[4]),
	.awsize46keep_0(i_axi_pkt_gen_dci_un1_axi_if_awsize46keep[0]),
	.start_dci(start_dci_Z),
	.ddr4_1_dc_bready(ddr4_1_dc_bready),
	.ddr4_1_dc_awvalid(ddr4_1_dc_awvalid),
	.written_valid_1z(i_axi_pkt_gen_dci_written_valid),
	.N_539_l(N_539_l_Z),
	.ddr4_1_dc_bvalid_i(ddr4_1_dc_bvalid_i),
	.ddr4_1_clk(ddr4_1_clk),
	.ddr4_1_dc_awready(ddr4_1_dc_awready),
	.un4_axi_wr_enable_dci(un4_axi_wr_enable_dci),
	.fifo_full_dci(fifo_full_dci),
	.ddr4_1_dc_bvalid(ddr4_1_dc_bvalid),
	.ddr4_1_dc_wvalid(ddr4_1_dc_wvalid),
	.ddr4_1_dc_wready(ddr4_1_dc_wready),
	.ddr4_1_dc_wlast(ddr4_1_dc_wlast)
);
// @33:624
  axi_pkt_chk_Z217880 i_axi_pkt_chk_dci (
	.N_7483_0(N_7483[0]),
	.N_7483_i_0(N_7483_i[0]),
	.data_error_0(i_axi_pkt_chk_dci_data_error[3]),
	.ddr4_1_dc_rdata(ddr4_1_dc_rdata[511:0]),
	.ddr4_1_dc_rid(ddr4_1_dc_rid[7:0]),
	.fifo_data_out_dci({fifo_data_out_dci[40:33], N_10747, N_10746, N_10745, N_10744, N_10743, N_10742, fifo_data_out_dci[26:0]}),
	.ddr4_1_dc_araddr(ddr4_1_dc_araddr[32:6]),
	.ddr4_1_dc_arlen(ddr4_1_dc_arlen[7:0]),
	.ddr4_1_dc_arid(ddr4_1_dc_arid[7:0]),
	.pipe_rstn_0(gb_per_clk_1__pipe_rstn[4]),
	.arid36keep_0(i_axi_pkt_chk_dci_un1_axi_if_arid36keep[0]),
	.N_512_l(N_512_l_Z),
	.pkt_compared_dci(pkt_compared_dci),
	.ddr4_1_dc_arvalid(ddr4_1_dc_arvalid),
	.ddr4_1_clk(ddr4_1_clk),
	.ddr4_1_dc_arready(ddr4_1_dc_arready),
	.ddr4_1_dc_rlast(ddr4_1_dc_rlast),
	.id_error_1z(i_axi_pkt_chk_dci_id_error),
	.fifo_empty_dci(fifo_empty_dci),
	.ddr4_1_dc_rvalid(ddr4_1_dc_rvalid),
	.ddr4_1_dc_rready(ddr4_1_dc_rready),
	.fifo_rden_dci(fifo_rden_dci)
);
assign ddr4_1_dc_awaddr[0] = GND;
assign ddr4_1_dc_awaddr[1] = GND;
assign ddr4_1_dc_awaddr[2] = GND;
assign ddr4_1_dc_awaddr[3] = GND;
assign ddr4_1_dc_awaddr[4] = GND;
assign ddr4_1_dc_awaddr[5] = GND;
assign ddr4_1_dc_awaddr[6] = GND;
assign ddr4_1_dc_awaddr[7] = GND;
assign ddr4_1_dc_awaddr[8] = GND;
assign ddr4_1_dc_awaddr[9] = GND;
assign ddr4_1_dc_awaddr[10] = GND;
assign ddr4_1_dc_awaddr[11] = GND;
assign ddr4_1_dc_awaddr[33] = VCC;
assign ddr4_1_dc_awaddr[34] = GND;
assign ddr4_1_dc_awaddr[35] = GND;
assign ddr4_1_dc_awaddr[36] = GND;
assign ddr4_1_dc_awaddr[37] = GND;
assign ddr4_1_dc_awaddr[38] = GND;
assign ddr4_1_dc_awaddr[39] = GND;
assign ddr4_1_dc_awlen[6] = GND;
assign ddr4_1_dc_awlen[7] = GND;
assign ddr4_1_dc_awqos[0] = GND;
assign ddr4_1_dc_awqos[1] = GND;
assign ddr4_1_dc_awqos[2] = GND;
assign ddr4_1_dc_awqos[3] = GND;
assign ddr4_1_dc_awburst[1] = GND;
assign ddr4_1_dc_awlock = GND;
assign ddr4_1_dc_awsize[0] = GND;
assign ddr4_1_dc_awsize[1] = VCC;
assign ddr4_1_dc_awsize[2] = VCC;
assign ddr4_1_dc_awregion[0] = GND;
assign ddr4_1_dc_awregion[1] = GND;
assign ddr4_1_dc_awregion[2] = GND;
assign ddr4_1_dc_awregion[3] = GND;
assign ddr4_1_dc_awcache[0] = GND;
assign ddr4_1_dc_awcache[1] = GND;
assign ddr4_1_dc_awcache[2] = GND;
assign ddr4_1_dc_awcache[3] = GND;
assign ddr4_1_dc_awprot[0] = GND;
assign ddr4_1_dc_awprot[1] = VCC;
assign ddr4_1_dc_awprot[2] = GND;
assign ddr4_1_dc_wdata[34] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[35] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[36] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[37] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[38] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[39] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[40] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[41] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[42] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[43] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[44] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[45] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[46] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[47] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[49] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[50] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[51] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[52] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[53] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[54] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[55] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[56] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[57] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[58] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[59] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[60] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[61] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[62] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[63] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[65] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[66] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[67] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[68] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[69] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[70] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[71] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[72] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[73] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[74] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[75] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[76] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[77] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[78] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[79] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[81] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[82] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[83] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[84] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[85] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[86] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[87] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[88] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[89] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[90] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[91] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[92] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[93] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[94] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[95] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[97] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[98] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[99] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[100] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[101] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[102] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[103] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[104] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[105] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[106] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[107] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[108] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[109] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[110] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[111] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[113] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[114] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[115] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[116] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[117] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[118] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[119] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[120] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[121] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[122] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[123] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[124] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[125] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[126] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[127] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[129] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[130] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[131] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[132] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[133] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[134] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[135] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[136] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[137] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[138] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[139] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[140] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[141] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[142] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[143] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[145] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[146] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[147] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[148] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[149] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[150] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[151] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[152] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[153] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[154] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[155] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[156] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[157] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[158] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[159] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[161] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[162] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[163] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[164] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[165] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[166] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[167] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[168] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[169] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[170] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[171] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[172] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[173] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[174] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[175] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[177] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[178] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[179] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[180] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[181] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[182] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[183] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[184] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[185] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[186] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[187] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[188] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[189] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[190] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[191] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[193] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[194] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[195] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[196] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[197] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[198] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[199] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[200] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[201] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[202] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[203] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[204] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[205] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[206] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[207] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[209] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[210] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[211] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[212] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[213] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[214] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[215] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[216] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[217] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[218] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[219] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[220] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[221] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[222] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[223] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[225] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[226] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[227] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[228] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[229] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[230] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[231] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[232] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[233] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[234] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[235] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[236] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[237] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[238] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[239] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[241] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[242] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[243] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[244] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[245] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[246] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[247] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[248] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[249] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[250] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[251] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[252] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[253] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[254] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[255] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[257] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[258] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[259] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[260] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[261] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[262] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[263] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[264] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[265] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[266] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[267] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[268] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[269] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[270] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[271] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[272] = ddr4_1_dc_wdata[16];
assign ddr4_1_dc_wdata[273] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[274] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[275] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[276] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[277] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[278] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[279] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[280] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[281] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[282] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[283] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[284] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[285] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[286] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[287] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[288] = ddr4_1_dc_wdata[32];
assign ddr4_1_dc_wdata[289] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[290] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[291] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[292] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[293] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[294] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[295] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[296] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[297] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[298] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[299] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[300] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[301] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[302] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[303] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[304] = ddr4_1_dc_wdata[48];
assign ddr4_1_dc_wdata[305] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[306] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[307] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[308] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[309] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[310] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[311] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[312] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[313] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[314] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[315] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[316] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[317] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[318] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[319] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[320] = ddr4_1_dc_wdata[64];
assign ddr4_1_dc_wdata[321] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[322] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[323] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[324] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[325] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[326] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[327] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[328] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[329] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[330] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[331] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[332] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[333] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[334] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[335] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[336] = ddr4_1_dc_wdata[80];
assign ddr4_1_dc_wdata[337] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[338] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[339] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[340] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[341] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[342] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[343] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[344] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[345] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[346] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[347] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[348] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[349] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[350] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[351] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[352] = ddr4_1_dc_wdata[96];
assign ddr4_1_dc_wdata[353] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[354] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[355] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[356] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[357] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[358] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[359] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[360] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[361] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[362] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[363] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[364] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[365] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[366] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[367] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[368] = ddr4_1_dc_wdata[112];
assign ddr4_1_dc_wdata[369] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[370] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[371] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[372] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[373] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[374] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[375] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[376] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[377] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[378] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[379] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[380] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[381] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[382] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[383] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[384] = ddr4_1_dc_wdata[128];
assign ddr4_1_dc_wdata[385] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[386] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[387] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[388] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[389] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[390] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[391] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[392] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[393] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[394] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[395] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[396] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[397] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[398] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[399] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[400] = ddr4_1_dc_wdata[144];
assign ddr4_1_dc_wdata[401] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[402] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[403] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[404] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[405] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[406] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[407] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[408] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[409] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[410] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[411] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[412] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[413] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[414] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[415] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[416] = ddr4_1_dc_wdata[160];
assign ddr4_1_dc_wdata[417] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[418] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[419] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[420] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[421] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[422] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[423] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[424] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[425] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[426] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[427] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[428] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[429] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[430] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[431] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[432] = ddr4_1_dc_wdata[176];
assign ddr4_1_dc_wdata[433] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[434] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[435] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[436] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[437] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[438] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[439] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[440] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[441] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[442] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[443] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[444] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[445] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[446] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[447] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[448] = ddr4_1_dc_wdata[192];
assign ddr4_1_dc_wdata[449] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[450] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[451] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[452] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[453] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[454] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[455] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[456] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[457] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[458] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[459] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[460] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[461] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[462] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[463] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[464] = ddr4_1_dc_wdata[208];
assign ddr4_1_dc_wdata[465] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[466] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[467] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[468] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[469] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[470] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[471] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[472] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[473] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[474] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[475] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[476] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[477] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[478] = ddr4_1_dc_wdata[18];
assign ddr4_1_dc_wdata[479] = ddr4_1_dc_wdata[19];
assign ddr4_1_dc_wdata[480] = ddr4_1_dc_wdata[224];
assign ddr4_1_dc_wdata[481] = ddr4_1_dc_wdata[20];
assign ddr4_1_dc_wdata[482] = ddr4_1_dc_wdata[21];
assign ddr4_1_dc_wdata[483] = ddr4_1_dc_wdata[22];
assign ddr4_1_dc_wdata[484] = ddr4_1_dc_wdata[23];
assign ddr4_1_dc_wdata[485] = ddr4_1_dc_wdata[24];
assign ddr4_1_dc_wdata[486] = ddr4_1_dc_wdata[25];
assign ddr4_1_dc_wdata[487] = ddr4_1_dc_wdata[26];
assign ddr4_1_dc_wdata[488] = ddr4_1_dc_wdata[27];
assign ddr4_1_dc_wdata[489] = ddr4_1_dc_wdata[28];
assign ddr4_1_dc_wdata[490] = ddr4_1_dc_wdata[29];
assign ddr4_1_dc_wdata[491] = ddr4_1_dc_wdata[30];
assign ddr4_1_dc_wdata[492] = ddr4_1_dc_wdata[31];
assign ddr4_1_dc_wdata[493] = ddr4_1_dc_wdata[33];
assign ddr4_1_dc_wdata[494] = ddr4_1_dc_wdata[17];
assign ddr4_1_dc_wdata[496] = ddr4_1_dc_wdata[240];
assign ddr4_1_dc_wstrb[0] = VCC;
assign ddr4_1_dc_wstrb[1] = VCC;
assign ddr4_1_dc_wstrb[2] = VCC;
assign ddr4_1_dc_wstrb[3] = VCC;
assign ddr4_1_dc_wstrb[4] = VCC;
assign ddr4_1_dc_wstrb[5] = VCC;
assign ddr4_1_dc_wstrb[6] = VCC;
assign ddr4_1_dc_wstrb[7] = VCC;
assign ddr4_1_dc_wstrb[8] = VCC;
assign ddr4_1_dc_wstrb[9] = VCC;
assign ddr4_1_dc_wstrb[10] = VCC;
assign ddr4_1_dc_wstrb[11] = VCC;
assign ddr4_1_dc_wstrb[12] = VCC;
assign ddr4_1_dc_wstrb[13] = VCC;
assign ddr4_1_dc_wstrb[14] = VCC;
assign ddr4_1_dc_wstrb[15] = VCC;
assign ddr4_1_dc_wstrb[16] = VCC;
assign ddr4_1_dc_wstrb[17] = VCC;
assign ddr4_1_dc_wstrb[18] = VCC;
assign ddr4_1_dc_wstrb[19] = VCC;
assign ddr4_1_dc_wstrb[20] = VCC;
assign ddr4_1_dc_wstrb[21] = VCC;
assign ddr4_1_dc_wstrb[22] = VCC;
assign ddr4_1_dc_wstrb[23] = VCC;
assign ddr4_1_dc_wstrb[24] = VCC;
assign ddr4_1_dc_wstrb[25] = VCC;
assign ddr4_1_dc_wstrb[26] = VCC;
assign ddr4_1_dc_wstrb[27] = VCC;
assign ddr4_1_dc_wstrb[28] = VCC;
assign ddr4_1_dc_wstrb[29] = VCC;
assign ddr4_1_dc_wstrb[30] = VCC;
assign ddr4_1_dc_wstrb[31] = VCC;
assign ddr4_1_dc_wstrb[32] = VCC;
assign ddr4_1_dc_wstrb[33] = VCC;
assign ddr4_1_dc_wstrb[34] = VCC;
assign ddr4_1_dc_wstrb[35] = VCC;
assign ddr4_1_dc_wstrb[36] = VCC;
assign ddr4_1_dc_wstrb[37] = VCC;
assign ddr4_1_dc_wstrb[38] = VCC;
assign ddr4_1_dc_wstrb[39] = VCC;
assign ddr4_1_dc_wstrb[40] = VCC;
assign ddr4_1_dc_wstrb[41] = VCC;
assign ddr4_1_dc_wstrb[42] = VCC;
assign ddr4_1_dc_wstrb[43] = VCC;
assign ddr4_1_dc_wstrb[44] = VCC;
assign ddr4_1_dc_wstrb[45] = VCC;
assign ddr4_1_dc_wstrb[46] = VCC;
assign ddr4_1_dc_wstrb[47] = VCC;
assign ddr4_1_dc_wstrb[48] = VCC;
assign ddr4_1_dc_wstrb[49] = VCC;
assign ddr4_1_dc_wstrb[50] = VCC;
assign ddr4_1_dc_wstrb[51] = VCC;
assign ddr4_1_dc_wstrb[52] = VCC;
assign ddr4_1_dc_wstrb[53] = VCC;
assign ddr4_1_dc_wstrb[54] = VCC;
assign ddr4_1_dc_wstrb[55] = VCC;
assign ddr4_1_dc_wstrb[56] = VCC;
assign ddr4_1_dc_wstrb[57] = VCC;
assign ddr4_1_dc_wstrb[58] = VCC;
assign ddr4_1_dc_wstrb[59] = VCC;
assign ddr4_1_dc_wstrb[60] = VCC;
assign ddr4_1_dc_wstrb[61] = VCC;
assign ddr4_1_dc_wstrb[62] = VCC;
assign ddr4_1_dc_wstrb[63] = VCC;
assign ddr4_1_dc_araddr[0] = GND;
assign ddr4_1_dc_araddr[1] = GND;
assign ddr4_1_dc_araddr[2] = GND;
assign ddr4_1_dc_araddr[3] = GND;
assign ddr4_1_dc_araddr[4] = GND;
assign ddr4_1_dc_araddr[5] = GND;
assign ddr4_1_dc_araddr[33] = VCC;
assign ddr4_1_dc_araddr[34] = GND;
assign ddr4_1_dc_araddr[35] = GND;
assign ddr4_1_dc_araddr[36] = GND;
assign ddr4_1_dc_araddr[37] = GND;
assign ddr4_1_dc_araddr[38] = GND;
assign ddr4_1_dc_araddr[39] = GND;
assign ddr4_1_dc_arqos[0] = GND;
assign ddr4_1_dc_arqos[1] = GND;
assign ddr4_1_dc_arqos[2] = GND;
assign ddr4_1_dc_arqos[3] = GND;
assign ddr4_1_dc_arburst[0] = VCC;
assign ddr4_1_dc_arburst[1] = GND;
assign ddr4_1_dc_arlock = GND;
assign ddr4_1_dc_arsize[0] = GND;
assign ddr4_1_dc_arsize[1] = VCC;
assign ddr4_1_dc_arsize[2] = VCC;
assign ddr4_1_dc_arregion[0] = GND;
assign ddr4_1_dc_arregion[1] = GND;
assign ddr4_1_dc_arregion[2] = GND;
assign ddr4_1_dc_arregion[3] = GND;
assign ddr4_1_dc_arcache[0] = GND;
assign ddr4_1_dc_arcache[1] = GND;
assign ddr4_1_dc_arcache[2] = GND;
assign ddr4_1_dc_arcache[3] = GND;
assign ddr4_1_dc_arprot[0] = GND;
assign ddr4_1_dc_arprot[1] = VCC;
assign ddr4_1_dc_arprot[2] = GND;
assign ddr4_1_dc_arex_auto_precharge = GND;
assign ddr4_1_dc_arex_parity = GND;
assign ddr4_1_dc_arex_poison = GND;
assign ddr4_1_dc_arex_urgent = GND;
assign ddr4_1_dc_awex_auto_precharge = GND;
assign ddr4_1_dc_awex_parity = GND;
assign ddr4_1_dc_awex_poison = GND;
assign ddr4_1_dc_awex_urgent = GND;
assign ddr4_1_dc_wex_parity[0] = GND;
assign ddr4_1_dc_wex_parity[1] = GND;
assign ddr4_1_dc_wex_parity[2] = GND;
assign ddr4_1_dc_wex_parity[3] = GND;
assign ddr4_1_dc_wex_parity[4] = GND;
assign ddr4_1_dc_wex_parity[5] = GND;
assign ddr4_1_dc_wex_parity[6] = GND;
assign ddr4_1_dc_wex_parity[7] = GND;
assign ddr4_1_dc_wex_parity[8] = GND;
assign ddr4_1_dc_wex_parity[9] = GND;
assign ddr4_1_dc_wex_parity[10] = GND;
assign ddr4_1_dc_wex_parity[11] = GND;
assign ddr4_1_dc_wex_parity[12] = GND;
assign ddr4_1_dc_wex_parity[13] = GND;
assign ddr4_1_dc_wex_parity[14] = GND;
assign ddr4_1_dc_wex_parity[15] = GND;
assign ddr4_1_dc_wex_parity[16] = GND;
assign ddr4_1_dc_wex_parity[17] = GND;
assign ddr4_1_dc_wex_parity[18] = GND;
assign ddr4_1_dc_wex_parity[19] = GND;
assign ddr4_1_dc_wex_parity[20] = GND;
assign ddr4_1_dc_wex_parity[21] = GND;
assign ddr4_1_dc_wex_parity[22] = GND;
assign ddr4_1_dc_wex_parity[23] = GND;
assign ddr4_1_dc_wex_parity[24] = GND;
assign ddr4_1_dc_wex_parity[25] = GND;
assign ddr4_1_dc_wex_parity[26] = GND;
assign ddr4_1_dc_wex_parity[27] = GND;
assign ddr4_1_dc_wex_parity[28] = GND;
assign ddr4_1_dc_wex_parity[29] = GND;
assign ddr4_1_dc_wex_parity[30] = GND;
assign ddr4_1_dc_wex_parity[31] = GND;
assign ddr4_1_dc_wex_parity[32] = GND;
assign ddr4_1_dc_wex_parity[33] = GND;
assign ddr4_1_dc_wex_parity[34] = GND;
assign ddr4_1_dc_wex_parity[35] = GND;
assign ddr4_1_dc_wex_parity[36] = GND;
assign ddr4_1_dc_wex_parity[37] = GND;
assign ddr4_1_dc_wex_parity[38] = GND;
assign ddr4_1_dc_wex_parity[39] = GND;
assign ddr4_1_dc_wex_parity[40] = GND;
assign ddr4_1_dc_wex_parity[41] = GND;
assign ddr4_1_dc_wex_parity[42] = GND;
assign ddr4_1_dc_wex_parity[43] = GND;
assign ddr4_1_dc_wex_parity[44] = GND;
assign ddr4_1_dc_wex_parity[45] = GND;
assign ddr4_1_dc_wex_parity[46] = GND;
assign ddr4_1_dc_wex_parity[47] = GND;
assign ddr4_1_dc_wex_parity[48] = GND;
assign ddr4_1_dc_wex_parity[49] = GND;
assign ddr4_1_dc_wex_parity[50] = GND;
assign ddr4_1_dc_wex_parity[51] = GND;
assign ddr4_1_dc_wex_parity[52] = GND;
assign ddr4_1_dc_wex_parity[53] = GND;
assign ddr4_1_dc_wex_parity[54] = GND;
assign ddr4_1_dc_wex_parity[55] = GND;
assign ddr4_1_dc_wex_parity[56] = GND;
assign ddr4_1_dc_wex_parity[57] = GND;
assign ddr4_1_dc_wex_parity[58] = GND;
assign ddr4_1_dc_wex_parity[59] = GND;
assign ddr4_1_dc_wex_parity[60] = GND;
assign ddr4_1_dc_wex_parity[61] = GND;
assign ddr4_1_dc_wex_parity[62] = GND;
assign ddr4_1_dc_wex_parity[63] = GND;
assign o_fail_oe = VCC;
assign o_xact_done_oe = VCC;
assign o_training_done_oe = VCC;
endmodule /* ddr4_ref_design_top */

