set clock_constraint { \
    name clk \
    module omp_reconstruction \
    port ap_clk \
    period 22 \
    uncertainty 5.94 \
}

set all_path {}

set false_path {}

