// Seed: 3709692439
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri0  id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd57
) (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 _id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11
);
  logic [1 : ~  id_8] id_13;
  ;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_9
  );
endmodule
