Generating HDL for page 13.66.02.1 F CH END OF RECORD at 8/8/2020 1:14:00 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_66_02_1_F_CH_END_OF_RECORD_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 4H
Found combinatorial loop (need D FF) at output of gate at 2H
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_F_CYCLE,PS_WRAP_AROUND_CONDITIONS,MS_F_CH_LAST_INPUT_CYCLE
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_LOGIC_GATE_F_OR_W,PS_2ND_CLOCK_PULSE_2
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of PS_F_CYCLE,PS_B_CH_GROUP_MARK_DOT_WM
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_G
	and inputs of MS_R_SYMBOL_OP_MODIFIER,MS_W_SYMBOL_OP_MODIFIER,MS_F_CH_2ND_ADDR_TRF
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of OUT_DOT_5E,PS_LOGIC_GATE_F_1,MS_1401_CARD_PRINT_IN_PROC
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_D, OUT_5F_D
	and inputs of PS_UNIT_CTRL_OP_CODE,PS_F_CH_STATUS_SAMPLE_A
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_C, OUT_5G_C
	and inputs of PS_F_CYCLE,PS_B_CH_GROUP_MARK_DOT_WM,PS_LOGIC_GATE_W
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_5F_D,OUT_5G_C
	and logic function of NAND
Generating Statement for block at 4H with *latched* output pin(s) of OUT_4H_NoPin_Latch, OUT_4H_NoPin_Latch
	and inputs of OUT_DOT_2H,MS_F_CH_RESET,MS_F_CH_END_OF_2ND_ADDR_TRF
	and logic function of NAND
Generating Statement for block at 2H with *latched* output pin(s) of OUT_2H_P_Latch
	and inputs of OUT_4H_NoPin,OUT_DOT_3A,OUT_DOT_4D
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_C
	and inputs of OUT_DOT_2H
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of OUT_1I_B
	and inputs of OUT_4H_NoPin
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D, OUT_DOT_4D
	and inputs of OUT_4D_G,OUT_4E_G
	and logic function of OR
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A, OUT_DOT_3A
	and inputs of OUT_5A_G,OUT_5B_G
	and logic function of OR
Generating Statement for block at 2H with output pin(s) of OUT_DOT_2H, OUT_DOT_2H
	and inputs of OUT_2G_E,OUT_2H_P
	and logic function of OR
Generating Statement for block at 5E with output pin(s) of OUT_DOT_5E
	and inputs of OUT_5E_G,PS_F_CH_SIF_SENSE_OR_CONTROL
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE
	from gate output OUT_5F_D
Generating output sheet edge signal assignment to 
	signal MS_F_CH_OVERLAP_END_OF_RECORD
	from gate output OUT_5G_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_END_OF_RECORD_LATCH
	from gate output OUT_1H_C
Generating output sheet edge signal assignment to 
	signal PS_F_CH_END_OF_RECORD_LATCH
	from gate output OUT_1I_B
Generating output sheet edge signal assignment to 
	signal MS_I_O_GRP_MK_END_OF_RECORD
	from gate output OUT_DOT_4D
Generating output sheet edge signal assignment to 
	signal MS_MAR_WRAP_AROUND
	from gate output OUT_DOT_3A
Generating D Flip Flop for block at 4H
Generating D Flip Flop for block at 2H
