// Seed: 2511260666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_3 = 0;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_7;
  wire id_8;
  ;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    input wand id_0,
    input supply1 id_1,
    input tri _id_2,
    output wand id_3
    , id_5
);
  logic [1 : id_2  <=  1] id_6;
  initial begin : LABEL_0
    id_7(id_6);
    if (1) begin : LABEL_1
      wait (id_7[-1==id_2]);
      $unsigned(52);
      ;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
