`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    07:53:09 03/31/2015 
// Design Name: 
// Module Name:    icap_data_size_converter 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description:    This module is to convert 256 bit-width to 32-bit width
//                 It also detects the start and end of congiguration packe
//                 by parsing the header
//                 There is debug counter to count number of packet, packet size
//                 for debugging purpose
// Dependencies:
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module icap_data_size_converter	#(
		parameter DATA_SIZE = 256,
		parameter ICAP_DATA_SIZE = 32
	)
	(
		input 									clock,
		input 									rst_n,
    
    // 256bit FIFO interface
		input 	                      	          in_valid,
		input 	[DATA_SIZE - 1 :  0] 	            in_data,
    input 	[7:0] 	                          in_strb,
    input   [127:0]                           in_user,
    input                                     in_last,
		output  reg                               out_ready,	
    
    // 32-bit ICAP interfce
    input                             in_ready,
		output reg [ICAP_DATA_SIZE - 1:0] out_data,
		output reg                     	  out_valid,

    // Internal interface
    output   reg                      config_start,
    output   reg                      config_end,
    output   reg [31:0]               no_config_pkt,
    output   reg [31:0]               no_config_byte
    );

    // State
		localparam IDLE 					= 2'b00;
    localparam DIVIDE_HEADER  = 2'b01
		localparam DIVIDE_PKT		  = 2'b10;
		
		//enable and disable for fifo and icap
		localparam ENABLE 			= 1'b0;
		localparam DISABLE 			= 1'b1;
		
	//register
	reg [1 : 0] state, next_state;
	reg [7 : 0] data_sel, next_data_sel;
  reg [31:0]  next_no_config_pkt, next_no_config_byte;

	always @(posedge clock)	begin
		if (~rst_n)	begin
      state           <= IDLE;
      data_sel        <= 8'b0000_0001;
      config_start    <= 1'b0;
      config_start    <= 1'b1;
      no_config_pkt   <= 32'h0;
      no_config_byte  <= 32'h0;
    end
  	else begin
      state           <= next_state;
      data_sel        <= next_data_sel;
      config_start    <= next_config_start;
      config_end      <= next_config_end;
      no_config_pkt   <= next_no_config_pkt;
      no_config_byte  <= next_no_config_byte;
    end
	end

  wire start_bit = in_data[56];
  wire end_bit   = in_data[57];
  reg  
	always @(*)	begin
    out_valid = 1'b0;
    out_ready = 1'b1;
    next_config_start = 1'b0;
    next_config_end = 1'b0;
    
    next_state = state;
    next_data_sel = data_sel;

    next_no_config_pkt = no_config_pkt;
    next_no_config_byte = no_config_byte;
		case(state)
			IDLE: begin
				if (in_valid ) begin
          out_valid = 1'b0; // Skip the header byte
          out_ready = 1'b0;
          next_state    = DIVIDE_HEADER;
          next_data_sel = 8'b0000_0010;
          nxt_config_start = start_bit;
          nxt_config_end   = end_bit;
          if (start_bit) begin // Reset counter if receiving the start packet
            next_no_config_pkt  = 32'h0000_0001;
            next_no_config_byte = {16'h0000, in_user[15:0]};
          end
          else begin 
            next_no_config_pkt  = no_config_pkt + 1'b1;
            next_no_config_byte = no_config_byte + in_user[15:0];
          end
        end
			end
      DIVIDE_HEADER: begin
        out_ready = 1'b0;
        out_valid = |(data_sel & in_strb);
        if (out_valid) begin
          out_ready     = data_sel[7];
          if (in_last) next_state    = (in_ready & data_sel[7]) ? IDLE : DIVIDE_HEADER;
          else         next_state    = (in_ready & data_sel[7]) ? IDLE : DIVIDE_PKT;
          next_data_sel = (in_ready) ? {data_sel[6:1], data_sel[7]} : data_sel;
        end
        else begin
          out_ready = 1'b1;
          if (in_last) next_state    = IDLE;
          else         next_state    = DIVIDE_PKT;
          next_data_sel = 8'b0000_00001;
        end
      end
			DIVIDE_PKT: begin
        out_ready = 1'b0;
        out_valid = |(data_sel & in_strb);
        if (out_valid) begin
          out_ready     = data_sel[7];
          if (in_last) next_state    = (in_ready & data_sel[7]) ? IDLE : DIVIDE_DATA;
          else         next_state    = DIVIDE_DATA;
          next_data_sel = (in_ready) ? {data_sel[6:1], data_sel[7]} : data_sel;
        end
        else begin
          out_ready = 1'b1;
          next_state = IDLE;
          next_data_sel = 8'b0000_00001;
        end
			end
		endcase
	end
  assign out_data =   ({32{data_sel[7]}} & in_data[(8*32 - 1) : (7*32)]) 
                    | ({32{data_sel[6]}} & in_data[(7*32 - 1) : (6*32)]) 
                    | ({32{data_sel[5]}} & in_data[(6*32 - 1) : (6*32)]) 
                    | ({32{data_sel[4]}} & in_data[(5*32 - 1) : (4*32)]) 
                    | ({32{data_sel[3]}} & in_data[(4*32 - 1) : (3*32)]) 
                    | ({32{data_sel[2]}} & in_data[(3*32 - 1) : (2*32)]) 
                    | ({32{data_sel[1]}} & in_data[(1*32 - 1) : (1*32)]) 
                    | ({32{data_sel[0]}} & in_data[(1*32 - 1) : (0*32)]); 
endmodule
