<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SyterKit: include/drivers/sun8iw21/reg/reg-ccu.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SyterKit
   &#160;<span id="projectnumber">0.2.4</span>
   </div>
   <div id="projectbrief">SyterKit is a bare-metal framework designed for Allwinner platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_f2c48dc3b8c7451c113120ef357924ec.html">sun8iw21</a></li><li class="navelem"><a class="el" href="../../dir_f8e6c1c0a9965d2c338594a4f087fba0.html">reg</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">reg-ccu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* SPDX-License-Identifier: Apache-2.0 */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#ifndef __SUN8IW21_REG_CCU_H__</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#define __SUN8IW21_REG_CCU_H__</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="../../d6/d30/sun8iw8_2reg_2reg-ncat_8h.html">reg-ncat.h</a>&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">    8</a></span>&#160;<span class="preprocessor">#define CCU_BASE SUNXI_CCU_BASE</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a23de53b876d09184c8b36dc70b73c7af">   10</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CPU_CTRL_REG 0x0000      </span><span class="comment">/* PLL_CPU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abfbf21fd3f4922e30e3ae2c95cbf5b5b">   11</a></span>&#160;<span class="preprocessor">#define CCU_PLL_DDR_CTRL_REG 0x0010      </span><span class="comment">/* PLL_DDR Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ad7aa424d8c484d8acf84d48f28150ad7">   12</a></span>&#160;<span class="preprocessor">#define CCU_PLL_PERI_CTRL_REG 0x0020     </span><span class="comment">/* PLL_PERI Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a22b114341a4a7857ad1af7c0d848847b">   13</a></span>&#160;<span class="preprocessor">#define CCU_PLL_VIDEO_CTRL_REG 0x0040    </span><span class="comment">/* PLL_VIDEO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab37c8d8edcacacde28876f74f80108a5">   14</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CSI_CTRL_REG 0x0048      </span><span class="comment">/* PLL_CSI Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6c98776c4e67140e893fcc57bf974ca1">   15</a></span>&#160;<span class="preprocessor">#define CCU_PLL_AUDIO_CTRL_REG 0x0078    </span><span class="comment">/* PLL_AUDIO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a729c65d087a53429ef6b021dffaeb23a">   16</a></span>&#160;<span class="preprocessor">#define CCU_PLL_NPU_CTRL_REG 0x0080      </span><span class="comment">/* PLL_NPU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#adc52770e2249e44350acd893afdb5207">   17</a></span>&#160;<span class="preprocessor">#define CCU_PLL_DDR_PAT0_CTRL_REG 0x0110 </span><span class="comment">/* PLL_DDR Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9b794aad65509cbbc51dfeba77b1951f">   18</a></span>&#160;<span class="preprocessor">#define CCU_PLL_DDR_PAT1_CTRL_REG 0x0114 </span><span class="comment">/* PLL_DDR Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5288da42fcae215e1a8ba32668460c04">   19</a></span>&#160;<span class="preprocessor">#define CCU_PLL_PERI_PAT0_CTRL_REG \</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">    0x0120 </span><span class="comment">/* PLL_PERI Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a34bfb3f7b41223ded5cead69bebba10c">   21</a></span>&#160;<span class="preprocessor">#define CCU_PLL_PERI_PAT1_CTRL_REG \</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">    0x0124 </span><span class="comment">/* PLL_PERI Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4536259f554de21c0297235dd98c2e7e">   23</a></span>&#160;<span class="preprocessor">#define CCU_PLL_VIDEO_PAT0_CTRL_REG \</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">    0x0140 </span><span class="comment">/* PLL_VIDEO Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9cbf78e431c538e60fdf5f4b07fb4850">   25</a></span>&#160;<span class="preprocessor">#define CCU_PLL_VIDEO_PAT1_CTRL_REG \</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">    0x0144                               </span><span class="comment">/* PLL_VIDEO Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a69d4a9f1f07714faa59f4422e0b55796">   27</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CSI_PAT0_CTRL_REG 0x0148 </span><span class="comment">/* PLL_CSI Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8c20d34c121066059928d376a7f0a882">   28</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CSI_PAT1_CTRL_REG 0x014C </span><span class="comment">/* PLL_CSI Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a71983c37d931b912fa50c19fbe553826">   29</a></span>&#160;<span class="preprocessor">#define CCU_PLL_AUDIO_PAT0_CTRL_REG \</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">    0x0178 </span><span class="comment">/* PLL_AUDIO Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a682c8898417edcb3900a11be1fb25778">   31</a></span>&#160;<span class="preprocessor">#define CCU_PLL_AUDIO_PAT1_CTRL_REG \</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">    0x017C                               </span><span class="comment">/* PLL_AUDIO Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a48a6d69005c15dbfcc8a632fb4c9c016">   33</a></span>&#160;<span class="preprocessor">#define CCU_PLL_NPU_PAT0_CTRL_REG 0x0180 </span><span class="comment">/* PLL_NPU Pattern0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a959ba07a407f68dc0809f3e5dcf0f189">   34</a></span>&#160;<span class="preprocessor">#define CCU_PLL_NPU_PAT1_CTRL_REG 0x0184 </span><span class="comment">/* PLL_NPU Pattern1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2d765a0e8fcb47d0f7539e0d51fa9bf8">   35</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CPU_BIAS_REG 0x0300      </span><span class="comment">/* PLL_CPU Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a74d05df0068dc577836afa6cbd71245e">   36</a></span>&#160;<span class="preprocessor">#define CCU_PLL_DDR_BIAS_REG 0x0310      </span><span class="comment">/* PLL_DDR Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a390e613c7c7e2332f8a96468e8e7d077">   37</a></span>&#160;<span class="preprocessor">#define CCU_PLL_PERI_BIAS_REG 0x0320     </span><span class="comment">/* PLL_PERI Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1bfb4f536474fcc652a76d54649a58eb">   38</a></span>&#160;<span class="preprocessor">#define CCU_PLL_VIDEO_BIAS_REG 0x0340    </span><span class="comment">/* PLL_VIDEO Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a900c4d558e206caf066d51ae4f5ced76">   39</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CSI_BIAS_REG 0x0348      </span><span class="comment">/* PLL_CSI Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae523eb1957c7286d58aa6af4c3c42f61">   40</a></span>&#160;<span class="preprocessor">#define CCU_PLL_AUDIO_BIAS_REG 0x0378    </span><span class="comment">/* PLL_AUDIO Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a25efc91f92b98137eec90f4d5fe6ae9e">   41</a></span>&#160;<span class="preprocessor">#define CCU_PLL_NPU_BIAS_REG 0x0380      </span><span class="comment">/* PLL_NPU Bias Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aab0f25a5b259a4a757147b59eb11be1a">   42</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CPU_TUN_REG 0x0400       </span><span class="comment">/* PLL_CPU Tuning Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9a0ee32cad7c16a410c11a490678c4d3">   43</a></span>&#160;<span class="preprocessor">#define CCU_CPU_CLK_REG 0x0500           </span><span class="comment">/* CPU Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6c9f5664d69d88e59c9d7b14bdc0dda2">   44</a></span>&#160;<span class="preprocessor">#define CCU_CPU_GATING_REG 0x0504        </span><span class="comment">/* CPU Gating Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af2d61e18a22faa6d8ba0fd8bbeca0d12">   45</a></span>&#160;<span class="preprocessor">#define CCU_AHB_CLK_REG 0x0510           </span><span class="comment">/* AHB Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1f8fa7031524e09381849a5a916399ab">   46</a></span>&#160;<span class="preprocessor">#define CCU_APB0_CLK_REG 0x0520          </span><span class="comment">/* APB0 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5ac5129140dd17ffc24911699132eb91">   47</a></span>&#160;<span class="preprocessor">#define CCU_APB1_CLK_REG 0x0524          </span><span class="comment">/* APB1 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a61a99a04070b5bf9bb10204781ee5c7c">   48</a></span>&#160;<span class="preprocessor">#define CCU_MBUS_CLK_REG 0x0540          </span><span class="comment">/* MBUS Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3b6feeca2c9d418fe48e5ed73534275d">   49</a></span>&#160;<span class="preprocessor">#define CCU_DE_CLK_REG 0x0600            </span><span class="comment">/* DE Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac520b2da4b595084c7740639546d2773">   50</a></span>&#160;<span class="preprocessor">#define CCU_DE_BGR_REG 0x060C            </span><span class="comment">/* DE Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abe27fa4942b19e3601a8fd3c8f8bb53e">   51</a></span>&#160;<span class="preprocessor">#define CCU_G2D_CLK_REG 0x0630           </span><span class="comment">/* G2D Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a96ad7f29c42c41a1974ea54496f64bd5">   52</a></span>&#160;<span class="preprocessor">#define CCU_G2D_BGR_REG 0x063C           </span><span class="comment">/* G2D Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3c04c995ed44f92389cb847d8ab8fcb5">   53</a></span>&#160;<span class="preprocessor">#define CCU_CE_CLK_REG 0x0680            </span><span class="comment">/* CE Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a89a0878f465b52a1f40f56b988b81259">   54</a></span>&#160;<span class="preprocessor">#define CCU_CE_BGR_REG 0x068C            </span><span class="comment">/* CE Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3561019b6d753e5a34471a14f23ea3ea">   55</a></span>&#160;<span class="preprocessor">#define CCU_VE_CLK_REG 0x0690            </span><span class="comment">/* VE Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa4ae61a2a7b54973c14f9a7e4240a9d1">   56</a></span>&#160;<span class="preprocessor">#define CCU_VE_BGR_REG 0x069C            </span><span class="comment">/* VE Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac4691e541b3bcc8d47e68d8fd4dbfdb2">   57</a></span>&#160;<span class="preprocessor">#define CCU_NPU_CLK_REG 0x06E0           </span><span class="comment">/* NPU Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5af4997754cec8b6f376f9687c076c04">   58</a></span>&#160;<span class="preprocessor">#define CCU_NPU_BGR_REG 0x06EC           </span><span class="comment">/* NPU Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab88690ed0238ddcb1b65b7af60d80182">   59</a></span>&#160;<span class="preprocessor">#define CCU_DMA_BGR_REG 0x070C           </span><span class="comment">/* DMA Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3ef3aac130f92d6cf61c6673c722c49f">   60</a></span>&#160;<span class="preprocessor">#define CCU_MSGBOX_BGR_REG 0x071C        </span><span class="comment">/* MSGBOX Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a66ab6a2eb82628522adf3262e7a196d9">   61</a></span>&#160;<span class="preprocessor">#define CCU_SPINLOCK_BGR_REG 0x072C      </span><span class="comment">/* SPINLOCK Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a770d278f7b3cd6dd3e3c039f41b76931">   62</a></span>&#160;<span class="preprocessor">#define CCU_HSTIMER_BGR_REG 0x073C       </span><span class="comment">/* HSTIMER Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a304d25318497e8017088c0145ec0d045">   63</a></span>&#160;<span class="preprocessor">#define CCU_AVS_CLK_REG 0x0740           </span><span class="comment">/* AVS Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#acea4a96071e2957ba3257545eaeb5a49">   64</a></span>&#160;<span class="preprocessor">#define CCU_DBGSYS_BGR_REG 0x078C        </span><span class="comment">/* DBGSYS Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a70e88e3b5ff10a0efb1c4bc54bbdf887">   65</a></span>&#160;<span class="preprocessor">#define CCU_PWM_BGR_REG 0x07AC           </span><span class="comment">/* PWM Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aee704e2855a1b2f8ec0296ac5f87b196">   66</a></span>&#160;<span class="preprocessor">#define CCU_IOMMU_BGR_REG 0x07BC         </span><span class="comment">/* IOMMU Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae64d634d3930cd247e5984154567c227">   67</a></span>&#160;<span class="preprocessor">#define CCU_DRAM_CLK_REG 0x0800          </span><span class="comment">/* DRAM Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aec4781c959dbe5e5763680cdbf2d5af7">   68</a></span>&#160;<span class="preprocessor">#define CCU_MBUS_MAT_CLK_GATING_REG \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">    0x0804                                 </span><span class="comment">/* MBUS Master Clock Gating Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6325bccfba741f7365e16dff4a4e53cd">   70</a></span>&#160;<span class="preprocessor">#define CCU_DRAM_BGR_REG 0x080C            </span><span class="comment">/* DRAM Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a14bbbfcb7713937d7dba0b4420850b90">   71</a></span>&#160;<span class="preprocessor">#define CCU_SMHC0_CLK_REG 0x0830           </span><span class="comment">/* SMHC0 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a564f4e2ae449a8487b5ed6a1d133f07e">   72</a></span>&#160;<span class="preprocessor">#define CCU_SMHC1_CLK_REG 0x0834           </span><span class="comment">/* SMHC1 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a03df6c9d6857880605b3d4a01e97ba3e">   73</a></span>&#160;<span class="preprocessor">#define CCU_SMHC2_CLK_REG 0x0838           </span><span class="comment">/* SMHC2 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4ad15c29b23d5621246ed29dc3f52ea3">   74</a></span>&#160;<span class="preprocessor">#define CCU_SMHC_BGR_REG 0x084C            </span><span class="comment">/* SMHC Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9fda85de4f0fcaf6ef03b7031e8b12b5">   75</a></span>&#160;<span class="preprocessor">#define CCU_UART_BGR_REG 0x090C            </span><span class="comment">/* UART Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a066658180a72b82181d4ff61c7d9ebdf">   76</a></span>&#160;<span class="preprocessor">#define CCU_TWI_BGR_REG 0x091C             </span><span class="comment">/* TWI Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abb84bf45ca4f6e9ce00a41a479f38748">   77</a></span>&#160;<span class="preprocessor">#define CCU_SPI0_CLK_REG 0x0940            </span><span class="comment">/* SPI0 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ad2b1e27f4050aa012159e3bad322a09c">   78</a></span>&#160;<span class="preprocessor">#define CCU_SPI1_CLK_REG 0x0944            </span><span class="comment">/* SPI1 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a026c07611a2239fc4de628bd6b5c2774">   79</a></span>&#160;<span class="preprocessor">#define CCU_SPI2_CLK_REG 0x0948            </span><span class="comment">/* SPI2 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af5274a020e4571745600b5f164a8f293">   80</a></span>&#160;<span class="preprocessor">#define CCU_SPI3_CLK_REG 0x094C            </span><span class="comment">/* SPI3 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a68887c276f686d8cd3c39b1dcf9ea4e2">   81</a></span>&#160;<span class="preprocessor">#define CCU_SPI_BGR_REG 0x096C             </span><span class="comment">/* SPI Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a43fae320d731599e6dd23481e49ac371">   82</a></span>&#160;<span class="preprocessor">#define CCU_EMAC_25M_CLK_REG 0x0970        </span><span class="comment">/* EMAC_25M Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aee88d89021e7e6ac5e745e9831821728">   83</a></span>&#160;<span class="preprocessor">#define CCU_EMAC_BGR_REG 0x097C            </span><span class="comment">/* EMAC Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0cbe7dfc7aa2ec9d0092906ee0a98043">   84</a></span>&#160;<span class="preprocessor">#define CCU_GPADC_BGR_REG 0x09EC           </span><span class="comment">/* GPADC Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a72735b3aa1b01b87abd9739221d62d29">   85</a></span>&#160;<span class="preprocessor">#define CCU_THS_BGR_REG 0x09FC             </span><span class="comment">/* THS Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a92cea59318a9320014146ee60532c8cf">   86</a></span>&#160;<span class="preprocessor">#define CCU_I2S1_CLK_REG 0x0A14            </span><span class="comment">/* I2S1 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0a251290104bf8229e54b9cb0d603974">   87</a></span>&#160;<span class="preprocessor">#define CCU_I2S_BGR_REG 0x0A20             </span><span class="comment">/* I2S Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab0c3aa1e523e98a50b90506b0dba89dd">   88</a></span>&#160;<span class="preprocessor">#define CCU_DMIC_CLK_REG 0x0A40            </span><span class="comment">/* DMIC Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa9fe85f822cab50a85b5e38a8957360a">   89</a></span>&#160;<span class="preprocessor">#define CCU_DMIC_BGR_REG 0x0A4C            </span><span class="comment">/* DMIC Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a855fd6e62be21a91881aa1edafaa901e">   90</a></span>&#160;<span class="preprocessor">#define CCU_AUDIO_CODEC_DAC_CLK_REG 0x0A50 </span><span class="comment">/* AUDIO_CODEC_DAC Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9980e9c12c4b2377b870511e87623be3">   91</a></span>&#160;<span class="preprocessor">#define CCU_AUDIO_CODEC_ADC_CLK_REG 0x0A54 </span><span class="comment">/* AUDIO_CODEC_ADC Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a87d54b7e5ce799eebe6237312cab6411">   92</a></span>&#160;<span class="preprocessor">#define CCU_AUDIO_CODEC_BGR_REG \</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">    0x0A5C                             </span><span class="comment">/* AUDIO_CODEC Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6a6f5d1b5fa26c47357a942f5e24ec7a">   94</a></span>&#160;<span class="preprocessor">#define CCU_USB0_CLK_REG 0x0A70        </span><span class="comment">/* USB0 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42ac9c34e296eaaecc9a7b81dc51d515">   95</a></span>&#160;<span class="preprocessor">#define CCU_USB_BGR_REG 0x0A8C         </span><span class="comment">/* USB Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa4ffbbca01de09c1a367d49c82977a9a">   96</a></span>&#160;<span class="preprocessor">#define CCU_DPSS_TOP_BGR_REG 0x0ABC    </span><span class="comment">/* DPSS_TOP Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3b85e69a311fe7b7aafccda224ce2a26">   97</a></span>&#160;<span class="preprocessor">#define CCU_DSI_CLK_REG 0x0B24         </span><span class="comment">/* DSI Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa1c041d03870196878423b7aa3e69811">   98</a></span>&#160;<span class="preprocessor">#define CCU_DSI_BGR_REG 0x0B4C         </span><span class="comment">/* DSI Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4b438f4fcd0e4fafe0de6456963b5d85">   99</a></span>&#160;<span class="preprocessor">#define CCU_TCONLCD_CLK_REG 0x0B60     </span><span class="comment">/* TCONLCD Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9734c94c185291f05c11ecdbf1adf213">  100</a></span>&#160;<span class="preprocessor">#define CCU_TCONLCD_BGR_REG 0x0B7C     </span><span class="comment">/* TCONLCD Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42f901a358a574a835ed9a5beb7109fd">  101</a></span>&#160;<span class="preprocessor">#define CCU_CSI_CLK_REG 0x0C04         </span><span class="comment">/* CSI Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a35404d2fd3aaffce7fd1fa4a5b30af35">  102</a></span>&#160;<span class="preprocessor">#define CCU_CSI_MASTER0_CLK_REG 0x0C08 </span><span class="comment">/* CSI Master0 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1171ef36fe90da9f1d1ee6583f266e31">  103</a></span>&#160;<span class="preprocessor">#define CCU_CSI_MASTER1_CLK_REG 0x0C0C </span><span class="comment">/* CSI Master1 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa85103a491a505ecb6affbebe45eefb0">  104</a></span>&#160;<span class="preprocessor">#define CCU_CSI_MASTER2_CLK_REG 0x0C10 </span><span class="comment">/* CSI Master2 Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4c5fa0377e4e065a529e8de140411651">  105</a></span>&#160;<span class="preprocessor">#define CCU_CSI_BGR_REG 0x0C2C         </span><span class="comment">/* CSI Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4da40de7528d5b7173f73fc1caf1dda9">  106</a></span>&#160;<span class="preprocessor">#define CCU_WIEGAND_BGR_REG 0x0C7C     </span><span class="comment">/* WIEGAND Bus Gating Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2d0016c0bb0249358c03101fd0132174">  107</a></span>&#160;<span class="preprocessor">#define CCU_PLL_PRE_DIV_REG 0x0E00     </span><span class="comment">/* PLL Pre Divider Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a00068f46ed8b8ffcc114d335ad52a1ca">  108</a></span>&#160;<span class="preprocessor">#define CCU_AHB_GATE_EN_REG 0x0E04     </span><span class="comment">/* AHB Gate Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1072e481a00f7fa4e79745b894b05fe7">  109</a></span>&#160;<span class="preprocessor">#define CCU_PERIPLL_GATE_EN_REG 0x0E08 </span><span class="comment">/* PERIPLL Gate Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aabaf81c8336f23dcce95d023399de212">  110</a></span>&#160;<span class="preprocessor">#define CCU_CLK24M_GATE_EN_REG 0x0E0C  </span><span class="comment">/* CLK24M Gate Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a97e73f308c25a0234f92845a566912d2">  111</a></span>&#160;<span class="preprocessor">#define CCU_CCMU_SEC_SWITCH_REG 0x0F00 </span><span class="comment">/* CCMU Security Switch Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3041e36b1dc5f0bd14af619f0c176bf6">  112</a></span>&#160;<span class="preprocessor">#define CCU_GPADC_CLK_SEL_REG 0x0F04   </span><span class="comment">/* GPADC Clock Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2ef6ca24ed9720529b22f1955510aaa8">  113</a></span>&#160;<span class="preprocessor">#define CCU_FRE_DET_CTRL_REG 0x0F08    </span><span class="comment">/* Frequency Detect Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7540e3d0b877b86b7c18d1de158d34ab">  114</a></span>&#160;<span class="preprocessor">#define CCU_FRE_UP_LIM_REG 0x0F0C      </span><span class="comment">/* Frequency Up Limit Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a468276ca72ea38091f35851f3cc1df9d">  115</a></span>&#160;<span class="preprocessor">#define CCU_FRE_DOWN_LIM_REG 0x0F10    </span><span class="comment">/* Frequency Down Limit Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa6396a398f16ef0987eb4f23f62943aa">  116</a></span>&#160;<span class="preprocessor">#define CCU_CCMU_FAN_GATE_REG 0x0F30   </span><span class="comment">/* CCMU FANOUT CLOCK GATE Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0b56c546a74a493a9e0291e5e2df3142">  117</a></span>&#160;<span class="preprocessor">#define CCU_CLK27M_FAN_REG 0x0F34      </span><span class="comment">/* CLK27M FANOUT Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae8d198a2e1fcba73889086d509b4a571">  118</a></span>&#160;<span class="preprocessor">#define CCU_CLK_FAN_REG 0x0F38         </span><span class="comment">/* CLK FANOUT Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1e749606223ad2b57baffff696bf7eb6">  119</a></span>&#160;<span class="preprocessor">#define CCU_CCMU_FAN_REG 0x0F3C        </span><span class="comment">/* CCMU FANOUT Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* MMC clock bit field */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a45e217ef2e5b4438438f785522175027">  122</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_M(x) ((x) -1)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a512bf8e24ead21fa7387264198401b77">  123</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_N(x) ((x) &lt;&lt; 8)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5efe462ce51cb15037a00b8462ad904e">  124</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_OSCM24 (0x0 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abab86b8838a5e71502b96463e48ca6c9">  125</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_PERI_400M (0x1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8154f1088098e2d68ff7c42e2b1d4dba">  126</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_PERI_300M (0x2 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a01a3cbfc392e78ae6b575868c542314b">  127</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_PLL_PERIPH1X CCU_MMC_CTRL_PERI_400M</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a49b2dd5e96035cde5a4fc6799259cab9">  128</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_PLL_PERIPH2X CCU_MMC_CTRL_PERI_300M</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a883da0ff2e656413e6692bd44b0e4569">  129</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_ENABLE (0x1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* if doesn&#39;t have these delays */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a703fba0f7f8e38847f2c9a4128fb55d1">  131</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_OCLK_DLY(a) ((void) (a), 0)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a36c746bc6703153a8cb193e309c4f8da">  132</a></span>&#160;<span class="preprocessor">#define CCU_MMC_CTRL_SCLK_DLY(a) ((void) (a), 0)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8e384c6a999f906da35a8805bd714b42">  134</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC0_GATE (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3ba692ac36107520c87b221c38ba057f">  135</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC1_GATE (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aebe351a8cec006fb62fd312752f35fe1">  136</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC2_GATE (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab7cb6553bf1428162852c6249f698a86">  138</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC0_RST (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac663f77cbc9f94dd3865733d4d4aab34">  139</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC1_RST (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abce33db23f51d241226123bed2e8397c">  140</a></span>&#160;<span class="preprocessor">#define CCU_MMC_BGR_SMHC2_RST (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* This file defines the register addresses and bit fields for</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * controlling the RISC-V subsystem in the CCU module. </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae75c2cb580152404bbde111ae0abb514">  145</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_GATING_RST_REG \</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    (CCU_BASE + 0x0d04)</span><span class="comment">// Register address for RISC-V gating reset control</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a93fd4fb81447840bf74169844abbb1b3">  147</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_GATING_RST_FIELD \</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    (0x16aa &lt;&lt; 16)</span><span class="comment">// Bit field value for RISC-V gating reset</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af8a2b0685d516bf82db9b11cbc1f2a62">  149</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_SYS_APB_SOFT_RSTN \</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    (0x1 &lt;&lt; 2)                        </span><span class="comment">// Bit field value for RISC-V system APB soft reset</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7885eec9e229c6f0e60c1ac5f355082a">  151</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_SOFT_RSTN (0x1 &lt;&lt; 1)</span><span class="comment">// Bit field value for RISC-V soft reset</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0da768ecc9fd78a6965178ead9f1f8c8">  152</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_GATING \</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">    (0x1 &lt;&lt; 0)</span><span class="comment">// Bit field value for RISC-V clock gating</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa71f484e4e0709670db95ad274751dbd">  155</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_REG \</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    (CCU_BASE + 0x0d00)               </span><span class="comment">// Register address for RISC-V clock control</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42ae450656818b45ea4f3f6d2f8a7774">  157</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_MASK (0x7 &lt;&lt; 24)</span><span class="comment">// Bit mask for RISC-V clock selection</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0e3244605fc9af95365cc38844a528cf">  158</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_HOSC \</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">    (0)                              </span><span class="comment">// Bit field value for high-frequency oscillator clock</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3c9a9cf2d0a2297e3b5fe88c4e19a59a">  160</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_32K (0x1 &lt;&lt; 24)</span><span class="comment">// Bit field value for 32 kHz clock</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a40e6b11b186b6f36fb0b412f1cd2ff21">  161</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_16M (0x2 &lt;&lt; 24)</span><span class="comment">// Bit field value for 16 MHz clock</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aaddc9d92e8bf115d0de75f78933abd87">  162</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_PERI_600M \</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    (0x3 &lt;&lt; 24)</span><span class="comment">// Bit field value for 600 MHz peripheral clock</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4227b0034269dacce70acd69b8c1f763">  164</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_PERI_480M \</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">    (0x4 &lt;&lt; 24)                         </span><span class="comment">// Bit field value for 480 MHz peripheral clock</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a00df35dbcc8c9dd1d4a0f07a90c3b978">  166</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CLK_CPUPLL (0x5 &lt;&lt; 24)</span><span class="comment">// Bit field value for CPU PLL clock</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7ab64c87e38cd73f12ea97c0dd055e78">  168</a></span>&#160;<span class="preprocessor">#define CCU_PLL_CPUX_TUNING_REG \</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    (0x1400)</span><span class="comment">// Register address for CPU PLL tuning control</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#acb741f7ebcefb6634584d2ef20f50269">  171</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CFG_BGR_REG \</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    (CCU_BASE +               \</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">     0x0d0c)</span><span class="comment">// Register address for RISC-V configuration BGR control</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a76172d74ad332d703f68410eb37268e6">  174</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CFG_RST \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    (0x1 &lt;&lt; 16)</span><span class="comment">// Bit field value for RISC-V configuration reset</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a74d5fee3aa8d7303946ac6febb8d57fc">  176</a></span>&#160;<span class="preprocessor">#define CCU_RISCV_CFG_GATING \</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    (0x1 &lt;&lt; 0)</span><span class="comment">// Bit field value for RISC-V configuration gating</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// __SUN8IW21_REG_CCU_H__</span></div>
<div class="ttc" id="asun8iw8_2reg_2reg-ncat_8h_html"><div class="ttname"><a href="../../d6/d30/sun8iw8_2reg_2reg-ncat_8h.html">reg-ncat.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
