Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Apr 18 14:14:19 2022
| Host             : Bryan running 64-bit major release  (build 9200)
=======
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Sun Apr 17 17:11:28 2022
| Host             : LAPTOP-69752C9G running 64-bit major release  (build 9200)
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
| Command          : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
| Design           : au_top_0
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.102        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.030        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
<<<<<<< HEAD
| Clocks         |     0.010 |        3 |       --- |             --- |
| Slice Logic    |     0.005 |     5308 |       --- |             --- |
|   LUT as Logic |     0.004 |     2487 |     20800 |           11.96 |
|   CARRY4       |    <0.001 |      269 |      8150 |            3.30 |
|   Register     |    <0.001 |     1625 |     41600 |            3.91 |
|   F7/F8 Muxes  |    <0.001 |      519 |     32600 |            1.59 |
|   Others       |     0.000 |      231 |       --- |             --- |
| Signals        |     0.008 |     3805 |       --- |             --- |
| I/O            |     0.006 |       47 |       170 |           27.65 |
=======
| Clocks         |     0.009 |        3 |       --- |             --- |
| Slice Logic    |     0.003 |     5269 |       --- |             --- |
|   LUT as Logic |     0.002 |     2490 |     20800 |           11.97 |
|   CARRY4       |    <0.001 |      266 |      8150 |            3.26 |
|   Register     |    <0.001 |     1575 |     41600 |            3.79 |
|   F7/F8 Muxes  |    <0.001 |      530 |     32600 |            1.63 |
|   Others       |     0.000 |      231 |       --- |             --- |
| Signals        |     0.005 |     3676 |       --- |             --- |
| I/O            |     0.005 |       47 |       170 |           27.65 |
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.102 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
<<<<<<< HEAD
| Vccint    |       1.000 |     0.033 |       0.024 |      0.010 |       NA    | Unspecified | NA         |
=======
| Vccint    |       1.000 |     0.027 |       0.018 |      0.010 |       NA    | Unspecified | NA         |
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk_0 | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
<<<<<<< HEAD
| au_top_0                    |     0.030 |
|   betaCPU                   |     0.014 |
|     bottom_matrix_control   |     0.002 |
|     control_unit            |     0.006 |
|     r                       |     0.002 |
=======
| au_top_0                    |     0.023 |
|   betaCPU                   |     0.008 |
|     bottom_matrix_control   |     0.002 |
|     r                       |     0.001 |
>>>>>>> 2860f58b5a96563b5b1e4264e33834f21b7b47d9
|     random_number_generator |     0.003 |
|     top_matrix_control      |     0.002 |
|   button_panel_controller   |     0.002 |
|   keyboard_controller       |     0.007 |
+-----------------------------+-----------+


