[
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619391",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619391",
        "articleTitle": "False write through and un-restored write electrical level fault models for SRAMs",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 38255691400,
                "preferredName": "R.D. Adams",
                "firstName": "R.D.",
                "lastName": "Adams"
            },
            {
                "id": 37370250900,
                "preferredName": "E.S. Cooley",
                "firstName": "E.S.",
                "lastName": "Cooley"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619397",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619397",
        "articleTitle": "Use of selective precharge for low-power on the match lines of content-addressable memories",
        "volume": null,
        "issue": null,
        "startPage": "64",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37353801200,
                "preferredName": "C.A. Zukowski",
                "firstName": "C.A.",
                "lastName": "Zukowski"
            },
            {
                "id": 37087181323,
                "preferredName": "Shao-Yi Wang",
                "firstName": null,
                "lastName": "Shao-Yi Wang"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619398",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619398",
        "articleTitle": "An open notation for memory tests",
        "volume": null,
        "issue": null,
        "startPage": "71",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37620286100,
                "preferredName": "A. Offerman",
                "firstName": "A.",
                "lastName": "Offerman"
            },
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619392",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619392",
        "articleTitle": "A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37281607100,
                "preferredName": "D. Niggemeyer",
                "firstName": "D.",
                "lastName": "Niggemeyer"
            },
            {
                "id": 37354584500,
                "preferredName": "J. Otterstedt",
                "firstName": "J.",
                "lastName": "Otterstedt"
            },
            {
                "id": 37328846800,
                "preferredName": "M. Redeker",
                "firstName": "M.",
                "lastName": "Redeker"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619401",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619401",
        "articleTitle": "A high-speed parallel sensing scheme for multi-level non-volatile memories",
        "volume": null,
        "issue": null,
        "startPage": "96",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37089053761,
                "preferredName": "C. Calligaro",
                "firstName": "C.",
                "lastName": "Calligaro"
            },
            {
                "id": 37268698600,
                "preferredName": "R. Gastaldi",
                "firstName": "R.",
                "lastName": "Gastaldi"
            },
            {
                "id": 37347536100,
                "preferredName": "A. Manstretta",
                "firstName": "A.",
                "lastName": "Manstretta"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619390",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619390",
        "articleTitle": "SRAM yield estimation in the early stage of the design cycle",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37087181482,
                "preferredName": "Von-Kyoung Kim",
                "firstName": null,
                "lastName": "Von-Kyoung Kim"
            },
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619396",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619396",
        "articleTitle": "A low-power high storage capacity structure for GaAs MESFET ROM",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37349936700,
                "preferredName": "R. Kanan",
                "firstName": "R.",
                "lastName": "Kanan"
            },
            {
                "id": 37274429300,
                "preferredName": "M. Declercq",
                "firstName": "M.",
                "lastName": "Declercq"
            },
            {
                "id": 37350468700,
                "preferredName": "A. Guyot",
                "firstName": "A.",
                "lastName": "Guyot"
            },
            {
                "id": 37349938600,
                "preferredName": "B. Hochet",
                "firstName": "B.",
                "lastName": "Hochet"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619389",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619389",
        "articleTitle": "An analysis of (linked) address decoder faults",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            },
            {
                "id": 37265500000,
                "preferredName": "G.N. Gaydadjiev",
                "firstName": "G.N.",
                "lastName": "Gaydadjiev"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619388",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619388",
        "articleTitle": "High speed circuit techniques in a 150 MHz 64 M SDRAM",
        "volume": null,
        "issue": null,
        "startPage": "8",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37390242300,
                "preferredName": "V. Lines",
                "firstName": "V.",
                "lastName": "Lines"
            },
            {
                "id": 37087668167,
                "preferredName": "M. Abou-Seido",
                "firstName": "M.",
                "lastName": "Abou-Seido"
            },
            {
                "id": 37623224400,
                "preferredName": "C. Mar",
                "firstName": "C.",
                "lastName": "Mar"
            },
            {
                "id": 37377601900,
                "preferredName": "A. Achyuthan",
                "firstName": "A.",
                "lastName": "Achyuthan"
            },
            {
                "id": 38147058000,
                "preferredName": "S. Miyamoto",
                "firstName": "S.",
                "lastName": "Miyamoto"
            },
            {
                "id": 37087666493,
                "preferredName": "Y. Murashima",
                "firstName": "Y.",
                "lastName": "Murashima"
            },
            {
                "id": 37087668136,
                "preferredName": "S. Sakuma",
                "firstName": "S.",
                "lastName": "Sakuma"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619387",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619387",
        "articleTitle": "A low cost, high performance three-dimensional memory module technology",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37265529000,
                "preferredName": "A. Glaser",
                "firstName": "A.",
                "lastName": "Glaser"
            },
            {
                "id": 37089147814,
                "preferredName": "M. Nakkar",
                "firstName": "M.",
                "lastName": "Nakkar"
            },
            {
                "id": 37268823900,
                "preferredName": "P. Franzon",
                "firstName": "P.",
                "lastName": "Franzon"
            },
            {
                "id": 37283175700,
                "preferredName": "G. Rinne",
                "firstName": "G.",
                "lastName": "Rinne"
            },
            {
                "id": 37618203100,
                "preferredName": "M. Roberson",
                "firstName": "M.",
                "lastName": "Roberson"
            },
            {
                "id": 37353565000,
                "preferredName": "V. Rogers",
                "firstName": "V.",
                "lastName": "Rogers"
            },
            {
                "id": 37087598547,
                "preferredName": "C.K. Williams",
                "firstName": "C.K.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619394",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619394",
        "articleTitle": "A product development flow with metrics for memory designs",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37089120222,
                "preferredName": "S.U. Hegde",
                "firstName": "S.U.",
                "lastName": "Hegde"
            },
            {
                "id": 37088119456,
                "preferredName": "I.P. Pal",
                "firstName": "I.P.",
                "lastName": "Pal"
            },
            {
                "id": 38258877000,
                "preferredName": "K.S. Rao",
                "firstName": "K.S.",
                "lastName": "Rao"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619400",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619400",
        "articleTitle": "Memory array testing through a scannable configuration",
        "volume": null,
        "issue": null,
        "startPage": "87",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37064679000,
                "preferredName": "S. Yano",
                "firstName": "S.",
                "lastName": "Yano"
            },
            {
                "id": 37353466000,
                "preferredName": "N. Ishiura",
                "firstName": "N.",
                "lastName": "Ishiura"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619399",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619399",
        "articleTitle": "Testing memory modules in SRAM-based configurable FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37345823800,
                "preferredName": "W.K. Huang",
                "firstName": "W.K.",
                "lastName": "Huang"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37985543900,
                "preferredName": "N. Park",
                "firstName": "N.",
                "lastName": "Park"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619393",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619393",
        "articleTitle": "Formal verification of memory arrays using symbolic trajectory evaluation",
        "volume": null,
        "issue": null,
        "startPage": "42",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": [
            {
                "id": 37352914600,
                "preferredName": "M. Pandey",
                "firstName": "M.",
                "lastName": "Pandey"
            },
            {
                "id": 37269746100,
                "preferredName": "R.E. Bryant",
                "firstName": "R.E.",
                "lastName": "Bryant"
            }
        ]
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619386",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619386",
        "articleTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "volume": null,
        "issue": null,
        "startPage": "III",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": []
    },
    {
        "publicationNumber": "4890",
        "doi": "10.1109/MTDT.1997.619402",
        "publicationYear": "1997",
        "publicationDate": "11-12 Aug. 1997",
        "articleNumber": "619402",
        "articleTitle": "Index of authors",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159)",
        "authors": []
    }
]