

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Thu Oct 20 12:16:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  11.369 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_460_1  |        ?|        ?|  18 ~ 797|          -|          -|     inf|        no|
        | + VITIS_LOOP_49_1  |        0|      769|   13 ~ 48|          -|          -|  0 ~ 16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 9 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeStream, void @empty_23, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %copyDest, void @empty_23, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:463]   --->   Operation 13 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 14 'getelementptr' 'outcome_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 15 'getelementptr' 'outcome_AOV_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 16 'getelementptr' 'outcome_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 17 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 18 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 19 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 20 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 21 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_0_load = load i8 %p_ZL9n_regions_0"   --->   Operation 22 'load' 'p_ZL9n_regions_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_1_load = load i8 %p_ZL9n_regions_1"   --->   Operation 23 'load' 'p_ZL9n_regions_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_2_load = load i8 %p_ZL9n_regions_2"   --->   Operation 24 'load' 'p_ZL9n_regions_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_3_load = load i8 %p_ZL9n_regions_3"   --->   Operation 25 'load' 'p_ZL9n_regions_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_4_load = load i8 %p_ZL9n_regions_4"   --->   Operation 26 'load' 'p_ZL9n_regions_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_5_load = load i8 %p_ZL9n_regions_5"   --->   Operation 27 'load' 'p_ZL9n_regions_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_6_load = load i8 %p_ZL9n_regions_6"   --->   Operation 28 'load' 'p_ZL9n_regions_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_7_load = load i8 %p_ZL9n_regions_7"   --->   Operation 29 'load' 'p_ZL9n_regions_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_8_load = load i8 %p_ZL9n_regions_8"   --->   Operation 30 'load' 'p_ZL9n_regions_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_9_load = load i8 %p_ZL9n_regions_9"   --->   Operation 31 'load' 'p_ZL9n_regions_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_10_load = load i8 %p_ZL9n_regions_10"   --->   Operation 32 'load' 'p_ZL9n_regions_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_11_load = load i8 %p_ZL9n_regions_11"   --->   Operation 33 'load' 'p_ZL9n_regions_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_12_load = load i8 %p_ZL9n_regions_12"   --->   Operation 34 'load' 'p_ZL9n_regions_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_13_load = load i8 %p_ZL9n_regions_13"   --->   Operation 35 'load' 'p_ZL9n_regions_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_14_load = load i8 %p_ZL9n_regions_14"   --->   Operation 36 'load' 'p_ZL9n_regions_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_15_load = load i8 %p_ZL9n_regions_15"   --->   Operation 37 'load' 'p_ZL9n_regions_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_16_load = load i8 %p_ZL9n_regions_16"   --->   Operation 38 'load' 'p_ZL9n_regions_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_17_load = load i8 %p_ZL9n_regions_17"   --->   Operation 39 'load' 'p_ZL9n_regions_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_18_load = load i8 %p_ZL9n_regions_18"   --->   Operation 40 'load' 'p_ZL9n_regions_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_19_load = load i8 %p_ZL9n_regions_19"   --->   Operation 41 'load' 'p_ZL9n_regions_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_20_load = load i8 %p_ZL9n_regions_20"   --->   Operation 42 'load' 'p_ZL9n_regions_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_21_load = load i8 %p_ZL9n_regions_21"   --->   Operation 43 'load' 'p_ZL9n_regions_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_22_load = load i8 %p_ZL9n_regions_22"   --->   Operation 44 'load' 'p_ZL9n_regions_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_23_load = load i8 %p_ZL9n_regions_23"   --->   Operation 45 'load' 'p_ZL9n_regions_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_24_load = load i8 %p_ZL9n_regions_24"   --->   Operation 46 'load' 'p_ZL9n_regions_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_25_load = load i8 %p_ZL9n_regions_25"   --->   Operation 47 'load' 'p_ZL9n_regions_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_26_load = load i8 %p_ZL9n_regions_26"   --->   Operation 48 'load' 'p_ZL9n_regions_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_27_load = load i8 %p_ZL9n_regions_27"   --->   Operation 49 'load' 'p_ZL9n_regions_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_28_load = load i8 %p_ZL9n_regions_28"   --->   Operation 50 'load' 'p_ZL9n_regions_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_29_load = load i8 %p_ZL9n_regions_29"   --->   Operation 51 'load' 'p_ZL9n_regions_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_30_load = load i8 %p_ZL9n_regions_30"   --->   Operation 52 'load' 'p_ZL9n_regions_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_31_load = load i8 %p_ZL9n_regions_31"   --->   Operation 53 'load' 'p_ZL9n_regions_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_32_load = load i8 %p_ZL9n_regions_32"   --->   Operation 54 'load' 'p_ZL9n_regions_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_33_load = load i8 %p_ZL9n_regions_33"   --->   Operation 55 'load' 'p_ZL9n_regions_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_34_load = load i8 %p_ZL9n_regions_34"   --->   Operation 56 'load' 'p_ZL9n_regions_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_35_load = load i8 %p_ZL9n_regions_35"   --->   Operation 57 'load' 'p_ZL9n_regions_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_36_load = load i8 %p_ZL9n_regions_36"   --->   Operation 58 'load' 'p_ZL9n_regions_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_37_load = load i8 %p_ZL9n_regions_37"   --->   Operation 59 'load' 'p_ZL9n_regions_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_38_load = load i8 %p_ZL9n_regions_38"   --->   Operation 60 'load' 'p_ZL9n_regions_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_39_load = load i8 %p_ZL9n_regions_39"   --->   Operation 61 'load' 'p_ZL9n_regions_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_40_load = load i8 %p_ZL9n_regions_40"   --->   Operation 62 'load' 'p_ZL9n_regions_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_41_load = load i8 %p_ZL9n_regions_41"   --->   Operation 63 'load' 'p_ZL9n_regions_41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_42_load = load i8 %p_ZL9n_regions_42"   --->   Operation 64 'load' 'p_ZL9n_regions_42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_43_load = load i8 %p_ZL9n_regions_43"   --->   Operation 65 'load' 'p_ZL9n_regions_43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_44_load = load i8 %p_ZL9n_regions_44"   --->   Operation 66 'load' 'p_ZL9n_regions_44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_45_load = load i8 %p_ZL9n_regions_45"   --->   Operation 67 'load' 'p_ZL9n_regions_45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_46_load = load i8 %p_ZL9n_regions_46"   --->   Operation 68 'load' 'p_ZL9n_regions_46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_47_load = load i8 %p_ZL9n_regions_47"   --->   Operation 69 'load' 'p_ZL9n_regions_47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_48_load = load i8 %p_ZL9n_regions_48"   --->   Operation 70 'load' 'p_ZL9n_regions_48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_49_load = load i8 %p_ZL9n_regions_49"   --->   Operation 71 'load' 'p_ZL9n_regions_49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_50_load = load i8 %p_ZL9n_regions_50"   --->   Operation 72 'load' 'p_ZL9n_regions_50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_51_load = load i8 %p_ZL9n_regions_51"   --->   Operation 73 'load' 'p_ZL9n_regions_51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_52_load = load i8 %p_ZL9n_regions_52"   --->   Operation 74 'load' 'p_ZL9n_regions_52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_53_load = load i8 %p_ZL9n_regions_53"   --->   Operation 75 'load' 'p_ZL9n_regions_53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_54_load = load i8 %p_ZL9n_regions_54"   --->   Operation 76 'load' 'p_ZL9n_regions_54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_55_load = load i8 %p_ZL9n_regions_55"   --->   Operation 77 'load' 'p_ZL9n_regions_55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_56_load = load i8 %p_ZL9n_regions_56"   --->   Operation 78 'load' 'p_ZL9n_regions_56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_57_load = load i8 %p_ZL9n_regions_57"   --->   Operation 79 'load' 'p_ZL9n_regions_57_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_58_load = load i8 %p_ZL9n_regions_58"   --->   Operation 80 'load' 'p_ZL9n_regions_58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_59_load = load i8 %p_ZL9n_regions_59"   --->   Operation 81 'load' 'p_ZL9n_regions_59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_60_load = load i8 %p_ZL9n_regions_60"   --->   Operation 82 'load' 'p_ZL9n_regions_60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_61_load = load i8 %p_ZL9n_regions_61"   --->   Operation 83 'load' 'p_ZL9n_regions_61_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_62_load = load i8 %p_ZL9n_regions_62"   --->   Operation 84 'load' 'p_ZL9n_regions_62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_63_load = load i8 %p_ZL9n_regions_63"   --->   Operation 85 'load' 'p_ZL9n_regions_63_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln460 = br void %while.body" [detector_solid/abs_solid_detector.cpp:460]   --->   Operation 86 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 11.3>
ST_2 : Operation 87 [1/1] (3.63ns)   --->   "%copyDest_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %copyDest" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'copyDest_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 1> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%in_checkId_V = trunc i320 %copyDest_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'trunc' 'in_checkId_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 64, i32 95" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 96, i32 127" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'partselect' 'trunc_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 128, i32 159" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'partselect' 'trunc_ln145_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 160, i32 191" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 192, i32 223" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'partselect' 'trunc_ln145_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 224, i32 255" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'partselect' 'trunc_ln145_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 256, i32 287" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'partselect' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i320.i32.i32, i320 %copyDest_read, i32 288, i32 319" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%in_AOV = bitcast i32 %trunc_ln145_3" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 97 'bitcast' 'in_AOV' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%in_AOV_1 = bitcast i32 %trunc_ln145_4" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 98 'bitcast' 'in_AOV_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%in_AOV_2 = bitcast i32 %trunc_ln145_5" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 99 'bitcast' 'in_AOV_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%in_AOV_3 = bitcast i32 %trunc_ln145_6" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 100 'bitcast' 'in_AOV_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%in_AOV_4 = bitcast i32 %trunc_ln145_7" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 101 'bitcast' 'in_AOV_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%in_AOV_5 = bitcast i32 %trunc_ln145_8" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 102 'bitcast' 'in_AOV_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%in_AOV_6 = bitcast i32 %trunc_ln145_9" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 103 'bitcast' 'in_AOV_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%in_AOV_7 = bitcast i32 %trunc_ln145_s" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 104 'bitcast' 'in_AOV_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (4.62ns)   --->   "%call_ln461 = call void @run_test_Pipeline_1, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7, i32 %outcome_AOV" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 105 'call' 'call_ln461' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i24 @_ssdm_op_PartSelect.i24.i320.i32.i32, i320 %copyDest_read, i32 16, i32 39" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 107 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln461 = call void @run_test_Pipeline_1, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7, i32 %outcome_AOV" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 108 'call' 'call_ln461' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 109 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 110 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 111 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 112 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 113 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 114 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 115 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 116 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 118 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 119 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 120 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 121 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 122 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 123 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 5.95>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 124 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 127 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %outcome_AOV_load" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %outcome_AOV_load_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'bitcast' 'bitcast_ln174_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln174_2 = bitcast i32 %outcome_AOV_load_2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'bitcast' 'bitcast_ln174_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln174_3 = bitcast i32 %outcome_AOV_load_3" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'bitcast' 'bitcast_ln174_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln174_4 = bitcast i32 %outcome_AOV_load_4" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'bitcast' 'bitcast_ln174_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln174_5 = bitcast i32 %outcome_AOV_load_5" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'bitcast' 'bitcast_ln174_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln174_6 = bitcast i32 %outcome_AOV_load_6" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'bitcast' 'bitcast_ln174_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln174_7 = bitcast i32 %outcome_AOV_load_7" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'bitcast' 'bitcast_ln174_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i24.i8, i32 %bitcast_ln174_7, i32 %bitcast_ln174_6, i32 %bitcast_ln174_5, i32 %bitcast_ln174_4, i32 %bitcast_ln174_3, i32 %bitcast_ln174_2, i32 %bitcast_ln174_1, i32 %bitcast_ln174, i24 %tmp_6, i8 %in_checkId_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %outcomeStream, i288 %or_ln174_s" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 1> <FIFO>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %targetBlock, void %if.then, void %land.rhs" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 138 'br' 'br_ln461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %in_checkId_V, i3 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 139 'bitconcatenate' 'tmp_s' <Predicate = (targetBlock)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i11 %tmp_s" [detector_solid/abs_solid_detector.cpp:470]   --->   Operation 140 'zext' 'zext_ln470' <Predicate = (targetBlock)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.13ns)   --->   "%n_regions_V = mux i8 @_ssdm_op_Mux.ap_auto.64i8.i8, i8 %p_ZL9n_regions_0_load, i8 %p_ZL9n_regions_1_load, i8 %p_ZL9n_regions_2_load, i8 %p_ZL9n_regions_3_load, i8 %p_ZL9n_regions_4_load, i8 %p_ZL9n_regions_5_load, i8 %p_ZL9n_regions_6_load, i8 %p_ZL9n_regions_7_load, i8 %p_ZL9n_regions_8_load, i8 %p_ZL9n_regions_9_load, i8 %p_ZL9n_regions_10_load, i8 %p_ZL9n_regions_11_load, i8 %p_ZL9n_regions_12_load, i8 %p_ZL9n_regions_13_load, i8 %p_ZL9n_regions_14_load, i8 %p_ZL9n_regions_15_load, i8 %p_ZL9n_regions_16_load, i8 %p_ZL9n_regions_17_load, i8 %p_ZL9n_regions_18_load, i8 %p_ZL9n_regions_19_load, i8 %p_ZL9n_regions_20_load, i8 %p_ZL9n_regions_21_load, i8 %p_ZL9n_regions_22_load, i8 %p_ZL9n_regions_23_load, i8 %p_ZL9n_regions_24_load, i8 %p_ZL9n_regions_25_load, i8 %p_ZL9n_regions_26_load, i8 %p_ZL9n_regions_27_load, i8 %p_ZL9n_regions_28_load, i8 %p_ZL9n_regions_29_load, i8 %p_ZL9n_regions_30_load, i8 %p_ZL9n_regions_31_load, i8 %p_ZL9n_regions_32_load, i8 %p_ZL9n_regions_33_load, i8 %p_ZL9n_regions_34_load, i8 %p_ZL9n_regions_35_load, i8 %p_ZL9n_regions_36_load, i8 %p_ZL9n_regions_37_load, i8 %p_ZL9n_regions_38_load, i8 %p_ZL9n_regions_39_load, i8 %p_ZL9n_regions_40_load, i8 %p_ZL9n_regions_41_load, i8 %p_ZL9n_regions_42_load, i8 %p_ZL9n_regions_43_load, i8 %p_ZL9n_regions_44_load, i8 %p_ZL9n_regions_45_load, i8 %p_ZL9n_regions_46_load, i8 %p_ZL9n_regions_47_load, i8 %p_ZL9n_regions_48_load, i8 %p_ZL9n_regions_49_load, i8 %p_ZL9n_regions_50_load, i8 %p_ZL9n_regions_51_load, i8 %p_ZL9n_regions_52_load, i8 %p_ZL9n_regions_53_load, i8 %p_ZL9n_regions_54_load, i8 %p_ZL9n_regions_55_load, i8 %p_ZL9n_regions_56_load, i8 %p_ZL9n_regions_57_load, i8 %p_ZL9n_regions_58_load, i8 %p_ZL9n_regions_59_load, i8 %p_ZL9n_regions_60_load, i8 %p_ZL9n_regions_61_load, i8 %p_ZL9n_regions_62_load, i8 %p_ZL9n_regions_63_load, i8 %in_checkId_V" [detector_solid/abs_solid_detector.cpp:470]   --->   Operation 141 'mux' 'n_regions_V' <Predicate = (targetBlock)> <Delay = 3.13> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %n_regions_V, i8 0"   --->   Operation 142 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073, void %VITIS_LOOP_55_2.i.preheader, void %if.then.critedge" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 143 'br' 'br_ln49' <Predicate = (targetBlock)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %VITIS_LOOP_55_2.i"   --->   Operation 144 'br' 'br_ln1073' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.18>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln49, void %for.inc19.i, i8 0, void %VITIS_LOOP_55_2.i.preheader" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 145 'phi' 'i_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln1073_1 = icmp_ult  i8 %i_1, i8 %n_regions_V"   --->   Operation 146 'icmp' 'icmp_ln1073_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln49 = add i8 %i_1, i8 1" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 147 'add' 'add_ln49' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073_1, void %if.then.critedge.loopexit, void %VITIS_LOOP_55_2.i.split" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 148 'br' 'br_ln49' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i8 %i_1"   --->   Operation 149 'trunc' 'trunc_ln1073' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_1, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 150 'partselect' 'tmp_5' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_5" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 151 'zext' 'zext_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.63ns)   --->   "%add_ln59 = add i12 %zext_ln470, i12 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 152 'add' 'add_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln59 = shl i12 %add_ln59, i12 3" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 153 'shl' 'shl_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_9 : Operation 154 [2/2] (0.00ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %shl_ln59, i1 %trunc_ln1073, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 154 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then.critedge"   --->   Operation 155 'br' 'br_ln0' <Predicate = (targetBlock & !icmp_ln1073 & !icmp_ln1073_1)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then"   --->   Operation 156 'br' 'br_ln0' <Predicate = (targetBlock & !icmp_ln1073_1) | (targetBlock & icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %outcomeStream, i288 %or_ln174_s" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'write' 'write_ln174' <Predicate = (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 1> <FIFO>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln473 = br void %if.end" [detector_solid/abs_solid_detector.cpp:473]   --->   Operation 158 'br' 'br_ln473' <Predicate = (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 9.07>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 160 'specloopname' 'specloopname_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_10 : Operation 161 [1/2] (8.11ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %shl_ln59, i1 %trunc_ln1073, i32 %in_AOV, i32 %in_AOV_1, i32 %in_AOV_2, i32 %in_AOV_3, i32 %in_AOV_4, i32 %in_AOV_5, i32 %in_AOV_6, i32 %in_AOV_7, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 161 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 162 [1/1] (0.95ns)   --->   "%cond = icmp_eq  i2 %targetBlock1, i2 1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 162 'icmp' 'cond' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %cond, void %for.inc19.i, void %if.end.loopexit" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 163 'br' 'br_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_55_2.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 164 'br' 'br_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & !cond)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 165 'br' 'br_ln0' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & cond)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln460 = br void %while.body" [detector_solid/abs_solid_detector.cpp:460]   --->   Operation 166 'br' 'br_ln460' <Predicate = (cond) | (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 11.4ns
The critical path consists of the following:
	fifo read operation ('copyDest_read', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'copyDest' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [150]  (3.63 ns)
	'call' operation ('targetBlock', detector_solid/abs_solid_detector.cpp:461) to 'run_test_Pipeline_is_valid_label2' [188]  (7.73 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'call' operation ('targetBlock', detector_solid/abs_solid_detector.cpp:461) to 'run_test_Pipeline_is_valid_label2' [188]  (8 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:463 [169]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:463 [169]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_2', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:463 [171]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_4', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:463 [173]  (2.32 ns)

 <State 8>: 5.96ns
The critical path consists of the following:
	'load' operation ('outcome_AOV_load_6', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'outcome.AOV', detector_solid/abs_solid_detector.cpp:463 [175]  (2.32 ns)
	fifo write operation ('write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outcomeStream' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [187]  (3.63 ns)

 <State 9>: 5.18ns
The critical path consists of the following:
	fifo write operation ('write_ln174', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outcomeStream' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [223]  (3.63 ns)
	blocking operation 1.55 ns on control path)

 <State 10>: 9.08ns
The critical path consists of the following:
	'call' operation ('targetBlock1', detector_solid/abs_solid_detector.cpp:59) to 'run_test_Pipeline_VITIS_LOOP_55_2' [211]  (8.12 ns)
	'icmp' operation ('cond', detector_solid/abs_solid_detector.cpp:59) [212]  (0.959 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
