
AVRASM ver. 2.1.30  C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm Fri Jul 05 16:07:10 2019

C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1090): warning: Register r6 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1091): warning: Register r7 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1092): warning: Register r9 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1093): warning: Register r8 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1094): warning: Register r11 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1095): warning: Register r10 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1096): warning: Register r13 already defined by the .DEF directive
C:\Users\Hossein\Desktop\Micro Final Project\Slave_1\Debug\List\slave1.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _any_crtitical_message_to_master=R4
                 	.DEF _any_crtitical_message_to_master_msb=R5
                 	.DEF _bus_enable=R6
                 	.DEF _bus_enable_msb=R7
                 	.DEF _rx_wr_index=R9
                 	.DEF _rx_rd_index=R8
                 	.DEF _rx_counter=R11
                 	.DEF _tx_wr_index=R10
                 	.DEF _tx_rd_index=R13
                 	.DEF _tx_counter=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0040 	JMP  __RESET
000002 940c 006d 	JMP  _ext_int0_isr
000004 940c 0074 	JMP  _ext_int1_isr
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 007c 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 009b 	JMP  _usart_tx_isr
000020 940c 00cd 	JMP  _adc_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0001      	.DB  0x0,0x0,0x1,0x0
000036 0000
000037 0000      	.DB  0x0,0x0,0x0,0x0
000038 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000039 0001      	.DW  0x01
00003a 0002      	.DW  0x02
00003b 0066      	.DW  __REG_BIT_VARS*2
                 
00003c 000a      	.DW  0x0A
00003d 0004      	.DW  0x04
00003e 0068      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00003f 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000040 94f8      	CLI
000041 27ee      	CLR  R30
000042 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000043 e0f1      	LDI  R31,1
000044 bffb      	OUT  GICR,R31
000045 bfeb      	OUT  GICR,R30
000046 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000047 e08d      	LDI  R24,(14-2)+1
000048 e0a2      	LDI  R26,2
000049 27bb      	CLR  R27
                 __CLEAR_REG:
00004a 93ed      	ST   X+,R30
00004b 958a      	DEC  R24
00004c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004d e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004e e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004f e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000050 93ed      	ST   X+,R30
000051 9701      	SBIW R24,1
000052 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000053 e7e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000054 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000055 9185      	LPM  R24,Z+
000056 9195      	LPM  R25,Z+
000057 9700      	SBIW R24,0
000058 f061      	BREQ __GLOBAL_INI_END
000059 91a5      	LPM  R26,Z+
00005a 91b5      	LPM  R27,Z+
00005b 9005      	LPM  R0,Z+
00005c 9015      	LPM  R1,Z+
00005d 01bf      	MOVW R22,R30
00005e 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005f 9005      	LPM  R0,Z+
000060 920d      	ST   X+,R0
000061 9701      	SBIW R24,1
000062 f7e1      	BRNE __GLOBAL_INI_LOOP
000063 01fb      	MOVW R30,R22
000064 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000065 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000066 bfed      	OUT  SPL,R30
000067 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000068 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000069 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006a e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006b 940c 00fa 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 7/4/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;int any_crtitical_message_to_master = 0 ;
                 ;int bus_enable = 1 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 0021 {
                 
                 	.CSEG
                 _ext_int0_isr:
                 ; .FSTART _ext_int0_isr
00006d 93ea      	ST   -Y,R30
00006e b7ef      	IN   R30,SREG
                 ; 0000 0022 // Place your code here
                 ; 0000 0023   bus_enable = 0 ;
00006f 2466      	CLR  R6
000070 2477      	CLR  R7
                 ; 0000 0024 
                 ; 0000 0025 }
000071 bfef      	OUT  SREG,R30
000072 91e9      	LD   R30,Y+
000073 9518      	RETI
                 ; .FEND
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0029 {
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
000074 93ea      	ST   -Y,R30
000075 93fa      	ST   -Y,R31
                 ; 0000 002A // Place your code here
                 ; 0000 002B    bus_enable = 1 ;
000076 e0e1      	LDI  R30,LOW(1)
000077 e0f0      	LDI  R31,HIGH(1)
000078 013f      	MOVW R6,R30
                 ; 0000 002C }
000079 91f9      	LD   R31,Y+
00007a 91e9      	LD   R30,Y+
00007b 9518      	RETI
                 ; .FEND
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0049 {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00007c 93ea      	ST   -Y,R30
00007d 93fa      	ST   -Y,R31
00007e b7ef      	IN   R30,SREG
00007f 93ea      	ST   -Y,R30
                 ; 0000 004A char status,data;
                 ; 0000 004B status=UCSRA;
000080 931a      	ST   -Y,R17
000081 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000082 b11b      	IN   R17,11
                 ; 0000 004C data=UDR;
000083 b10c      	IN   R16,12
                 ; 0000 004D if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000084 2fe1      	MOV  R30,R17
000085 71ec      	ANDI R30,LOW(0x1C)
000086 f489      	BRNE _0x3
                 ; 0000 004E    {
                 ; 0000 004F    rx_buffer[rx_wr_index++]=data;
000087 2de9      	MOV  R30,R9
000088 9493      	INC  R9
000089 e0f0      	LDI  R31,0
00008a 5ae0      	SUBI R30,LOW(-_rx_buffer)
00008b 4ffd      	SBCI R31,HIGH(-_rx_buffer)
00008c 8300      	ST   Z,R16
                 ; 0000 0050 #if RX_BUFFER_SIZE == 256
                 ; 0000 0051    // special case for receiver buffer size=256
                 ; 0000 0052    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0053 #else
                 ; 0000 0054    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00008d e0e8      	LDI  R30,LOW(8)
00008e 15e9      	CP   R30,R9
00008f f409      	BRNE _0x4
000090 2499      	CLR  R9
                 ; 0000 0055    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000091 94b3      	INC  R11
000092 e0e8      	LDI  R30,LOW(8)
000093 15eb      	CP   R30,R11
000094 f419      	BRNE _0x5
                 ; 0000 0056       {
                 ; 0000 0057       rx_counter=0;
000095 24bb      	CLR  R11
                 ; 0000 0058       rx_buffer_overflow=1;
000096 9468      	SET
000097 f820      	BLD  R2,0
                 ; 0000 0059       }
                 ; 0000 005A #endif
                 ; 0000 005B    }
                 _0x5:
                 ; 0000 005C }
                 _0x3:
000098 9109      	LD   R16,Y+
000099 9119      	LD   R17,Y+
00009a c012      	RJMP _0x1D
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0063 {
                 ; 0000 0064 char data;
                 ; 0000 0065 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0066 data=rx_buffer[rx_rd_index++];
                 ; 0000 0067 #if RX_BUFFER_SIZE != 256
                 ; 0000 0068 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0069 #endif
                 ; 0000 006A #asm("cli")
                 ; 0000 006B --rx_counter;
                 ; 0000 006C #asm("sei")
                 ; 0000 006D return data;
                 ; 0000 006E }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0084 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
00009b 93ea      	ST   -Y,R30
00009c 93fa      	ST   -Y,R31
00009d b7ef      	IN   R30,SREG
00009e 93ea      	ST   -Y,R30
                 ; 0000 0085 if (tx_counter)
00009f 20cc      	TST  R12
0000a0 f061      	BREQ _0xA
                 ; 0000 0086    {
                 ; 0000 0087    --tx_counter;
0000a1 94ca      	DEC  R12
                 ; 0000 0088    UDR=tx_buffer[tx_rd_index++];
0000a2 2ded      	MOV  R30,R13
0000a3 94d3      	INC  R13
0000a4 e0f0      	LDI  R31,0
0000a5 59e8      	SUBI R30,LOW(-_tx_buffer)
0000a6 4ffd      	SBCI R31,HIGH(-_tx_buffer)
0000a7 81e0      	LD   R30,Z
0000a8 b9ec      	OUT  0xC,R30
                 ; 0000 0089 #if TX_BUFFER_SIZE != 256
                 ; 0000 008A    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000a9 e0e8      	LDI  R30,LOW(8)
0000aa 15ed      	CP   R30,R13
0000ab f409      	BRNE _0xB
0000ac 24dd      	CLR  R13
                 ; 0000 008B #endif
                 ; 0000 008C    }
                 _0xB:
                 ; 0000 008D }
                 _0xA:
                 _0x1D:
0000ad 91e9      	LD   R30,Y+
0000ae bfef      	OUT  SREG,R30
0000af 91f9      	LD   R31,Y+
0000b0 91e9      	LD   R30,Y+
0000b1 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0094 {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 0095 while (tx_counter == TX_BUFFER_SIZE);
0000b2 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
0000b3 e0e8      	LDI  R30,LOW(8)
0000b4 15ec      	CP   R30,R12
0000b5 f3e9      	BREQ _0xC
                 ; 0000 0096 #asm("cli")
0000b6 94f8      	cli
                 ; 0000 0097 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000b7 20cc      	TST  R12
0000b8 f411      	BRNE _0x10
0000b9 995d      	SBIC 0xB,5
0000ba c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 0098    {
                 ; 0000 0099    tx_buffer[tx_wr_index++]=c;
0000bb 2dea      	MOV  R30,R10
0000bc 94a3      	INC  R10
0000bd e0f0      	LDI  R31,0
0000be 59e8      	SUBI R30,LOW(-_tx_buffer)
0000bf 4ffd      	SBCI R31,HIGH(-_tx_buffer)
0000c0 81a8      	LD   R26,Y
0000c1 83a0      	STD  Z+0,R26
                 ; 0000 009A #if TX_BUFFER_SIZE != 256
                 ; 0000 009B    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000c2 e0e8      	LDI  R30,LOW(8)
0000c3 15ea      	CP   R30,R10
0000c4 f409      	BRNE _0x12
0000c5 24aa      	CLR  R10
                 ; 0000 009C #endif
                 ; 0000 009D    ++tx_counter;
                 _0x12:
0000c6 94c3      	INC  R12
                 ; 0000 009E    }
                 ; 0000 009F else
0000c7 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 00A0    UDR=c;
0000c8 81e8      	LD   R30,Y
0000c9 b9ec      	OUT  0xC,R30
                 ; 0000 00A1 #asm("sei")
                 _0x13:
0000ca 9478      	sei
                 ; 0000 00A2 }
0000cb 9621      	ADIW R28,1
0000cc 9508      	RET
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;#define FIRST_ADC_INPUT 0
                 ;#define LAST_ADC_INPUT 3
                 ;unsigned int adc_data[LAST_ADC_INPUT-FIRST_ADC_INPUT+1];
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// ADC interrupt service routine
                 ;// with auto input scanning
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 00B2 {
                 _adc_isr:
                 ; .FSTART _adc_isr
0000cd 938a      	ST   -Y,R24
0000ce 93aa      	ST   -Y,R26
0000cf 93ba      	ST   -Y,R27
0000d0 93ea      	ST   -Y,R30
0000d1 93fa      	ST   -Y,R31
0000d2 b7ef      	IN   R30,SREG
0000d3 93ea      	ST   -Y,R30
                 ; 0000 00B3 static unsigned char input_index=0;
                 ; 0000 00B4 // Read the AD conversion result
                 ; 0000 00B5 adc_data[input_index]=ADCW;
0000d4 91e0 0278 	LDS  R30,_input_index_S0000006000
0000d6 e7a0      	LDI  R26,LOW(_adc_data)
0000d7 e0b2      	LDI  R27,HIGH(_adc_data)
0000d8 e0f0      	LDI  R31,0
0000d9 0fee      	LSL  R30
0000da 1fff      	ROL  R31
0000db 0fae      	ADD  R26,R30
0000dc 1fbf      	ADC  R27,R31
0000dd b1e4      	IN   R30,0x4
0000de b1f5      	IN   R31,0x4+1
0000df 93ed      	ST   X+,R30
0000e0 93fc      	ST   X,R31
                 ; 0000 00B6 // Select next ADC input
                 ; 0000 00B7 if (++input_index > (LAST_ADC_INPUT-FIRST_ADC_INPUT))
0000e1 91a0 0278 	LDS  R26,_input_index_S0000006000
0000e3 5faf      	SUBI R26,-LOW(1)
0000e4 93a0 0278 	STS  _input_index_S0000006000,R26
0000e6 30a4      	CPI  R26,LOW(0x4)
0000e7 f018      	BRLO _0x14
                 ; 0000 00B8    input_index=0;
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 93e0 0278 	STS  _input_index_S0000006000,R30
                 ; 0000 00B9 ADMUX=(FIRST_ADC_INPUT | ADC_VREF_TYPE)+input_index;
                 _0x14:
0000eb 91e0 0278 	LDS  R30,_input_index_S0000006000
0000ed b9e7      	OUT  0x7,R30
                 ; 0000 00BA // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00BB delay_us(10);
                +
0000ee e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000ef 958a     +DEC R24
0000f0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 00BC // Start the AD conversion
                 ; 0000 00BD ADCSRA|=(1<<ADSC);
0000f1 9a36      	SBI  0x6,6
                 ; 0000 00BE }
0000f2 91e9      	LD   R30,Y+
0000f3 bfef      	OUT  SREG,R30
0000f4 91f9      	LD   R31,Y+
0000f5 91e9      	LD   R30,Y+
0000f6 91b9      	LD   R27,Y+
0000f7 91a9      	LD   R26,Y+
0000f8 9189      	LD   R24,Y+
0000f9 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00C1 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00C2 // Declare your local variables here
                 ; 0000 00C3 
                 ; 0000 00C4 // Input/Output Ports initialization
                 ; 0000 00C5 // Port A initialization
                 ; 0000 00C6 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C7 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000fa e0e0      	LDI  R30,LOW(0)
0000fb bbea      	OUT  0x1A,R30
                 ; 0000 00C8 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C9 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000fc bbeb      	OUT  0x1B,R30
                 ; 0000 00CA 
                 ; 0000 00CB // Port B initialization
                 ; 0000 00CC // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00CD DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000fd bbe7      	OUT  0x17,R30
                 ; 0000 00CE // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00CF PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000fe bbe8      	OUT  0x18,R30
                 ; 0000 00D0 
                 ; 0000 00D1 // Port C initialization
                 ; 0000 00D2 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00D3 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ff bbe4      	OUT  0x14,R30
                 ; 0000 00D4 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D5 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000100 bbe5      	OUT  0x15,R30
                 ; 0000 00D6 
                 ; 0000 00D7 // Port D initialization
                 ; 0000 00D8 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00D9 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000101 bbe1      	OUT  0x11,R30
                 ; 0000 00DA // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00DB PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000102 bbe2      	OUT  0x12,R30
                 ; 0000 00DC 
                 ; 0000 00DD // Timer/Counter 0 initialization
                 ; 0000 00DE // Clock source: System Clock
                 ; 0000 00DF // Clock value: Timer 0 Stopped
                 ; 0000 00E0 // Mode: Normal top=0xFF
                 ; 0000 00E1 // OC0 output: Disconnected
                 ; 0000 00E2 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000103 bfe3      	OUT  0x33,R30
                 ; 0000 00E3 TCNT0=0x00;
000104 bfe2      	OUT  0x32,R30
                 ; 0000 00E4 OCR0=0x00;
000105 bfec      	OUT  0x3C,R30
                 ; 0000 00E5 
                 ; 0000 00E6 // Timer/Counter 1 initialization
                 ; 0000 00E7 // Clock source: System Clock
                 ; 0000 00E8 // Clock value: Timer1 Stopped
                 ; 0000 00E9 // Mode: Normal top=0xFFFF
                 ; 0000 00EA // OC1A output: Disconnected
                 ; 0000 00EB // OC1B output: Disconnected
                 ; 0000 00EC // Noise Canceler: Off
                 ; 0000 00ED // Input Capture on Falling Edge
                 ; 0000 00EE // Timer1 Overflow Interrupt: Off
                 ; 0000 00EF // Input Capture Interrupt: Off
                 ; 0000 00F0 // Compare A Match Interrupt: Off
                 ; 0000 00F1 // Compare B Match Interrupt: Off
                 ; 0000 00F2 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000106 bdef      	OUT  0x2F,R30
                 ; 0000 00F3 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000107 bdee      	OUT  0x2E,R30
                 ; 0000 00F4 TCNT1H=0x00;
000108 bded      	OUT  0x2D,R30
                 ; 0000 00F5 TCNT1L=0x00;
000109 bdec      	OUT  0x2C,R30
                 ; 0000 00F6 ICR1H=0x00;
00010a bde7      	OUT  0x27,R30
                 ; 0000 00F7 ICR1L=0x00;
00010b bde6      	OUT  0x26,R30
                 ; 0000 00F8 OCR1AH=0x00;
00010c bdeb      	OUT  0x2B,R30
                 ; 0000 00F9 OCR1AL=0x00;
00010d bdea      	OUT  0x2A,R30
                 ; 0000 00FA OCR1BH=0x00;
00010e bde9      	OUT  0x29,R30
                 ; 0000 00FB OCR1BL=0x00;
00010f bde8      	OUT  0x28,R30
                 ; 0000 00FC 
                 ; 0000 00FD // Timer/Counter 2 initialization
                 ; 0000 00FE // Clock source: System Clock
                 ; 0000 00FF // Clock value: Timer2 Stopped
                 ; 0000 0100 // Mode: Normal top=0xFF
                 ; 0000 0101 // OC2 output: Disconnected
                 ; 0000 0102 ASSR=0<<AS2;
000110 bde2      	OUT  0x22,R30
                 ; 0000 0103 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000111 bde5      	OUT  0x25,R30
                 ; 0000 0104 TCNT2=0x00;
000112 bde4      	OUT  0x24,R30
                 ; 0000 0105 OCR2=0x00;
000113 bde3      	OUT  0x23,R30
                 ; 0000 0106 
                 ; 0000 0107 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0108 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000114 bfe9      	OUT  0x39,R30
                 ; 0000 0109 
                 ; 0000 010A // External Interrupt(s) initialization
                 ; 0000 010B // INT0: On
                 ; 0000 010C // INT0 Mode: Rising Edge
                 ; 0000 010D // INT1: On
                 ; 0000 010E // INT1 Mode: Falling Edge
                 ; 0000 010F // INT2: Off
                 ; 0000 0110 GICR|=(1<<INT1) | (1<<INT0) | (0<<INT2);
000115 b7eb      	IN   R30,0x3B
000116 6ce0      	ORI  R30,LOW(0xC0)
000117 bfeb      	OUT  0x3B,R30
                 ; 0000 0111 MCUCR=(1<<ISC11) | (0<<ISC10) | (1<<ISC01) | (1<<ISC00);
000118 e0eb      	LDI  R30,LOW(11)
000119 bfe5      	OUT  0x35,R30
                 ; 0000 0112 MCUCSR=(0<<ISC2);
00011a e0e0      	LDI  R30,LOW(0)
00011b bfe4      	OUT  0x34,R30
                 ; 0000 0113 GIFR=(1<<INTF1) | (1<<INTF0) | (0<<INTF2);
00011c ece0      	LDI  R30,LOW(192)
00011d bfea      	OUT  0x3A,R30
                 ; 0000 0114 
                 ; 0000 0115 // USART initialization
                 ; 0000 0116 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0117 // USART Receiver: On
                 ; 0000 0118 // USART Transmitter: On
                 ; 0000 0119 // USART Mode: Asynchronous
                 ; 0000 011A // USART Baud Rate: 9600
                 ; 0000 011B UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
00011e e0e0      	LDI  R30,LOW(0)
00011f b9eb      	OUT  0xB,R30
                 ; 0000 011C UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000120 ede8      	LDI  R30,LOW(216)
000121 b9ea      	OUT  0xA,R30
                 ; 0000 011D UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000122 e8e6      	LDI  R30,LOW(134)
000123 bde0      	OUT  0x20,R30
                 ; 0000 011E UBRRH=0x00;
000124 e0e0      	LDI  R30,LOW(0)
000125 bde0      	OUT  0x20,R30
                 ; 0000 011F UBRRL=0x33;
000126 e3e3      	LDI  R30,LOW(51)
000127 b9e9      	OUT  0x9,R30
                 ; 0000 0120 
                 ; 0000 0121 // Analog Comparator initialization
                 ; 0000 0122 // Analog Comparator: Off
                 ; 0000 0123 // The Analog Comparator's positive input is
                 ; 0000 0124 // connected to the AIN0 pin
                 ; 0000 0125 // The Analog Comparator's negative input is
                 ; 0000 0126 // connected to the AIN1 pin
                 ; 0000 0127 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000128 e8e0      	LDI  R30,LOW(128)
000129 b9e8      	OUT  0x8,R30
                 ; 0000 0128 
                 ; 0000 0129 // ADC initialization
                 ; 0000 012A // ADC Clock frequency: 1000.000 kHz
                 ; 0000 012B // ADC Voltage Reference: AREF pin
                 ; 0000 012C // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 012D ADMUX=FIRST_ADC_INPUT | ADC_VREF_TYPE;
00012a e0e0      	LDI  R30,LOW(0)
00012b b9e7      	OUT  0x7,R30
                 ; 0000 012E ADCSRA=(1<<ADEN) | (1<<ADSC) | (0<<ADATE) | (0<<ADIF) | (1<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00012c eceb      	LDI  R30,LOW(203)
00012d b9e6      	OUT  0x6,R30
                 ; 0000 012F SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
00012e e0e0      	LDI  R30,LOW(0)
00012f bfe0      	OUT  0x30,R30
                 ; 0000 0130 
                 ; 0000 0131 // SPI initialization
                 ; 0000 0132 // SPI disabled
                 ; 0000 0133 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000130 b9ed      	OUT  0xD,R30
                 ; 0000 0134 
                 ; 0000 0135 // TWI initialization
                 ; 0000 0136 // TWI disabled
                 ; 0000 0137 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000131 bfe6      	OUT  0x36,R30
                 ; 0000 0138 
                 ; 0000 0139 // Global enable interrupts
                 ; 0000 013A #asm("sei")
000132 9478      	sei
                 ; 0000 013B // Error Code : 128
                 ; 0000 013C while (1)
                 _0x15:
                 ; 0000 013D       {
                 ; 0000 013E       // Place your code here
                 ; 0000 013F 
                 ; 0000 0140       if(bus_enable == 1 ){
000133 e0e1      	LDI  R30,LOW(1)
000134 e0f0      	LDI  R31,HIGH(1)
000135 15e6      	CP   R30,R6
000136 05f7      	CPC  R31,R7
000137 f4c9      	BRNE _0x18
                 ; 0000 0141           delay_ms(30);
000138 940e 0153 	CALL SUBOPT_0x0
                 ; 0000 0142           if( adc_data[2] <= adc_data[1]){
00013a 940e 0157 	CALL SUBOPT_0x1
00013c f040      	BRLO _0x19
                 ; 0000 0143                   putchar(0xBB);
00013d ebab      	LDI  R26,LOW(187)
00013e df73      	RCALL _putchar
                 ; 0000 0144                   putchar(adc_data[0]);
00013f 91a0 0270 	LDS  R26,_adc_data
000141 df70      	RCALL _putchar
                 ; 0000 0145                  delay_ms(30);
000142 940e 0153 	CALL SUBOPT_0x0
                 ; 0000 0146           }
                 ; 0000 0147 
                 ; 0000 0148           else if ( adc_data[2] > adc_data[1] ) {
000144 c00c      	RJMP _0x1A
                 _0x19:
000145 940e 0157 	CALL SUBOPT_0x1
000147 f448      	BRSH _0x1B
                 ; 0000 0149             //Critical Situation
                 ; 0000 014A               putchar(0xBB);
000148 ebab      	LDI  R26,LOW(187)
000149 df68      	RCALL _putchar
                 ; 0000 014B               putchar('X');
00014a e5a8      	LDI  R26,LOW(88)
00014b df66      	RCALL _putchar
                 ; 0000 014C               delay_ms(30);
00014c 940e 0153 	CALL SUBOPT_0x0
                 ; 0000 014D               any_crtitical_message_to_master = 1 ;
00014e e0e1      	LDI  R30,LOW(1)
00014f e0f0      	LDI  R31,HIGH(1)
000150 012f      	MOVW R4,R30
                 ; 0000 014E           }
                 ; 0000 014F 
                 ; 0000 0150       }
                 _0x1B:
                 _0x1A:
                 ; 0000 0151 
                 ; 0000 0152 
                 ; 0000 0153       }
                 _0x18:
000151 cfe1      	RJMP _0x15
                 ; 0000 0154 }
                 _0x1C:
000152 cfff      	RJMP _0x1C
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000260           	.BYTE 0x8
                 _tx_buffer:
000268           	.BYTE 0x8
                 _adc_data:
000270           	.BYTE 0x8
                 _input_index_S0000006000:
000278           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000153 e1ae      	LDI  R26,LOW(30)
000154 e0b0      	LDI  R27,0
000155 940c 0162 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
                +
000157 91a0 0274+LDS R26 , _adc_data + ( 4 )
000159 91b0 0275+LDS R27 , _adc_data + ( 4 ) + 1
                 	__GETW2MN _adc_data,4
                +
00015b 91e0 0272+LDS R30 , _adc_data + ( 2 )
00015d 91f0 0273+LDS R31 , _adc_data + ( 2 ) + 1
                 	__GETW1MN _adc_data,2
00015f 17ea      	CP   R30,R26
000160 07fb      	CPC  R31,R27
000161 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000162 9610      	adiw r26,0
000163 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000164 ed80     +LDI R24 , LOW ( 0x7D0 )
000165 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000166 9701     +SBIW R24 , 1
000167 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000168 95a8      	wdr
000169 9711      	sbiw r26,1
00016a f7c9      	brne __delay_ms0
                 __delay_ms1:
00016b 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   1 r5 :   0 r6 :   3 r7 :   2 
r8 :   0 r9 :   4 r10:   4 r11:   3 r12:   5 r13:   4 r14:   0 r15:   0 
r16:   4 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  13 r25:   3 r26:  23 r27:   9 r28:   2 r29:   1 r30: 130 r31:  27 
x  :   5 y  :  34 z  :  10 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   2 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  13 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   5 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 
clr   :   8 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   7 cpc   :   2 cpi   :   1 cpse  :   0 dec   :   3 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   9 inc   :   5 jmp   :  23 ld    :  17 ldd   :   0 ldi   :  51 
lds   :   8 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   4 movw  :   5 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   1 out   :  53 pop   :   0 push  :   0 rcall :   4 ret   :   3 
reti  :   4 rjmp  :   7 rol   :   1 ror   :   0 sbc   :   0 sbci  :   3 
sbi   :   1 sbic  :   1 sbis  :   0 sbiw  :   5 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  24 std   :   1 sts   :   2 sub   :   0 subi  :   4 swap  :   0 
tst   :   2 wdr   :   1 
Instructions used: 45 out of 116 (38.8%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002d8    684     44    728   32768   2.2%
[.dseg] 0x000060 0x000279      0     25     25    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 10 warnings
