# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Administrador/Downloads/lab3/rtl {C:/Users/Administrador/Downloads/lab3/rtl/countermod7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:21 on May 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrador/Downloads/lab3/rtl" C:/Users/Administrador/Downloads/lab3/rtl/countermod7.sv 
# -- Compiling module countermod7
# 
# Top level modules:
# 	countermod7
# End time: 14:23:21 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Administrador/Downloads/lab3/fpga/../sim {C:/Users/Administrador/Downloads/lab3/fpga/../sim/countermod7_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:21 on May 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrador/Downloads/lab3/fpga/../sim" C:/Users/Administrador/Downloads/lab3/fpga/../sim/countermod7_tb.sv 
# -- Compiling module countermod7_tb
# 
# Top level modules:
# 	countermod7_tb
# End time: 14:23:21 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  countermod7_tb.sv
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" countermod7_tb.sv 
# Start time: 14:23:21 on May 13,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'countermod7_tb' at "countermod7_tb".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab3_run_msim_rtl_verilog.do PAUSED at line 12
# A time value could not be extracted from the current line
# End time: 14:24:46 on May 13,2022, Elapsed time: 0:01:25
# Errors: 1, Warnings: 0
