============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  11:21:40 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1188 ps) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[2]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) u_mtm_Alu_deserializer/A_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) u_mtm_Alu_core/CTL_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   21000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   21000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     300                  
     Required Time:=   20591                  
      Launch Clock:-       0                  
         Data Path:-   19403                  
             Slack:=    1188                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[0]/CLK -       -         R     (arrival)          267    -     0     -       0 
  u_mtm_Alu_deserializer/A_reg[0]/NQ  -       CLK->NQ   R     UCL_DFF              1 16.6   201   497     497 
  u_mtm_Alu_deserializer/g14887/AUS   -       EIN->AUS  F     UCL_INV2             3 37.4   217   160     657 
  u_mtm_Alu_core/add_58_19/g813/AUS   -       EIN->AUS  R     UCL_INV2             2 29.0   185   129     787 
  u_mtm_Alu_core/add_58_19/g804/AUS   -       EIN0->AUS F     UCL_NOR2_2           2 25.5   199   154     941 
  u_mtm_Alu_core/add_58_19/g796/AUS   -       EIN1->AUS R     UCL_NAND2            1 18.8   240   154    1095 
  u_mtm_Alu_core/add_58_19/g795/AUS   -       EIN1->AUS F     UCL_NAND2_2          2 32.9   211   145    1240 
  u_mtm_Alu_core/add_58_19/g793/AUS   -       EIN1->AUS R     UCL_NAND2_2          1 18.8   187   123    1362 
  u_mtm_Alu_core/add_58_19/g791/AUS   -       EIN1->AUS F     UCL_NAND2_2          2 32.9   234   136    1498 
  u_mtm_Alu_core/add_58_19/g790/AUS   -       EIN1->AUS R     UCL_NAND2_2          1 18.8   190   127    1625 
  u_mtm_Alu_core/add_58_19/g788/AUS   -       EIN1->AUS F     UCL_NAND2_2          2 32.9   233   136    1761 
  u_mtm_Alu_core/add_58_19/g787/AUS   -       EIN1->AUS R     UCL_NAND2_2          1 18.8   190   127    1888 
  u_mtm_Alu_core/add_58_19/g785/AUS   -       EIN1->AUS F     UCL_NAND2_2          1 18.0   182   106    1995 
  u_mtm_Alu_core/add_58_19/g784/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   414    2408 
  u_mtm_Alu_core/add_58_19/g783/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    2847 
  u_mtm_Alu_core/add_58_19/g782/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    3286 
  u_mtm_Alu_core/add_58_19/g781/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    3725 
  u_mtm_Alu_core/add_58_19/g780/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    4164 
  u_mtm_Alu_core/add_58_19/g779/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    4603 
  u_mtm_Alu_core/add_58_19/g778/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    5042 
  u_mtm_Alu_core/add_58_19/g777/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    5480 
  u_mtm_Alu_core/add_58_19/g776/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    5919 
  u_mtm_Alu_core/add_58_19/g775/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    6358 
  u_mtm_Alu_core/add_58_19/g774/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    6797 
  u_mtm_Alu_core/add_58_19/g773/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    7236 
  u_mtm_Alu_core/add_58_19/g772/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    7675 
  u_mtm_Alu_core/add_58_19/g771/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    8114 
  u_mtm_Alu_core/add_58_19/g770/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    8553 
  u_mtm_Alu_core/add_58_19/g769/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    8992 
  u_mtm_Alu_core/add_58_19/g768/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    9430 
  u_mtm_Alu_core/add_58_19/g767/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439    9869 
  u_mtm_Alu_core/add_58_19/g766/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   10308 
  u_mtm_Alu_core/add_58_19/g765/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   10747 
  u_mtm_Alu_core/add_58_19/g764/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   11186 
  u_mtm_Alu_core/add_58_19/g763/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   11625 
  u_mtm_Alu_core/add_58_19/g762/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   12064 
  u_mtm_Alu_core/add_58_19/g761/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   12503 
  u_mtm_Alu_core/add_58_19/g760/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   12942 
  u_mtm_Alu_core/add_58_19/g759/COUT  -       CIN->COUT F     UCL_FA               1 18.0   287   439   13381 
  u_mtm_Alu_core/add_58_19/g758/S     -       CIN->S    R     UCL_FA               5 51.8   765   847   14227 
  u_mtm_Alu_core/g6090/AUS            -       EIN->AUS  F     UCL_INV2             2 21.4   281   195   14422 
  u_mtm_Alu_core/g5869/AUS            -       EIN0->AUS R     UCL_NAND3            1 13.7   359   250   14672 
  u_mtm_Alu_core/g5860/AUS            -       EIN1->AUS F     UCL_NOR2             1 13.2   358   164   14836 
  u_mtm_Alu_core/g5848/AUS            -       EIN0->AUS R     UCL_NAND2A           1 14.0   236   168   15004 
  u_mtm_Alu_core/g5837/AUS            -       EIN2->AUS F     UCL_NOR3             1 13.9   353   156   15160 
  u_mtm_Alu_core/g5834/AUS            -       EIN1->AUS R     UCL_NAND2_WIDEN      2 21.9   321   210   15371 
  u_mtm_Alu_core/g5829/AUS            -       EIN1->AUS F     UCL_NAND2            1 18.5   415   266   15636 
  u_mtm_Alu_core/g5824/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   510   422   16058 
  u_mtm_Alu_core/g5818/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   510   432   16490 
  u_mtm_Alu_core/g5813/AUS            -       EIN0->AUS F     UCL_XOR              2 32.6   729   541   17030 
  u_mtm_Alu_core/g5807/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   520   457   17488 
  u_mtm_Alu_core/g5806/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   509   434   17921 
  u_mtm_Alu_core/g5800/AUS            -       EIN0->AUS F     UCL_XOR              1 13.0   424   389   18310 
  u_mtm_Alu_core/g5797/AUS            -       EIN0->AUS R     UCL_AOI21            1 13.9   613   374   18684 
  u_mtm_Alu_core/g5796/AUS            -       EIN1->AUS F     UCL_NAND2_WIDEN      1 12.2   263   165   18848 
  u_mtm_Alu_core/g5795/AUS            -       EIN2->AUS R     UCL_AOI21            1 13.2   574   289   19137 
  u_mtm_Alu_core/g5793/AUS            -       EIN0->AUS F     UCL_NAND2A           1 13.2   386   266   19403 
  u_mtm_Alu_core/CTL_out_reg[2]/D     <<<     -         F     UCL_DFF              1    -     -     0   19403 
#-------------------------------------------------------------------------------------------------------------

