<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4181" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4181{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4181{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4181{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4181{left:85px;bottom:1039px;letter-spacing:-0.14px;}
#t5_4181{left:141px;bottom:1039px;letter-spacing:-0.13px;}
#t6_4181{left:234px;bottom:1039px;}
#t7_4181{left:301px;bottom:1039px;letter-spacing:-0.11px;}
#t8_4181{left:301px;bottom:1022px;letter-spacing:-0.11px;}
#t9_4181{left:301px;bottom:1005px;letter-spacing:-0.12px;}
#ta_4181{left:491px;bottom:1012px;}
#tb_4181{left:556px;bottom:1005px;letter-spacing:-0.11px;}
#tc_4181{left:301px;bottom:984px;letter-spacing:-0.09px;}
#td_4181{left:400px;bottom:984px;letter-spacing:-0.09px;}
#te_4181{left:472px;bottom:984px;letter-spacing:-0.09px;}
#tf_4181{left:543px;bottom:984px;letter-spacing:-0.09px;}
#tg_4181{left:615px;bottom:984px;letter-spacing:-0.09px;}
#th_4181{left:686px;bottom:984px;letter-spacing:-0.09px;}
#ti_4181{left:758px;bottom:984px;letter-spacing:-0.09px;}
#tj_4181{left:301px;bottom:969px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_4181{left:400px;bottom:969px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4181{left:472px;bottom:969px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4181{left:543px;bottom:969px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_4181{left:615px;bottom:969px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_4181{left:686px;bottom:969px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_4181{left:758px;bottom:969px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_4181{left:301px;bottom:953px;letter-spacing:-0.12px;}
#tr_4181{left:301px;bottom:936px;letter-spacing:-0.11px;}
#ts_4181{left:301px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_4181{left:94px;bottom:895px;letter-spacing:-0.21px;}
#tu_4181{left:141px;bottom:895px;letter-spacing:-0.14px;}
#tv_4181{left:234px;bottom:895px;}
#tw_4181{left:301px;bottom:895px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4181{left:85px;bottom:871px;letter-spacing:-0.13px;}
#ty_4181{left:141px;bottom:871px;letter-spacing:-0.14px;}
#tz_4181{left:234px;bottom:871px;}
#t10_4181{left:301px;bottom:871px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t11_4181{left:301px;bottom:854px;letter-spacing:-0.11px;}
#t12_4181{left:301px;bottom:837px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#t13_4181{left:301px;bottom:820px;letter-spacing:-0.11px;}
#t14_4181{left:301px;bottom:804px;letter-spacing:-0.11px;}
#t15_4181{left:301px;bottom:782px;letter-spacing:-0.1px;}
#t16_4181{left:400px;bottom:782px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t17_4181{left:472px;bottom:782px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t18_4181{left:543px;bottom:782px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t19_4181{left:615px;bottom:782px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1a_4181{left:686px;bottom:782px;letter-spacing:-0.11px;}
#t1b_4181{left:758px;bottom:782px;letter-spacing:-0.11px;}
#t1c_4181{left:301px;bottom:767px;letter-spacing:-0.11px;}
#t1d_4181{left:400px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4181{left:472px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4181{left:543px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_4181{left:615px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4181{left:686px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4181{left:758px;bottom:767px;letter-spacing:-0.13px;}
#t1j_4181{left:301px;bottom:752px;letter-spacing:-0.12px;}
#t1k_4181{left:301px;bottom:735px;letter-spacing:-0.11px;}
#t1l_4181{left:301px;bottom:718px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4181{left:85px;bottom:694px;letter-spacing:-0.14px;}
#t1n_4181{left:141px;bottom:694px;letter-spacing:-0.14px;}
#t1o_4181{left:234px;bottom:694px;}
#t1p_4181{left:301px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4181{left:94px;bottom:669px;letter-spacing:-0.19px;}
#t1r_4181{left:141px;bottom:669px;letter-spacing:-0.14px;}
#t1s_4181{left:234px;bottom:669px;}
#t1t_4181{left:301px;bottom:669px;letter-spacing:-0.11px;}
#t1u_4181{left:301px;bottom:648px;letter-spacing:-0.12px;}
#t1v_4181{left:301px;bottom:626px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t1w_4181{left:85px;bottom:602px;letter-spacing:-0.14px;}
#t1x_4181{left:141px;bottom:602px;letter-spacing:-0.16px;}
#t1y_4181{left:234px;bottom:602px;}
#t1z_4181{left:301px;bottom:602px;letter-spacing:-0.12px;}
#t20_4181{left:301px;bottom:585px;letter-spacing:-0.13px;}
#t21_4181{left:301px;bottom:564px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_4181{left:301px;bottom:542px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t23_4181{left:301px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t24_4181{left:301px;bottom:509px;letter-spacing:-0.11px;}
#t25_4181{left:301px;bottom:487px;letter-spacing:-0.12px;}
#t26_4181{left:301px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t27_4181{left:301px;bottom:449px;letter-spacing:-0.12px;}
#t28_4181{left:301px;bottom:428px;letter-spacing:-0.12px;}
#t29_4181{left:85px;bottom:403px;letter-spacing:-0.14px;}
#t2a_4181{left:141px;bottom:403px;letter-spacing:-0.16px;}
#t2b_4181{left:234px;bottom:403px;}
#t2c_4181{left:301px;bottom:403px;letter-spacing:-0.12px;}
#t2d_4181{left:301px;bottom:386px;letter-spacing:-0.13px;}
#t2e_4181{left:301px;bottom:365px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_4181{left:301px;bottom:344px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2g_4181{left:301px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t2h_4181{left:301px;bottom:310px;letter-spacing:-0.11px;}
#t2i_4181{left:301px;bottom:289px;letter-spacing:-0.12px;}
#t2j_4181{left:301px;bottom:272px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2k_4181{left:301px;bottom:255px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_4181{left:301px;bottom:234px;letter-spacing:-0.11px;}
#t2m_4181{left:301px;bottom:212px;letter-spacing:-0.12px;}
#t2n_4181{left:319px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2o_4181{left:77px;bottom:1063px;letter-spacing:-0.13px;}
#t2p_4181{left:153px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2q_4181{left:234px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2r_4181{left:525px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.03px;}

.s1_4181{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4181{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4181{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4181{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4181{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4181{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4181" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4181Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4181" style="-webkit-user-select: none;"><object width="935" height="1210" data="4181/4181.svg" type="image/svg+xml" id="pdf4181" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4181" class="t s1_4181">Vol. 3C </span><span id="t2_4181" class="t s1_4181">33-19 </span>
<span id="t3_4181" class="t s2_4181">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_4181" class="t s3_4181">22:19 </span><span id="t5_4181" class="t s3_4181">CycThresh </span><span id="t6_4181" class="t s3_4181">0 </span><span id="t7_4181" class="t s3_4181">CYC packet threshold, see Section 33.3.6 for details. CYC packets will be sent with the first </span>
<span id="t8_4181" class="t s3_4181">eligible packet after N cycles have passed since the last CYC packet. If CycThresh is 0 then </span>
<span id="t9_4181" class="t s3_4181">N=0, otherwise N is defined as 2 </span>
<span id="ta_4181" class="t s4_4181">(CycThresh-1) </span>
<span id="tb_4181" class="t s3_4181">. The following Encodings are defined: </span>
<span id="tc_4181" class="t s3_4181">0: 0, 1: 1, </span><span id="td_4181" class="t s3_4181">2: 2, </span><span id="te_4181" class="t s3_4181">3: 4, </span><span id="tf_4181" class="t s3_4181">4: 8, </span><span id="tg_4181" class="t s3_4181">5: 16, </span><span id="th_4181" class="t s3_4181">6: 32, </span><span id="ti_4181" class="t s3_4181">7: 64, </span>
<span id="tj_4181" class="t s3_4181">8: 128, 9: 256, </span><span id="tk_4181" class="t s3_4181">10: 512, </span><span id="tl_4181" class="t s3_4181">11: 1024, </span><span id="tm_4181" class="t s3_4181">12: 2048, </span><span id="tn_4181" class="t s3_4181">13: 4096, </span><span id="to_4181" class="t s3_4181">14: 8192, </span><span id="tp_4181" class="t s3_4181">15: 16384 </span>
<span id="tq_4181" class="t s3_4181">Software must use CPUID to query the supported encodings in the processor, see Section </span>
<span id="tr_4181" class="t s3_4181">33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if </span>
<span id="ts_4181" class="t s3_4181">CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0. </span>
<span id="tt_4181" class="t s3_4181">23 </span><span id="tu_4181" class="t s3_4181">Reserved </span><span id="tv_4181" class="t s3_4181">0 </span><span id="tw_4181" class="t s3_4181">Must be 0. </span>
<span id="tx_4181" class="t s3_4181">27:24 </span><span id="ty_4181" class="t s3_4181">PSBFreq </span><span id="tz_4181" class="t s3_4181">0 </span><span id="t10_4181" class="t s3_4181">Indicates the frequency of PSB packets. PSB packet frequency is based on the number of Intel </span>
<span id="t11_4181" class="t s3_4181">PT packet bytes output, so this field allows the user to determine the increment of </span>
<span id="t12_4181" class="t s3_4181">IA32_IA32_RTIT_STATUS.PacketByteCnt that should cause a PSB to be generated. Note that </span>
<span id="t13_4181" class="t s3_4181">PSB insertion is not precise, but the average output bytes per PSB should approximate the </span>
<span id="t14_4181" class="t s3_4181">SW selected period. The following Encodings are defined: </span>
<span id="t15_4181" class="t s3_4181">0: 2K, 1: 4K, </span><span id="t16_4181" class="t s3_4181">2: 8K, </span><span id="t17_4181" class="t s3_4181">3: 16K, </span><span id="t18_4181" class="t s3_4181">4: 32K, </span><span id="t19_4181" class="t s3_4181">5: 64K, </span><span id="t1a_4181" class="t s3_4181">6: 128K, </span><span id="t1b_4181" class="t s3_4181">7: 256K, </span>
<span id="t1c_4181" class="t s3_4181">8: 512K, 9: 1M, </span><span id="t1d_4181" class="t s3_4181">10: 2M, </span><span id="t1e_4181" class="t s3_4181">11: 4M, </span><span id="t1f_4181" class="t s3_4181">12: 8M, </span><span id="t1g_4181" class="t s3_4181">13: 16M, </span><span id="t1h_4181" class="t s3_4181">14: 32M, </span><span id="t1i_4181" class="t s3_4181">15: 64M </span>
<span id="t1j_4181" class="t s3_4181">Software must use CPUID to query the supported encodings in the processor, see Section </span>
<span id="t1k_4181" class="t s3_4181">33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if </span>
<span id="t1l_4181" class="t s3_4181">CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0. </span>
<span id="t1m_4181" class="t s3_4181">30:28 </span><span id="t1n_4181" class="t s3_4181">Reserved </span><span id="t1o_4181" class="t s3_4181">0 </span><span id="t1p_4181" class="t s3_4181">Must be 0. </span>
<span id="t1q_4181" class="t s3_4181">31 </span><span id="t1r_4181" class="t s3_4181">EventEn </span><span id="t1s_4181" class="t s3_4181">0 </span><span id="t1t_4181" class="t s3_4181">0: Event Trace packets are disabled. </span>
<span id="t1u_4181" class="t s3_4181">1: Event Trace packets are enabled. </span>
<span id="t1v_4181" class="t s3_4181">This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 7] (âEvent Trace Supportedâ) is 0. </span>
<span id="t1w_4181" class="t s3_4181">35:32 </span><span id="t1x_4181" class="t s3_4181">ADDR0_CFG </span><span id="t1y_4181" class="t s3_4181">0 </span><span id="t1z_4181" class="t s3_4181">Configures the base/limit register pair IA32_RTIT_ADDR0_A/B based on the following </span>
<span id="t20_4181" class="t s3_4181">encodings: </span>
<span id="t21_4181" class="t s3_4181">0: ADDR0 range unused. </span>
<span id="t22_4181" class="t s3_4181">1: The [IA32_RTIT_ADDR0_A..IA32_RTIT_ADDR0_B] range defines a FilterEn range. FilterEn </span>
<span id="t23_4181" class="t s3_4181">will only be set when the IP is within this range, though other FilterEn ranges can additionally </span>
<span id="t24_4181" class="t s3_4181">be used. See Section 33.2.5.3 for details on IP filtering. </span>
<span id="t25_4181" class="t s3_4181">2: The [IA32_RTIT_ADDR0_A..IA32_RTIT_ADDR0_B] range defines a TraceStop range. </span>
<span id="t26_4181" class="t s3_4181">TraceStop will be asserted if code branches into this range. See 4.2.8 for details on TraceStop. </span>
<span id="t27_4181" class="t s3_4181">3..15: Reserved (#GP). </span>
<span id="t28_4181" class="t s3_4181">This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 1. </span>
<span id="t29_4181" class="t s3_4181">39:36 </span><span id="t2a_4181" class="t s3_4181">ADDR1_CFG </span><span id="t2b_4181" class="t s3_4181">0 </span><span id="t2c_4181" class="t s3_4181">Configures the base/limit register pair IA32_RTIT_ADDR1_A/B based on the following </span>
<span id="t2d_4181" class="t s3_4181">encodings: </span>
<span id="t2e_4181" class="t s3_4181">0: ADDR1 range unused. </span>
<span id="t2f_4181" class="t s3_4181">1: The [IA32_RTIT_ADDR1_A..IA32_RTIT_ADDR1_B] range defines a FilterEn range. FilterEn </span>
<span id="t2g_4181" class="t s3_4181">will only be set when the IP is within this range, though other FilterEn ranges can additionally </span>
<span id="t2h_4181" class="t s3_4181">be used. See Section 33.2.5.3 for details on IP filtering. </span>
<span id="t2i_4181" class="t s3_4181">2: The [IA32_RTIT_ADDR1_A..IA32_RTIT_ADDR1_B] range defines a TraceStop range. </span>
<span id="t2j_4181" class="t s3_4181">TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details </span>
<span id="t2k_4181" class="t s3_4181">on TraceStop. </span>
<span id="t2l_4181" class="t s3_4181">3..15: Reserved (#GP). </span>
<span id="t2m_4181" class="t s3_4181">This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 2. </span>
<span id="t2n_4181" class="t s5_4181">Table 33-6. IA32_RTIT_CTL MSR (Contd.) </span>
<span id="t2o_4181" class="t s6_4181">Position </span><span id="t2p_4181" class="t s6_4181">Bit Name </span><span id="t2q_4181" class="t s6_4181">At Reset </span><span id="t2r_4181" class="t s6_4181">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
