vcom -reportprogress 300 -work work ../../000-globals.vhd
vcom -reportprogress 300 -work work ../../000-commons/counter.vhd
vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd
vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd
vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd
vcom -reportprogress 300 -work work ../../002-ControlWords.vhd

################ UNITY UNDER TEST ################################################

## DATAPTH

# Instruction Fetch
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd

# Instruction Decode
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd

# Execute
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd
vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd

vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd

## CONTROL UNIT
vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd

## TOP-LEVEL ENTITY
vcom -reportprogress 300 -work work ../../a-DLX.vhd

############### TESTBENCH ###############################
#vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd
#vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rwcache.vhd
vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd
vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd
vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd

vsim -t 100ps work.dlx_testbench -voptargs=+acc

# Top level entity signals
add wave sim:/dlx_testbench/CLK \
sim:/dlx_testbench/RST \
sim:/dlx_testbench/IRAM_ADDRESS 

add wave -group "IRAM control" \
sim:/dlx_testbench/IRAM/ADDRESS \
sim:/dlx_testbench/IRAM/DATA \
sim:/dlx_testbench/IRAM/DATA_READY \
sim:/dlx_testbench/IRAM/ENABLE \
sim:/dlx_testbench/IRAM/ENTRIES 

add wave sim:/dlx_testbench/iram_first_word \
sim:/dlx_testbench/instruction_i \
-divider "ID" \
sim:/dlx_testbench/UUT/dp/npc_id_i \
sim:/dlx_testbench/UUT/dp/ir \
sim:/dlx_testbench/UUT/dp/rs1_id_i \
sim:/dlx_testbench/UUT/dp/rs2_id_i \
sim:/dlx_testbench/UUT/dp/rd_id_i \
-unsigned sim:/dlx_testbench/UUT/dp/id_stage/ADDR_RS1 \
-unsigned sim:/dlx_testbench/UUT/dp/id_stage/ADDR_RS2 \
-unsigned sim:/dlx_testbench/UUT/dp/id_stage/ADDR_WR \
sim:/dlx_testbench/UUT/dp/id_stage/IMM_I \
-divider "Register File" \
sim:/dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF/ADD_RD1 \
sim:/dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF/ADD_RD2 \
sim:/dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF/ADD_WR \
sim:/dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF/REGISTERS \
-divider "EX" \
sim:/dlx_testbench/UUT/dp/ex_stage/NPC_IN \
sim:/dlx_testbench/UUT/dp/ex_stage/PORT_A \
sim:/dlx_testbench/UUT/dp/ex_stage/PORT_B \
sim:/dlx_testbench/UUT/dp/ex_stage/IMM_IN \
sim:/dlx_testbench/UUT/dp/ex_stage/RD_FWD_IN \
sim:/dlx_testbench/UUT/dp/ex_stage/BRANCH_T \
-divider "MEM" \
sim:/dlx_testbench/UUT/dp/alu_out_mem_i \
sim:/dlx_testbench/UUT/dp/data_mem_mem_i \
-divider "DRAM" 

add wave -group "DRAM Controls" sim:/dlx_testbench/DRAM/ENABLE \
sim:/dlx_testbench/DRAM/READNOTWRITE \
sim:/dlx_testbench/DRAM/DATA_READY 

add wave sim:/dlx_testbench/DRAM/ADDR \
sim:/dlx_testbench/DRAM/INOUT_DATA \
sim:/dlx_testbench/dram_first_word \
-divider "WB" \
sim:/dlx_testbench/UUT/dp/data_mem_wb_i \
sim:/dlx_testbench/UUT/dp/alu_out_wb_i \
sim:/dlx_testbench/UUT/dp/wr_data_id_i 

#add wave -group "IF" sim:/dlx_testbench/UUT/dp/if_stage/*
#add wave -group "IRAM" sim:/dlx_testbench/IRAM/*
#add wave -group "Control Unit" sim:/dlx_testbench/UUT/CU_I/*

run 30 ns
