#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 26 14:12:31 2020
# Process ID: 7504
# Log file: /media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/planAhead_run_2/planAhead.log
# Journal file: /media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -422 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/pa.fromHdl.tcl}
# create_project -name sevenbit_adder_subtractor -dir "/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "seven_bit_adder_subtractor_top.ucf" [current_fileset -constrset]
Adding file '/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/seven_bit_adder_subtractor_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {one_bit_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seven_bit_adder_subtractor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rotor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seven_bit_adder_subtractor_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top seven_bit_adder_subtractor_top $srcset
# add_files [list {seven_bit_adder_subtractor_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/one_bit_adder.v" into library work
Analyzing Verilog file "/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/seven_bit_adder_subtractor.v" into library work
Analyzing Verilog file "/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/rotor.v" into library work
Analyzing Verilog file "/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/seven_bit_adder_subtractor_top.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/seven_bit_adder_subtractor_top.ucf]
Finished Parsing UCF File [/media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/seven_bit_adder_subtractor_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f374984c
open_rtl_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2843.285 ; gain = 142.727
update_compile_order -fileset sim_1
startgroup
set_property package_pin F9 [get_ports {led[7]}]
endgroup
set_property package_pin "" [get_ports [list  {led[5]}]]
startgroup
set_property package_pin E9 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property drive 8 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
startgroup
set_property package_pin N17 [get_ports {y[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property pulltype PULLUP [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin K18 [get_ports ROT_A]
endgroup
startgroup
set_property package_pin G18 [get_ports ROT_B]
endgroup
set_property iostandard LVTTL [get_ports [list ROT_A]]
set_property iostandard LVTTL [get_ports [list ROT_B]]
set_property pulltype PULLUP [get_ports [list ROT_A]]
set_property pulltype PULLUP [get_ports [list ROT_B]]
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /media/nikhilag/735F-494D/CS220/Lab6/Lab 6_1/sevenbit_adder_subtractor/planAhead_pid7504.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 26 14:16:18 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
