
---------- Begin Simulation Statistics ----------
final_tick                                38983030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196705                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425396                       # Number of bytes of host memory used
host_op_rate                                   372067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.74                       # Real time elapsed on the host
host_tick_rate                              407175313                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18832529                       # Number of instructions simulated
sim_ops                                      35621739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038983                       # Number of seconds simulated
sim_ticks                                 38983030500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               38                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     79                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    8832529                       # Number of instructions committed
system.cpu0.committedOps                     16705359                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.827150                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3092475                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2214491                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        29299                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1623119                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1112                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       49094493                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.113287                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2957942                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          180                       # TLB misses on write requests
system.cpu0.numCycles                        77966061                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              34650      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               13109536     78.48%     78.68% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 35488      0.21%     78.89% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                22087      0.13%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.05% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.05% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 24532      0.15%     79.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               100552      0.60%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1811537     10.84%     90.64% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1471073      8.81%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            57856      0.35%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           34092      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16705359                       # Class of committed instruction
system.cpu0.tickCycles                       28871568                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.796606                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3494317                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501434                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32845                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1215                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       45537573                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.128261                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3350796                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          179                       # TLB misses on write requests
system.cpu1.numCycles                        77966061                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32428488                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       337368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        675760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4275194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8550452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            571                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             261397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        97098                       # Transaction distribution
system.membus.trans_dist::CleanEvict           240270                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        261397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1014152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1014152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1014152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27871360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27871360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27871360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            338392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  338392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              338392                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1132683500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1798991750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1508967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1508967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1508967                       # number of overall hits
system.cpu0.icache.overall_hits::total        1508967                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1448922                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1448922                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1448922                       # number of overall misses
system.cpu0.icache.overall_misses::total      1448922                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  28519455000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  28519455000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  28519455000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  28519455000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2957889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2957889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2957889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2957889                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.489850                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.489850                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.489850                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.489850                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19683.223113                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19683.223113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19683.223113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19683.223113                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1448906                       # number of writebacks
system.cpu0.icache.writebacks::total          1448906                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1448922                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1448922                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1448922                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1448922                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  27070533000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  27070533000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  27070533000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  27070533000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.489850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.489850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.489850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.489850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18683.223113                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18683.223113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18683.223113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18683.223113                       # average overall mshr miss latency
system.cpu0.icache.replacements               1448906                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1508967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1508967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1448922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1448922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  28519455000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  28519455000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2957889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2957889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.489850                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.489850                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19683.223113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19683.223113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1448922                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1448922                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  27070533000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  27070533000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.489850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.489850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18683.223113                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18683.223113                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999649                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2957889                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1448922                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.041441                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999649                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25112034                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25112034                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3012075                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3012075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3012075                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3012075                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       643303                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        643303                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       643303                       # number of overall misses
system.cpu0.dcache.overall_misses::total       643303                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  13942038500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13942038500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  13942038500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13942038500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3655378                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3655378                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3655378                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3655378                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175988                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21672.584303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21672.584303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21672.584303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21672.584303                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       364664                       # number of writebacks
system.cpu0.dcache.writebacks::total           364664                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76243                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76243                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76243                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       567060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       567060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       567060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       567060                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10988349000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10988349000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10988349000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10988349000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155130                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155130                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155130                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155130                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19377.753677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19377.753677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19377.753677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19377.753677                       # average overall mshr miss latency
system.cpu0.dcache.replacements                567044                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1736054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1736054                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       414700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       414700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6911413000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6911413000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2150754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2150754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16666.054980                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16666.054980                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        16025                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16025                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       398675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       398675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6256195000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6256195000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185365                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185365                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15692.468803                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15692.468803                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1276021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1276021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       228603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       228603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7030625500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7030625500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1504624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1504624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151934                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151934                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30754.738564                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30754.738564                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        60218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        60218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       168385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       168385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4732154000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4732154000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111912                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111912                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28103.180212                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28103.180212                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999672                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3579135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           567060                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.311739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999672                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29810084                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29810084                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1728699                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1728699                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1728699                       # number of overall hits
system.cpu1.icache.overall_hits::total        1728699                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1622044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1622044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1622044                       # number of overall misses
system.cpu1.icache.overall_misses::total      1622044                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  27525140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  27525140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  27525140000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  27525140000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3350743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3350743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3350743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3350743                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.484085                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.484085                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.484085                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.484085                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16969.416366                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16969.416366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16969.416366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16969.416366                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1622028                       # number of writebacks
system.cpu1.icache.writebacks::total          1622028                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1622044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1622044                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1622044                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1622044                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  25903096000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25903096000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  25903096000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25903096000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.484085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.484085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.484085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.484085                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15969.416366                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15969.416366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15969.416366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15969.416366                       # average overall mshr miss latency
system.cpu1.icache.replacements               1622028                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1728699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1728699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1622044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1622044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  27525140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  27525140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3350743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3350743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.484085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.484085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16969.416366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16969.416366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1622044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1622044                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  25903096000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25903096000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.484085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.484085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15969.416366                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15969.416366                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999635                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3350743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1622044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.065753                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999635                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28427988                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28427988                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401690                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401690                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401690                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401690                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722562                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722562                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722562                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722562                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14715956000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14715956000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14715956000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14715956000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124252                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124252                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124252                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124252                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175198                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20366.357489                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20366.357489                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20366.357489                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20366.357489                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       403950                       # number of writebacks
system.cpu1.dcache.writebacks::total           403950                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85330                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85330                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85330                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637232                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11615315000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11615315000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11615315000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11615315000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18227.764770                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18227.764770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18227.764770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18227.764770                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637216                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7490457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7490457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2429867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2429867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16050.933426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16050.933426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6728431000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6728431000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14999.467205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14999.467205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255894                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255894                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7225499000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7225499000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151025                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151025                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28236.297061                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28236.297061                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67240                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67240                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4886884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4886884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25903.951149                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25903.951149                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999658                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4038922                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338228                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999658                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33631248                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33631248                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1309008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              505441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1536286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              586131                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3936866                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1309008                       # number of overall hits
system.l2.overall_hits::.cpu0.data             505441                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1536286                       # number of overall hits
system.l2.overall_hits::.cpu1.data             586131                       # number of overall hits
system.l2.overall_hits::total                 3936866                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            139914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             61619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             85758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             51101                       # number of demand (read+write) misses
system.l2.demand_misses::total                 338392                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           139914                       # number of overall misses
system.l2.overall_misses::.cpu0.data            61619                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            85758                       # number of overall misses
system.l2.overall_misses::.cpu1.data            51101                       # number of overall misses
system.l2.overall_misses::total                338392                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10928129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4546170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   7108440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4170280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26753020500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10928129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4546170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   7108440500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4170280000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26753020500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1448922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          567060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1622044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4275258                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1448922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         567060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1622044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4275258                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.096564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.052870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.080192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079151                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.096564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.052870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.080192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079151                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78106.047286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 73778.712735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82889.532172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81608.579088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79059.258198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78106.047286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 73778.712735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82889.532172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81608.579088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79059.258198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               97098                       # number of writebacks
system.l2.writebacks::total                     97098                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       139914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        61619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        85758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        51101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            338392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       139914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        61619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        85758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        51101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           338392                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9528989500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3929980500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6250860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3659270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23369100500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9528989500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3929980500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6250860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3659270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23369100500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.096564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.052870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.080192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.096564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.052870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.080192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079151                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68106.047286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 63778.712735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72889.532172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71608.579088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69059.258198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68106.047286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 63778.712735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72889.532172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71608.579088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69059.258198                       # average overall mshr miss latency
system.l2.replacements                         337833                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       768614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           768614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       768614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       768614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3070934                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3070934                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3070934                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3070934                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           126274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           153770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280044                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          42111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76995                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3134084500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2963433500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6097518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       168385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            357039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.250088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.184910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74424.366555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84951.080725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79193.687902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        42111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        34884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2712974500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2614593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5327568000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.250088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.184910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64424.366555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74951.080725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69193.687902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1309008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1536286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2845294                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       139914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        85758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           225672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10928129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   7108440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18036570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1448922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1622044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3070966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.096564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.052870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78106.047286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82889.532172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79923.827502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       139914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        85758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       225672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9528989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6250860500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15779850000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.096564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.052870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68106.047286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72889.532172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69923.827502                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       379167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       432361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            811528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        19508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1412086000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1206846500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2618932500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       398675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        847253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.036152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 72384.970269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74418.603934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73308.117565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        19508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        35725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1217006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1044676500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2261682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.036152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 62384.970269                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 64418.603934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63308.117565                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.454803                       # Cycle average of tags in use
system.l2.tags.total_refs                     8550346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.232904                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.140774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      157.584982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      354.007042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      160.321819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      349.400185                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.153892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.345710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.156564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.341211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68742473                       # Number of tag accesses
system.l2.tags.data_accesses                 68742473                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       8954496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3943616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       5488512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3270464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21657088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8954496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      5488512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14443008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6214272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6214272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         139914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          61619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          85758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          51101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              338392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        97098                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97098                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        229702409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101162376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        140792338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83894555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555551678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    229702409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    140792338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        370494746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      159409669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            159409669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      159409669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       229702409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101162376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       140792338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83894555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            714961347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     81504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    139914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     44763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     85758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     45821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000523232500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4963                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4963                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              728644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76616                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      338392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97098                       # Number of write requests accepted
system.mem_ctrls.readBursts                    338392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97098                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15594                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4592                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3760455750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1581280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9690255750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11890.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30640.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   224612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62254                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                338392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97098                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  262589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.587228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.135770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.029354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26535     23.93%     23.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43485     39.22%     63.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21106     19.04%     82.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10356      9.34%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3166      2.86%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3880      3.50%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1168      1.05%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          526      0.47%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          648      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.722748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.428112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.551899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3310     66.69%     66.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1615     32.54%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           22      0.44%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.18%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4963                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.419303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3943     79.45%     79.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      2.42%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              756     15.23%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      2.58%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.30%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4963                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20240384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1416704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5215296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21657088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6214272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    555.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38982448000                       # Total gap between requests
system.mem_ctrls.avgGap                      89513.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8954496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2864832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      5488512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2932544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5215296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 229702408.590322375298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 73489207.053823068738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 140792337.835305035114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75226167.960441142321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133783749.829300716519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       139914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        61619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        85758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        51101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97098                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3789022250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1563091500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2728260250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1609881750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 951612236000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27081.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25367.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31813.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31503.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9800533.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            519513540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            276116610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1441887300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          215805240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3076887840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17432876580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        289166880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23252253990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.471175                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    609779000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1301560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37071691500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272162520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144635040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           816180540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          209567340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3076887840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16398938760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1159851360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22078223400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.354722                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2876181750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1301560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34805288750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3918219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       865712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3070934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          676381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           357039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          357039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3070966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       847253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4346750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1701164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4866116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12825710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    185460992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     59630336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    207620608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     66635648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              519347584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337833                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6214272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4613091                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011125                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4612520     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    571      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4613091                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8114774000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956662860                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2434517588                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         851812045                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2175963329                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38983030500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
