#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 16 23:44:19 2019
# Process ID: 4448
# Current directory: C:/Users/q1109/Downloads/MIPS-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10908 C:\Users\q1109\Downloads\MIPS-master\MIPS32.xpr
# Log file: C:/Users/q1109/Downloads/MIPS-master/vivado.log
# Journal file: C:/Users/q1109/Downloads/MIPS-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/q1109/Downloads/MIPS-master/MIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 784.527 ; gain = 100.750
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 819.148 ; gain = 2.152
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 849.406 ; gain = 32.508
step
step
step
step
step
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 850.633 ; gain = 1.227
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.672 ; gain = 0.465
step
step
step
step
step
step
step
step
step
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 56
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 35
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 37
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 38
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 38
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 39
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 58
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 65
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 68
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 69
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 70
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 71
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 72
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 73
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 74
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 75
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 77
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 56
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" Line 59
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 53
step
Stopped at time : 10 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" Line 51
step
Stopped at time : 20 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" Line 39
step
Stopped at time : 100 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 60
step
Stopped at time : 100 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 61
step
Stopped at time : 100 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 100 ns : File "C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim/glbl.v" Line 54
step
step
step
step
step
step
step
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Instr_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sources_1/new/Regiters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regiters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro NonAddr redefined [C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestDefine.v:9]
WARNING: [VRFC 10-998] macro NonData redefined [C:/Users/q1109/Downloads/MIPS-master/MIPS32.srcs/sim_1/new/TestDefine.v:22]
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/q1109/Downloads/MIPS-master/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 875.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 23:56:15 2019...
