Report Instance Areas: 
-----+------------------+---------------------------+-----+---------
     |Instance          |Module                     |Cells|Cell Area
-----+------------------+---------------------------+-----+---------
1    |top               |                           |  307|      407
2    |  r1              |rippleAdder4               |   20|       26
3    |    genblk1_0_f1  |fullAdder__0_13            |    5|        6
4    |      h1          |halfAdder__0_12            |    2|        3
5    |      h2          |halfAdder__0_9             |    2|        3
6    |    genblk1_1_f1  |fullAdder__0_21            |    5|        6
7    |      h1          |halfAdder__0_20            |    2|        3
8    |      h2          |halfAdder__0_17            |    2|        3
9    |    genblk1_2_f1  |fullAdder__0_29            |    5|        6
10   |      h1          |halfAdder__0_28            |    2|        3
11   |      h2          |halfAdder__0_25            |    2|        3
12   |    genblk1_3_f1  |fullAdder                  |    5|        6
13   |      h1          |halfAdder__0_5             |    2|        3
14   |      h2          |halfAdder                  |    2|        3
15   |  genblk1_1_c1    |carrySelectAdder4bit__0_166|   41|       55
16   |    r10           |rippleAdder4__0_165        |   17|       22
17   |      genblk1_0_f1|fullAdder__0_164           |    2|        3
18   |        h1        |halfAdder__0_163           |    2|        3
19   |      genblk1_1_f1|fullAdder__0_156           |    5|        6
20   |        h1        |halfAdder__0_155           |    2|        3
21   |        h2        |halfAdder__0_152           |    2|        3
22   |      genblk1_2_f1|fullAdder__0_148           |    5|        6
23   |        h1        |halfAdder__0_147           |    2|        3
24   |        h2        |halfAdder__0_144           |    2|        3
25   |      genblk1_3_f1|fullAdder__0_140           |    5|        6
26   |        h1        |halfAdder__0_139           |    2|        3
27   |        h2        |halfAdder__0_136           |    2|        3
28   |    r11           |rippleAdder4__0_132        |   19|       23
29   |      genblk1_0_f1|fullAdder__0_131           |    4|        4
30   |        h1        |halfAdder__0_130           |    2|        3
31   |        h2        |halfAdder__0_127           |    1|        1
32   |      genblk1_1_f1|fullAdder__0_123           |    5|        6
33   |        h1        |halfAdder__0_122           |    2|        3
34   |        h2        |halfAdder__0_119           |    2|        3
35   |      genblk1_2_f1|fullAdder__0_115           |    5|        6
36   |        h1        |halfAdder__0_114           |    2|        3
37   |        h2        |halfAdder__0_111           |    2|        3
38   |      genblk1_3_f1|fullAdder__0_107           |    5|        6
39   |        h1        |halfAdder__0_106           |    2|        3
40   |        h2        |halfAdder__0_103           |    2|        3
41   |    sum_sel       |mux2__0_99                 |    4|        7
42   |    carry_sel     |mux2__parameterized0__0_97 |    1|        2
43   |  genblk1_2_c1    |carrySelectAdder4bit__0_237|   41|       55
44   |    r10           |rippleAdder4__0_236        |   17|       22
45   |      genblk1_0_f1|fullAdder__0_235           |    2|        3
46   |        h1        |halfAdder__0_234           |    2|        3
47   |      genblk1_1_f1|fullAdder__0_227           |    5|        6
48   |        h1        |halfAdder__0_226           |    2|        3
49   |        h2        |halfAdder__0_223           |    2|        3
50   |      genblk1_2_f1|fullAdder__0_219           |    5|        6
51   |        h1        |halfAdder__0_218           |    2|        3
52   |        h2        |halfAdder__0_215           |    2|        3
53   |      genblk1_3_f1|fullAdder__0_211           |    5|        6
54   |        h1        |halfAdder__0_210           |    2|        3
55   |        h2        |halfAdder__0_207           |    2|        3
56   |    r11           |rippleAdder4__0_203        |   19|       23
57   |      genblk1_0_f1|fullAdder__0_202           |    4|        4
58   |        h1        |halfAdder__0_201           |    2|        3
59   |        h2        |halfAdder__0_198           |    1|        1
60   |      genblk1_1_f1|fullAdder__0_194           |    5|        6
61   |        h1        |halfAdder__0_193           |    2|        3
62   |        h2        |halfAdder__0_190           |    2|        3
63   |      genblk1_2_f1|fullAdder__0_186           |    5|        6
64   |        h1        |halfAdder__0_185           |    2|        3
65   |        h2        |halfAdder__0_182           |    2|        3
66   |      genblk1_3_f1|fullAdder__0_178           |    5|        6
67   |        h1        |halfAdder__0_177           |    2|        3
68   |        h2        |halfAdder__0_174           |    2|        3
69   |    sum_sel       |mux2__0_170                |    4|        7
70   |    carry_sel     |mux2__parameterized0__0_168|    1|        2
71   |  genblk1_3_c1    |carrySelectAdder4bit__0_308|   41|       55
72   |    r10           |rippleAdder4__0_307        |   17|       22
73   |      genblk1_0_f1|fullAdder__0_306           |    2|        3
74   |        h1        |halfAdder__0_305           |    2|        3
75   |      genblk1_1_f1|fullAdder__0_298           |    5|        6
76   |        h1        |halfAdder__0_297           |    2|        3
77   |        h2        |halfAdder__0_294           |    2|        3
78   |      genblk1_2_f1|fullAdder__0_290           |    5|        6
79   |        h1        |halfAdder__0_289           |    2|        3
80   |        h2        |halfAdder__0_286           |    2|        3
81   |      genblk1_3_f1|fullAdder__0_282           |    5|        6
82   |        h1        |halfAdder__0_281           |    2|        3
83   |        h2        |halfAdder__0_278           |    2|        3
84   |    r11           |rippleAdder4__0_274        |   19|       23
85   |      genblk1_0_f1|fullAdder__0_273           |    4|        4
86   |        h1        |halfAdder__0_272           |    2|        3
87   |        h2        |halfAdder__0_269           |    1|        1
88   |      genblk1_1_f1|fullAdder__0_265           |    5|        6
89   |        h1        |halfAdder__0_264           |    2|        3
90   |        h2        |halfAdder__0_261           |    2|        3
91   |      genblk1_2_f1|fullAdder__0_257           |    5|        6
92   |        h1        |halfAdder__0_256           |    2|        3
93   |        h2        |halfAdder__0_253           |    2|        3
94   |      genblk1_3_f1|fullAdder__0_249           |    5|        6
95   |        h1        |halfAdder__0_248           |    2|        3
96   |        h2        |halfAdder__0_245           |    2|        3
97   |    sum_sel       |mux2__0_241                |    4|        7
98   |    carry_sel     |mux2__parameterized0__0_239|    1|        2
99   |  genblk1_4_c1    |carrySelectAdder4bit__0_379|   41|       55
100  |    r10           |rippleAdder4__0_378        |   17|       22
101  |      genblk1_0_f1|fullAdder__0_377           |    2|        3
102  |        h1        |halfAdder__0_376           |    2|        3
103  |      genblk1_1_f1|fullAdder__0_369           |    5|        6
104  |        h1        |halfAdder__0_368           |    2|        3
105  |        h2        |halfAdder__0_365           |    2|        3
106  |      genblk1_2_f1|fullAdder__0_361           |    5|        6
107  |        h1        |halfAdder__0_360           |    2|        3
108  |        h2        |halfAdder__0_357           |    2|        3
109  |      genblk1_3_f1|fullAdder__0_353           |    5|        6
110  |        h1        |halfAdder__0_352           |    2|        3
111  |        h2        |halfAdder__0_349           |    2|        3
112  |    r11           |rippleAdder4__0_345        |   19|       23
113  |      genblk1_0_f1|fullAdder__0_344           |    4|        4
114  |        h1        |halfAdder__0_343           |    2|        3
115  |        h2        |halfAdder__0_340           |    1|        1
116  |      genblk1_1_f1|fullAdder__0_336           |    5|        6
117  |        h1        |halfAdder__0_335           |    2|        3
118  |        h2        |halfAdder__0_332           |    2|        3
119  |      genblk1_2_f1|fullAdder__0_328           |    5|        6
120  |        h1        |halfAdder__0_327           |    2|        3
121  |        h2        |halfAdder__0_324           |    2|        3
122  |      genblk1_3_f1|fullAdder__0_320           |    5|        6
123  |        h1        |halfAdder__0_319           |    2|        3
124  |        h2        |halfAdder__0_316           |    2|        3
125  |    sum_sel       |mux2__0_312                |    4|        7
126  |    carry_sel     |mux2__parameterized0__0_310|    1|        2
127  |  genblk1_5_c1    |carrySelectAdder4bit__0_450|   41|       55
128  |    r10           |rippleAdder4__0_449        |   17|       22
129  |      genblk1_0_f1|fullAdder__0_448           |    2|        3
130  |        h1        |halfAdder__0_447           |    2|        3
131  |      genblk1_1_f1|fullAdder__0_440           |    5|        6
132  |        h1        |halfAdder__0_439           |    2|        3
133  |        h2        |halfAdder__0_436           |    2|        3
134  |      genblk1_2_f1|fullAdder__0_432           |    5|        6
135  |        h1        |halfAdder__0_431           |    2|        3
136  |        h2        |halfAdder__0_428           |    2|        3
137  |      genblk1_3_f1|fullAdder__0_424           |    5|        6
138  |        h1        |halfAdder__0_423           |    2|        3
139  |        h2        |halfAdder__0_420           |    2|        3
140  |    r11           |rippleAdder4__0_416        |   19|       23
141  |      genblk1_0_f1|fullAdder__0_415           |    4|        4
142  |        h1        |halfAdder__0_414           |    2|        3
143  |        h2        |halfAdder__0_411           |    1|        1
144  |      genblk1_1_f1|fullAdder__0_407           |    5|        6
145  |        h1        |halfAdder__0_406           |    2|        3
146  |        h2        |halfAdder__0_403           |    2|        3
147  |      genblk1_2_f1|fullAdder__0_399           |    5|        6
148  |        h1        |halfAdder__0_398           |    2|        3
149  |        h2        |halfAdder__0_395           |    2|        3
150  |      genblk1_3_f1|fullAdder__0_391           |    5|        6
151  |        h1        |halfAdder__0_390           |    2|        3
152  |        h2        |halfAdder__0_387           |    2|        3
153  |    sum_sel       |mux2__0_383                |    4|        7
154  |    carry_sel     |mux2__parameterized0__0_381|    1|        2
155  |  genblk1_6_c1    |carrySelectAdder4bit__0_521|   41|       55
156  |    r10           |rippleAdder4__0_520        |   17|       22
157  |      genblk1_0_f1|fullAdder__0_519           |    2|        3
158  |        h1        |halfAdder__0_518           |    2|        3
159  |      genblk1_1_f1|fullAdder__0_511           |    5|        6
160  |        h1        |halfAdder__0_510           |    2|        3
161  |        h2        |halfAdder__0_507           |    2|        3
162  |      genblk1_2_f1|fullAdder__0_503           |    5|        6
163  |        h1        |halfAdder__0_502           |    2|        3
164  |        h2        |halfAdder__0_499           |    2|        3
165  |      genblk1_3_f1|fullAdder__0_495           |    5|        6
166  |        h1        |halfAdder__0_494           |    2|        3
167  |        h2        |halfAdder__0_491           |    2|        3
168  |    r11           |rippleAdder4__0_487        |   19|       23
169  |      genblk1_0_f1|fullAdder__0_486           |    4|        4
170  |        h1        |halfAdder__0_485           |    2|        3
171  |        h2        |halfAdder__0_482           |    1|        1
172  |      genblk1_1_f1|fullAdder__0_478           |    5|        6
173  |        h1        |halfAdder__0_477           |    2|        3
174  |        h2        |halfAdder__0_474           |    2|        3
175  |      genblk1_2_f1|fullAdder__0_470           |    5|        6
176  |        h1        |halfAdder__0_469           |    2|        3
177  |        h2        |halfAdder__0_466           |    2|        3
178  |      genblk1_3_f1|fullAdder__0_462           |    5|        6
179  |        h1        |halfAdder__0_461           |    2|        3
180  |        h2        |halfAdder__0_458           |    2|        3
181  |    sum_sel       |mux2__0_454                |    4|        7
182  |    carry_sel     |mux2__parameterized0__0_452|    1|        2
183  |  genblk1_7_c1    |carrySelectAdder4bit       |   41|       55
184  |    r10           |rippleAdder4__0_62         |   17|       22
185  |      genblk1_0_f1|fullAdder__0_61            |    2|        3
186  |        h1        |halfAdder__0_60            |    2|        3
187  |      genblk1_1_f1|fullAdder__0_53            |    5|        6
188  |        h1        |halfAdder__0_52            |    2|        3
189  |        h2        |halfAdder__0_49            |    2|        3
190  |      genblk1_2_f1|fullAdder__0_45            |    5|        6
191  |        h1        |halfAdder__0_44            |    2|        3
192  |        h2        |halfAdder__0_41            |    2|        3
193  |      genblk1_3_f1|fullAdder__0_37            |    5|        6
194  |        h1        |halfAdder__0_36            |    2|        3
195  |        h2        |halfAdder__0_33            |    2|        3
196  |    r11           |rippleAdder4__0_95         |   19|       23
197  |      genblk1_0_f1|fullAdder__0_94            |    4|        4
198  |        h1        |halfAdder__0_93            |    2|        3
199  |        h2        |halfAdder__0_90            |    1|        1
200  |      genblk1_1_f1|fullAdder__0_86            |    5|        6
201  |        h1        |halfAdder__0_85            |    2|        3
202  |        h2        |halfAdder__0_82            |    2|        3
203  |      genblk1_2_f1|fullAdder__0_78            |    5|        6
204  |        h1        |halfAdder__0_77            |    2|        3
205  |        h2        |halfAdder__0_74            |    2|        3
206  |      genblk1_3_f1|fullAdder__0_70            |    5|        6
207  |        h1        |halfAdder__0_69            |    2|        3
208  |        h2        |halfAdder__0_66            |    2|        3
209  |    sum_sel       |mux2                       |    4|        7
210  |    carry_sel     |mux2__parameterized0       |    1|        2
-----+------------------+---------------------------+-----+---------
