INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/matej/Desktop/Documents/FEKT/DE1/DE1-Projekt-2/DE1-Projekt-2.sim/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
