
O32controller_FW_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fd4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08005094  08005094  00015094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050e0  080050e0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080050e0  080050e0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050e0  080050e0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050e0  080050e0  000150e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050e4  080050e4  000150e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080050e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000070  08005158  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  08005158  00020498  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019716  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003388  00000000  00000000  000397f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000abc9  00000000  00000000  0003cb79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000db0  00000000  00000000  00047742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010e1  00000000  00000000  000484f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00003995  00000000  00000000  000495d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b6a1  00000000  00000000  0004cf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0006eb2e  00000000  00000000  00068609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003180  00000000  00000000  000d7138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800507c 	.word	0x0800507c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800507c 	.word	0x0800507c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__io_putchar>:
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

// overrides printf
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80003f4:	2301      	movs	r3, #1
int __io_putchar(int ch) {
 80003f6:	b500      	push	{lr}
 80003f8:	b083      	sub	sp, #12
 80003fa:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80003fc:	2201      	movs	r2, #1
 80003fe:	425b      	negs	r3, r3
 8000400:	a901      	add	r1, sp, #4
 8000402:	4803      	ldr	r0, [pc, #12]	; (8000410 <__io_putchar+0x1c>)
 8000404:	f003 feb4 	bl	8004170 <HAL_UART_Transmit>
    return ch;
 8000408:	9801      	ldr	r0, [sp, #4]
}
 800040a:	b003      	add	sp, #12
 800040c:	bd00      	pop	{pc}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	20000248 	.word	0x20000248

08000414 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback whenever a timer rolls over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
    if (htim == &htim2) {
 8000414:	4b04      	ldr	r3, [pc, #16]	; (8000428 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000416:	4283      	cmp	r3, r0
 8000418:	d000      	beq.n	800041c <HAL_TIM_PeriodElapsedCallback+0x8>
        p.clock_1khz_flag = 1;
    }
}
 800041a:	4770      	bx	lr
        p.clock_1khz_flag = 1;
 800041c:	223e      	movs	r2, #62	; 0x3e
 800041e:	2101      	movs	r1, #1
 8000420:	4b02      	ldr	r3, [pc, #8]	; (800042c <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000422:	5499      	strb	r1, [r3, r2]
}
 8000424:	e7f9      	b.n	800041a <HAL_TIM_PeriodElapsedCallback+0x6>
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	20000200 	.word	0x20000200
 800042c:	200002d0 	.word	0x200002d0

08000430 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
    p.uart_received_flag = 1; //commutation loop will read and clear
 8000430:	2341      	movs	r3, #65	; 0x41
 8000432:	2201      	movs	r2, #1
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000434:	b510      	push	{r4, lr}
    p.uart_received_flag = 1; //commutation loop will read and clear
 8000436:	4c0a      	ldr	r4, [pc, #40]	; (8000460 <HAL_UARTEx_RxEventCallback+0x30>)
 8000438:	54e2      	strb	r2, [r4, r3]

    if(p.uart_watchdog >= UART_WATCHDOG_MS){ //if watchdog has disabled motor, enable it again
 800043a:	3b01      	subs	r3, #1
 800043c:	5ce3      	ldrb	r3, [r4, r3]
 800043e:	2b63      	cmp	r3, #99	; 0x63
 8000440:	d803      	bhi.n	800044a <HAL_UARTEx_RxEventCallback+0x1a>
        ENABLE_DRIVE;
    }
    p.uart_watchdog = 0; //resets watchdog
 8000442:	2340      	movs	r3, #64	; 0x40
 8000444:	2200      	movs	r2, #0
 8000446:	54e2      	strb	r2, [r4, r3]
}
 8000448:	bd10      	pop	{r4, pc}
        ENABLE_DRIVE;
 800044a:	2180      	movs	r1, #128	; 0x80
 800044c:	4805      	ldr	r0, [pc, #20]	; (8000464 <HAL_UARTEx_RxEventCallback+0x34>)
 800044e:	f001 fdb3 	bl	8001fb8 <HAL_GPIO_WritePin>
 8000452:	2201      	movs	r2, #1
 8000454:	2140      	movs	r1, #64	; 0x40
 8000456:	4803      	ldr	r0, [pc, #12]	; (8000464 <HAL_UARTEx_RxEventCallback+0x34>)
 8000458:	f001 fdae 	bl	8001fb8 <HAL_GPIO_WritePin>
 800045c:	e7f1      	b.n	8000442 <HAL_UARTEx_RxEventCallback+0x12>
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	200002d0 	.word	0x200002d0
 8000464:	48001400 	.word	0x48001400

08000468 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
    RS485_SET_RX;
 8000468:	2090      	movs	r0, #144	; 0x90
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800046a:	b510      	push	{r4, lr}
    RS485_SET_RX;
 800046c:	2200      	movs	r2, #0
 800046e:	2102      	movs	r1, #2
 8000470:	05c0      	lsls	r0, r0, #23
 8000472:	f001 fda1 	bl	8001fb8 <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 8000476:	4903      	ldr	r1, [pc, #12]	; (8000484 <HAL_UART_TxCpltCallback+0x1c>)
 8000478:	2203      	movs	r2, #3
 800047a:	4803      	ldr	r0, [pc, #12]	; (8000488 <HAL_UART_TxCpltCallback+0x20>)
 800047c:	310e      	adds	r1, #14
 800047e:	f004 f8f5 	bl	800466c <HAL_UARTEx_ReceiveToIdle_IT>
}
 8000482:	bd10      	pop	{r4, pc}
 8000484:	200002d0 	.word	0x200002d0
 8000488:	20000248 	.word	0x20000248

0800048c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 800048c:	b530      	push	{r4, r5, lr}
    // clear the uart buffer
    uint8_t temp_buffer[UARTSIZE];
    while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)) {
 800048e:	4c12      	ldr	r4, [pc, #72]	; (80004d8 <HAL_UART_ErrorCallback+0x4c>)
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 8000490:	b085      	sub	sp, #20
    while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)) {
 8000492:	6823      	ldr	r3, [r4, #0]
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	069b      	lsls	r3, r3, #26
 8000498:	d50a      	bpl.n	80004b0 <HAL_UART_ErrorCallback+0x24>
 800049a:	2520      	movs	r5, #32
        HAL_UART_Receive(&huart1, temp_buffer, 1, 1);
 800049c:	2301      	movs	r3, #1
 800049e:	2201      	movs	r2, #1
 80004a0:	0020      	movs	r0, r4
 80004a2:	a901      	add	r1, sp, #4
 80004a4:	f003 fed6 	bl	8004254 <HAL_UART_Receive>
    while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)) {
 80004a8:	6823      	ldr	r3, [r4, #0]
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	421d      	tst	r5, r3
 80004ae:	d1f5      	bne.n	800049c <HAL_UART_ErrorCallback+0x10>
    }

    RS485_SET_RX;
 80004b0:	2090      	movs	r0, #144	; 0x90
 80004b2:	2200      	movs	r2, #0
 80004b4:	2102      	movs	r1, #2
 80004b6:	05c0      	lsls	r0, r0, #23
 80004b8:	f001 fd7e 	bl	8001fb8 <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 80004bc:	4907      	ldr	r1, [pc, #28]	; (80004dc <HAL_UART_ErrorCallback+0x50>)
 80004be:	2203      	movs	r2, #3
 80004c0:	0020      	movs	r0, r4
 80004c2:	310e      	adds	r1, #14
 80004c4:	f004 f8d2 	bl	800466c <HAL_UARTEx_ReceiveToIdle_IT>

    LED_RED;
 80004c8:	2201      	movs	r2, #1
 80004ca:	2101      	movs	r1, #1
 80004cc:	4804      	ldr	r0, [pc, #16]	; (80004e0 <HAL_UART_ErrorCallback+0x54>)
 80004ce:	f001 fd73 	bl	8001fb8 <HAL_GPIO_WritePin>
}
 80004d2:	b005      	add	sp, #20
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	20000248 	.word	0x20000248
 80004dc:	200002d0 	.word	0x200002d0
 80004e0:	48001400 	.word	0x48001400

080004e4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
    if (hadc->Instance == ADC1) {
 80004e4:	4b04      	ldr	r3, [pc, #16]	; (80004f8 <HAL_ADC_ConvCpltCallback+0x14>)
 80004e6:	6802      	ldr	r2, [r0, #0]
 80004e8:	429a      	cmp	r2, r3
 80004ea:	d000      	beq.n	80004ee <HAL_ADC_ConvCpltCallback+0xa>
        // End of conversion actions
        //        LED_GREEN;
        p.adc_conversion_flag = 1; // allow main loop to continiue
    }
}
 80004ec:	4770      	bx	lr
        p.adc_conversion_flag = 1; // allow main loop to continiue
 80004ee:	223f      	movs	r2, #63	; 0x3f
 80004f0:	2101      	movs	r1, #1
 80004f2:	4b02      	ldr	r3, [pc, #8]	; (80004fc <HAL_ADC_ConvCpltCallback+0x18>)
 80004f4:	5499      	strb	r1, [r3, r2]
}
 80004f6:	e7f9      	b.n	80004ec <HAL_ADC_ConvCpltCallback+0x8>
 80004f8:	40012400 	.word	0x40012400
 80004fc:	200002d0 	.word	0x200002d0

08000500 <Error_Handler>:
 * @retval None
 */
void Error_Handler(void) {
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    LED_RED;
 8000500:	2201      	movs	r2, #1
 8000502:	2101      	movs	r1, #1
void Error_Handler(void) {
 8000504:	b510      	push	{r4, lr}
    LED_RED;
 8000506:	4808      	ldr	r0, [pc, #32]	; (8000528 <Error_Handler+0x28>)
 8000508:	f001 fd56 	bl	8001fb8 <HAL_GPIO_WritePin>
    printf("ERROR HANDLER \n");
 800050c:	4807      	ldr	r0, [pc, #28]	; (800052c <Error_Handler+0x2c>)
 800050e:	f004 f9e7 	bl	80048e0 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000512:	b672      	cpsid	i
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000514:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <Error_Handler+0x30>)
 800051a:	4a06      	ldr	r2, [pc, #24]	; (8000534 <Error_Handler+0x34>)
 800051c:	60da      	str	r2, [r3, #12]
 800051e:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000522:	46c0      	nop			; (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8000524:	e7fd      	b.n	8000522 <Error_Handler+0x22>
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	48001400 	.word	0x48001400
 800052c:	08005094 	.word	0x08005094
 8000530:	e000ed00 	.word	0xe000ed00
 8000534:	05fa0004 	.word	0x05fa0004

08000538 <SystemClock_Config>:
void SystemClock_Config(void) {
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	b095      	sub	sp, #84	; 0x54
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053c:	222c      	movs	r2, #44	; 0x2c
 800053e:	2100      	movs	r1, #0
 8000540:	a809      	add	r0, sp, #36	; 0x24
 8000542:	f004 f9d7 	bl	80048f4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000546:	2210      	movs	r2, #16
 8000548:	2100      	movs	r1, #0
 800054a:	4668      	mov	r0, sp
 800054c:	f004 f9d2 	bl	80048f4 <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000550:	2210      	movs	r2, #16
 8000552:	2100      	movs	r1, #0
 8000554:	a804      	add	r0, sp, #16
 8000556:	f004 f9cd 	bl	80048f4 <memset>
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI14;
 800055a:	2312      	movs	r3, #18
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	2510      	movs	r5, #16
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSI14;
 800055e:	9308      	str	r3, [sp, #32]
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000560:	23a0      	movs	r3, #160	; 0xa0
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000562:	2401      	movs	r4, #1
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000564:	950c      	str	r5, [sp, #48]	; 0x30
    RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000566:	950e      	str	r5, [sp, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000568:	039b      	lsls	r3, r3, #14
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056a:	3d0e      	subs	r5, #14
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800056c:	a808      	add	r0, sp, #32
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800056e:	940b      	str	r4, [sp, #44]	; 0x2c
    RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000570:	940d      	str	r4, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	9510      	str	r5, [sp, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000574:	9312      	str	r3, [sp, #72]	; 0x48
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000576:	f001 fd25 	bl	8001fc4 <HAL_RCC_OscConfig>
 800057a:	2800      	cmp	r0, #0
 800057c:	d113      	bne.n	80005a6 <SystemClock_Config+0x6e>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 800057e:	2307      	movs	r3, #7
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000580:	9002      	str	r0, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000582:	9003      	str	r0, [sp, #12]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000584:	2101      	movs	r1, #1
 8000586:	4668      	mov	r0, sp
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8000588:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058a:	9501      	str	r5, [sp, #4]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800058c:	f001 ff9e 	bl	80024cc <HAL_RCC_ClockConfig>
 8000590:	2800      	cmp	r0, #0
 8000592:	d108      	bne.n	80005a6 <SystemClock_Config+0x6e>
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000594:	9006      	str	r0, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000596:	a804      	add	r0, sp, #16
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000598:	9404      	str	r4, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800059a:	f002 f833 	bl	8002604 <HAL_RCCEx_PeriphCLKConfig>
 800059e:	2800      	cmp	r0, #0
 80005a0:	d101      	bne.n	80005a6 <SystemClock_Config+0x6e>
}
 80005a2:	b015      	add	sp, #84	; 0x54
 80005a4:	bd30      	pop	{r4, r5, pc}
        Error_Handler();
 80005a6:	f7ff ffab 	bl	8000500 <Error_Handler>
 80005aa:	46c0      	nop			; (mov r8, r8)

080005ac <main>:
int main(void) {
 80005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ae:	46c6      	mov	lr, r8
 80005b0:	b500      	push	{lr}
 80005b2:	b0a8      	sub	sp, #160	; 0xa0
    HAL_Init();
 80005b4:	f000 ff52 	bl	800145c <HAL_Init>
    SystemClock_Config();
 80005b8:	f7ff ffbe 	bl	8000538 <SystemClock_Config>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005bc:	2214      	movs	r2, #20
 80005be:	2100      	movs	r1, #0
 80005c0:	a820      	add	r0, sp, #128	; 0x80
 80005c2:	f004 f997 	bl	80048f4 <memset>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	4cec      	ldr	r4, [pc, #944]	; (800097c <main+0x3d0>)
 80005ca:	03d2      	lsls	r2, r2, #15
 80005cc:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 80005ce:	21c3      	movs	r1, #195	; 0xc3
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005d0:	4313      	orrs	r3, r2
 80005d2:	6163      	str	r3, [r4, #20]
 80005d4:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 80005d6:	48ea      	ldr	r0, [pc, #936]	; (8000980 <main+0x3d4>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005d8:	4013      	ands	r3, r2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005dc:	9302      	str	r3, [sp, #8]
 80005de:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e0:	6963      	ldr	r3, [r4, #20]
 80005e2:	0292      	lsls	r2, r2, #10
 80005e4:	4313      	orrs	r3, r2
 80005e6:	6163      	str	r3, [r4, #20]
 80005e8:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ec:	4013      	ands	r3, r2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f0:	9303      	str	r3, [sp, #12]
 80005f2:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f4:	6963      	ldr	r3, [r4, #20]
 80005f6:	02d2      	lsls	r2, r2, #11
 80005f8:	4313      	orrs	r3, r2
 80005fa:	6163      	str	r3, [r4, #20]
 80005fc:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fe:	2701      	movs	r7, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000600:	4013      	ands	r3, r2
 8000602:	9304      	str	r3, [sp, #16]
    HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000608:	f001 fcd6 	bl	8001fb8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, USART_DE_Pin | MAG2_CS_Pin, GPIO_PIN_RESET);
 800060c:	2090      	movs	r0, #144	; 0x90
 800060e:	2200      	movs	r2, #0
 8000610:	49dc      	ldr	r1, [pc, #880]	; (8000984 <main+0x3d8>)
 8000612:	05c0      	lsls	r0, r0, #23
 8000614:	f001 fcd0 	bl	8001fb8 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin;
 8000618:	23c3      	movs	r3, #195	; 0xc3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800061a:	48d9      	ldr	r0, [pc, #868]	; (8000980 <main+0x3d4>)
 800061c:	a920      	add	r1, sp, #128	; 0x80
    GPIO_InitStruct.Pin = LED_STATUS_Pin | MAG1_CS_Pin | OC_TH_STBY2_Pin | OC_TH_STBY1_Pin;
 800061e:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	9721      	str	r7, [sp, #132]	; 0x84
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000624:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000626:	f001 fbc9 	bl	8001dbc <HAL_GPIO_Init>
    HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 800062a:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = USART_DE_Pin;
 800062c:	2602      	movs	r6, #2
    HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 800062e:	a920      	add	r1, sp, #128	; 0x80
 8000630:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = USART_DE_Pin;
 8000632:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000634:	9721      	str	r7, [sp, #132]	; 0x84
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000636:	9622      	str	r6, [sp, #136]	; 0x88
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(USART_DE_GPIO_Port, &GPIO_InitStruct);
 800063a:	f001 fbbf 	bl	8001dbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OC_SEL_Pin;
 800063e:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 8000640:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = OC_SEL_Pin;
 8000642:	011b      	lsls	r3, r3, #4
    HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 8000644:	a920      	add	r1, sp, #128	; 0x80
 8000646:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = OC_SEL_Pin;
 8000648:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064a:	9521      	str	r5, [sp, #132]	; 0x84
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	9522      	str	r5, [sp, #136]	; 0x88
    HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 800064e:	f001 fbb5 	bl	8001dbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG2_CS_Pin;
 8000652:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(MAG2_CS_GPIO_Port, &GPIO_InitStruct);
 8000654:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = MAG2_CS_Pin;
 8000656:	021b      	lsls	r3, r3, #8
    HAL_GPIO_Init(MAG2_CS_GPIO_Port, &GPIO_InitStruct);
 8000658:	a920      	add	r1, sp, #128	; 0x80
 800065a:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = MAG2_CS_Pin;
 800065c:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	9721      	str	r7, [sp, #132]	; 0x84
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000662:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(MAG2_CS_GPIO_Port, &GPIO_InitStruct);
 8000664:	f001 fbaa 	bl	8001dbc <HAL_GPIO_Init>
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000668:	6963      	ldr	r3, [r4, #20]
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800066a:	2200      	movs	r2, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 800066c:	433b      	orrs	r3, r7
 800066e:	6163      	str	r3, [r4, #20]
 8000670:	6963      	ldr	r3, [r4, #20]
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000672:	2100      	movs	r1, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000674:	403b      	ands	r3, r7
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000676:	2009      	movs	r0, #9
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800067c:	f001 fa42 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000680:	2009      	movs	r0, #9
 8000682:	f001 fa71 	bl	8001b68 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000686:	2200      	movs	r2, #0
 8000688:	2100      	movs	r1, #0
 800068a:	200b      	movs	r0, #11
 800068c:	f001 fa3a 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000690:	200b      	movs	r0, #11
 8000692:	f001 fa69 	bl	8001b68 <HAL_NVIC_EnableIRQ>
    ADC_ChannelConfTypeDef sConfig = {0};
 8000696:	220c      	movs	r2, #12
 8000698:	2100      	movs	r1, #0
 800069a:	a809      	add	r0, sp, #36	; 0x24
 800069c:	f004 f92a 	bl	80048f4 <memset>
    hadc.Instance = ADC1;
 80006a0:	4cb9      	ldr	r4, [pc, #740]	; (8000988 <main+0x3dc>)
 80006a2:	4bba      	ldr	r3, [pc, #744]	; (800098c <main+0x3e0>)
    if (HAL_ADC_Init(&hadc) != HAL_OK) {
 80006a4:	0020      	movs	r0, r4
    hadc.Instance = ADC1;
 80006a6:	6023      	str	r3, [r4, #0]
    hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006a8:	2304      	movs	r3, #4
 80006aa:	4698      	mov	r8, r3
 80006ac:	6163      	str	r3, [r4, #20]
    hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ae:	23c2      	movs	r3, #194	; 0xc2
 80006b0:	33ff      	adds	r3, #255	; 0xff
 80006b2:	61e3      	str	r3, [r4, #28]
    hadc.Init.DMAContinuousRequests = DISABLE;
 80006b4:	3b9e      	subs	r3, #158	; 0x9e
 80006b6:	3bff      	subs	r3, #255	; 0xff
    hadc.Init.LowPowerAutoWait = DISABLE;
 80006b8:	61a5      	str	r5, [r4, #24]
    hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006ba:	6065      	str	r5, [r4, #4]
    hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80006bc:	60a5      	str	r5, [r4, #8]
    hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006be:	60e5      	str	r5, [r4, #12]
    hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80006c0:	6127      	str	r7, [r4, #16]
    hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006c2:	6225      	str	r5, [r4, #32]
    hadc.Init.DMAContinuousRequests = DISABLE;
 80006c4:	54e5      	strb	r5, [r4, r3]
    hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006c6:	62a7      	str	r7, [r4, #40]	; 0x28
    if (HAL_ADC_Init(&hadc) != HAL_OK) {
 80006c8:	f000 ffcc 	bl	8001664 <HAL_ADC_Init>
 80006cc:	2800      	cmp	r0, #0
 80006ce:	d000      	beq.n	80006d2 <main+0x126>
 80006d0:	e190      	b.n	80009f4 <main+0x448>
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006d2:	2380      	movs	r3, #128	; 0x80
 80006d4:	015b      	lsls	r3, r3, #5
 80006d6:	930a      	str	r3, [sp, #40]	; 0x28
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006d8:	2380      	movs	r3, #128	; 0x80
    sConfig.Channel = ADC_CHANNEL_0;
 80006da:	9009      	str	r0, [sp, #36]	; 0x24
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006dc:	055b      	lsls	r3, r3, #21
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006de:	0020      	movs	r0, r4
 80006e0:	a909      	add	r1, sp, #36	; 0x24
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006e2:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006e4:	f001 f920 	bl	8001928 <HAL_ADC_ConfigChannel>
 80006e8:	2800      	cmp	r0, #0
 80006ea:	d000      	beq.n	80006ee <main+0x142>
 80006ec:	e182      	b.n	80009f4 <main+0x448>
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006ee:	0020      	movs	r0, r4
 80006f0:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_2;
 80006f2:	9609      	str	r6, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80006f4:	f001 f918 	bl	8001928 <HAL_ADC_ConfigChannel>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d000      	beq.n	80006fe <main+0x152>
 80006fc:	e17a      	b.n	80009f4 <main+0x448>
    sConfig.Channel = ADC_CHANNEL_3;
 80006fe:	2303      	movs	r3, #3
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000700:	0020      	movs	r0, r4
 8000702:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_3;
 8000704:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000706:	f001 f90f 	bl	8001928 <HAL_ADC_ConfigChannel>
 800070a:	2800      	cmp	r0, #0
 800070c:	d000      	beq.n	8000710 <main+0x164>
 800070e:	e171      	b.n	80009f4 <main+0x448>
    sConfig.Channel = ADC_CHANNEL_4;
 8000710:	4643      	mov	r3, r8
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000712:	0020      	movs	r0, r4
 8000714:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_4;
 8000716:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000718:	f001 f906 	bl	8001928 <HAL_ADC_ConfigChannel>
 800071c:	2800      	cmp	r0, #0
 800071e:	d000      	beq.n	8000722 <main+0x176>
 8000720:	e168      	b.n	80009f4 <main+0x448>
    sConfig.Channel = ADC_CHANNEL_9;
 8000722:	2309      	movs	r3, #9
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000724:	0020      	movs	r0, r4
 8000726:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_9;
 8000728:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800072a:	f001 f8fd 	bl	8001928 <HAL_ADC_ConfigChannel>
 800072e:	2800      	cmp	r0, #0
 8000730:	d000      	beq.n	8000734 <main+0x188>
 8000732:	e15f      	b.n	80009f4 <main+0x448>
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000734:	2310      	movs	r3, #16
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000736:	0020      	movs	r0, r4
 8000738:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800073a:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800073c:	f001 f8f4 	bl	8001928 <HAL_ADC_ConfigChannel>
 8000740:	2800      	cmp	r0, #0
 8000742:	d000      	beq.n	8000746 <main+0x19a>
 8000744:	e156      	b.n	80009f4 <main+0x448>
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000746:	2311      	movs	r3, #17
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8000748:	0020      	movs	r0, r4
 800074a:	a909      	add	r1, sp, #36	; 0x24
    sConfig.Channel = ADC_CHANNEL_VREFINT;
 800074c:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800074e:	f001 f8eb 	bl	8001928 <HAL_ADC_ConfigChannel>
 8000752:	1e02      	subs	r2, r0, #0
 8000754:	d000      	beq.n	8000758 <main+0x1ac>
 8000756:	e14d      	b.n	80009f4 <main+0x448>
    hspi1.Instance = SPI1;
 8000758:	4b8d      	ldr	r3, [pc, #564]	; (8000990 <main+0x3e4>)
 800075a:	498e      	ldr	r1, [pc, #568]	; (8000994 <main+0x3e8>)
 800075c:	0018      	movs	r0, r3
 800075e:	6019      	str	r1, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000760:	2382      	movs	r3, #130	; 0x82
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	6043      	str	r3, [r0, #4]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000766:	23e0      	movs	r3, #224	; 0xe0
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000768:	2780      	movs	r7, #128	; 0x80
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800076a:	00db      	lsls	r3, r3, #3
    hspi1.Init.CRCPolynomial = 7;
 800076c:	2107      	movs	r1, #7
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800076e:	60c3      	str	r3, [r0, #12]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000770:	2308      	movs	r3, #8
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000772:	00bf      	lsls	r7, r7, #2
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000774:	6082      	str	r2, [r0, #8]
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000776:	6106      	str	r6, [r0, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000778:	6142      	str	r2, [r0, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800077a:	6187      	str	r7, [r0, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800077c:	61c3      	str	r3, [r0, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077e:	6202      	str	r2, [r0, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000780:	6242      	str	r2, [r0, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000782:	6282      	str	r2, [r0, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8000784:	62c1      	str	r1, [r0, #44]	; 0x2c
    hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000786:	6302      	str	r2, [r0, #48]	; 0x30
    hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000788:	6343      	str	r3, [r0, #52]	; 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800078a:	f002 f8e3 	bl	8002954 <HAL_SPI_Init>
 800078e:	1e05      	subs	r5, r0, #0
 8000790:	d000      	beq.n	8000794 <main+0x1e8>
 8000792:	e12f      	b.n	80009f4 <main+0x448>
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000794:	2210      	movs	r2, #16
 8000796:	2100      	movs	r1, #0
 8000798:	a810      	add	r0, sp, #64	; 0x40
 800079a:	f004 f8ab 	bl	80048f4 <memset>
    TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800079e:	2214      	movs	r2, #20
 80007a0:	2100      	movs	r1, #0
 80007a2:	a814      	add	r0, sp, #80	; 0x50
 80007a4:	f004 f8a6 	bl	80048f4 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a8:	2208      	movs	r2, #8
 80007aa:	2100      	movs	r1, #0
 80007ac:	a807      	add	r0, sp, #28
 80007ae:	f004 f8a1 	bl	80048f4 <memset>
    TIM_OC_InitTypeDef sConfigOC = {0};
 80007b2:	221c      	movs	r2, #28
 80007b4:	2100      	movs	r1, #0
 80007b6:	a819      	add	r0, sp, #100	; 0x64
 80007b8:	f004 f89c 	bl	80048f4 <memset>
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007bc:	2220      	movs	r2, #32
 80007be:	2100      	movs	r1, #0
 80007c0:	a820      	add	r0, sp, #128	; 0x80
 80007c2:	f004 f897 	bl	80048f4 <memset>
    htim1.Instance = TIM1;
 80007c6:	4c74      	ldr	r4, [pc, #464]	; (8000998 <main+0x3ec>)
 80007c8:	4b74      	ldr	r3, [pc, #464]	; (800099c <main+0x3f0>)
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80007ca:	0020      	movs	r0, r4
    htim1.Instance = TIM1;
 80007cc:	6023      	str	r3, [r4, #0]
    htim1.Init.Prescaler = 2;
 80007ce:	6066      	str	r6, [r4, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d0:	60a5      	str	r5, [r4, #8]
    htim1.Init.Period = 512;
 80007d2:	60e7      	str	r7, [r4, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d4:	6125      	str	r5, [r4, #16]
    htim1.Init.RepetitionCounter = 0;
 80007d6:	6165      	str	r5, [r4, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d8:	61a5      	str	r5, [r4, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80007da:	f002 fe99 	bl	8003510 <HAL_TIM_Base_Init>
 80007de:	2800      	cmp	r0, #0
 80007e0:	d000      	beq.n	80007e4 <main+0x238>
 80007e2:	e107      	b.n	80009f4 <main+0x448>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e4:	2380      	movs	r3, #128	; 0x80
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80007e6:	0020      	movs	r0, r4
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007e8:	015b      	lsls	r3, r3, #5
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80007ea:	a910      	add	r1, sp, #64	; 0x40
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ec:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80007ee:	f002 fcb5 	bl	800315c <HAL_TIM_ConfigClockSource>
 80007f2:	2800      	cmp	r0, #0
 80007f4:	d000      	beq.n	80007f8 <main+0x24c>
 80007f6:	e0fd      	b.n	80009f4 <main+0x448>
    if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80007f8:	0020      	movs	r0, r4
 80007fa:	f002 feb5 	bl	8003568 <HAL_TIM_PWM_Init>
 80007fe:	2800      	cmp	r0, #0
 8000800:	d000      	beq.n	8000804 <main+0x258>
 8000802:	e0f7      	b.n	80009f4 <main+0x448>
    sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8000804:	2305      	movs	r3, #5
 8000806:	9314      	str	r3, [sp, #80]	; 0x50
    sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8000808:	336b      	adds	r3, #107	; 0x6b
 800080a:	9315      	str	r3, [sp, #84]	; 0x54
    sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_INVERTED;
 800080c:	2380      	movs	r3, #128	; 0x80
    sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800080e:	9017      	str	r0, [sp, #92]	; 0x5c
    sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_INVERTED;
 8000810:	021b      	lsls	r3, r3, #8
    sSlaveConfig.TriggerFilter = 0;
 8000812:	9018      	str	r0, [sp, #96]	; 0x60
    if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK) {
 8000814:	a914      	add	r1, sp, #80	; 0x50
 8000816:	0020      	movs	r0, r4
    sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_INVERTED;
 8000818:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK) {
 800081a:	f002 fd57 	bl	80032cc <HAL_TIM_SlaveConfigSynchro>
 800081e:	2800      	cmp	r0, #0
 8000820:	d000      	beq.n	8000824 <main+0x278>
 8000822:	e0e7      	b.n	80009f4 <main+0x448>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000824:	9007      	str	r0, [sp, #28]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000826:	9008      	str	r0, [sp, #32]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8000828:	a907      	add	r1, sp, #28
 800082a:	0020      	movs	r0, r4
 800082c:	f002 ffb8 	bl	80037a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000830:	2800      	cmp	r0, #0
 8000832:	d000      	beq.n	8000836 <main+0x28a>
 8000834:	e0de      	b.n	80009f4 <main+0x448>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000836:	2360      	movs	r3, #96	; 0x60
    sConfigOC.Pulse = 0;
 8000838:	901a      	str	r0, [sp, #104]	; 0x68
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800083a:	901b      	str	r0, [sp, #108]	; 0x6c
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800083c:	901c      	str	r0, [sp, #112]	; 0x70
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800083e:	901d      	str	r0, [sp, #116]	; 0x74
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000840:	901e      	str	r0, [sp, #120]	; 0x78
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000842:	901f      	str	r0, [sp, #124]	; 0x7c
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000844:	2200      	movs	r2, #0
 8000846:	0020      	movs	r0, r4
 8000848:	a919      	add	r1, sp, #100	; 0x64
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800084a:	9319      	str	r3, [sp, #100]	; 0x64
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800084c:	f002 fef4 	bl	8003638 <HAL_TIM_PWM_ConfigChannel>
 8000850:	2800      	cmp	r0, #0
 8000852:	d000      	beq.n	8000856 <main+0x2aa>
 8000854:	e0ce      	b.n	80009f4 <main+0x448>
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8000856:	2204      	movs	r2, #4
 8000858:	0020      	movs	r0, r4
 800085a:	a919      	add	r1, sp, #100	; 0x64
 800085c:	f002 feec 	bl	8003638 <HAL_TIM_PWM_ConfigChannel>
 8000860:	2800      	cmp	r0, #0
 8000862:	d000      	beq.n	8000866 <main+0x2ba>
 8000864:	e0c6      	b.n	80009f4 <main+0x448>
    if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8000866:	2208      	movs	r2, #8
 8000868:	0020      	movs	r0, r4
 800086a:	a919      	add	r1, sp, #100	; 0x64
 800086c:	f002 fee4 	bl	8003638 <HAL_TIM_PWM_ConfigChannel>
 8000870:	2800      	cmp	r0, #0
 8000872:	d000      	beq.n	8000876 <main+0x2ca>
 8000874:	e0be      	b.n	80009f4 <main+0x448>
    sBreakDeadTimeConfig.DeadTime = 10;
 8000876:	230a      	movs	r3, #10
 8000878:	9323      	str	r3, [sp, #140]	; 0x8c
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800087a:	2380      	movs	r3, #128	; 0x80
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800087c:	9020      	str	r0, [sp, #128]	; 0x80
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800087e:	9021      	str	r0, [sp, #132]	; 0x84
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000880:	9022      	str	r0, [sp, #136]	; 0x88
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000882:	9024      	str	r0, [sp, #144]	; 0x90
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000884:	019b      	lsls	r3, r3, #6
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000886:	9027      	str	r0, [sp, #156]	; 0x9c
    if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 8000888:	a920      	add	r1, sp, #128	; 0x80
 800088a:	0020      	movs	r0, r4
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800088c:	9325      	str	r3, [sp, #148]	; 0x94
    if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 800088e:	f002 ffb5 	bl	80037fc <HAL_TIMEx_ConfigBreakDeadTime>
 8000892:	1e05      	subs	r5, r0, #0
 8000894:	d000      	beq.n	8000898 <main+0x2ec>
 8000896:	e0ad      	b.n	80009f4 <main+0x448>
    HAL_TIM_Base_Start_IT(&htim1); // Start TIM1 and enable the update interrupt
 8000898:	0020      	movs	r0, r4
 800089a:	f002 fbcb 	bl	8003034 <HAL_TIM_Base_Start_IT>
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0); // Set the priority for TIM1 global interrupt
 800089e:	2200      	movs	r2, #0
 80008a0:	2100      	movs	r1, #0
 80008a2:	200d      	movs	r0, #13
 80008a4:	f001 f92e 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_TIM_MspPostInit(&htim1);
 80008a8:	0020      	movs	r0, r4
 80008aa:	f000 fc37 	bl	800111c <HAL_TIM_MspPostInit>
    huart1.Instance = USART1;
 80008ae:	4c3c      	ldr	r4, [pc, #240]	; (80009a0 <main+0x3f4>)
 80008b0:	4b3c      	ldr	r3, [pc, #240]	; (80009a4 <main+0x3f8>)
    if (HAL_UART_Init(&huart1) != HAL_OK) {
 80008b2:	0020      	movs	r0, r4
    huart1.Instance = USART1;
 80008b4:	6023      	str	r3, [r4, #0]
    huart1.Init.BaudRate = 115200;
 80008b6:	23e1      	movs	r3, #225	; 0xe1
 80008b8:	025b      	lsls	r3, r3, #9
 80008ba:	6063      	str	r3, [r4, #4]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80008bc:	230c      	movs	r3, #12
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	60a5      	str	r5, [r4, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80008c0:	60e5      	str	r5, [r4, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80008c2:	6125      	str	r5, [r4, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80008c4:	6163      	str	r3, [r4, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c6:	61a5      	str	r5, [r4, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	61e5      	str	r5, [r4, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	6225      	str	r5, [r4, #32]
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008cc:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_UART_Init(&huart1) != HAL_OK) {
 80008ce:	f003 fdb5 	bl	800443c <HAL_UART_Init>
 80008d2:	1e06      	subs	r6, r0, #0
 80008d4:	d000      	beq.n	80008d8 <main+0x32c>
 80008d6:	e08d      	b.n	80009f4 <main+0x448>
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008d8:	2210      	movs	r2, #16
 80008da:	2100      	movs	r1, #0
 80008dc:	a80c      	add	r0, sp, #48	; 0x30
 80008de:	f004 f809 	bl	80048f4 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e2:	2208      	movs	r2, #8
 80008e4:	2100      	movs	r1, #0
 80008e6:	a805      	add	r0, sp, #20
 80008e8:	f004 f804 	bl	80048f4 <memset>
    htim2.Instance = TIM2;
 80008ec:	2380      	movs	r3, #128	; 0x80
 80008ee:	4d2e      	ldr	r5, [pc, #184]	; (80009a8 <main+0x3fc>)
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	602b      	str	r3, [r5, #0]
    htim2.Init.Prescaler = 63;
 80008f4:	233f      	movs	r3, #63	; 0x3f
 80008f6:	606b      	str	r3, [r5, #4]
    htim2.Init.Period = 999; //100Hz clock
 80008f8:	4b2c      	ldr	r3, [pc, #176]	; (80009ac <main+0x400>)
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80008fa:	0028      	movs	r0, r5
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fc:	60ae      	str	r6, [r5, #8]
    htim2.Init.Period = 999; //100Hz clock
 80008fe:	60eb      	str	r3, [r5, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000900:	612e      	str	r6, [r5, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000902:	61ae      	str	r6, [r5, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000904:	f002 fe04 	bl	8003510 <HAL_TIM_Base_Init>
 8000908:	2800      	cmp	r0, #0
 800090a:	d173      	bne.n	80009f4 <main+0x448>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800090c:	2380      	movs	r3, #128	; 0x80
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800090e:	0028      	movs	r0, r5
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000910:	015b      	lsls	r3, r3, #5
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000912:	a90c      	add	r1, sp, #48	; 0x30
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000914:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000916:	f002 fc21 	bl	800315c <HAL_TIM_ConfigClockSource>
 800091a:	2800      	cmp	r0, #0
 800091c:	d16a      	bne.n	80009f4 <main+0x448>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800091e:	9005      	str	r0, [sp, #20]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000920:	9006      	str	r0, [sp, #24]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8000922:	a905      	add	r1, sp, #20
 8000924:	0028      	movs	r0, r5
 8000926:	f002 ff3b 	bl	80037a0 <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	2800      	cmp	r0, #0
 800092c:	d162      	bne.n	80009f4 <main+0x448>
    HAL_MultiProcessor_Init(&huart1, UART_ADDR, UART_WAKEUPMETHOD_ADDRESSMARK);
 800092e:	2280      	movs	r2, #128	; 0x80
 8000930:	2102      	movs	r1, #2
 8000932:	0112      	lsls	r2, r2, #4
 8000934:	0020      	movs	r0, r4
 8000936:	f003 fdb5 	bl	80044a4 <HAL_MultiProcessor_Init>
    HAL_MultiProcessorEx_AddressLength_Set(&huart1, UART_ADDRESS_DETECT_4B);
 800093a:	2100      	movs	r1, #0
 800093c:	0020      	movs	r0, r4
 800093e:	f003 fe7d 	bl	800463c <HAL_MultiProcessorEx_AddressLength_Set>
    HAL_MultiProcessor_EnableMuteMode(&huart1);
 8000942:	0020      	movs	r0, r4
 8000944:	f003 fdf6 	bl	8004534 <HAL_MultiProcessor_EnableMuteMode>
    HAL_MultiProcessor_EnterMuteMode(&huart1);
 8000948:	0020      	movs	r0, r4
 800094a:	f003 fabb 	bl	8003ec4 <HAL_MultiProcessor_EnterMuteMode>
    DISABLE_DRIVE;
 800094e:	2200      	movs	r2, #0
 8000950:	2180      	movs	r1, #128	; 0x80
 8000952:	480b      	ldr	r0, [pc, #44]	; (8000980 <main+0x3d4>)
 8000954:	f001 fb30 	bl	8001fb8 <HAL_GPIO_WritePin>
 8000958:	2200      	movs	r2, #0
 800095a:	2140      	movs	r1, #64	; 0x40
 800095c:	4808      	ldr	r0, [pc, #32]	; (8000980 <main+0x3d4>)
 800095e:	f001 fb2b 	bl	8001fb8 <HAL_GPIO_WritePin>
    RS485_SET_RX;
 8000962:	2090      	movs	r0, #144	; 0x90
        if(p.clock_1khz_flag){ //watchdog checks if UART has been updated
 8000964:	253e      	movs	r5, #62	; 0x3e
    RS485_SET_RX;
 8000966:	2200      	movs	r2, #0
 8000968:	2102      	movs	r1, #2
 800096a:	05c0      	lsls	r0, r0, #23
 800096c:	f001 fb24 	bl	8001fb8 <HAL_GPIO_WritePin>
        sixstep_startup();
 8000970:	f000 f844 	bl	80009fc <sixstep_startup>
        break;
 8000974:	4c0e      	ldr	r4, [pc, #56]	; (80009b0 <main+0x404>)
            p.uart_watchdog++;
 8000976:	3640      	adds	r6, #64	; 0x40
 8000978:	e01c      	b.n	80009b4 <main+0x408>
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	40021000 	.word	0x40021000
 8000980:	48001400 	.word	0x48001400
 8000984:	00008002 	.word	0x00008002
 8000988:	2000008c 	.word	0x2000008c
 800098c:	40012400 	.word	0x40012400
 8000990:	20000154 	.word	0x20000154
 8000994:	40013000 	.word	0x40013000
 8000998:	200001b8 	.word	0x200001b8
 800099c:	40012c00 	.word	0x40012c00
 80009a0:	20000248 	.word	0x20000248
 80009a4:	40013800 	.word	0x40013800
 80009a8:	20000200 	.word	0x20000200
 80009ac:	000003e7 	.word	0x000003e7
 80009b0:	200002d0 	.word	0x200002d0
            sixstep_loop();
 80009b4:	f000 f8de 	bl	8000b74 <sixstep_loop>
        if(p.clock_1khz_flag){ //watchdog checks if UART has been updated
 80009b8:	5d63      	ldrb	r3, [r4, r5]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d0fa      	beq.n	80009b4 <main+0x408>
            p.uart_watchdog++;
 80009be:	5da3      	ldrb	r3, [r4, r6]
 80009c0:	3301      	adds	r3, #1
 80009c2:	b2db      	uxtb	r3, r3
            if (p.uart_watchdog >= UART_WATCHDOG_MS) {
 80009c4:	2b63      	cmp	r3, #99	; 0x63
 80009c6:	d803      	bhi.n	80009d0 <main+0x424>
            p.uart_watchdog++;
 80009c8:	55a3      	strb	r3, [r4, r6]
            p.clock_1khz_flag = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	5563      	strb	r3, [r4, r5]
 80009ce:	e7f1      	b.n	80009b4 <main+0x408>
                p.uart_watchdog = UART_WATCHDOG_MS;
 80009d0:	2364      	movs	r3, #100	; 0x64
                DISABLE_DRIVE;
 80009d2:	2200      	movs	r2, #0
 80009d4:	2180      	movs	r1, #128	; 0x80
 80009d6:	4808      	ldr	r0, [pc, #32]	; (80009f8 <main+0x44c>)
                p.uart_watchdog = UART_WATCHDOG_MS;
 80009d8:	55a3      	strb	r3, [r4, r6]
                DISABLE_DRIVE;
 80009da:	f001 faed 	bl	8001fb8 <HAL_GPIO_WritePin>
 80009de:	2200      	movs	r2, #0
 80009e0:	2140      	movs	r1, #64	; 0x40
 80009e2:	4805      	ldr	r0, [pc, #20]	; (80009f8 <main+0x44c>)
 80009e4:	f001 fae8 	bl	8001fb8 <HAL_GPIO_WritePin>
                LED_RED;
 80009e8:	2201      	movs	r2, #1
 80009ea:	2101      	movs	r1, #1
 80009ec:	4802      	ldr	r0, [pc, #8]	; (80009f8 <main+0x44c>)
 80009ee:	f001 fae3 	bl	8001fb8 <HAL_GPIO_WritePin>
 80009f2:	e7ea      	b.n	80009ca <main+0x41e>
        Error_Handler();
 80009f4:	f7ff fd84 	bl	8000500 <Error_Handler>
 80009f8:	48001400 	.word	0x48001400

080009fc <sixstep_startup>:

static uint32_t count = 0;     // incremented every loop, reset at 100Hz
static uint16_t loop_freq = 0; // Hz, calculated at 100Hz using count


void sixstep_startup() {
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	46de      	mov	lr, fp
 8000a00:	4657      	mov	r7, sl
 8000a02:	4645      	mov	r5, r8
 8000a04:	464e      	mov	r6, r9
 8000a06:	b5e0      	push	{r5, r6, r7, lr}
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel

    
    HAL_TIM_Base_Start_IT(&htim2); // 100Hz timer for printing

    TIM1->CCR1 = 0;
 8000a08:	2500      	movs	r5, #0
    HAL_ADC_Stop(&hadc); // stop adc before calibration
 8000a0a:	4f50      	ldr	r7, [pc, #320]	; (8000b4c <sixstep_startup+0x150>)
void sixstep_startup() {
 8000a0c:	b083      	sub	sp, #12
    HAL_ADC_Stop(&hadc); // stop adc before calibration
 8000a0e:	0038      	movs	r0, r7
 8000a10:	f000 fed0 	bl	80017b4 <HAL_ADC_Stop>
    HAL_Delay(1);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f000 fd43 	bl	80014a0 <HAL_Delay>
    HAL_ADCEx_Calibration_Start(&hadc); // seems like this uses VREFINT_CAL
 8000a1a:	0038      	movs	r0, r7
 8000a1c:	f001 f818 	bl	8001a50 <HAL_ADCEx_Calibration_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a20:	4c4b      	ldr	r4, [pc, #300]	; (8000b50 <sixstep_startup+0x154>)
 8000a22:	2100      	movs	r1, #0
 8000a24:	0020      	movs	r0, r4
 8000a26:	f002 fb95 	bl	8003154 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1); // turn on complementary channel
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	0020      	movs	r0, r4
 8000a2e:	f002 feb3 	bl	8003798 <HAL_TIMEx_PWMN_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000a32:	2104      	movs	r1, #4
 8000a34:	0020      	movs	r0, r4
 8000a36:	f002 fb8d 	bl	8003154 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2); // turn on complementary channel
 8000a3a:	2104      	movs	r1, #4
 8000a3c:	0020      	movs	r0, r4
 8000a3e:	f002 feab 	bl	8003798 <HAL_TIMEx_PWMN_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000a42:	2108      	movs	r1, #8
 8000a44:	0020      	movs	r0, r4
 8000a46:	f002 fb85 	bl	8003154 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel
 8000a4a:	2108      	movs	r1, #8
 8000a4c:	0020      	movs	r0, r4
    TIM1->CCR1 = 0;
 8000a4e:	4c41      	ldr	r4, [pc, #260]	; (8000b54 <sixstep_startup+0x158>)
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel
 8000a50:	f002 fea2 	bl	8003798 <HAL_TIMEx_PWMN_Start>
    HAL_TIM_Base_Start_IT(&htim2); // 100Hz timer for printing
 8000a54:	4840      	ldr	r0, [pc, #256]	; (8000b58 <sixstep_startup+0x15c>)
 8000a56:	f002 faed 	bl	8003034 <HAL_TIM_Base_Start_IT>
    TIM1->CCR1 = 0;
 8000a5a:	6365      	str	r5, [r4, #52]	; 0x34
    TIM1->CCR2 = 0;
    TIM1->CCR3 = 0;

    // green, wait 2 seconds, then red to give time for flashing
    LED_RED;
 8000a5c:	2201      	movs	r2, #1
    TIM1->CCR2 = 0;
 8000a5e:	63a5      	str	r5, [r4, #56]	; 0x38
    LED_RED;
 8000a60:	2101      	movs	r1, #1
    TIM1->CCR3 = 0;
 8000a62:	63e5      	str	r5, [r4, #60]	; 0x3c
    LED_RED;
 8000a64:	483d      	ldr	r0, [pc, #244]	; (8000b5c <sixstep_startup+0x160>)
 8000a66:	f001 faa7 	bl	8001fb8 <HAL_GPIO_WritePin>
    HAL_Delay(2000);
 8000a6a:	20fa      	movs	r0, #250	; 0xfa
 8000a6c:	00c0      	lsls	r0, r0, #3
 8000a6e:	f000 fd17 	bl	80014a0 <HAL_Delay>
    LED_GREEN;
 8000a72:	2200      	movs	r2, #0
 8000a74:	2101      	movs	r1, #1
 8000a76:	4839      	ldr	r0, [pc, #228]	; (8000b5c <sixstep_startup+0x160>)
 8000a78:	f001 fa9e 	bl	8001fb8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000a7c:	2064      	movs	r0, #100	; 0x64
 8000a7e:	f000 fd0f 	bl	80014a0 <HAL_Delay>

    // get out of standby mode to allow gate drive
    ENABLE_DRIVE;
 8000a82:	2201      	movs	r2, #1
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	4835      	ldr	r0, [pc, #212]	; (8000b5c <sixstep_startup+0x160>)
 8000a88:	f001 fa96 	bl	8001fb8 <HAL_GPIO_WritePin>
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	4832      	ldr	r0, [pc, #200]	; (8000b5c <sixstep_startup+0x160>)
 8000a92:	f001 fa91 	bl	8001fb8 <HAL_GPIO_WritePin>

    // move to step 0
    TIM1->CCR1 = 20;
 8000a96:	2314      	movs	r3, #20
    TIM1->CCR2 = 0;
    TIM1->CCR3 = 0;

    HAL_Delay(1000);
 8000a98:	20fa      	movs	r0, #250	; 0xfa
    TIM1->CCR1 = 20;
 8000a9a:	6363      	str	r3, [r4, #52]	; 0x34
    HAL_Delay(1000);
 8000a9c:	0080      	lsls	r0, r0, #2
    TIM1->CCR2 = 0;
 8000a9e:	63a5      	str	r5, [r4, #56]	; 0x38
    TIM1->CCR3 = 0;
 8000aa0:	63e5      	str	r5, [r4, #60]	; 0x3c
    HAL_Delay(1000);
 8000aa2:	f000 fcfd 	bl	80014a0 <HAL_Delay>

    for (int i = 0; i < 10; i++) { // take some measurements to let the sensors settle
 8000aa6:	4b2e      	ldr	r3, [pc, #184]	; (8000b60 <sixstep_startup+0x164>)
 8000aa8:	4d2e      	ldr	r5, [pc, #184]	; (8000b64 <sixstep_startup+0x168>)
 8000aaa:	469b      	mov	fp, r3
 8000aac:	4b2e      	ldr	r3, [pc, #184]	; (8000b68 <sixstep_startup+0x16c>)
    HAL_Delay(1000);
 8000aae:	240a      	movs	r4, #10
 8000ab0:	4698      	mov	r8, r3
        HAL_GPIO_WritePin(MAG1_CS_GPIO_Port, MAG1_CS_Pin, 0);
        HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000ab2:	1eab      	subs	r3, r5, #2
 8000ab4:	469a      	mov	sl, r3
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	425b      	negs	r3, r3
 8000aba:	4699      	mov	r9, r3
        HAL_GPIO_WritePin(MAG1_CS_GPIO_Port, MAG1_CS_Pin, 0);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4826      	ldr	r0, [pc, #152]	; (8000b5c <sixstep_startup+0x160>)
 8000ac2:	f001 fa79 	bl	8001fb8 <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000ac6:	464b      	mov	r3, r9
 8000ac8:	002a      	movs	r2, r5
 8000aca:	4651      	mov	r1, sl
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	4658      	mov	r0, fp
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	f001 ffe5 	bl	8002aa0 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(MAG1_CS_GPIO_Port, MAG1_CS_Pin, 1);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2102      	movs	r1, #2
 8000ada:	4820      	ldr	r0, [pc, #128]	; (8000b5c <sixstep_startup+0x160>)
 8000adc:	f001 fa6c 	bl	8001fb8 <HAL_GPIO_WritePin>


        HAL_ADC_Start_DMA(&hadc, (uint32_t *) p.adc_vals, NBR_ADC); // start the adc in dma mode

        HAL_UART_Receive(&huart1, p.uart_RX, 1, 1);
 8000ae0:	002e      	movs	r6, r5
        HAL_ADC_Start_DMA(&hadc, (uint32_t *) p.adc_vals, NBR_ADC); // start the adc in dma mode
 8000ae2:	0029      	movs	r1, r5
 8000ae4:	2207      	movs	r2, #7
 8000ae6:	3910      	subs	r1, #16
 8000ae8:	0038      	movs	r0, r7
        HAL_UART_Receive(&huart1, p.uart_RX, 1, 1);
 8000aea:	3e2e      	subs	r6, #46	; 0x2e
        HAL_ADC_Start_DMA(&hadc, (uint32_t *) p.adc_vals, NBR_ADC); // start the adc in dma mode
 8000aec:	f000 fe82 	bl	80017f4 <HAL_ADC_Start_DMA>
    for (int i = 0; i < 10; i++) { // take some measurements to let the sensors settle
 8000af0:	3c01      	subs	r4, #1
        HAL_UART_Receive(&huart1, p.uart_RX, 1, 1);
 8000af2:	2301      	movs	r3, #1
 8000af4:	2201      	movs	r2, #1
 8000af6:	0031      	movs	r1, r6
 8000af8:	4640      	mov	r0, r8
 8000afa:	f003 fbab 	bl	8004254 <HAL_UART_Receive>
    for (int i = 0; i < 10; i++) { // take some measurements to let the sensors settle
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	d1dc      	bne.n	8000abc <sixstep_startup+0xc0>
    }

	m_angle = (uint16_t)((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32767
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	01c9      	lsls	r1, r1, #7
 8000b06:	468c      	mov	ip, r1
 8000b08:	782a      	ldrb	r2, [r5, #0]
 8000b0a:	786b      	ldrb	r3, [r5, #1]
 8000b0c:	0212      	lsls	r2, r2, #8
 8000b0e:	4463      	add	r3, ip
 8000b10:	18d2      	adds	r2, r2, r3
    m_angle_prev = m_angle;
 8000b12:	4b16      	ldr	r3, [pc, #88]	; (8000b6c <sixstep_startup+0x170>)
	m_angle = (uint16_t)((p.spi_RX[0] << 8) + p.spi_RX[1] + 16384); // 0 to 32767
 8000b14:	b292      	uxth	r2, r2
    e_offset = (m_angle * PPAIRS - e_offset) & (32768 - 1);         // convert to electrical angle, modulo 32768
 8000b16:	4916      	ldr	r1, [pc, #88]	; (8000b70 <sixstep_startup+0x174>)
    m_angle_prev = m_angle;
 8000b18:	801a      	strh	r2, [r3, #0]
    e_offset = (m_angle * PPAIRS - e_offset) & (32768 - 1);         // convert to electrical angle, modulo 32768
 8000b1a:	00d3      	lsls	r3, r2, #3
 8000b1c:	1a9b      	subs	r3, r3, r2
 8000b1e:	000a      	movs	r2, r1
 8000b20:	8809      	ldrh	r1, [r1, #0]
    TIM1->CCR1 = 0;
    TIM1->CCR2 = 0;
    TIM1->CCR3 = 0;

//    HAL_UART_Receive_IT(&huart1, p.uart_RX, UART_RX_SIZE);
   HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 8000b22:	4640      	mov	r0, r8
    e_offset = (m_angle * PPAIRS - e_offset) & (32768 - 1);         // convert to electrical angle, modulo 32768
 8000b24:	1a5b      	subs	r3, r3, r1
 8000b26:	045b      	lsls	r3, r3, #17
 8000b28:	0c5b      	lsrs	r3, r3, #17
 8000b2a:	8013      	strh	r3, [r2, #0]
    TIM1->CCR1 = 0;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <sixstep_startup+0x158>)
   HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 8000b2e:	2203      	movs	r2, #3
    TIM1->CCR1 = 0;
 8000b30:	635c      	str	r4, [r3, #52]	; 0x34
   HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 8000b32:	0031      	movs	r1, r6
    TIM1->CCR2 = 0;
 8000b34:	639c      	str	r4, [r3, #56]	; 0x38
    TIM1->CCR3 = 0;
 8000b36:	63dc      	str	r4, [r3, #60]	; 0x3c
   HAL_UARTEx_ReceiveToIdle_IT(&huart1, p.uart_RX, UART_RX_SIZE);
 8000b38:	f003 fd98 	bl	800466c <HAL_UARTEx_ReceiveToIdle_IT>

}
 8000b3c:	b003      	add	sp, #12
 8000b3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000b40:	46bb      	mov	fp, r7
 8000b42:	46b2      	mov	sl, r6
 8000b44:	46a9      	mov	r9, r5
 8000b46:	46a0      	mov	r8, r4
 8000b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	2000008c 	.word	0x2000008c
 8000b50:	200001b8 	.word	0x200001b8
 8000b54:	40012c00 	.word	0x40012c00
 8000b58:	20000200 	.word	0x20000200
 8000b5c:	48001400 	.word	0x48001400
 8000b60:	20000154 	.word	0x20000154
 8000b64:	2000030c 	.word	0x2000030c
 8000b68:	20000248 	.word	0x20000248
 8000b6c:	20000338 	.word	0x20000338
 8000b70:	20000336 	.word	0x20000336

08000b74 <sixstep_loop>:

void sixstep_loop() {
 8000b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b76:	46de      	mov	lr, fp
 8000b78:	4657      	mov	r7, sl
 8000b7a:	464e      	mov	r6, r9
 8000b7c:	4645      	mov	r5, r8

    count++;
 8000b7e:	4abf      	ldr	r2, [pc, #764]	; (8000e7c <sixstep_loop+0x308>)
void sixstep_loop() {
 8000b80:	b5e0      	push	{r5, r6, r7, lr}
    count++;
 8000b82:	6813      	ldr	r3, [r2, #0]
void sixstep_loop() {
 8000b84:	b083      	sub	sp, #12
    count++;
 8000b86:	3301      	adds	r3, #1
 8000b88:	6013      	str	r3, [r2, #0]

    // read MA702, update m_angle, e_angle, and cont_angle
    {
        HAL_GPIO_WritePin(MAG1_CS_GPIO_Port, MAG1_CS_Pin, 0);
 8000b8a:	2102      	movs	r1, #2
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	48bc      	ldr	r0, [pc, #752]	; (8000e80 <sixstep_loop+0x30c>)
 8000b90:	f001 fa12 	bl	8001fb8 <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive(&hspi1, p.spi_TX, p.spi_RX, 2, HAL_MAX_DELAY);
 8000b94:	2301      	movs	r3, #1
 8000b96:	4cbb      	ldr	r4, [pc, #748]	; (8000e84 <sixstep_loop+0x310>)
 8000b98:	425b      	negs	r3, r3
 8000b9a:	0022      	movs	r2, r4
 8000b9c:	1ea1      	subs	r1, r4, #2
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	48b9      	ldr	r0, [pc, #740]	; (8000e88 <sixstep_loop+0x314>)
 8000ba2:	3303      	adds	r3, #3
 8000ba4:	f001 ff7c 	bl	8002aa0 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(MAG1_CS_GPIO_Port, MAG1_CS_Pin, 1);
 8000ba8:	2201      	movs	r2, #1
 8000baa:	2102      	movs	r1, #2
 8000bac:	48b4      	ldr	r0, [pc, #720]	; (8000e80 <sixstep_loop+0x30c>)
 8000bae:	f001 fa03 	bl	8001fb8 <HAL_GPIO_WritePin>


        // angles represented in [0,32767] (~91 per degree)
        m_angle = ((uint16_t)(p.spi_RX[0]) << 8) + p.spi_RX[1] + 16384;
 8000bb2:	2180      	movs	r1, #128	; 0x80
 8000bb4:	01c9      	lsls	r1, r1, #7
 8000bb6:	468c      	mov	ip, r1
 8000bb8:	7823      	ldrb	r3, [r4, #0]
 8000bba:	7862      	ldrb	r2, [r4, #1]
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	4462      	add	r2, ip
 8000bc0:	189b      	adds	r3, r3, r2
        e_angle = (m_angle * PPAIRS - e_offset) & (32768 - 1); // convert to electrical angle and modulo
 8000bc2:	49b2      	ldr	r1, [pc, #712]	; (8000e8c <sixstep_loop+0x318>)
        m_angle = ((uint16_t)(p.spi_RX[0]) << 8) + p.spi_RX[1] + 16384;
 8000bc4:	b29b      	uxth	r3, r3
        e_angle = (m_angle * PPAIRS - e_offset) & (32768 - 1); // convert to electrical angle and modulo
 8000bc6:	8809      	ldrh	r1, [r1, #0]
 8000bc8:	00da      	lsls	r2, r3, #3
 8000bca:	1ad2      	subs	r2, r2, r3
 8000bcc:	1a52      	subs	r2, r2, r1
 8000bce:	4fb0      	ldr	r7, [pc, #704]	; (8000e90 <sixstep_loop+0x31c>)
 8000bd0:	0452      	lsls	r2, r2, #17
 8000bd2:	0c52      	lsrs	r2, r2, #17
 8000bd4:	803a      	strh	r2, [r7, #0]

        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	49ae      	ldr	r1, [pc, #696]	; (8000e94 <sixstep_loop+0x320>)
 8000bda:	0192      	lsls	r2, r2, #6
 8000bdc:	8808      	ldrh	r0, [r1, #0]
 8000bde:	4290      	cmp	r0, r2
 8000be0:	d300      	bcc.n	8000be4 <sixstep_loop+0x70>
 8000be2:	e0bc      	b.n	8000d5e <sixstep_loop+0x1ea>
 8000be4:	22c0      	movs	r2, #192	; 0xc0
 8000be6:	01d2      	lsls	r2, r2, #7
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d900      	bls.n	8000bee <sixstep_loop+0x7a>
 8000bec:	e0cb      	b.n	8000d86 <sixstep_loop+0x212>
            revs -= 32768;
 8000bee:	4aaa      	ldr	r2, [pc, #680]	; (8000e98 <sixstep_loop+0x324>)
 8000bf0:	6812      	ldr	r2, [r2, #0]
	{
		// filter ADC values (https://stackoverflow.com/questions/38918530/simple-low-pass-filter-in-fixed-point)
		// phase currents are in adc units [-2048, 2047] (1 bit sign, 11 bit value)
		// to get current in milliamps, multiply by UAMP_PER_ADC then divide by 1000
		I_u = I_u_accum >> ADC_FILT_LVL;
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000bf2:	4eaa      	ldr	r6, [pc, #680]	; (8000e9c <sixstep_loop+0x328>)
        cont_angle = m_angle + revs;
 8000bf4:	48aa      	ldr	r0, [pc, #680]	; (8000ea0 <sixstep_loop+0x32c>)
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000bf6:	46b4      	mov	ip, r6
 8000bf8:	4caa      	ldr	r4, [pc, #680]	; (8000ea4 <sixstep_loop+0x330>)
        cont_angle = m_angle + revs;
 8000bfa:	189a      	adds	r2, r3, r2
        m_angle_prev = m_angle;
 8000bfc:	800b      	strh	r3, [r1, #0]
        cont_angle = m_angle + revs;
 8000bfe:	6002      	str	r2, [r0, #0]
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000c00:	8e63      	ldrh	r3, [r4, #50]	; 0x32

		I_v = I_v_accum >> ADC_FILT_LVL;
		I_v_accum = I_v_accum - I_v + (p.adc_vals[0] - adc_V_offset);
 8000c02:	4da9      	ldr	r5, [pc, #676]	; (8000ea8 <sixstep_loop+0x334>)
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000c04:	4463      	add	r3, ip
		I_v_accum = I_v_accum - I_v + (p.adc_vals[0] - adc_V_offset);
 8000c06:	46ac      	mov	ip, r5
		I_u = I_u_accum >> ADC_FILT_LVL;
 8000c08:	49a8      	ldr	r1, [pc, #672]	; (8000eac <sixstep_loop+0x338>)
        cont_angle = m_angle + revs;
 8000c0a:	4682      	mov	sl, r0
		I_u = I_u_accum >> ADC_FILT_LVL;
 8000c0c:	680a      	ldr	r2, [r1, #0]
		I_v = I_v_accum >> ADC_FILT_LVL;
 8000c0e:	4ea8      	ldr	r6, [pc, #672]	; (8000eb0 <sixstep_loop+0x33c>)
		I_u = I_u_accum >> ADC_FILT_LVL;
 8000c10:	1190      	asrs	r0, r2, #6
 8000c12:	b200      	sxth	r0, r0
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000c14:	1a12      	subs	r2, r2, r0
 8000c16:	189b      	adds	r3, r3, r2
		I_v = I_v_accum >> ADC_FILT_LVL;
 8000c18:	6832      	ldr	r2, [r6, #0]
		I_u_accum = I_u_accum - I_u + (p.adc_vals[3] - adc_U_offset);
 8000c1a:	600b      	str	r3, [r1, #0]
		I_v = I_v_accum >> ADC_FILT_LVL;
 8000c1c:	4ba5      	ldr	r3, [pc, #660]	; (8000eb4 <sixstep_loop+0x340>)
 8000c1e:	1191      	asrs	r1, r2, #6
 8000c20:	b209      	sxth	r1, r1
 8000c22:	8019      	strh	r1, [r3, #0]
 8000c24:	4699      	mov	r9, r3

		I_w = I_w_accum >> ADC_FILT_LVL;
		I_w_accum = I_w_accum - I_w + (p.adc_vals[1] - adc_W_offset);
 8000c26:	4da4      	ldr	r5, [pc, #656]	; (8000eb8 <sixstep_loop+0x344>)
		I_v_accum = I_v_accum - I_v + (p.adc_vals[0] - adc_V_offset);
 8000c28:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8000c2a:	1a52      	subs	r2, r2, r1
 8000c2c:	4463      	add	r3, ip
		I_w_accum = I_w_accum - I_w + (p.adc_vals[1] - adc_W_offset);
 8000c2e:	46ac      	mov	ip, r5
		I_v_accum = I_v_accum - I_v + (p.adc_vals[0] - adc_V_offset);
 8000c30:	189b      	adds	r3, r3, r2
 8000c32:	6033      	str	r3, [r6, #0]
		I_w = I_w_accum >> ADC_FILT_LVL;
 8000c34:	4ea1      	ldr	r6, [pc, #644]	; (8000ebc <sixstep_loop+0x348>)
 8000c36:	4ba2      	ldr	r3, [pc, #648]	; (8000ec0 <sixstep_loop+0x34c>)
 8000c38:	6832      	ldr	r2, [r6, #0]
 8000c3a:	4698      	mov	r8, r3
 8000c3c:	1191      	asrs	r1, r2, #6
 8000c3e:	b209      	sxth	r1, r1
 8000c40:	8019      	strh	r1, [r3, #0]
		I_w_accum = I_w_accum - I_w + (p.adc_vals[1] - adc_W_offset);
 8000c42:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8000c44:	1a52      	subs	r2, r2, r1
 8000c46:	4463      	add	r3, ip
 8000c48:	189b      	adds	r3, r3, r2
 8000c4a:	6033      	str	r3, [r6, #0]

		I_phase = abs16(I_u);
 8000c4c:	f000 fba2 	bl	8001394 <abs16>
		if(abs16(I_v) > I_phase) I_phase = abs16(I_v);
 8000c50:	464b      	mov	r3, r9
		I_phase = abs16(I_u);
 8000c52:	4e9c      	ldr	r6, [pc, #624]	; (8000ec4 <sixstep_loop+0x350>)
 8000c54:	8030      	strh	r0, [r6, #0]
		if(abs16(I_v) > I_phase) I_phase = abs16(I_v);
 8000c56:	2000      	movs	r0, #0
 8000c58:	5e18      	ldrsh	r0, [r3, r0]
 8000c5a:	f000 fb9b 	bl	8001394 <abs16>
 8000c5e:	2200      	movs	r2, #0
 8000c60:	5eb3      	ldrsh	r3, [r6, r2]
 8000c62:	4283      	cmp	r3, r0
 8000c64:	da00      	bge.n	8000c68 <sixstep_loop+0xf4>
 8000c66:	e0e2      	b.n	8000e2e <sixstep_loop+0x2ba>
		if(abs16(I_w) > I_phase) I_phase = abs16(I_w);
 8000c68:	4643      	mov	r3, r8
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	5e18      	ldrsh	r0, [r3, r0]
 8000c6e:	f000 fb91 	bl	8001394 <abs16>
 8000c72:	2200      	movs	r2, #0
 8000c74:	5eb3      	ldrsh	r3, [r6, r2]
 8000c76:	4283      	cmp	r3, r0
 8000c78:	da00      	bge.n	8000c7c <sixstep_loop+0x108>
 8000c7a:	e0d1      	b.n	8000e20 <sixstep_loop+0x2ac>
	}

	//position control
	if(cont_angle_des != MIN_INT32){
 8000c7c:	4b92      	ldr	r3, [pc, #584]	; (8000ec8 <sixstep_loop+0x354>)
 8000c7e:	469b      	mov	fp, r3
 8000c80:	6818      	ldr	r0, [r3, #0]
 8000c82:	2380      	movs	r3, #128	; 0x80
 8000c84:	061b      	lsls	r3, r3, #24
 8000c86:	4298      	cmp	r0, r3
 8000c88:	d000      	beq.n	8000c8c <sixstep_loop+0x118>
 8000c8a:	e096      	b.n	8000dba <sixstep_loop+0x246>
		duty = clip(duty, 0, 60);
	}

	//current limit
	if(I_phase > I_max){
        if(duty_offset < duty) duty_offset += 1; //is subtracted from duty cycle
 8000c8c:	4b8f      	ldr	r3, [pc, #572]	; (8000ecc <sixstep_loop+0x358>)
 8000c8e:	4698      	mov	r8, r3
 8000c90:	881d      	ldrh	r5, [r3, #0]
 8000c92:	4b8f      	ldr	r3, [pc, #572]	; (8000ed0 <sixstep_loop+0x35c>)
 8000c94:	4699      	mov	r9, r3
	if(I_phase > I_max){
 8000c96:	2300      	movs	r3, #0
 8000c98:	5ef2      	ldrsh	r2, [r6, r3]
 8000c9a:	4b8e      	ldr	r3, [pc, #568]	; (8000ed4 <sixstep_loop+0x360>)
 8000c9c:	469a      	mov	sl, r3
 8000c9e:	881b      	ldrh	r3, [r3, #0]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	dc00      	bgt.n	8000ca6 <sixstep_loop+0x132>
 8000ca4:	e07e      	b.n	8000da4 <sixstep_loop+0x230>
        if(duty_offset < duty) duty_offset += 1; //is subtracted from duty cycle
 8000ca6:	4b8c      	ldr	r3, [pc, #560]	; (8000ed8 <sixstep_loop+0x364>)
 8000ca8:	881e      	ldrh	r6, [r3, #0]
 8000caa:	42ae      	cmp	r6, r5
 8000cac:	d367      	bcc.n	8000d7e <sixstep_loop+0x20a>
    // six-step commutation using e_angle, reverse, duty
    {
        
        // calculate step from e_angle
        if (INVERT_MAG) e_angle *= -1;
        if (reverse) {
 8000cae:	464b      	mov	r3, r9
        if (INVERT_MAG) e_angle *= -1;
 8000cb0:	8838      	ldrh	r0, [r7, #0]
        if (reverse) {
 8000cb2:	781b      	ldrb	r3, [r3, #0]
        if (INVERT_MAG) e_angle *= -1;
 8000cb4:	4240      	negs	r0, r0
 8000cb6:	b280      	uxth	r0, r0
 8000cb8:	8038      	strh	r0, [r7, #0]
        if (reverse) {
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d100      	bne.n	8000cc0 <sixstep_loop+0x14c>
 8000cbe:	e07a      	b.n	8000db6 <sixstep_loop+0x242>
            step = ((e_angle + 27307) & (32768 - 1)) / 5461; // divide 16 bit angle into sextants
 8000cc0:	4b86      	ldr	r3, [pc, #536]	; (8000edc <sixstep_loop+0x368>)
        } else {
            step = ((e_angle + 10923) & (32768 - 1)) / 5461;
 8000cc2:	469c      	mov	ip, r3
 8000cc4:	4460      	add	r0, ip
 8000cc6:	0440      	lsls	r0, r0, #17
 8000cc8:	4985      	ldr	r1, [pc, #532]	; (8000ee0 <sixstep_loop+0x36c>)
 8000cca:	0c40      	lsrs	r0, r0, #17
 8000ccc:	f7ff faa6 	bl	800021c <__divsi3>
 8000cd0:	4f84      	ldr	r7, [pc, #528]	; (8000ee4 <sixstep_loop+0x370>)
 8000cd2:	b2c0      	uxtb	r0, r0
        }

        duty_offsetted = clip(duty - duty_offset, 0, MAX_DUTY);
 8000cd4:	4a84      	ldr	r2, [pc, #528]	; (8000ee8 <sixstep_loop+0x374>)
 8000cd6:	7038      	strb	r0, [r7, #0]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	1ba8      	subs	r0, r5, r6
 8000cdc:	f000 fb50 	bl	8001380 <clip>
        duty_offsetted = duty;
 8000ce0:	4643      	mov	r3, r8
 8000ce2:	881a      	ldrh	r2, [r3, #0]

		//apply duty to phases according to step
		if (step == 0) {
 8000ce4:	783b      	ldrb	r3, [r7, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d113      	bne.n	8000d12 <sixstep_loop+0x19e>
			TIM1->CCR1 = duty_offsetted;
 8000cea:	4980      	ldr	r1, [pc, #512]	; (8000eec <sixstep_loop+0x378>)
 8000cec:	634a      	str	r2, [r1, #52]	; 0x34
			TIM1->CCR2 = 0;
 8000cee:	638b      	str	r3, [r1, #56]	; 0x38
			TIM1->CCR3 = 0;
 8000cf0:	63cb      	str	r3, [r1, #60]	; 0x3c
			TIM1->CCR2 = 0;
			TIM1->CCR3 = duty_offsetted;
		}  
    }

    if (p.uart_received_flag) {
 8000cf2:	2341      	movs	r3, #65	; 0x41
 8000cf4:	5ce2      	ldrb	r2, [r4, r3]
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	d116      	bne.n	8000d28 <sixstep_loop+0x1b4>

    //     loop_freq = count * 1000;
    //     count = 0;

    // }
    LED_GREEN;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4860      	ldr	r0, [pc, #384]	; (8000e80 <sixstep_loop+0x30c>)
 8000d00:	f001 f95a 	bl	8001fb8 <HAL_GPIO_WritePin>
}
 8000d04:	b003      	add	sp, #12
 8000d06:	bcf0      	pop	{r4, r5, r6, r7}
 8000d08:	46bb      	mov	fp, r7
 8000d0a:	46b2      	mov	sl, r6
 8000d0c:	46a9      	mov	r9, r5
 8000d0e:	46a0      	mov	r8, r4
 8000d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (step == 1) {
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d13e      	bne.n	8000d94 <sixstep_loop+0x220>
			TIM1->CCR1 = duty_offsetted;
 8000d16:	4b75      	ldr	r3, [pc, #468]	; (8000eec <sixstep_loop+0x378>)
 8000d18:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = duty_offsetted;
 8000d1a:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	63da      	str	r2, [r3, #60]	; 0x3c
    if (p.uart_received_flag) {
 8000d20:	2341      	movs	r3, #65	; 0x41
 8000d22:	5ce2      	ldrb	r2, [r4, r3]
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	d0e8      	beq.n	8000cfa <sixstep_loop+0x186>
        p.uart_received_flag = 0; //clear flag
 8000d28:	2200      	movs	r2, #0
 8000d2a:	54e2      	strb	r2, [r4, r3]
        p.uart_cmd[0] = p.uart_RX[0] & CMD_MASK;
 8000d2c:	7ba3      	ldrb	r3, [r4, #14]
 8000d2e:	320f      	adds	r2, #15
 8000d30:	4393      	bics	r3, r2
 8000d32:	8323      	strh	r3, [r4, #24]
        p.uart_cmd[1] = (p.uart_RX[1] << 7) | (p.uart_RX[2]);
 8000d34:	7be3      	ldrb	r3, [r4, #15]
 8000d36:	7c20      	ldrb	r0, [r4, #16]
 8000d38:	01db      	lsls	r3, r3, #7
 8000d3a:	4318      	orrs	r0, r3
 8000d3c:	8360      	strh	r0, [r4, #26]
        p.uart_cmd[1] = pad14(p.uart_cmd[1]);
 8000d3e:	f000 fb33 	bl	80013a8 <pad14>
        if (p.uart_cmd[0] == CMD_SET_VOLTAGE) {
 8000d42:	2218      	movs	r2, #24
 8000d44:	5ea3      	ldrsh	r3, [r4, r2]
        p.uart_cmd[1] = pad14(p.uart_cmd[1]);
 8000d46:	8360      	strh	r0, [r4, #26]
        if (p.uart_cmd[0] == CMD_SET_VOLTAGE) {
 8000d48:	2b80      	cmp	r3, #128	; 0x80
 8000d4a:	d100      	bne.n	8000d4e <sixstep_loop+0x1da>
 8000d4c:	e08a      	b.n	8000e64 <sixstep_loop+0x2f0>
        } else if (p.uart_cmd[0] == CMD_SET_CURRENT) {
 8000d4e:	2bb0      	cmp	r3, #176	; 0xb0
 8000d50:	d074      	beq.n	8000e3c <sixstep_loop+0x2c8>
        } else if (p.uart_cmd[0] == CMD_SET_POSITION) {
 8000d52:	2ba0      	cmp	r3, #160	; 0xa0
 8000d54:	d174      	bne.n	8000e40 <sixstep_loop+0x2cc>
            cont_angle_des = p.uart_cmd[1] << 13;
 8000d56:	465b      	mov	r3, fp
 8000d58:	0340      	lsls	r0, r0, #13
 8000d5a:	6018      	str	r0, [r3, #0]
 8000d5c:	e070      	b.n	8000e40 <sixstep_loop+0x2cc>
        } else if (m_angle < 8192 && m_angle_prev > 24576) {
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d300      	bcc.n	8000d64 <sixstep_loop+0x1f0>
 8000d62:	e744      	b.n	8000bee <sixstep_loop+0x7a>
 8000d64:	22c0      	movs	r2, #192	; 0xc0
 8000d66:	01d2      	lsls	r2, r2, #7
 8000d68:	4290      	cmp	r0, r2
 8000d6a:	d800      	bhi.n	8000d6e <sixstep_loop+0x1fa>
 8000d6c:	e73f      	b.n	8000bee <sixstep_loop+0x7a>
            revs += 32768;
 8000d6e:	2480      	movs	r4, #128	; 0x80
 8000d70:	0224      	lsls	r4, r4, #8
 8000d72:	46a4      	mov	ip, r4
 8000d74:	4848      	ldr	r0, [pc, #288]	; (8000e98 <sixstep_loop+0x324>)
 8000d76:	6802      	ldr	r2, [r0, #0]
 8000d78:	4462      	add	r2, ip
 8000d7a:	6002      	str	r2, [r0, #0]
 8000d7c:	e739      	b.n	8000bf2 <sixstep_loop+0x7e>
        if(duty_offset < duty) duty_offset += 1; //is subtracted from duty cycle
 8000d7e:	3601      	adds	r6, #1
 8000d80:	b2b6      	uxth	r6, r6
 8000d82:	801e      	strh	r6, [r3, #0]
 8000d84:	e793      	b.n	8000cae <sixstep_loop+0x13a>
            revs -= 32768;
 8000d86:	4c5a      	ldr	r4, [pc, #360]	; (8000ef0 <sixstep_loop+0x37c>)
 8000d88:	4843      	ldr	r0, [pc, #268]	; (8000e98 <sixstep_loop+0x324>)
 8000d8a:	46a4      	mov	ip, r4
 8000d8c:	6802      	ldr	r2, [r0, #0]
 8000d8e:	4462      	add	r2, ip
 8000d90:	6002      	str	r2, [r0, #0]
 8000d92:	e72e      	b.n	8000bf2 <sixstep_loop+0x7e>
		if (step == 2) {
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d12a      	bne.n	8000dee <sixstep_loop+0x27a>
			TIM1->CCR1 = 0;
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4b54      	ldr	r3, [pc, #336]	; (8000eec <sixstep_loop+0x378>)
 8000d9c:	6359      	str	r1, [r3, #52]	; 0x34
			TIM1->CCR2 = duty_offsetted;
 8000d9e:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8000da0:	63d9      	str	r1, [r3, #60]	; 0x3c
		if (step == 5) {
 8000da2:	e7a6      	b.n	8000cf2 <sixstep_loop+0x17e>
        if(duty_offset > 0) duty_offset -= 1;
 8000da4:	4b4c      	ldr	r3, [pc, #304]	; (8000ed8 <sixstep_loop+0x364>)
 8000da6:	881e      	ldrh	r6, [r3, #0]
 8000da8:	2e00      	cmp	r6, #0
 8000daa:	d100      	bne.n	8000dae <sixstep_loop+0x23a>
 8000dac:	e77f      	b.n	8000cae <sixstep_loop+0x13a>
 8000dae:	3e01      	subs	r6, #1
 8000db0:	b2b6      	uxth	r6, r6
 8000db2:	801e      	strh	r6, [r3, #0]
 8000db4:	e77b      	b.n	8000cae <sixstep_loop+0x13a>
            step = ((e_angle + 10923) & (32768 - 1)) / 5461;
 8000db6:	4b4f      	ldr	r3, [pc, #316]	; (8000ef4 <sixstep_loop+0x380>)
 8000db8:	e783      	b.n	8000cc2 <sixstep_loop+0x14e>
		int32_t cont_angle_error = cont_angle_des - cont_angle;
 8000dba:	4653      	mov	r3, sl
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	1ac0      	subs	r0, r0, r3
		reverse = (cont_angle_error > 0) ? 0 : 1;
 8000dc0:	4b43      	ldr	r3, [pc, #268]	; (8000ed0 <sixstep_loop+0x35c>)
 8000dc2:	4699      	mov	r9, r3
 8000dc4:	464a      	mov	r2, r9
 8000dc6:	1e43      	subs	r3, r0, #1
 8000dc8:	4303      	orrs	r3, r0
 8000dca:	0fdb      	lsrs	r3, r3, #31
 8000dcc:	7013      	strb	r3, [r2, #0]
		duty = abs32(cont_angle_error) >> 6;
 8000dce:	f000 fae7 	bl	80013a0 <abs32>
 8000dd2:	4b3e      	ldr	r3, [pc, #248]	; (8000ecc <sixstep_loop+0x358>)
 8000dd4:	1180      	asrs	r0, r0, #6
 8000dd6:	4698      	mov	r8, r3
 8000dd8:	8018      	strh	r0, [r3, #0]
		duty = clip(duty, 0, 60);
 8000dda:	0400      	lsls	r0, r0, #16
 8000ddc:	223c      	movs	r2, #60	; 0x3c
 8000dde:	2100      	movs	r1, #0
 8000de0:	0c00      	lsrs	r0, r0, #16
 8000de2:	f000 facd 	bl	8001380 <clip>
 8000de6:	4643      	mov	r3, r8
 8000de8:	b285      	uxth	r5, r0
 8000dea:	801d      	strh	r5, [r3, #0]
 8000dec:	e753      	b.n	8000c96 <sixstep_loop+0x122>
		if (step == 3) {
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d105      	bne.n	8000dfe <sixstep_loop+0x28a>
			TIM1->CCR1 = 0;
 8000df2:	2100      	movs	r1, #0
 8000df4:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <sixstep_loop+0x378>)
 8000df6:	6359      	str	r1, [r3, #52]	; 0x34
			TIM1->CCR2 = duty_offsetted;
 8000df8:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = duty_offsetted;
 8000dfa:	63da      	str	r2, [r3, #60]	; 0x3c
		if (step == 5) {
 8000dfc:	e779      	b.n	8000cf2 <sixstep_loop+0x17e>
		if (step == 4) {
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	d105      	bne.n	8000e0e <sixstep_loop+0x29a>
			TIM1->CCR1 = 0;
 8000e02:	2100      	movs	r1, #0
 8000e04:	4b39      	ldr	r3, [pc, #228]	; (8000eec <sixstep_loop+0x378>)
 8000e06:	6359      	str	r1, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8000e08:	6399      	str	r1, [r3, #56]	; 0x38
			TIM1->CCR3 = duty_offsetted;
 8000e0a:	63da      	str	r2, [r3, #60]	; 0x3c
		if (step == 5) {
 8000e0c:	e771      	b.n	8000cf2 <sixstep_loop+0x17e>
 8000e0e:	2b05      	cmp	r3, #5
 8000e10:	d000      	beq.n	8000e14 <sixstep_loop+0x2a0>
 8000e12:	e76e      	b.n	8000cf2 <sixstep_loop+0x17e>
			TIM1->CCR2 = 0;
 8000e14:	2100      	movs	r1, #0
			TIM1->CCR1 = duty_offsetted;
 8000e16:	4b35      	ldr	r3, [pc, #212]	; (8000eec <sixstep_loop+0x378>)
 8000e18:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8000e1a:	6399      	str	r1, [r3, #56]	; 0x38
			TIM1->CCR3 = duty_offsetted;
 8000e1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e1e:	e768      	b.n	8000cf2 <sixstep_loop+0x17e>
		if(abs16(I_w) > I_phase) I_phase = abs16(I_w);
 8000e20:	4643      	mov	r3, r8
 8000e22:	2000      	movs	r0, #0
 8000e24:	5e18      	ldrsh	r0, [r3, r0]
 8000e26:	f000 fab5 	bl	8001394 <abs16>
 8000e2a:	8030      	strh	r0, [r6, #0]
 8000e2c:	e726      	b.n	8000c7c <sixstep_loop+0x108>
		if(abs16(I_v) > I_phase) I_phase = abs16(I_v);
 8000e2e:	464b      	mov	r3, r9
 8000e30:	2000      	movs	r0, #0
 8000e32:	5e18      	ldrsh	r0, [r3, r0]
 8000e34:	f000 faae 	bl	8001394 <abs16>
 8000e38:	8030      	strh	r0, [r6, #0]
 8000e3a:	e715      	b.n	8000c68 <sixstep_loop+0xf4>
            I_max = p.uart_cmd[1]; //0-2048 range
 8000e3c:	4653      	mov	r3, sl
 8000e3e:	8018      	strh	r0, [r3, #0]
        p.uart_TX[2] = p.uart_RX[2];
 8000e40:	7c23      	ldrb	r3, [r4, #16]
        RS485_SET_TX;
 8000e42:	2090      	movs	r0, #144	; 0x90
        p.uart_TX[2] = p.uart_RX[2];
 8000e44:	71a3      	strb	r3, [r4, #6]
        p.uart_TX[3] = MIN_INT8;
 8000e46:	2380      	movs	r3, #128	; 0x80
        p.uart_TX[0] = p.uart_RX[0];
 8000e48:	89e2      	ldrh	r2, [r4, #14]
        RS485_SET_TX;
 8000e4a:	2102      	movs	r1, #2
        p.uart_TX[0] = p.uart_RX[0];
 8000e4c:	80a2      	strh	r2, [r4, #4]
        p.uart_TX[3] = MIN_INT8;
 8000e4e:	71e3      	strb	r3, [r4, #7]
        RS485_SET_TX;
 8000e50:	2201      	movs	r2, #1
 8000e52:	05c0      	lsls	r0, r0, #23
 8000e54:	f001 f8b0 	bl	8001fb8 <HAL_GPIO_WritePin>
        HAL_UART_Transmit_DMA(&huart1, p.uart_TX, 4);
 8000e58:	2204      	movs	r2, #4
 8000e5a:	1d21      	adds	r1, r4, #4
 8000e5c:	4826      	ldr	r0, [pc, #152]	; (8000ef8 <sixstep_loop+0x384>)
 8000e5e:	f002 fd33 	bl	80038c8 <HAL_UART_Transmit_DMA>
 8000e62:	e74a      	b.n	8000cfa <sixstep_loop+0x186>
            reverse = (p.uart_cmd[1] >> 13) & 1;
 8000e64:	464a      	mov	r2, r9
 8000e66:	0483      	lsls	r3, r0, #18
 8000e68:	0fdb      	lsrs	r3, r3, #31
 8000e6a:	7013      	strb	r3, [r2, #0]
            mag = reverse ? (~p.uart_cmd[1]) + 1 : p.uart_cmd[1]; // If negative, take the absolute value assuming two's complement
 8000e6c:	d004      	beq.n	8000e78 <sixstep_loop+0x304>
 8000e6e:	4240      	negs	r0, r0
 8000e70:	b280      	uxth	r0, r0
            duty = mag;
 8000e72:	4643      	mov	r3, r8
 8000e74:	8018      	strh	r0, [r3, #0]
 8000e76:	e7e3      	b.n	8000e40 <sixstep_loop+0x2cc>
            mag = reverse ? (~p.uart_cmd[1]) + 1 : p.uart_cmd[1]; // If negative, take the absolute value assuming two's complement
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	e7fa      	b.n	8000e72 <sixstep_loop+0x2fe>
 8000e7c:	2000032c 	.word	0x2000032c
 8000e80:	48001400 	.word	0x48001400
 8000e84:	2000030c 	.word	0x2000030c
 8000e88:	20000154 	.word	0x20000154
 8000e8c:	20000336 	.word	0x20000336
 8000e90:	20000334 	.word	0x20000334
 8000e94:	20000338 	.word	0x20000338
 8000e98:	2000033c 	.word	0x2000033c
 8000e9c:	fffff853 	.word	0xfffff853
 8000ea0:	20000328 	.word	0x20000328
 8000ea4:	200002d0 	.word	0x200002d0
 8000ea8:	fffff846 	.word	0xfffff846
 8000eac:	20000314 	.word	0x20000314
 8000eb0:	2000031c 	.word	0x2000031c
 8000eb4:	20000318 	.word	0x20000318
 8000eb8:	fffff84b 	.word	0xfffff84b
 8000ebc:	20000324 	.word	0x20000324
 8000ec0:	20000320 	.word	0x20000320
 8000ec4:	20000312 	.word	0x20000312
 8000ec8:	20000004 	.word	0x20000004
 8000ecc:	20000330 	.word	0x20000330
 8000ed0:	2000033a 	.word	0x2000033a
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	20000332 	.word	0x20000332
 8000edc:	00006aab 	.word	0x00006aab
 8000ee0:	00001555 	.word	0x00001555
 8000ee4:	20000340 	.word	0x20000340
 8000ee8:	0000031f 	.word	0x0000031f
 8000eec:	40012c00 	.word	0x40012c00
 8000ef0:	ffff8000 	.word	0xffff8000
 8000ef4:	00002aab 	.word	0x00002aab
 8000ef8:	20000248 	.word	0x20000248

08000efc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efc:	2201      	movs	r2, #1
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_MspInit+0x2c>)
{
 8000f00:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	6999      	ldr	r1, [r3, #24]
 8000f04:	4311      	orrs	r1, r2
 8000f06:	6199      	str	r1, [r3, #24]
 8000f08:	6999      	ldr	r1, [r3, #24]
 8000f0a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	9200      	str	r2, [sp, #0]
 8000f10:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f12:	69da      	ldr	r2, [r3, #28]
 8000f14:	0549      	lsls	r1, r1, #21
 8000f16:	430a      	orrs	r2, r1
 8000f18:	61da      	str	r2, [r3, #28]
 8000f1a:	69db      	ldr	r3, [r3, #28]
 8000f1c:	400b      	ands	r3, r1
 8000f1e:	9301      	str	r3, [sp, #4]
 8000f20:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f22:	b002      	add	sp, #8
 8000f24:	4770      	bx	lr
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	40021000 	.word	0x40021000

08000f2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f2c:	b570      	push	{r4, r5, r6, lr}
 8000f2e:	0004      	movs	r4, r0
 8000f30:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	2214      	movs	r2, #20
 8000f34:	2100      	movs	r1, #0
 8000f36:	a803      	add	r0, sp, #12
 8000f38:	f003 fcdc 	bl	80048f4 <memset>
  if(hadc->Instance==ADC1)
 8000f3c:	4b27      	ldr	r3, [pc, #156]	; (8000fdc <HAL_ADC_MspInit+0xb0>)
 8000f3e:	6822      	ldr	r2, [r4, #0]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d001      	beq.n	8000f48 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f44:	b008      	add	sp, #32
 8000f46:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f48:	2180      	movs	r1, #128	; 0x80
 8000f4a:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <HAL_ADC_MspInit+0xb4>)
 8000f4c:	0089      	lsls	r1, r1, #2
 8000f4e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f50:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f52:	430a      	orrs	r2, r1
 8000f54:	619a      	str	r2, [r3, #24]
 8000f56:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f58:	2503      	movs	r5, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f5a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f5e:	9200      	str	r2, [sp, #0]
 8000f60:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	695a      	ldr	r2, [r3, #20]
 8000f64:	0289      	lsls	r1, r1, #10
 8000f66:	430a      	orrs	r2, r1
 8000f68:	615a      	str	r2, [r3, #20]
 8000f6a:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f70:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	9201      	str	r2, [sp, #4]
 8000f74:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f76:	695a      	ldr	r2, [r3, #20]
 8000f78:	02c9      	lsls	r1, r1, #11
 8000f7a:	430a      	orrs	r2, r1
 8000f7c:	615a      	str	r2, [r3, #20]
 8000f7e:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	400b      	ands	r3, r1
 8000f84:	9302      	str	r3, [sp, #8]
 8000f86:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = OP_V_O_Pin|NTC_IN_Pin|OP_W_O_Pin|BUS_SENSE_Pin;
 8000f88:	231d      	movs	r3, #29
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = OP_V_O_Pin|NTC_IN_Pin|OP_W_O_Pin|BUS_SENSE_Pin;
 8000f8c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f8e:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f000 ff14 	bl	8001dbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000f94:	2302      	movs	r3, #2
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000f96:	4813      	ldr	r0, [pc, #76]	; (8000fe4 <HAL_ADC_MspInit+0xb8>)
 8000f98:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000f9a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f9c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f000 ff0c 	bl	8001dbc <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8000fa4:	4d10      	ldr	r5, [pc, #64]	; (8000fe8 <HAL_ADC_MspInit+0xbc>)
 8000fa6:	4b11      	ldr	r3, [pc, #68]	; (8000fec <HAL_ADC_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000fa8:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8000faa:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb0:	3380      	adds	r3, #128	; 0x80
 8000fb2:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	00db      	lsls	r3, r3, #3
 8000fb8:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000fba:	2320      	movs	r3, #32
 8000fbc:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000fbe:	2380      	movs	r3, #128	; 0x80
 8000fc0:	015b      	lsls	r3, r3, #5
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fc2:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc4:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000fc6:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000fc8:	f000 fdf4 	bl	8001bb4 <HAL_DMA_Init>
 8000fcc:	2800      	cmp	r0, #0
 8000fce:	d102      	bne.n	8000fd6 <HAL_ADC_MspInit+0xaa>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000fd0:	6325      	str	r5, [r4, #48]	; 0x30
 8000fd2:	626c      	str	r4, [r5, #36]	; 0x24
}
 8000fd4:	e7b6      	b.n	8000f44 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000fd6:	f7ff fa93 	bl	8000500 <Error_Handler>
 8000fda:	e7f9      	b.n	8000fd0 <HAL_ADC_MspInit+0xa4>
 8000fdc:	40012400 	.word	0x40012400
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	48000400 	.word	0x48000400
 8000fe8:	200000cc 	.word	0x200000cc
 8000fec:	40020008 	.word	0x40020008

08000ff0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	0004      	movs	r4, r0
 8000ff4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff6:	2214      	movs	r2, #20
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	a803      	add	r0, sp, #12
 8000ffc:	f003 fc7a 	bl	80048f4 <memset>
  if(hspi->Instance==SPI1)
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <HAL_SPI_MspInit+0x6c>)
 8001002:	6822      	ldr	r2, [r4, #0]
 8001004:	429a      	cmp	r2, r3
 8001006:	d001      	beq.n	800100c <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001008:	b008      	add	sp, #32
 800100a:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800100c:	2180      	movs	r1, #128	; 0x80
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <HAL_SPI_MspInit+0x70>)
 8001010:	0149      	lsls	r1, r1, #5
 8001012:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001014:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001016:	430a      	orrs	r2, r1
 8001018:	619a      	str	r2, [r3, #24]
 800101a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_ENABLE();
 800101e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001020:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001022:	9201      	str	r2, [sp, #4]
 8001024:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	695a      	ldr	r2, [r3, #20]
 8001028:	0289      	lsls	r1, r1, #10
 800102a:	430a      	orrs	r2, r1
 800102c:	615a      	str	r2, [r3, #20]
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	400b      	ands	r3, r1
 8001032:	9302      	str	r3, [sp, #8]
 8001034:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001036:	23e0      	movs	r3, #224	; 0xe0
 8001038:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103a:	3bde      	subs	r3, #222	; 0xde
 800103c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001040:	3301      	adds	r3, #1
 8001042:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001044:	f000 feba 	bl	8001dbc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2100      	movs	r1, #0
 800104c:	2019      	movs	r0, #25
 800104e:	f000 fd59 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001052:	2019      	movs	r0, #25
 8001054:	f000 fd88 	bl	8001b68 <HAL_NVIC_EnableIRQ>
}
 8001058:	e7d6      	b.n	8001008 <HAL_SPI_MspInit+0x18>
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	40013000 	.word	0x40013000
 8001060:	40021000 	.word	0x40021000

08001064 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001064:	b530      	push	{r4, r5, lr}
 8001066:	0004      	movs	r4, r0
 8001068:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	2214      	movs	r2, #20
 800106c:	2100      	movs	r1, #0
 800106e:	a805      	add	r0, sp, #20
 8001070:	f003 fc40 	bl	80048f4 <memset>
  if(htim_base->Instance==TIM1)
 8001074:	6823      	ldr	r3, [r4, #0]
 8001076:	4a26      	ldr	r2, [pc, #152]	; (8001110 <HAL_TIM_Base_MspInit+0xac>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d005      	beq.n	8001088 <HAL_TIM_Base_MspInit+0x24>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800107c:	2280      	movs	r2, #128	; 0x80
 800107e:	05d2      	lsls	r2, r2, #23
 8001080:	4293      	cmp	r3, r2
 8001082:	d033      	beq.n	80010ec <HAL_TIM_Base_MspInit+0x88>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001084:	b00b      	add	sp, #44	; 0x2c
 8001086:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001088:	2180      	movs	r1, #128	; 0x80
 800108a:	4b22      	ldr	r3, [pc, #136]	; (8001114 <HAL_TIM_Base_MspInit+0xb0>)
 800108c:	0109      	lsls	r1, r1, #4
 800108e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 8001090:	2580      	movs	r5, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001092:	430a      	orrs	r2, r1
 8001094:	619a      	str	r2, [r3, #24]
 8001096:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001098:	2402      	movs	r4, #2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800109a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800109c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800109e:	9201      	str	r2, [sp, #4]
 80010a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	695a      	ldr	r2, [r3, #20]
 80010a4:	02c9      	lsls	r1, r1, #11
 80010a6:	430a      	orrs	r2, r1
 80010a8:	615a      	str	r2, [r3, #20]
 80010aa:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 80010ac:	016d      	lsls	r5, r5, #5
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	9202      	str	r2, [sp, #8]
 80010b4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	0289      	lsls	r1, r1, #10
 80010ba:	430a      	orrs	r2, r1
 80010bc:	615a      	str	r2, [r3, #20]
 80010be:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 80010c0:	4815      	ldr	r0, [pc, #84]	; (8001118 <HAL_TIM_Base_MspInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	400b      	ands	r3, r1
 80010c4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 80010c6:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 80010ca:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010ce:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 80010d0:	f000 fe74 	bl	8001dbc <HAL_GPIO_Init>
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 80010d4:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 80010d8:	a905      	add	r1, sp, #20
 80010da:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = OC_COMP_INT2_Pin;
 80010dc:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010e4:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f000 fe69 	bl	8001dbc <HAL_GPIO_Init>
 80010ea:	e7cb      	b.n	8001084 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ec:	2301      	movs	r3, #1
 80010ee:	4a09      	ldr	r2, [pc, #36]	; (8001114 <HAL_TIM_Base_MspInit+0xb0>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010f0:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010f2:	69d1      	ldr	r1, [r2, #28]
 80010f4:	4319      	orrs	r1, r3
 80010f6:	61d1      	str	r1, [r2, #28]
 80010f8:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010fa:	2100      	movs	r1, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010fc:	4013      	ands	r3, r2
 80010fe:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001100:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001102:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001104:	f000 fcfe 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001108:	200f      	movs	r0, #15
 800110a:	f000 fd2d 	bl	8001b68 <HAL_NVIC_EnableIRQ>
}
 800110e:	e7b9      	b.n	8001084 <HAL_TIM_Base_MspInit+0x20>
 8001110:	40012c00 	.word	0x40012c00
 8001114:	40021000 	.word	0x40021000
 8001118:	48000400 	.word	0x48000400

0800111c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800111c:	b510      	push	{r4, lr}
 800111e:	0004      	movs	r4, r0
 8001120:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	2214      	movs	r2, #20
 8001124:	2100      	movs	r1, #0
 8001126:	a803      	add	r0, sp, #12
 8001128:	f003 fbe4 	bl	80048f4 <memset>
  if(htim->Instance==TIM1)
 800112c:	4b18      	ldr	r3, [pc, #96]	; (8001190 <HAL_TIM_MspPostInit+0x74>)
 800112e:	6822      	ldr	r2, [r4, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d001      	beq.n	8001138 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001134:	b008      	add	sp, #32
 8001136:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001138:	2180      	movs	r1, #128	; 0x80
 800113a:	4b16      	ldr	r3, [pc, #88]	; (8001194 <HAL_TIM_MspPostInit+0x78>)
 800113c:	02c9      	lsls	r1, r1, #11
 800113e:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	430a      	orrs	r2, r1
 8001144:	615a      	str	r2, [r3, #20]
 8001146:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001148:	4813      	ldr	r0, [pc, #76]	; (8001198 <HAL_TIM_MspPostInit+0x7c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	9201      	str	r2, [sp, #4]
 8001150:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	695a      	ldr	r2, [r3, #20]
 8001154:	0289      	lsls	r1, r1, #10
 8001156:	430a      	orrs	r2, r1
 8001158:	615a      	str	r2, [r3, #20]
 800115a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	400b      	ands	r3, r1
 8001160:	9302      	str	r3, [sp, #8]
 8001162:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8001164:	23e0      	movs	r3, #224	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001166:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8001168:	021b      	lsls	r3, r3, #8
 800116a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800116c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116e:	f000 fe25 	bl	8001dbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8001172:	23e0      	movs	r3, #224	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	a903      	add	r1, sp, #12
 800117e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001186:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001188:	f000 fe18 	bl	8001dbc <HAL_GPIO_Init>
}
 800118c:	e7d2      	b.n	8001134 <HAL_TIM_MspPostInit+0x18>
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	40012c00 	.word	0x40012c00
 8001194:	40021000 	.word	0x40021000
 8001198:	48000400 	.word	0x48000400

0800119c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800119c:	b530      	push	{r4, r5, lr}
 800119e:	0004      	movs	r4, r0
 80011a0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	2214      	movs	r2, #20
 80011a4:	2100      	movs	r1, #0
 80011a6:	a803      	add	r0, sp, #12
 80011a8:	f003 fba4 	bl	80048f4 <memset>
  if(huart->Instance==USART1)
 80011ac:	4b25      	ldr	r3, [pc, #148]	; (8001244 <HAL_UART_MspInit+0xa8>)
 80011ae:	6822      	ldr	r2, [r4, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d001      	beq.n	80011b8 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80011b4:	b009      	add	sp, #36	; 0x24
 80011b6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80011b8:	2180      	movs	r1, #128	; 0x80
 80011ba:	4b23      	ldr	r3, [pc, #140]	; (8001248 <HAL_UART_MspInit+0xac>)
 80011bc:	01c9      	lsls	r1, r1, #7
 80011be:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c0:	4822      	ldr	r0, [pc, #136]	; (800124c <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80011c2:	430a      	orrs	r2, r1
 80011c4:	619a      	str	r2, [r3, #24]
 80011c6:	699a      	ldr	r2, [r3, #24]
 80011c8:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80011cc:	9201      	str	r2, [sp, #4]
 80011ce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d0:	695a      	ldr	r2, [r3, #20]
 80011d2:	02c9      	lsls	r1, r1, #11
 80011d4:	430a      	orrs	r2, r1
 80011d6:	615a      	str	r2, [r3, #20]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	400b      	ands	r3, r1
 80011dc:	9302      	str	r3, [sp, #8]
 80011de:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011e0:	23c0      	movs	r3, #192	; 0xc0
 80011e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e4:	3bbe      	subs	r3, #190	; 0xbe
 80011e6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP; //pullup on RX matters because receiver goes into high Z when transmitting
 80011e8:	3b01      	subs	r3, #1
 80011ea:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ee:	3302      	adds	r3, #2
 80011f0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f000 fde3 	bl	8001dbc <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80011f6:	4d16      	ldr	r5, [pc, #88]	; (8001250 <HAL_UART_MspInit+0xb4>)
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <HAL_UART_MspInit+0xb8>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011fa:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80011fc:	602b      	str	r3, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011fe:	2310      	movs	r3, #16
 8001200:	606b      	str	r3, [r5, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001202:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001204:	0028      	movs	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001206:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001208:	60ea      	str	r2, [r5, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800120a:	612b      	str	r3, [r5, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800120c:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800120e:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001210:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001212:	f000 fccf 	bl	8001bb4 <HAL_DMA_Init>
 8001216:	2800      	cmp	r0, #0
 8001218:	d110      	bne.n	800123c <HAL_UART_MspInit+0xa0>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 800121a:	2380      	movs	r3, #128	; 0x80
 800121c:	4a0e      	ldr	r2, [pc, #56]	; (8001258 <HAL_UART_MspInit+0xbc>)
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	6811      	ldr	r1, [r2, #0]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001222:	201b      	movs	r0, #27
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 8001224:	430b      	orrs	r3, r1
 8001226:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001228:	2100      	movs	r1, #0
 800122a:	2200      	movs	r2, #0
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800122c:	6725      	str	r5, [r4, #112]	; 0x70
 800122e:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001230:	f000 fc68 	bl	8001b04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001234:	201b      	movs	r0, #27
 8001236:	f000 fc97 	bl	8001b68 <HAL_NVIC_EnableIRQ>
}
 800123a:	e7bb      	b.n	80011b4 <HAL_UART_MspInit+0x18>
      Error_Handler();
 800123c:	f7ff f960 	bl	8000500 <Error_Handler>
 8001240:	e7eb      	b.n	800121a <HAL_UART_MspInit+0x7e>
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	40013800 	.word	0x40013800
 8001248:	40021000 	.word	0x40021000
 800124c:	48000400 	.word	0x48000400
 8001250:	20000110 	.word	0x20000110
 8001254:	40020044 	.word	0x40020044
 8001258:	40010000 	.word	0x40010000

0800125c <NMI_Handler>:
void NMI_Handler(void) {
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 800125c:	e7fe      	b.n	800125c <NMI_Handler>
 800125e:	46c0      	nop			; (mov r8, r8)

08001260 <HardFault_Handler>:
 */
void HardFault_Handler(void) {
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1) {
 8001260:	e7fe      	b.n	8001260 <HardFault_Handler>
 8001262:	46c0      	nop			; (mov r8, r8)

08001264 <SVC_Handler>:

    /* USER CODE END SVC_IRQn 0 */
    /* USER CODE BEGIN SVC_IRQn 1 */

    /* USER CODE END SVC_IRQn 1 */
}
 8001264:	4770      	bx	lr
 8001266:	46c0      	nop			; (mov r8, r8)

08001268 <PendSV_Handler>:
 8001268:	4770      	bx	lr
 800126a:	46c0      	nop			; (mov r8, r8)

0800126c <SysTick_Handler>:
}

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800126c:	b510      	push	{r4, lr}
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 800126e:	f000 f905 	bl	800147c <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 8001272:	bd10      	pop	{r4, pc}

08001274 <DMA1_Channel1_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel 1 interrupt.
 */
void DMA1_Channel1_IRQHandler(void) {
 8001274:	b510      	push	{r4, lr}
    /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

    /* USER CODE END DMA1_Channel1_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_adc);
 8001276:	4802      	ldr	r0, [pc, #8]	; (8001280 <DMA1_Channel1_IRQHandler+0xc>)
 8001278:	f000 fd52 	bl	8001d20 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

    /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800127c:	bd10      	pop	{r4, pc}
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	200000cc 	.word	0x200000cc

08001284 <DMA1_Channel4_5_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 4 and 5 interrupts.
 */
void DMA1_Channel4_5_IRQHandler(void) {
 8001284:	b510      	push	{r4, lr}
    /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

    /* USER CODE END DMA1_Channel4_5_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001286:	4802      	ldr	r0, [pc, #8]	; (8001290 <DMA1_Channel4_5_IRQHandler+0xc>)
 8001288:	f000 fd4a 	bl	8001d20 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

    /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800128c:	bd10      	pop	{r4, pc}
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	20000110 	.word	0x20000110

08001294 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/* Define the ISR for TIM1 interrupt */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void) {
 8001294:	b510      	push	{r4, lr}
    // center of PWM low period to sample ADCs
    //  LED_RED;
    //  LED_GREEN;

    HAL_ADC_Start_DMA(&hadc, (uint32_t *)p.adc_vals, NBR_ADC);
 8001296:	2207      	movs	r2, #7
 8001298:	4903      	ldr	r1, [pc, #12]	; (80012a8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <TIM1_BRK_UP_TRG_COM_IRQHandler+0x18>)
 800129c:	f000 faaa 	bl	80017f4 <HAL_ADC_Start_DMA>
    // LED_RED;
    // LED_GREEN;

    HAL_TIM_IRQHandler(&htim1); // Call the HAL handler to clear the interrupt
 80012a0:	4803      	ldr	r0, [pc, #12]	; (80012b0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1c>)
 80012a2:	f002 f83f 	bl	8003324 <HAL_TIM_IRQHandler>
}
 80012a6:	bd10      	pop	{r4, pc}
 80012a8:	200002fc 	.word	0x200002fc
 80012ac:	2000008c 	.word	0x2000008c
 80012b0:	200001b8 	.word	0x200001b8

080012b4 <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 80012b4:	b510      	push	{r4, lr}
    /* USER CODE BEGIN TIM2_IRQn 0 */

    /* USER CODE END TIM2_IRQn 0 */
    HAL_TIM_IRQHandler(&htim2);
 80012b6:	4802      	ldr	r0, [pc, #8]	; (80012c0 <TIM2_IRQHandler+0xc>)
 80012b8:	f002 f834 	bl	8003324 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM2_IRQn 1 */

    /* USER CODE END TIM2_IRQn 1 */
}
 80012bc:	bd10      	pop	{r4, pc}
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	20000200 	.word	0x20000200

080012c4 <SPI1_IRQHandler>:

/**
 * @brief This function handles SPI1 global interrupt.
 */
void SPI1_IRQHandler(void) {
 80012c4:	b510      	push	{r4, lr}
    /* USER CODE BEGIN SPI1_IRQn 0 */

    /* USER CODE END SPI1_IRQn 0 */
    HAL_SPI_IRQHandler(&hspi1);
 80012c6:	4802      	ldr	r0, [pc, #8]	; (80012d0 <SPI1_IRQHandler+0xc>)
 80012c8:	f001 fd0a 	bl	8002ce0 <HAL_SPI_IRQHandler>
    /* USER CODE BEGIN SPI1_IRQn 1 */

    /* USER CODE END SPI1_IRQn 1 */
}
 80012cc:	bd10      	pop	{r4, pc}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	20000154 	.word	0x20000154

080012d4 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
 */
void USART1_IRQHandler(void) {
 80012d4:	b510      	push	{r4, lr}
    /* USER CODE BEGIN USART1_IRQn 0 */

    /* USER CODE END USART1_IRQn 0 */
    HAL_UART_IRQHandler(&huart1);
 80012d6:	4802      	ldr	r0, [pc, #8]	; (80012e0 <USART1_IRQHandler+0xc>)
 80012d8:	f002 fbb2 	bl	8003a40 <HAL_UART_IRQHandler>
    /* USER CODE BEGIN USART1_IRQn 1 */

    /* USER CODE END USART1_IRQn 1 */
}
 80012dc:	bd10      	pop	{r4, pc}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	20000248 	.word	0x20000248

080012e4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012e4:	b570      	push	{r4, r5, r6, lr}
 80012e6:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e8:	dd07      	ble.n	80012fa <_read+0x16>
 80012ea:	000c      	movs	r4, r1
 80012ec:	188d      	adds	r5, r1, r2
  {
    *ptr++ = __io_getchar();
 80012ee:	e000      	b.n	80012f2 <_read+0xe>
 80012f0:	bf00      	nop
 80012f2:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f4:	3401      	adds	r4, #1
 80012f6:	42ac      	cmp	r4, r5
 80012f8:	d1f9      	bne.n	80012ee <_read+0xa>
  }

  return len;
}
 80012fa:	0030      	movs	r0, r6
 80012fc:	bd70      	pop	{r4, r5, r6, pc}
 80012fe:	46c0      	nop			; (mov r8, r8)

08001300 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001300:	b570      	push	{r4, r5, r6, lr}
 8001302:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	dd07      	ble.n	8001316 <_write+0x16>
 8001306:	000c      	movs	r4, r1
 8001308:	188d      	adds	r5, r1, r2
  {
    __io_putchar(*ptr++);
 800130a:	7820      	ldrb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 800130e:	f7ff f871 	bl	80003f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	42ac      	cmp	r4, r5
 8001314:	d1f9      	bne.n	800130a <_write+0xa>
  }
  return len;
}
 8001316:	0030      	movs	r0, r6
 8001318:	bd70      	pop	{r4, r5, r6, pc}
 800131a:	46c0      	nop			; (mov r8, r8)

0800131c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 800131c:	2001      	movs	r0, #1
}
 800131e:	4240      	negs	r0, r0
 8001320:	4770      	bx	lr
 8001322:	46c0      	nop			; (mov r8, r8)

08001324 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	019b      	lsls	r3, r3, #6
  return 0;
}
 8001328:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 800132a:	604b      	str	r3, [r1, #4]
}
 800132c:	4770      	bx	lr
 800132e:	46c0      	nop			; (mov r8, r8)

08001330 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001330:	2001      	movs	r0, #1
 8001332:	4770      	bx	lr

08001334 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001334:	2000      	movs	r0, #0
 8001336:	4770      	bx	lr

08001338 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001338:	490c      	ldr	r1, [pc, #48]	; (800136c <_sbrk+0x34>)
 800133a:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <_sbrk+0x38>)
{
 800133c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800133e:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001340:	490c      	ldr	r1, [pc, #48]	; (8001374 <_sbrk+0x3c>)
{
 8001342:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001344:	6808      	ldr	r0, [r1, #0]
 8001346:	2800      	cmp	r0, #0
 8001348:	d004      	beq.n	8001354 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134a:	18c3      	adds	r3, r0, r3
 800134c:	4293      	cmp	r3, r2
 800134e:	d806      	bhi.n	800135e <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001350:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8001352:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001354:	4808      	ldr	r0, [pc, #32]	; (8001378 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 8001356:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 8001358:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800135a:	4293      	cmp	r3, r2
 800135c:	d9f8      	bls.n	8001350 <_sbrk+0x18>
    errno = ENOMEM;
 800135e:	f003 fad1 	bl	8004904 <__errno>
 8001362:	230c      	movs	r3, #12
 8001364:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001366:	2001      	movs	r0, #1
 8001368:	4240      	negs	r0, r0
 800136a:	e7f2      	b.n	8001352 <_sbrk+0x1a>
 800136c:	00000400 	.word	0x00000400
 8001370:	20001000 	.word	0x20001000
 8001374:	20000344 	.word	0x20000344
 8001378:	20000498 	.word	0x20000498

0800137c <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800137c:	4770      	bx	lr
 800137e:	46c0      	nop			; (mov r8, r8)

08001380 <clip>:

// int16_t clip16(int16_t x, int16_t min, int16_t max) {
//     return (x > max ? (max) : (x < min ? min : x));
// }

int32_t clip(int32_t x, int32_t min, int32_t max) {
 8001380:	0003      	movs	r3, r0
 8001382:	0010      	movs	r0, r2
    return (x > max ? (max) : (x < min ? min : x));
 8001384:	4293      	cmp	r3, r2
 8001386:	dc02      	bgt.n	800138e <clip+0xe>
 8001388:	0018      	movs	r0, r3
 800138a:	428b      	cmp	r3, r1
 800138c:	db00      	blt.n	8001390 <clip+0x10>
}
 800138e:	4770      	bx	lr
    return (x > max ? (max) : (x < min ? min : x));
 8001390:	0008      	movs	r0, r1
 8001392:	e7fc      	b.n	800138e <clip+0xe>

08001394 <abs16>:
int32_t max3(int32_t x, int32_t y, int32_t z){
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
}

int16_t abs16(int16_t val) {
    if(val < 0) return -val;
 8001394:	2800      	cmp	r0, #0
 8001396:	da01      	bge.n	800139c <abs16+0x8>
 8001398:	4240      	negs	r0, r0
 800139a:	b200      	sxth	r0, r0
    else return val;
}
 800139c:	4770      	bx	lr
 800139e:	46c0      	nop			; (mov r8, r8)

080013a0 <abs32>:

int32_t abs32(int32_t val) {
    if(val < 0) return -val;
    else return val;
}
 80013a0:	17c3      	asrs	r3, r0, #31
 80013a2:	18c0      	adds	r0, r0, r3
 80013a4:	4058      	eors	r0, r3
 80013a6:	4770      	bx	lr

080013a8 <pad14>:

int16_t pad14(int32_t val) { //sign extend to 16 bits
    return (val & 0x2000) ? (val | 0xC000) : val;
 80013a8:	0483      	lsls	r3, r0, #18
 80013aa:	d503      	bpl.n	80013b4 <pad14+0xc>
 80013ac:	4b02      	ldr	r3, [pc, #8]	; (80013b8 <pad14+0x10>)
 80013ae:	4318      	orrs	r0, r3
 80013b0:	b200      	sxth	r0, r0
}
 80013b2:	4770      	bx	lr
    return (val & 0x2000) ? (val | 0xC000) : val;
 80013b4:	b200      	sxth	r0, r0
 80013b6:	e7fc      	b.n	80013b2 <pad14+0xa>
 80013b8:	ffffc000 	.word	0xffffc000

080013bc <Reset_Handler>:
 80013bc:	480d      	ldr	r0, [pc, #52]	; (80013f4 <LoopForever+0x2>)
 80013be:	4685      	mov	sp, r0
 80013c0:	f7ff ffdc 	bl	800137c <SystemInit>
 80013c4:	480c      	ldr	r0, [pc, #48]	; (80013f8 <LoopForever+0x6>)
 80013c6:	490d      	ldr	r1, [pc, #52]	; (80013fc <LoopForever+0xa>)
 80013c8:	4a0d      	ldr	r2, [pc, #52]	; (8001400 <LoopForever+0xe>)
 80013ca:	2300      	movs	r3, #0
 80013cc:	e002      	b.n	80013d4 <LoopCopyDataInit>

080013ce <CopyDataInit>:
 80013ce:	58d4      	ldr	r4, [r2, r3]
 80013d0:	50c4      	str	r4, [r0, r3]
 80013d2:	3304      	adds	r3, #4

080013d4 <LoopCopyDataInit>:
 80013d4:	18c4      	adds	r4, r0, r3
 80013d6:	428c      	cmp	r4, r1
 80013d8:	d3f9      	bcc.n	80013ce <CopyDataInit>
 80013da:	4a0a      	ldr	r2, [pc, #40]	; (8001404 <LoopForever+0x12>)
 80013dc:	4c0a      	ldr	r4, [pc, #40]	; (8001408 <LoopForever+0x16>)
 80013de:	2300      	movs	r3, #0
 80013e0:	e001      	b.n	80013e6 <LoopFillZerobss>

080013e2 <FillZerobss>:
 80013e2:	6013      	str	r3, [r2, #0]
 80013e4:	3204      	adds	r2, #4

080013e6 <LoopFillZerobss>:
 80013e6:	42a2      	cmp	r2, r4
 80013e8:	d3fb      	bcc.n	80013e2 <FillZerobss>
 80013ea:	f003 fa91 	bl	8004910 <__libc_init_array>
 80013ee:	f7ff f8dd 	bl	80005ac <main>

080013f2 <LoopForever>:
 80013f2:	e7fe      	b.n	80013f2 <LoopForever>
 80013f4:	20001000 	.word	0x20001000
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000070 	.word	0x20000070
 8001400:	080050e8 	.word	0x080050e8
 8001404:	20000070 	.word	0x20000070
 8001408:	20000498 	.word	0x20000498

0800140c <ADC1_IRQHandler>:
 800140c:	e7fe      	b.n	800140c <ADC1_IRQHandler>
	...

08001410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b570      	push	{r4, r5, r6, lr}
 8001412:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001414:	20fa      	movs	r0, #250	; 0xfa
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <HAL_InitTick+0x40>)
 8001418:	0080      	lsls	r0, r0, #2
 800141a:	7819      	ldrb	r1, [r3, #0]
 800141c:	f7fe fe74 	bl	8000108 <__udivsi3>
 8001420:	4d0c      	ldr	r5, [pc, #48]	; (8001454 <HAL_InitTick+0x44>)
 8001422:	0001      	movs	r1, r0
 8001424:	6828      	ldr	r0, [r5, #0]
 8001426:	f7fe fe6f 	bl	8000108 <__udivsi3>
 800142a:	f000 fba9 	bl	8001b80 <HAL_SYSTICK_Config>
 800142e:	2800      	cmp	r0, #0
 8001430:	d10c      	bne.n	800144c <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8001432:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001434:	2c03      	cmp	r4, #3
 8001436:	d900      	bls.n	800143a <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8001438:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800143a:	3802      	subs	r0, #2
 800143c:	2200      	movs	r2, #0
 800143e:	0021      	movs	r1, r4
 8001440:	f000 fb60 	bl	8001b04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <HAL_InitTick+0x48>)
 8001446:	2000      	movs	r0, #0
 8001448:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 800144a:	e7f5      	b.n	8001438 <HAL_InitTick+0x28>
    return HAL_ERROR;
 800144c:	2001      	movs	r0, #1
 800144e:	e7f3      	b.n	8001438 <HAL_InitTick+0x28>
 8001450:	2000000c 	.word	0x2000000c
 8001454:	20000008 	.word	0x20000008
 8001458:	20000010 	.word	0x20000010

0800145c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800145c:	2110      	movs	r1, #16
 800145e:	4a06      	ldr	r2, [pc, #24]	; (8001478 <HAL_Init+0x1c>)
{
 8001460:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001462:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001464:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001466:	430b      	orrs	r3, r1
 8001468:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800146a:	f7ff ffd1 	bl	8001410 <HAL_InitTick>
  HAL_MspInit();
 800146e:	f7ff fd45 	bl	8000efc <HAL_MspInit>
}
 8001472:	2000      	movs	r0, #0
 8001474:	bd10      	pop	{r4, pc}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	40022000 	.word	0x40022000

0800147c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800147c:	4a03      	ldr	r2, [pc, #12]	; (800148c <HAL_IncTick+0x10>)
 800147e:	4b04      	ldr	r3, [pc, #16]	; (8001490 <HAL_IncTick+0x14>)
 8001480:	6811      	ldr	r1, [r2, #0]
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	185b      	adds	r3, r3, r1
 8001486:	6013      	str	r3, [r2, #0]
}
 8001488:	4770      	bx	lr
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	20000348 	.word	0x20000348
 8001490:	2000000c 	.word	0x2000000c

08001494 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001494:	4b01      	ldr	r3, [pc, #4]	; (800149c <HAL_GetTick+0x8>)
 8001496:	6818      	ldr	r0, [r3, #0]
}
 8001498:	4770      	bx	lr
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	20000348 	.word	0x20000348

080014a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014a0:	b570      	push	{r4, r5, r6, lr}
 80014a2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014a4:	f7ff fff6 	bl	8001494 <HAL_GetTick>
 80014a8:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014aa:	1c63      	adds	r3, r4, #1
 80014ac:	d002      	beq.n	80014b4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <HAL_Delay+0x20>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014b4:	f7ff ffee 	bl	8001494 <HAL_GetTick>
 80014b8:	1b40      	subs	r0, r0, r5
 80014ba:	42a0      	cmp	r0, r4
 80014bc:	d3fa      	bcc.n	80014b4 <HAL_Delay+0x14>
  {
  }
}
 80014be:	bd70      	pop	{r4, r5, r6, pc}
 80014c0:	2000000c 	.word	0x2000000c

080014c4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014c6:	2303      	movs	r3, #3
 80014c8:	6802      	ldr	r2, [r0, #0]
{
 80014ca:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014cc:	6891      	ldr	r1, [r2, #8]
 80014ce:	400b      	ands	r3, r1
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d001      	beq.n	80014d8 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80014d4:	2000      	movs	r0, #0
}
 80014d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014d8:	6811      	ldr	r1, [r2, #0]
 80014da:	420b      	tst	r3, r1
 80014dc:	d00e      	beq.n	80014fc <ADC_Disable+0x38>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80014de:	2705      	movs	r7, #5
 80014e0:	6893      	ldr	r3, [r2, #8]
 80014e2:	401f      	ands	r7, r3
 80014e4:	2f01      	cmp	r7, #1
 80014e6:	d00d      	beq.n	8001504 <ADC_Disable+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e8:	2210      	movs	r2, #16
 80014ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80014ec:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ee:	4313      	orrs	r3, r2
 80014f0:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014f4:	3a0f      	subs	r2, #15
 80014f6:	4313      	orrs	r3, r2
 80014f8:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 80014fa:	e7ec      	b.n	80014d6 <ADC_Disable+0x12>
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014fc:	68d3      	ldr	r3, [r2, #12]
 80014fe:	041b      	lsls	r3, r3, #16
 8001500:	d5e8      	bpl.n	80014d4 <ADC_Disable+0x10>
 8001502:	e7ec      	b.n	80014de <ADC_Disable+0x1a>
      __HAL_ADC_DISABLE(hadc);
 8001504:	2102      	movs	r1, #2
 8001506:	6893      	ldr	r3, [r2, #8]
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001508:	2501      	movs	r5, #1
      __HAL_ADC_DISABLE(hadc);
 800150a:	430b      	orrs	r3, r1
 800150c:	6093      	str	r3, [r2, #8]
 800150e:	2303      	movs	r3, #3
 8001510:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001512:	f7ff ffbf 	bl	8001494 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001516:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001518:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	421f      	tst	r7, r3
 800151e:	d0d9      	beq.n	80014d4 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001520:	f7ff ffb8 	bl	8001494 <HAL_GetTick>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001524:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001526:	1b80      	subs	r0, r0, r6
 8001528:	2802      	cmp	r0, #2
 800152a:	d902      	bls.n	8001532 <ADC_Disable+0x6e>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	4215      	tst	r5, r2
 8001530:	d103      	bne.n	800153a <ADC_Disable+0x76>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	421d      	tst	r5, r3
 8001536:	d1f3      	bne.n	8001520 <ADC_Disable+0x5c>
 8001538:	e7cc      	b.n	80014d4 <ADC_Disable+0x10>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800153a:	2210      	movs	r2, #16
 800153c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 800153e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001540:	4313      	orrs	r3, r2
 8001542:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001544:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001546:	432b      	orrs	r3, r5
 8001548:	63e3      	str	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 800154a:	e7c4      	b.n	80014d6 <ADC_Disable+0x12>

0800154c <ADC_ConversionStop>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800154c:	2204      	movs	r2, #4
 800154e:	6803      	ldr	r3, [r0, #0]
{
 8001550:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001552:	6899      	ldr	r1, [r3, #8]
{
 8001554:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001556:	420a      	tst	r2, r1
 8001558:	d01d      	beq.n	8001596 <ADC_ConversionStop+0x4a>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800155a:	6899      	ldr	r1, [r3, #8]
 800155c:	420a      	tst	r2, r1
 800155e:	d006      	beq.n	800156e <ADC_ConversionStop+0x22>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001560:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001562:	0792      	lsls	r2, r2, #30
 8001564:	d403      	bmi.n	800156e <ADC_ConversionStop+0x22>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001566:	2110      	movs	r1, #16
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	430a      	orrs	r2, r1
 800156c:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800156e:	f7ff ff91 	bl	8001494 <HAL_GetTick>
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001572:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001574:	0006      	movs	r6, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	075b      	lsls	r3, r3, #29
 800157a:	d50c      	bpl.n	8001596 <ADC_ConversionStop+0x4a>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800157c:	2504      	movs	r5, #4
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800157e:	f7ff ff89 	bl	8001494 <HAL_GetTick>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001582:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001584:	1b80      	subs	r0, r0, r6
 8001586:	2802      	cmp	r0, #2
 8001588:	d902      	bls.n	8001590 <ADC_ConversionStop+0x44>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	4215      	tst	r5, r2
 800158e:	d104      	bne.n	800159a <ADC_ConversionStop+0x4e>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	421d      	tst	r5, r3
 8001594:	d1f3      	bne.n	800157e <ADC_ConversionStop+0x32>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001596:	2000      	movs	r0, #0
}
 8001598:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159a:	2210      	movs	r2, #16
 800159c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 800159e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015a0:	4313      	orrs	r3, r2
 80015a2:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015a6:	3a0f      	subs	r2, #15
 80015a8:	4313      	orrs	r3, r2
 80015aa:	63e3      	str	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 80015ac:	e7f4      	b.n	8001598 <ADC_ConversionStop+0x4c>
 80015ae:	46c0      	nop			; (mov r8, r8)

080015b0 <ADC_Enable.constprop.0>:
  __IO uint32_t wait_loop_index = 0U;
 80015b0:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80015b2:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015b4:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80015b6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80015b8:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015ba:	6891      	ldr	r1, [r2, #8]
 80015bc:	3303      	adds	r3, #3
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80015be:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015c0:	400b      	ands	r3, r1
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d037      	beq.n	8001636 <ADC_Enable.constprop.0+0x86>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80015c6:	6891      	ldr	r1, [r2, #8]
 80015c8:	4b23      	ldr	r3, [pc, #140]	; (8001658 <ADC_Enable.constprop.0+0xa8>)
 80015ca:	4219      	tst	r1, r3
 80015cc:	d129      	bne.n	8001622 <ADC_Enable.constprop.0+0x72>
    __HAL_ADC_ENABLE(hadc);
 80015ce:	2101      	movs	r1, #1
 80015d0:	6893      	ldr	r3, [r2, #8]
 80015d2:	430b      	orrs	r3, r1
 80015d4:	6093      	str	r3, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <ADC_Enable.constprop.0+0xac>)
 80015d8:	4921      	ldr	r1, [pc, #132]	; (8001660 <ADC_Enable.constprop.0+0xb0>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	f7fe fd94 	bl	8000108 <__udivsi3>
 80015e0:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80015e2:	9b01      	ldr	r3, [sp, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d005      	beq.n	80015f4 <ADC_Enable.constprop.0+0x44>
      wait_loop_index--;
 80015e8:	9b01      	ldr	r3, [sp, #4]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80015ee:	9b01      	ldr	r3, [sp, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d1f9      	bne.n	80015e8 <ADC_Enable.constprop.0+0x38>
    tickstart = HAL_GetTick();
 80015f4:	f7ff ff4e 	bl	8001494 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015f8:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80015fa:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015fc:	681b      	ldr	r3, [r3, #0]
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015fe:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001600:	07db      	lsls	r3, r3, #31
 8001602:	d40b      	bmi.n	800161c <ADC_Enable.constprop.0+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001604:	f7ff ff46 	bl	8001494 <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001608:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800160a:	1b80      	subs	r0, r0, r6
 800160c:	2802      	cmp	r0, #2
 800160e:	d902      	bls.n	8001616 <ADC_Enable.constprop.0+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	4215      	tst	r5, r2
 8001614:	d016      	beq.n	8001644 <ADC_Enable.constprop.0+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	421d      	tst	r5, r3
 800161a:	d0f3      	beq.n	8001604 <ADC_Enable.constprop.0+0x54>
  return HAL_OK;
 800161c:	2000      	movs	r0, #0
}
 800161e:	b002      	add	sp, #8
 8001620:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001622:	2210      	movs	r2, #16
 8001624:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001628:	4313      	orrs	r3, r2
 800162a:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800162c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800162e:	3a0f      	subs	r2, #15
 8001630:	4313      	orrs	r3, r2
 8001632:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8001634:	e7f3      	b.n	800161e <ADC_Enable.constprop.0+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001636:	6811      	ldr	r1, [r2, #0]
 8001638:	420b      	tst	r3, r1
 800163a:	d1ef      	bne.n	800161c <ADC_Enable.constprop.0+0x6c>
 800163c:	68d3      	ldr	r3, [r2, #12]
 800163e:	041b      	lsls	r3, r3, #16
 8001640:	d4ec      	bmi.n	800161c <ADC_Enable.constprop.0+0x6c>
 8001642:	e7c0      	b.n	80015c6 <ADC_Enable.constprop.0+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001644:	2210      	movs	r2, #16
 8001646:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 8001648:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800164a:	4313      	orrs	r3, r2
 800164c:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800164e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001650:	432b      	orrs	r3, r5
 8001652:	63e3      	str	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001654:	e7e3      	b.n	800161e <ADC_Enable.constprop.0+0x6e>
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	80000017 	.word	0x80000017
 800165c:	20000008 	.word	0x20000008
 8001660:	000f4240 	.word	0x000f4240

08001664 <HAL_ADC_Init>:
{
 8001664:	b570      	push	{r4, r5, r6, lr}
 8001666:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8001668:	d100      	bne.n	800166c <HAL_ADC_Init+0x8>
 800166a:	e082      	b.n	8001772 <HAL_ADC_Init+0x10e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800166c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800166e:	2b00      	cmp	r3, #0
 8001670:	d069      	beq.n	8001746 <HAL_ADC_Init+0xe2>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001672:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001674:	06db      	lsls	r3, r3, #27
 8001676:	d460      	bmi.n	800173a <HAL_ADC_Init+0xd6>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001678:	6822      	ldr	r2, [r4, #0]
 800167a:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800167c:	075b      	lsls	r3, r3, #29
 800167e:	d45c      	bmi.n	800173a <HAL_ADC_Init+0xd6>
    ADC_STATE_CLR_SET(hadc->State,
 8001680:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001682:	4949      	ldr	r1, [pc, #292]	; (80017a8 <HAL_ADC_Init+0x144>)
 8001684:	400b      	ands	r3, r1
 8001686:	3106      	adds	r1, #6
 8001688:	31ff      	adds	r1, #255	; 0xff
 800168a:	430b      	orrs	r3, r1
 800168c:	63a3      	str	r3, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 800168e:	2303      	movs	r3, #3
 8001690:	6891      	ldr	r1, [r2, #8]
 8001692:	400b      	ands	r3, r1
 8001694:	2b01      	cmp	r3, #1
 8001696:	d05c      	beq.n	8001752 <HAL_ADC_Init+0xee>
      MODIFY_REG(hadc->Instance->CFGR1,
 8001698:	2118      	movs	r1, #24
 800169a:	68d3      	ldr	r3, [r2, #12]
 800169c:	438b      	bics	r3, r1
 800169e:	68a1      	ldr	r1, [r4, #8]
 80016a0:	430b      	orrs	r3, r1
 80016a2:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80016a4:	6913      	ldr	r3, [r2, #16]
 80016a6:	6861      	ldr	r1, [r4, #4]
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	089b      	lsrs	r3, r3, #2
 80016ac:	430b      	orrs	r3, r1
 80016ae:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80016b0:	68d3      	ldr	r3, [r2, #12]
 80016b2:	493e      	ldr	r1, [pc, #248]	; (80017ac <HAL_ADC_Init+0x148>)
 80016b4:	400b      	ands	r3, r1
 80016b6:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016b8:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80016ba:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016bc:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80016be:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016c0:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016c2:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016c4:	68e1      	ldr	r1, [r4, #12]
 80016c6:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016c8:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016ca:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80016cc:	2124      	movs	r1, #36	; 0x24
 80016ce:	5c61      	ldrb	r1, [r4, r1]
 80016d0:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016d2:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80016d4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80016d6:	3901      	subs	r1, #1
 80016d8:	1e4d      	subs	r5, r1, #1
 80016da:	41a9      	sbcs	r1, r5
 80016dc:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016de:	430b      	orrs	r3, r1
 80016e0:	6921      	ldr	r1, [r4, #16]
 80016e2:	3902      	subs	r1, #2
 80016e4:	424d      	negs	r5, r1
 80016e6:	4169      	adcs	r1, r5
 80016e8:	0089      	lsls	r1, r1, #2
 80016ea:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016ec:	7ee1      	ldrb	r1, [r4, #27]
 80016ee:	2901      	cmp	r1, #1
 80016f0:	d04b      	beq.n	800178a <HAL_ADC_Init+0x126>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016f2:	20c2      	movs	r0, #194	; 0xc2
 80016f4:	69e1      	ldr	r1, [r4, #28]
 80016f6:	30ff      	adds	r0, #255	; 0xff
 80016f8:	4281      	cmp	r1, r0
 80016fa:	d002      	beq.n	8001702 <HAL_ADC_Init+0x9e>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80016fc:	6a20      	ldr	r0, [r4, #32]
 80016fe:	4301      	orrs	r1, r0
 8001700:	430b      	orrs	r3, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001702:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001704:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001706:	4319      	orrs	r1, r3
 8001708:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800170a:	2180      	movs	r1, #128	; 0x80
 800170c:	0549      	lsls	r1, r1, #21
 800170e:	428d      	cmp	r5, r1
 8001710:	d026      	beq.n	8001760 <HAL_ADC_Init+0xfc>
 8001712:	1e69      	subs	r1, r5, #1
 8001714:	2906      	cmp	r1, #6
 8001716:	d923      	bls.n	8001760 <HAL_ADC_Init+0xfc>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001718:	68d2      	ldr	r2, [r2, #12]
 800171a:	4925      	ldr	r1, [pc, #148]	; (80017b0 <HAL_ADC_Init+0x14c>)
 800171c:	400a      	ands	r2, r1
 800171e:	429a      	cmp	r2, r3
 8001720:	d029      	beq.n	8001776 <HAL_ADC_Init+0x112>
      ADC_STATE_CLR_SET(hadc->State,
 8001722:	2212      	movs	r2, #18
 8001724:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      tmp_hal_status = HAL_ERROR;
 8001726:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001728:	4393      	bics	r3, r2
 800172a:	3a02      	subs	r2, #2
 800172c:	4313      	orrs	r3, r2
 800172e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001730:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001732:	3a0f      	subs	r2, #15
 8001734:	4313      	orrs	r3, r2
 8001736:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8001738:	e004      	b.n	8001744 <HAL_ADC_Init+0xe0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800173a:	2210      	movs	r2, #16
    tmp_hal_status = HAL_ERROR;
 800173c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800173e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001740:	4313      	orrs	r3, r2
 8001742:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8001744:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Lock = HAL_UNLOCKED;
 8001746:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8001748:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 800174a:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 800174c:	f7ff fbee 	bl	8000f2c <HAL_ADC_MspInit>
 8001750:	e78f      	b.n	8001672 <HAL_ADC_Init+0xe>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001752:	6811      	ldr	r1, [r2, #0]
 8001754:	420b      	tst	r3, r1
 8001756:	d1ab      	bne.n	80016b0 <HAL_ADC_Init+0x4c>
 8001758:	68d3      	ldr	r3, [r2, #12]
 800175a:	041b      	lsls	r3, r3, #16
 800175c:	d4a8      	bmi.n	80016b0 <HAL_ADC_Init+0x4c>
 800175e:	e79b      	b.n	8001698 <HAL_ADC_Init+0x34>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001760:	2107      	movs	r1, #7
 8001762:	6950      	ldr	r0, [r2, #20]
 8001764:	4388      	bics	r0, r1
 8001766:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001768:	6950      	ldr	r0, [r2, #20]
 800176a:	4029      	ands	r1, r5
 800176c:	4301      	orrs	r1, r0
 800176e:	6151      	str	r1, [r2, #20]
 8001770:	e7d2      	b.n	8001718 <HAL_ADC_Init+0xb4>
    return HAL_ERROR;
 8001772:	2001      	movs	r0, #1
 8001774:	e7e6      	b.n	8001744 <HAL_ADC_Init+0xe0>
      ADC_CLEAR_ERRORCODE(hadc);
 8001776:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001778:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800177a:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 800177c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800177e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001780:	4393      	bics	r3, r2
 8001782:	3a02      	subs	r2, #2
 8001784:	4313      	orrs	r3, r2
 8001786:	63a3      	str	r3, [r4, #56]	; 0x38
 8001788:	e7dc      	b.n	8001744 <HAL_ADC_Init+0xe0>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800178a:	2800      	cmp	r0, #0
 800178c:	d103      	bne.n	8001796 <HAL_ADC_Init+0x132>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800178e:	2180      	movs	r1, #128	; 0x80
 8001790:	0249      	lsls	r1, r1, #9
 8001792:	430b      	orrs	r3, r1
 8001794:	e7ad      	b.n	80016f2 <HAL_ADC_Init+0x8e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001796:	2520      	movs	r5, #32
 8001798:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800179a:	4328      	orrs	r0, r5
 800179c:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800179e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80017a0:	4301      	orrs	r1, r0
 80017a2:	63e1      	str	r1, [r4, #60]	; 0x3c
 80017a4:	e7a5      	b.n	80016f2 <HAL_ADC_Init+0x8e>
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	fffffefd 	.word	0xfffffefd
 80017ac:	fffe0219 	.word	0xfffe0219
 80017b0:	833fffe7 	.word	0x833fffe7

080017b4 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80017b4:	2334      	movs	r3, #52	; 0x34
{ 
 80017b6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80017b8:	5cc2      	ldrb	r2, [r0, r3]
{ 
 80017ba:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80017bc:	2a01      	cmp	r2, #1
 80017be:	d014      	beq.n	80017ea <HAL_ADC_Stop+0x36>
 80017c0:	2501      	movs	r5, #1
 80017c2:	54c5      	strb	r5, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80017c4:	f7ff fec2 	bl	800154c <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80017c8:	2800      	cmp	r0, #0
 80017ca:	d003      	beq.n	80017d4 <HAL_ADC_Stop+0x20>
  __HAL_UNLOCK(hadc);
 80017cc:	2334      	movs	r3, #52	; 0x34
 80017ce:	2200      	movs	r2, #0
 80017d0:	54e2      	strb	r2, [r4, r3]
}
 80017d2:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = ADC_Disable(hadc);
 80017d4:	0020      	movs	r0, r4
 80017d6:	f7ff fe75 	bl	80014c4 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80017da:	2800      	cmp	r0, #0
 80017dc:	d1f6      	bne.n	80017cc <HAL_ADC_Stop+0x18>
      ADC_STATE_CLR_SET(hadc->State,
 80017de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017e0:	4a03      	ldr	r2, [pc, #12]	; (80017f0 <HAL_ADC_Stop+0x3c>)
 80017e2:	4013      	ands	r3, r2
 80017e4:	432b      	orrs	r3, r5
 80017e6:	63a3      	str	r3, [r4, #56]	; 0x38
 80017e8:	e7f0      	b.n	80017cc <HAL_ADC_Stop+0x18>
  __HAL_LOCK(hadc);
 80017ea:	2002      	movs	r0, #2
 80017ec:	e7f1      	b.n	80017d2 <HAL_ADC_Stop+0x1e>
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	fffffefe 	.word	0xfffffefe

080017f4 <HAL_ADC_Start_DMA>:
{
 80017f4:	b5d0      	push	{r4, r6, r7, lr}
 80017f6:	000e      	movs	r6, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017f8:	6801      	ldr	r1, [r0, #0]
{
 80017fa:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017fc:	688b      	ldr	r3, [r1, #8]
{
 80017fe:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001800:	075b      	lsls	r3, r3, #29
 8001802:	d435      	bmi.n	8001870 <HAL_ADC_Start_DMA+0x7c>
    __HAL_LOCK(hadc);
 8001804:	2334      	movs	r3, #52	; 0x34
 8001806:	5cc2      	ldrb	r2, [r0, r3]
 8001808:	2a01      	cmp	r2, #1
 800180a:	d031      	beq.n	8001870 <HAL_ADC_Start_DMA+0x7c>
 800180c:	2201      	movs	r2, #1
 800180e:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001810:	7e43      	ldrb	r3, [r0, #25]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d004      	beq.n	8001820 <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8001816:	f7ff fecb 	bl	80015b0 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 800181a:	2800      	cmp	r0, #0
 800181c:	d127      	bne.n	800186e <HAL_ADC_Start_DMA+0x7a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800181e:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001820:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001822:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_ADC_Start_DMA+0x80>)
 8001824:	401a      	ands	r2, r3
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4313      	orrs	r3, r2
 800182c:	63a3      	str	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hadc);
 800182e:	2234      	movs	r2, #52	; 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 8001830:	2300      	movs	r3, #0
 8001832:	63e3      	str	r3, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8001834:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001836:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800183a:	3a24      	subs	r2, #36	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800183c:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <HAL_ADC_Start_DMA+0x88>)
 8001840:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <HAL_ADC_Start_DMA+0x8c>)
 8001844:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001846:	231c      	movs	r3, #28
 8001848:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800184a:	684b      	ldr	r3, [r1, #4]
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001850:	68cb      	ldr	r3, [r1, #12]
 8001852:	3a0f      	subs	r2, #15
 8001854:	4313      	orrs	r3, r2
 8001856:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001858:	0032      	movs	r2, r6
 800185a:	003b      	movs	r3, r7
 800185c:	3140      	adds	r1, #64	; 0x40
 800185e:	f000 f9dd 	bl	8001c1c <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001862:	2104      	movs	r1, #4
 8001864:	2000      	movs	r0, #0
 8001866:	6822      	ldr	r2, [r4, #0]
 8001868:	6893      	ldr	r3, [r2, #8]
 800186a:	430b      	orrs	r3, r1
 800186c:	6093      	str	r3, [r2, #8]
}
 800186e:	bdd0      	pop	{r4, r6, r7, pc}
    tmp_hal_status = HAL_BUSY;
 8001870:	2002      	movs	r0, #2
 8001872:	e7fc      	b.n	800186e <HAL_ADC_Start_DMA+0x7a>
 8001874:	fffff0fe 	.word	0xfffff0fe
 8001878:	08001885 	.word	0x08001885
 800187c:	080018fd 	.word	0x080018fd
 8001880:	0800190d 	.word	0x0800190d

08001884 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001884:	2150      	movs	r1, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001886:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001888:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800188a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800188c:	4211      	tst	r1, r2
 800188e:	d10e      	bne.n	80018ae <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001890:	2280      	movs	r2, #128	; 0x80
 8001892:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001894:	0092      	lsls	r2, r2, #2
 8001896:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001898:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800189a:	639a      	str	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	0109      	lsls	r1, r1, #4
 80018a0:	68d0      	ldr	r0, [r2, #12]
 80018a2:	4208      	tst	r0, r1
 80018a4:	d007      	beq.n	80018b6 <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018a6:	0018      	movs	r0, r3
 80018a8:	f7fe fe1c 	bl	80004e4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80018ac:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4798      	blx	r3
}
 80018b4:	e7fa      	b.n	80018ac <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018b6:	7e99      	ldrb	r1, [r3, #26]
 80018b8:	2900      	cmp	r1, #0
 80018ba:	d1f4      	bne.n	80018a6 <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80018bc:	6811      	ldr	r1, [r2, #0]
 80018be:	0709      	lsls	r1, r1, #28
 80018c0:	d5f1      	bpl.n	80018a6 <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018c2:	6891      	ldr	r1, [r2, #8]
 80018c4:	0749      	lsls	r1, r1, #29
 80018c6:	d40b      	bmi.n	80018e0 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80018c8:	200c      	movs	r0, #12
 80018ca:	6851      	ldr	r1, [r2, #4]
 80018cc:	4381      	bics	r1, r0
 80018ce:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80018d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018d2:	4908      	ldr	r1, [pc, #32]	; (80018f4 <ADC_DMAConvCplt+0x70>)
 80018d4:	400a      	ands	r2, r1
 80018d6:	3104      	adds	r1, #4
 80018d8:	31ff      	adds	r1, #255	; 0xff
 80018da:	430a      	orrs	r2, r1
 80018dc:	639a      	str	r2, [r3, #56]	; 0x38
 80018de:	e7e2      	b.n	80018a6 <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018e0:	2120      	movs	r1, #32
 80018e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018e4:	430a      	orrs	r2, r1
 80018e6:	639a      	str	r2, [r3, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ea:	391f      	subs	r1, #31
 80018ec:	430a      	orrs	r2, r1
 80018ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80018f0:	e7d9      	b.n	80018a6 <ADC_DMAConvCplt+0x22>
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	fffffefe 	.word	0xfffffefe

080018f8 <HAL_ADC_ConvHalfCpltCallback>:
 80018f8:	4770      	bx	lr
 80018fa:	46c0      	nop			; (mov r8, r8)

080018fc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018fc:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80018fe:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001900:	f7ff fffa 	bl	80018f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001904:	bd10      	pop	{r4, pc}
 8001906:	46c0      	nop			; (mov r8, r8)

08001908 <HAL_ADC_ErrorCallback>:
 8001908:	4770      	bx	lr
 800190a:	46c0      	nop			; (mov r8, r8)

0800190c <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800190c:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800190e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8001910:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001912:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001914:	4313      	orrs	r3, r2
 8001916:	6383      	str	r3, [r0, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001918:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800191a:	3a3c      	subs	r2, #60	; 0x3c
 800191c:	4313      	orrs	r3, r2
 800191e:	63c3      	str	r3, [r0, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001920:	f7ff fff2 	bl	8001908 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001924:	bd10      	pop	{r4, pc}
 8001926:	46c0      	nop			; (mov r8, r8)

08001928 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8001928:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 800192a:	2234      	movs	r2, #52	; 0x34
{
 800192c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800192e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001930:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001932:	5c83      	ldrb	r3, [r0, r2]
{
 8001934:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001936:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8001938:	2b01      	cmp	r3, #1
 800193a:	d060      	beq.n	80019fe <HAL_ADC_ConfigChannel+0xd6>
 800193c:	2301      	movs	r3, #1
 800193e:	5483      	strb	r3, [r0, r2]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001940:	6805      	ldr	r5, [r0, #0]
 8001942:	68aa      	ldr	r2, [r5, #8]
 8001944:	0752      	lsls	r2, r2, #29
 8001946:	d509      	bpl.n	800195c <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001948:	2220      	movs	r2, #32
 800194a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800194c:	4313      	orrs	r3, r2
 800194e:	6383      	str	r3, [r0, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8001950:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001952:	2334      	movs	r3, #52	; 0x34
 8001954:	2200      	movs	r2, #0
 8001956:	54e2      	strb	r2, [r4, r3]
}
 8001958:	b003      	add	sp, #12
 800195a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 800195c:	4a36      	ldr	r2, [pc, #216]	; (8001a38 <HAL_ADC_ConfigChannel+0x110>)
 800195e:	6848      	ldr	r0, [r1, #4]
 8001960:	4290      	cmp	r0, r2
 8001962:	d030      	beq.n	80019c6 <HAL_ADC_ConfigChannel+0x9e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001964:	680a      	ldr	r2, [r1, #0]
 8001966:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8001968:	4093      	lsls	r3, r2
 800196a:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800196c:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800196e:	4338      	orrs	r0, r7
 8001970:	62a8      	str	r0, [r5, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001972:	055b      	lsls	r3, r3, #21
 8001974:	429e      	cmp	r6, r3
 8001976:	d00f      	beq.n	8001998 <HAL_ADC_ConfigChannel+0x70>
 8001978:	3e01      	subs	r6, #1
 800197a:	2e06      	cmp	r6, #6
 800197c:	d90c      	bls.n	8001998 <HAL_ADC_ConfigChannel+0x70>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800197e:	2307      	movs	r3, #7
 8001980:	6888      	ldr	r0, [r1, #8]
 8001982:	6969      	ldr	r1, [r5, #20]
 8001984:	4019      	ands	r1, r3
 8001986:	4288      	cmp	r0, r1
 8001988:	d006      	beq.n	8001998 <HAL_ADC_ConfigChannel+0x70>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800198a:	6969      	ldr	r1, [r5, #20]
 800198c:	4399      	bics	r1, r3
 800198e:	6169      	str	r1, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001990:	6969      	ldr	r1, [r5, #20]
 8001992:	4003      	ands	r3, r0
 8001994:	430b      	orrs	r3, r1
 8001996:	616b      	str	r3, [r5, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001998:	0013      	movs	r3, r2
 800199a:	3b10      	subs	r3, #16
 800199c:	2b02      	cmp	r3, #2
 800199e:	d810      	bhi.n	80019c2 <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019a0:	4926      	ldr	r1, [pc, #152]	; (8001a3c <HAL_ADC_ConfigChannel+0x114>)
 80019a2:	680b      	ldr	r3, [r1, #0]
 80019a4:	2a10      	cmp	r2, #16
 80019a6:	d02e      	beq.n	8001a06 <HAL_ADC_ConfigChannel+0xde>
 80019a8:	3a11      	subs	r2, #17
 80019aa:	1e50      	subs	r0, r2, #1
 80019ac:	4182      	sbcs	r2, r0
 80019ae:	20c0      	movs	r0, #192	; 0xc0
 80019b0:	4252      	negs	r2, r2
 80019b2:	0400      	lsls	r0, r0, #16
 80019b4:	4002      	ands	r2, r0
 80019b6:	2080      	movs	r0, #128	; 0x80
 80019b8:	03c0      	lsls	r0, r0, #15
 80019ba:	4684      	mov	ip, r0
 80019bc:	4462      	add	r2, ip
 80019be:	4313      	orrs	r3, r2
 80019c0:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019c2:	2000      	movs	r0, #0
 80019c4:	e7c5      	b.n	8001952 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019c6:	680a      	ldr	r2, [r1, #0]
 80019c8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80019ca:	4093      	lsls	r3, r2
 80019cc:	4398      	bics	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019ce:	0013      	movs	r3, r2
 80019d0:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019d2:	62a8      	str	r0, [r5, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d8f4      	bhi.n	80019c2 <HAL_ADC_ConfigChannel+0x9a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <HAL_ADC_ConfigChannel+0x114>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2a10      	cmp	r2, #16
 80019de:	d010      	beq.n	8001a02 <HAL_ADC_ConfigChannel+0xda>
 80019e0:	3a11      	subs	r2, #17
 80019e2:	4251      	negs	r1, r2
 80019e4:	414a      	adcs	r2, r1
 80019e6:	21c0      	movs	r1, #192	; 0xc0
 80019e8:	4252      	negs	r2, r2
 80019ea:	0409      	lsls	r1, r1, #16
 80019ec:	400a      	ands	r2, r1
 80019ee:	4914      	ldr	r1, [pc, #80]	; (8001a40 <HAL_ADC_ConfigChannel+0x118>)
 80019f0:	468c      	mov	ip, r1
 80019f2:	4462      	add	r2, ip
 80019f4:	401a      	ands	r2, r3
 80019f6:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <HAL_ADC_ConfigChannel+0x114>)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f8:	2000      	movs	r0, #0
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	e7a9      	b.n	8001952 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 80019fe:	2002      	movs	r0, #2
 8001a00:	e7aa      	b.n	8001958 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a02:	4a10      	ldr	r2, [pc, #64]	; (8001a44 <HAL_ADC_ConfigChannel+0x11c>)
 8001a04:	e7f6      	b.n	80019f4 <HAL_ADC_ConfigChannel+0xcc>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001a06:	2280      	movs	r2, #128	; 0x80
 8001a08:	0412      	lsls	r2, r2, #16
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <HAL_ADC_ConfigChannel+0x120>)
 8001a10:	490e      	ldr	r1, [pc, #56]	; (8001a4c <HAL_ADC_ConfigChannel+0x124>)
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	f7fe fb78 	bl	8000108 <__udivsi3>
 8001a18:	0083      	lsls	r3, r0, #2
 8001a1a:	181b      	adds	r3, r3, r0
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a20:	9b01      	ldr	r3, [sp, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0cd      	beq.n	80019c2 <HAL_ADC_ConfigChannel+0x9a>
            wait_loop_index--;
 8001a26:	9b01      	ldr	r3, [sp, #4]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001a2c:	9b01      	ldr	r3, [sp, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f9      	bne.n	8001a26 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a32:	2000      	movs	r0, #0
 8001a34:	e78d      	b.n	8001952 <HAL_ADC_ConfigChannel+0x2a>
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	00001001 	.word	0x00001001
 8001a3c:	40012708 	.word	0x40012708
 8001a40:	feffffff 	.word	0xfeffffff
 8001a44:	ff7fffff 	.word	0xff7fffff
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	000f4240 	.word	0x000f4240

08001a50 <HAL_ADCEx_Calibration_Start>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a50:	2334      	movs	r3, #52	; 0x34
{
 8001a52:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001a54:	5cc2      	ldrb	r2, [r0, r3]
{
 8001a56:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001a58:	2a01      	cmp	r2, #1
 8001a5a:	d04e      	beq.n	8001afa <HAL_ADCEx_Calibration_Start+0xaa>
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a60:	6803      	ldr	r3, [r0, #0]
 8001a62:	3202      	adds	r2, #2
 8001a64:	6899      	ldr	r1, [r3, #8]
 8001a66:	400a      	ands	r2, r1
 8001a68:	2a01      	cmp	r2, #1
 8001a6a:	d105      	bne.n	8001a78 <HAL_ADCEx_Calibration_Start+0x28>
 8001a6c:	6819      	ldr	r1, [r3, #0]
 8001a6e:	420a      	tst	r2, r1
 8001a70:	d12e      	bne.n	8001ad0 <HAL_ADCEx_Calibration_Start+0x80>
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	0412      	lsls	r2, r2, #16
 8001a76:	d42b      	bmi.n	8001ad0 <HAL_ADCEx_Calibration_Start+0x80>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001a78:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001a7a:	4921      	ldr	r1, [pc, #132]	; (8001b00 <HAL_ADCEx_Calibration_Start+0xb0>)
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	3106      	adds	r1, #6
 8001a80:	31ff      	adds	r1, #255	; 0xff
 8001a82:	430a      	orrs	r2, r1
 8001a84:	63a2      	str	r2, [r4, #56]	; 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001a86:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001a88:	68da      	ldr	r2, [r3, #12]
 8001a8a:	3101      	adds	r1, #1
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001a90:	2280      	movs	r2, #128	; 0x80
 8001a92:	6899      	ldr	r1, [r3, #8]
 8001a94:	0612      	lsls	r2, r2, #24
 8001a96:	430a      	orrs	r2, r1
 8001a98:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001a9a:	f7ff fcfb 	bl	8001494 <HAL_GetTick>
 8001a9e:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001aa0:	6823      	ldr	r3, [r4, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	2a00      	cmp	r2, #0
 8001aa6:	da1c      	bge.n	8001ae2 <HAL_ADCEx_Calibration_Start+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001aa8:	f7ff fcf4 	bl	8001494 <HAL_GetTick>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001aac:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001aae:	1b40      	subs	r0, r0, r5
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d9f6      	bls.n	8001aa2 <HAL_ADCEx_Calibration_Start+0x52>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	2a00      	cmp	r2, #0
 8001ab8:	daf3      	bge.n	8001aa2 <HAL_ADCEx_Calibration_Start+0x52>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001aba:	2212      	movs	r2, #18
 8001abc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);

          return HAL_ERROR;
 8001abe:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8001ac0:	4393      	bics	r3, r2
 8001ac2:	3a02      	subs	r2, #2
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	63a3      	str	r3, [r4, #56]	; 0x38
          __HAL_UNLOCK(hadc);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2334      	movs	r3, #52	; 0x34
 8001acc:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001ace:	e007      	b.n	8001ae0 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ad0:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8001ad2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ad4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ada:	2334      	movs	r3, #52	; 0x34
 8001adc:	2200      	movs	r2, #0
 8001ade:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8001ae0:	bd70      	pop	{r4, r5, r6, pc}
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ae2:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001ae4:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001ae6:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001ae8:	430e      	orrs	r6, r1
 8001aea:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8001aec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aee:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8001af0:	4393      	bics	r3, r2
 8001af2:	3a02      	subs	r2, #2
 8001af4:	4313      	orrs	r3, r2
 8001af6:	63a3      	str	r3, [r4, #56]	; 0x38
 8001af8:	e7ef      	b.n	8001ada <HAL_ADCEx_Calibration_Start+0x8a>
  __HAL_LOCK(hadc);
 8001afa:	2002      	movs	r0, #2
 8001afc:	e7f0      	b.n	8001ae0 <HAL_ADCEx_Calibration_Start+0x90>
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	fffffefd 	.word	0xfffffefd

08001b04 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b04:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8001b06:	2800      	cmp	r0, #0
 8001b08:	db14      	blt.n	8001b34 <HAL_NVIC_SetPriority+0x30>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_NVIC_SetPriority+0x5c>)
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	469c      	mov	ip, r3
 8001b10:	23ff      	movs	r3, #255	; 0xff
 8001b12:	0884      	lsrs	r4, r0, #2
 8001b14:	4002      	ands	r2, r0
 8001b16:	0018      	movs	r0, r3
 8001b18:	26c0      	movs	r6, #192	; 0xc0
 8001b1a:	00d2      	lsls	r2, r2, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b1c:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b1e:	4090      	lsls	r0, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b20:	400b      	ands	r3, r1
 8001b22:	4093      	lsls	r3, r2
 8001b24:	00a4      	lsls	r4, r4, #2
 8001b26:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b28:	00b6      	lsls	r6, r6, #2
 8001b2a:	59a5      	ldr	r5, [r4, r6]
 8001b2c:	4385      	bics	r5, r0
 8001b2e:	432b      	orrs	r3, r5
 8001b30:	51a3      	str	r3, [r4, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001b32:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <HAL_NVIC_SetPriority+0x60>)
 8001b36:	230f      	movs	r3, #15
 8001b38:	4694      	mov	ip, r2
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	4003      	ands	r3, r0
 8001b3e:	4010      	ands	r0, r2
 8001b40:	32fc      	adds	r2, #252	; 0xfc
 8001b42:	0015      	movs	r5, r2
 8001b44:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b46:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b48:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b4a:	400a      	ands	r2, r1
 8001b4c:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b4e:	3b08      	subs	r3, #8
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4463      	add	r3, ip
 8001b56:	69dc      	ldr	r4, [r3, #28]
 8001b58:	43ac      	bics	r4, r5
 8001b5a:	4322      	orrs	r2, r4
 8001b5c:	61da      	str	r2, [r3, #28]
 8001b5e:	e7e8      	b.n	8001b32 <HAL_NVIC_SetPriority+0x2e>
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	db05      	blt.n	8001b78 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6c:	221f      	movs	r2, #31
 8001b6e:	2301      	movs	r3, #1
 8001b70:	4002      	ands	r2, r0
 8001b72:	4093      	lsls	r3, r2
 8001b74:	4a01      	ldr	r2, [pc, #4]	; (8001b7c <HAL_NVIC_EnableIRQ+0x14>)
 8001b76:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001b78:	4770      	bx	lr
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	e000e100 	.word	0xe000e100

08001b80 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b80:	2280      	movs	r2, #128	; 0x80
 8001b82:	1e43      	subs	r3, r0, #1
 8001b84:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b86:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d20e      	bcs.n	8001baa <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b8c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8e:	4a07      	ldr	r2, [pc, #28]	; (8001bac <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b90:	4807      	ldr	r0, [pc, #28]	; (8001bb0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b92:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b94:	6a03      	ldr	r3, [r0, #32]
 8001b96:	0609      	lsls	r1, r1, #24
 8001b98:	021b      	lsls	r3, r3, #8
 8001b9a:	0a1b      	lsrs	r3, r3, #8
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba0:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba2:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba6:	3307      	adds	r3, #7
 8001ba8:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001baa:	4770      	bx	lr
 8001bac:	e000e010 	.word	0xe000e010
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bb4:	b570      	push	{r4, r5, r6, lr}
 8001bb6:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001bb8:	d027      	beq.n	8001c0a <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bba:	2521      	movs	r5, #33	; 0x21
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bc0:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8001bc4:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bc6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bc8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8001bca:	6863      	ldr	r3, [r4, #4]
 8001bcc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bce:	68e1      	ldr	r1, [r4, #12]
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6921      	ldr	r1, [r4, #16]
 8001bd4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd6:	6961      	ldr	r1, [r4, #20]
 8001bd8:	430b      	orrs	r3, r1
 8001bda:	69a1      	ldr	r1, [r4, #24]
 8001bdc:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bde:	69e1      	ldr	r1, [r4, #28]
 8001be0:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8001be2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001be4:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <HAL_DMA_Init+0x60>)
 8001be8:	2114      	movs	r1, #20
 8001bea:	469c      	mov	ip, r3
 8001bec:	4460      	add	r0, ip
 8001bee:	f7fe fa8b 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8001bf4:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8001bf6:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf8:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001bfa:	0080      	lsls	r0, r0, #2
 8001bfc:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8001bfe:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c00:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001c02:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8001c04:	321f      	adds	r2, #31
 8001c06:	54a3      	strb	r3, [r4, r2]
}
 8001c08:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	e7fc      	b.n	8001c08 <HAL_DMA_Init+0x54>
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	ffffc00f 	.word	0xffffc00f
 8001c14:	bffdfff8 	.word	0xbffdfff8
 8001c18:	40020000 	.word	0x40020000

08001c1c <HAL_DMA_Start_IT>:
{
 8001c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001c1e:	2420      	movs	r4, #32
 8001c20:	5d05      	ldrb	r5, [r0, r4]
 8001c22:	2d01      	cmp	r5, #1
 8001c24:	d037      	beq.n	8001c96 <HAL_DMA_Start_IT+0x7a>
 8001c26:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c28:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8001c2a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001c2c:	5dc5      	ldrb	r5, [r0, r7]
 8001c2e:	b2ee      	uxtb	r6, r5
 8001c30:	2d01      	cmp	r5, #1
 8001c32:	d003      	beq.n	8001c3c <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 8001c34:	2300      	movs	r3, #0
 8001c36:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8001c38:	2002      	movs	r0, #2
}
 8001c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c3c:	3c1e      	subs	r4, #30
 8001c3e:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c40:	2400      	movs	r4, #0
 8001c42:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c44:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c46:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c48:	6825      	ldr	r5, [r4, #0]
 8001c4a:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c4c:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c4e:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c50:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001c52:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8001c54:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c56:	6843      	ldr	r3, [r0, #4]
 8001c58:	2b10      	cmp	r3, #16
 8001c5a:	d00e      	beq.n	8001c7a <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001c5c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = SrcAddress;
 8001c5e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c60:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00e      	beq.n	8001c84 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c66:	220e      	movs	r2, #14
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001c6e:	2201      	movs	r2, #1
 8001c70:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c72:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001c74:	4313      	orrs	r3, r2
 8001c76:	6023      	str	r3, [r4, #0]
 8001c78:	e7df      	b.n	8001c3a <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 8001c7a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8001c7c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001c7e:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001c84:	220a      	movs	r2, #10
 8001c86:	6823      	ldr	r3, [r4, #0]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c8c:	6823      	ldr	r3, [r4, #0]
 8001c8e:	3a06      	subs	r2, #6
 8001c90:	4393      	bics	r3, r2
 8001c92:	6023      	str	r3, [r4, #0]
 8001c94:	e7eb      	b.n	8001c6e <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8001c96:	2002      	movs	r0, #2
 8001c98:	e7cf      	b.n	8001c3a <HAL_DMA_Start_IT+0x1e>
 8001c9a:	46c0      	nop			; (mov r8, r8)

08001c9c <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c9c:	2221      	movs	r2, #33	; 0x21
{
 8001c9e:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ca0:	5c81      	ldrb	r1, [r0, r2]
{
 8001ca2:	0003      	movs	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ca4:	2902      	cmp	r1, #2
 8001ca6:	d006      	beq.n	8001cb6 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca8:	3a1d      	subs	r2, #29
 8001caa:	6382      	str	r2, [r0, #56]	; 0x38
    return HAL_ERROR;
 8001cac:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001cae:	2220      	movs	r2, #32
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]
}
 8001cb4:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cb6:	240e      	movs	r4, #14
 8001cb8:	6801      	ldr	r1, [r0, #0]
 8001cba:	6808      	ldr	r0, [r1, #0]
 8001cbc:	43a0      	bics	r0, r4
 8001cbe:	6008      	str	r0, [r1, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cc0:	2001      	movs	r0, #1
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cc2:	0005      	movs	r5, r0
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cc4:	680c      	ldr	r4, [r1, #0]
 8001cc6:	4384      	bics	r4, r0
 8001cc8:	600c      	str	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cca:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8001ccc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001cce:	40a5      	lsls	r5, r4
 8001cd0:	604d      	str	r5, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	5498      	strb	r0, [r3, r2]
  return HAL_OK;
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	e7ea      	b.n	8001cae <HAL_DMA_Abort+0x12>

08001cd8 <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001cd8:	2321      	movs	r3, #33	; 0x21
{
 8001cda:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001cdc:	5cc2      	ldrb	r2, [r0, r3]
 8001cde:	2a02      	cmp	r2, #2
 8001ce0:	d003      	beq.n	8001cea <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ce2:	3b1d      	subs	r3, #29
 8001ce4:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001ce6:	2001      	movs	r0, #1
}
 8001ce8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cea:	240e      	movs	r4, #14
 8001cec:	6802      	ldr	r2, [r0, #0]
 8001cee:	6811      	ldr	r1, [r2, #0]
 8001cf0:	43a1      	bics	r1, r4
 8001cf2:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf4:	2101      	movs	r1, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cf6:	000d      	movs	r5, r1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf8:	6814      	ldr	r4, [r2, #0]
 8001cfa:	438c      	bics	r4, r1
 8001cfc:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cfe:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001d00:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001d02:	40a5      	lsls	r5, r4
 8001d04:	6055      	str	r5, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d06:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8001d0e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d002      	beq.n	8001d1a <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8001d14:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d16:	2000      	movs	r0, #0
 8001d18:	e7e6      	b.n	8001ce8 <HAL_DMA_Abort_IT+0x10>
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7e4      	b.n	8001ce8 <HAL_DMA_Abort_IT+0x10>
 8001d1e:	46c0      	nop			; (mov r8, r8)

08001d20 <HAL_DMA_IRQHandler>:
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d20:	2104      	movs	r1, #4
{
 8001d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d24:	000c      	movs	r4, r1
 8001d26:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d28:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d2a:	409c      	lsls	r4, r3
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d2c:	683a      	ldr	r2, [r7, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d2e:	6806      	ldr	r6, [r0, #0]
 8001d30:	6835      	ldr	r5, [r6, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d32:	4222      	tst	r2, r4
 8001d34:	d00d      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x32>
 8001d36:	4229      	tst	r1, r5
 8001d38:	d00b      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d3a:	6833      	ldr	r3, [r6, #0]
 8001d3c:	069b      	lsls	r3, r3, #26
 8001d3e:	d402      	bmi.n	8001d46 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d40:	6833      	ldr	r3, [r6, #0]
 8001d42:	438b      	bics	r3, r1
 8001d44:	6033      	str	r3, [r6, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d46:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d48:	607c      	str	r4, [r7, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d000      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001d4e:	4798      	blx	r3
}
 8001d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d52:	2102      	movs	r1, #2
 8001d54:	000c      	movs	r4, r1
 8001d56:	409c      	lsls	r4, r3
 8001d58:	4222      	tst	r2, r4
 8001d5a:	d014      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x66>
 8001d5c:	4229      	tst	r1, r5
 8001d5e:	d012      	beq.n	8001d86 <HAL_DMA_IRQHandler+0x66>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d60:	6833      	ldr	r3, [r6, #0]
 8001d62:	069b      	lsls	r3, r3, #26
 8001d64:	d406      	bmi.n	8001d74 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001d66:	220a      	movs	r2, #10
 8001d68:	6833      	ldr	r3, [r6, #0]
 8001d6a:	4393      	bics	r3, r2
 8001d6c:	6033      	str	r3, [r6, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001d6e:	2321      	movs	r3, #33	; 0x21
 8001d70:	3a09      	subs	r2, #9
 8001d72:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001d74:	2320      	movs	r3, #32
 8001d76:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d78:	607c      	str	r4, [r7, #4]
    __HAL_UNLOCK(hdma);
 8001d7a:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8001d7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0e6      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001d82:	4798      	blx	r3
 8001d84:	e7e4      	b.n	8001d50 <HAL_DMA_IRQHandler+0x30>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d86:	2108      	movs	r1, #8
 8001d88:	000c      	movs	r4, r1
 8001d8a:	409c      	lsls	r4, r3
 8001d8c:	4222      	tst	r2, r4
 8001d8e:	d0df      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
 8001d90:	4229      	tst	r1, r5
 8001d92:	d0dd      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d94:	6832      	ldr	r2, [r6, #0]
 8001d96:	3106      	adds	r1, #6
 8001d98:	438a      	bics	r2, r1
 8001d9a:	6032      	str	r2, [r6, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	0011      	movs	r1, r2
 8001da0:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	2321      	movs	r3, #33	; 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001da4:	6079      	str	r1, [r7, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001da6:	6382      	str	r2, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001da8:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8001daa:	2200      	movs	r2, #0
 8001dac:	3b01      	subs	r3, #1
 8001dae:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8001db0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0cc      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8001db6:	4798      	blx	r3
 8001db8:	e7ca      	b.n	8001d50 <HAL_DMA_IRQHandler+0x30>
 8001dba:	46c0      	nop			; (mov r8, r8)

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dbe:	46de      	mov	lr, fp
 8001dc0:	4657      	mov	r7, sl
 8001dc2:	464e      	mov	r6, r9
 8001dc4:	4645      	mov	r5, r8
 8001dc6:	b5e0      	push	{r5, r6, r7, lr}
 8001dc8:	468c      	mov	ip, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dca:	6809      	ldr	r1, [r1, #0]
 8001dcc:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8001dce:	2300      	movs	r3, #0
{
 8001dd0:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd2:	2900      	cmp	r1, #0
 8001dd4:	d100      	bne.n	8001dd8 <HAL_GPIO_Init+0x1c>
 8001dd6:	e0d0      	b.n	8001f7a <HAL_GPIO_Init+0x1be>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd8:	4c72      	ldr	r4, [pc, #456]	; (8001fa4 <HAL_GPIO_Init+0x1e8>)
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dda:	46e2      	mov	sl, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ddc:	46a3      	mov	fp, r4
 8001dde:	e064      	b.n	8001eaa <HAL_GPIO_Init+0xee>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de0:	4665      	mov	r5, ip
 8001de2:	2d03      	cmp	r5, #3
 8001de4:	d000      	beq.n	8001de8 <HAL_GPIO_Init+0x2c>
 8001de6:	e0b6      	b.n	8001f56 <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001de8:	4666      	mov	r6, ip
 8001dea:	4096      	lsls	r6, r2
 8001dec:	43f5      	mvns	r5, r6
 8001dee:	9502      	str	r5, [sp, #8]
      temp = GPIOx->MODER;
 8001df0:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001df2:	9d02      	ldr	r5, [sp, #8]
 8001df4:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001df6:	432e      	orrs	r6, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001df8:	25c0      	movs	r5, #192	; 0xc0
 8001dfa:	02ad      	lsls	r5, r5, #10
      GPIOx->MODER = temp;
 8001dfc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dfe:	422c      	tst	r4, r5
 8001e00:	d04d      	beq.n	8001e9e <HAL_GPIO_Init+0xe2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e02:	465d      	mov	r5, fp
 8001e04:	2601      	movs	r6, #1
 8001e06:	465f      	mov	r7, fp
 8001e08:	69ad      	ldr	r5, [r5, #24]
 8001e0a:	4335      	orrs	r5, r6
 8001e0c:	61bd      	str	r5, [r7, #24]
 8001e0e:	69bd      	ldr	r5, [r7, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e10:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e12:	4035      	ands	r5, r6
 8001e14:	4e64      	ldr	r6, [pc, #400]	; (8001fa8 <HAL_GPIO_Init+0x1ec>)
 8001e16:	9505      	str	r5, [sp, #20]
 8001e18:	46b4      	mov	ip, r6
 8001e1a:	9d05      	ldr	r5, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e1c:	401f      	ands	r7, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e1e:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e20:	00bf      	lsls	r7, r7, #2
 8001e22:	00ad      	lsls	r5, r5, #2
 8001e24:	4465      	add	r5, ip
 8001e26:	46bc      	mov	ip, r7
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e28:	68ae      	ldr	r6, [r5, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e2a:	270f      	movs	r7, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 8001e2c:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e2e:	4666      	mov	r6, ip
 8001e30:	40b7      	lsls	r7, r6
 8001e32:	003e      	movs	r6, r7
 8001e34:	464f      	mov	r7, r9
 8001e36:	43b7      	bics	r7, r6
 8001e38:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e3a:	2790      	movs	r7, #144	; 0x90
 8001e3c:	05ff      	lsls	r7, r7, #23
 8001e3e:	42b8      	cmp	r0, r7
 8001e40:	d00e      	beq.n	8001e60 <HAL_GPIO_Init+0xa4>
 8001e42:	4f5a      	ldr	r7, [pc, #360]	; (8001fac <HAL_GPIO_Init+0x1f0>)
 8001e44:	42b8      	cmp	r0, r7
 8001e46:	d100      	bne.n	8001e4a <HAL_GPIO_Init+0x8e>
 8001e48:	e09e      	b.n	8001f88 <HAL_GPIO_Init+0x1cc>
 8001e4a:	4f59      	ldr	r7, [pc, #356]	; (8001fb0 <HAL_GPIO_Init+0x1f4>)
 8001e4c:	42b8      	cmp	r0, r7
 8001e4e:	d100      	bne.n	8001e52 <HAL_GPIO_Init+0x96>
 8001e50:	e0a1      	b.n	8001f96 <HAL_GPIO_Init+0x1da>
 8001e52:	4666      	mov	r6, ip
 8001e54:	2705      	movs	r7, #5
 8001e56:	40b7      	lsls	r7, r6
 8001e58:	003e      	movs	r6, r7
 8001e5a:	464f      	mov	r7, r9
 8001e5c:	4337      	orrs	r7, r6
 8001e5e:	46b9      	mov	r9, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e60:	464e      	mov	r6, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e62:	2780      	movs	r7, #128	; 0x80
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e64:	60ae      	str	r6, [r5, #8]
        temp = EXTI->RTSR;
 8001e66:	4d53      	ldr	r5, [pc, #332]	; (8001fb4 <HAL_GPIO_Init+0x1f8>)
        temp &= ~(iocurrent);
 8001e68:	9e01      	ldr	r6, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e6a:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 8001e6c:	43f6      	mvns	r6, r6
        temp = EXTI->RTSR;
 8001e6e:	68ad      	ldr	r5, [r5, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e70:	423c      	tst	r4, r7
 8001e72:	d17f      	bne.n	8001f74 <HAL_GPIO_Init+0x1b8>
        temp &= ~(iocurrent);
 8001e74:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001e76:	4f4f      	ldr	r7, [pc, #316]	; (8001fb4 <HAL_GPIO_Init+0x1f8>)
 8001e78:	60bd      	str	r5, [r7, #8]

        temp = EXTI->FTSR;
 8001e7a:	68fd      	ldr	r5, [r7, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e7c:	02a7      	lsls	r7, r4, #10
 8001e7e:	d476      	bmi.n	8001f6e <HAL_GPIO_Init+0x1b2>
        temp &= ~(iocurrent);
 8001e80:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8001e82:	4f4c      	ldr	r7, [pc, #304]	; (8001fb4 <HAL_GPIO_Init+0x1f8>)
 8001e84:	60fd      	str	r5, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001e86:	687d      	ldr	r5, [r7, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e88:	03a7      	lsls	r7, r4, #14
 8001e8a:	d46d      	bmi.n	8001f68 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8001e8c:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001e8e:	4f49      	ldr	r7, [pc, #292]	; (8001fb4 <HAL_GPIO_Init+0x1f8>)
 8001e90:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
 8001e92:	683d      	ldr	r5, [r7, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e94:	03e4      	lsls	r4, r4, #15
 8001e96:	d463      	bmi.n	8001f60 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8001e98:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001e9a:	4c46      	ldr	r4, [pc, #280]	; (8001fb4 <HAL_GPIO_Init+0x1f8>)
 8001e9c:	6025      	str	r5, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e9e:	000c      	movs	r4, r1
      }
    }

    position++;
 8001ea0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea2:	40dc      	lsrs	r4, r3
 8001ea4:	3202      	adds	r2, #2
 8001ea6:	2c00      	cmp	r4, #0
 8001ea8:	d067      	beq.n	8001f7a <HAL_GPIO_Init+0x1be>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001eaa:	2601      	movs	r6, #1
 8001eac:	000c      	movs	r4, r1
 8001eae:	409e      	lsls	r6, r3
 8001eb0:	4034      	ands	r4, r6
 8001eb2:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8001eb4:	4231      	tst	r1, r6
 8001eb6:	d0f2      	beq.n	8001e9e <HAL_GPIO_Init+0xe2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001eb8:	4654      	mov	r4, sl
 8001eba:	2503      	movs	r5, #3
 8001ebc:	6864      	ldr	r4, [r4, #4]
 8001ebe:	4025      	ands	r5, r4
 8001ec0:	46ac      	mov	ip, r5
 8001ec2:	3d01      	subs	r5, #1
 8001ec4:	2d01      	cmp	r5, #1
 8001ec6:	d88b      	bhi.n	8001de0 <HAL_GPIO_Init+0x24>
        temp = GPIOx->OSPEEDR;
 8001ec8:	6885      	ldr	r5, [r0, #8]
 8001eca:	46a9      	mov	r9, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ecc:	2503      	movs	r5, #3
 8001ece:	4095      	lsls	r5, r2
 8001ed0:	46a8      	mov	r8, r5
 8001ed2:	43ed      	mvns	r5, r5
 8001ed4:	464f      	mov	r7, r9
 8001ed6:	9502      	str	r5, [sp, #8]
 8001ed8:	4645      	mov	r5, r8
 8001eda:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001edc:	4655      	mov	r5, sl
 8001ede:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ee0:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ee2:	002f      	movs	r7, r5
 8001ee4:	4097      	lsls	r7, r2
 8001ee6:	46b8      	mov	r8, r7
 8001ee8:	464f      	mov	r7, r9
 8001eea:	4645      	mov	r5, r8
 8001eec:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 8001eee:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001ef0:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef2:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef4:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ef6:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	0926      	lsrs	r6, r4, #4
 8001efa:	402e      	ands	r6, r5
 8001efc:	409e      	lsls	r6, r3
 8001efe:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8001f00:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8001f02:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f04:	9d02      	ldr	r5, [sp, #8]
 8001f06:	402e      	ands	r6, r5
 8001f08:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f0a:	4656      	mov	r6, sl
 8001f0c:	68b6      	ldr	r6, [r6, #8]
 8001f0e:	4647      	mov	r7, r8
 8001f10:	4096      	lsls	r6, r2
 8001f12:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8001f14:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f16:	4667      	mov	r7, ip
 8001f18:	4666      	mov	r6, ip
 8001f1a:	4096      	lsls	r6, r2
 8001f1c:	2f02      	cmp	r7, #2
 8001f1e:	d000      	beq.n	8001f22 <HAL_GPIO_Init+0x166>
 8001f20:	e766      	b.n	8001df0 <HAL_GPIO_Init+0x34>
        temp = GPIOx->AFR[position >> 3u];
 8001f22:	08dd      	lsrs	r5, r3, #3
 8001f24:	00ad      	lsls	r5, r5, #2
 8001f26:	46ac      	mov	ip, r5
 8001f28:	4484      	add	ip, r0
 8001f2a:	4665      	mov	r5, ip
 8001f2c:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f2e:	2507      	movs	r5, #7
 8001f30:	401d      	ands	r5, r3
 8001f32:	00ad      	lsls	r5, r5, #2
 8001f34:	46a8      	mov	r8, r5
        temp = GPIOx->AFR[position >> 3u];
 8001f36:	9703      	str	r7, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f38:	250f      	movs	r5, #15
 8001f3a:	4647      	mov	r7, r8
 8001f3c:	40bd      	lsls	r5, r7
 8001f3e:	9f03      	ldr	r7, [sp, #12]
 8001f40:	43af      	bics	r7, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f42:	4655      	mov	r5, sl
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f44:	9703      	str	r7, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f46:	4647      	mov	r7, r8
 8001f48:	692d      	ldr	r5, [r5, #16]
 8001f4a:	40bd      	lsls	r5, r7
 8001f4c:	9f03      	ldr	r7, [sp, #12]
 8001f4e:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 8001f50:	4665      	mov	r5, ip
 8001f52:	622f      	str	r7, [r5, #32]
 8001f54:	e74c      	b.n	8001df0 <HAL_GPIO_Init+0x34>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f56:	2503      	movs	r5, #3
 8001f58:	4095      	lsls	r5, r2
 8001f5a:	43ed      	mvns	r5, r5
 8001f5c:	9502      	str	r5, [sp, #8]
 8001f5e:	e7d0      	b.n	8001f02 <HAL_GPIO_Init+0x146>
          temp |= iocurrent;
 8001f60:	9c01      	ldr	r4, [sp, #4]
 8001f62:	432c      	orrs	r4, r5
 8001f64:	0025      	movs	r5, r4
 8001f66:	e798      	b.n	8001e9a <HAL_GPIO_Init+0xde>
          temp |= iocurrent;
 8001f68:	9f01      	ldr	r7, [sp, #4]
 8001f6a:	433d      	orrs	r5, r7
 8001f6c:	e78f      	b.n	8001e8e <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8001f6e:	9f01      	ldr	r7, [sp, #4]
 8001f70:	433d      	orrs	r5, r7
 8001f72:	e786      	b.n	8001e82 <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8001f74:	9f01      	ldr	r7, [sp, #4]
 8001f76:	433d      	orrs	r5, r7
 8001f78:	e77d      	b.n	8001e76 <HAL_GPIO_Init+0xba>
  } 
}
 8001f7a:	b007      	add	sp, #28
 8001f7c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f7e:	46bb      	mov	fp, r7
 8001f80:	46b2      	mov	sl, r6
 8001f82:	46a9      	mov	r9, r5
 8001f84:	46a0      	mov	r8, r4
 8001f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f88:	4667      	mov	r7, ip
 8001f8a:	2601      	movs	r6, #1
 8001f8c:	40be      	lsls	r6, r7
 8001f8e:	464f      	mov	r7, r9
 8001f90:	4337      	orrs	r7, r6
 8001f92:	46b9      	mov	r9, r7
 8001f94:	e764      	b.n	8001e60 <HAL_GPIO_Init+0xa4>
 8001f96:	4667      	mov	r7, ip
 8001f98:	2602      	movs	r6, #2
 8001f9a:	40be      	lsls	r6, r7
 8001f9c:	464f      	mov	r7, r9
 8001f9e:	4337      	orrs	r7, r6
 8001fa0:	46b9      	mov	r9, r7
 8001fa2:	e75d      	b.n	8001e60 <HAL_GPIO_Init+0xa4>
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	48000400 	.word	0x48000400
 8001fb0:	48000800 	.word	0x48000800
 8001fb4:	40010400 	.word	0x40010400

08001fb8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fb8:	2a00      	cmp	r2, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fbc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fbe:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fc0:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001fc2:	e7fc      	b.n	8001fbe <HAL_GPIO_WritePin+0x6>

08001fc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fc6:	46ce      	mov	lr, r9
 8001fc8:	4647      	mov	r7, r8
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	0004      	movs	r4, r0
 8001fce:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd0:	2800      	cmp	r0, #0
 8001fd2:	d100      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x12>
 8001fd4:	e0ee      	b.n	80021b4 <HAL_RCC_OscConfig+0x1f0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd6:	6803      	ldr	r3, [r0, #0]
 8001fd8:	07da      	lsls	r2, r3, #31
 8001fda:	d535      	bpl.n	8002048 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fdc:	210c      	movs	r1, #12
 8001fde:	48c3      	ldr	r0, [pc, #780]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8001fe0:	6842      	ldr	r2, [r0, #4]
 8001fe2:	400a      	ands	r2, r1
 8001fe4:	2a04      	cmp	r2, #4
 8001fe6:	d100      	bne.n	8001fea <HAL_RCC_OscConfig+0x26>
 8001fe8:	e101      	b.n	80021ee <HAL_RCC_OscConfig+0x22a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fea:	6842      	ldr	r2, [r0, #4]
 8001fec:	4011      	ands	r1, r2
 8001fee:	2908      	cmp	r1, #8
 8001ff0:	d100      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x30>
 8001ff2:	e0f8      	b.n	80021e6 <HAL_RCC_OscConfig+0x222>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff4:	6863      	ldr	r3, [r4, #4]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d00f      	beq.n	800201a <HAL_RCC_OscConfig+0x56>
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d100      	bne.n	8002000 <HAL_RCC_OscConfig+0x3c>
 8001ffe:	e11e      	b.n	800223e <HAL_RCC_OscConfig+0x27a>
 8002000:	2b05      	cmp	r3, #5
 8002002:	d100      	bne.n	8002006 <HAL_RCC_OscConfig+0x42>
 8002004:	e1a7      	b.n	8002356 <HAL_RCC_OscConfig+0x392>
 8002006:	4bb9      	ldr	r3, [pc, #740]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002008:	49b9      	ldr	r1, [pc, #740]	; (80022f0 <HAL_RCC_OscConfig+0x32c>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	400a      	ands	r2, r1
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	49b8      	ldr	r1, [pc, #736]	; (80022f4 <HAL_RCC_OscConfig+0x330>)
 8002014:	400a      	ands	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	e005      	b.n	8002026 <HAL_RCC_OscConfig+0x62>
 800201a:	2380      	movs	r3, #128	; 0x80
 800201c:	4ab3      	ldr	r2, [pc, #716]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 800201e:	025b      	lsls	r3, r3, #9
 8002020:	6811      	ldr	r1, [r2, #0]
 8002022:	430b      	orrs	r3, r1
 8002024:	6013      	str	r3, [r2, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002026:	f7ff fa35 	bl	8001494 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202a:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800202c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	4faf      	ldr	r7, [pc, #700]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002030:	02b6      	lsls	r6, r6, #10
 8002032:	e005      	b.n	8002040 <HAL_RCC_OscConfig+0x7c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002034:	f7ff fa2e 	bl	8001494 <HAL_GetTick>
 8002038:	1b40      	subs	r0, r0, r5
 800203a:	2864      	cmp	r0, #100	; 0x64
 800203c:	d900      	bls.n	8002040 <HAL_RCC_OscConfig+0x7c>
 800203e:	e0fc      	b.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4233      	tst	r3, r6
 8002044:	d0f6      	beq.n	8002034 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	079a      	lsls	r2, r3, #30
 800204a:	d529      	bpl.n	80020a0 <HAL_RCC_OscConfig+0xdc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800204c:	220c      	movs	r2, #12
 800204e:	49a7      	ldr	r1, [pc, #668]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002050:	6848      	ldr	r0, [r1, #4]
 8002052:	4202      	tst	r2, r0
 8002054:	d100      	bne.n	8002058 <HAL_RCC_OscConfig+0x94>
 8002056:	e0a6      	b.n	80021a6 <HAL_RCC_OscConfig+0x1e2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002058:	6848      	ldr	r0, [r1, #4]
 800205a:	4002      	ands	r2, r0
 800205c:	2a08      	cmp	r2, #8
 800205e:	d100      	bne.n	8002062 <HAL_RCC_OscConfig+0x9e>
 8002060:	e09d      	b.n	800219e <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002062:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002064:	4da1      	ldr	r5, [pc, #644]	; (80022ec <HAL_RCC_OscConfig+0x328>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002066:	2b00      	cmp	r3, #0
 8002068:	d100      	bne.n	800206c <HAL_RCC_OscConfig+0xa8>
 800206a:	e11f      	b.n	80022ac <HAL_RCC_OscConfig+0x2e8>
        __HAL_RCC_HSI_ENABLE();
 800206c:	2201      	movs	r2, #1
 800206e:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002070:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8002072:	4313      	orrs	r3, r2
 8002074:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002076:	f7ff fa0d 	bl	8001494 <HAL_GetTick>
 800207a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207c:	e005      	b.n	800208a <HAL_RCC_OscConfig+0xc6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207e:	f7ff fa09 	bl	8001494 <HAL_GetTick>
 8002082:	1b80      	subs	r0, r0, r6
 8002084:	2802      	cmp	r0, #2
 8002086:	d900      	bls.n	800208a <HAL_RCC_OscConfig+0xc6>
 8002088:	e0d7      	b.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208a:	682b      	ldr	r3, [r5, #0]
 800208c:	421f      	tst	r7, r3
 800208e:	d0f6      	beq.n	800207e <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002090:	21f8      	movs	r1, #248	; 0xf8
 8002092:	682a      	ldr	r2, [r5, #0]
 8002094:	6923      	ldr	r3, [r4, #16]
 8002096:	438a      	bics	r2, r1
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	4313      	orrs	r3, r2
 800209c:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800209e:	6823      	ldr	r3, [r4, #0]
 80020a0:	071a      	lsls	r2, r3, #28
 80020a2:	d42d      	bmi.n	8002100 <HAL_RCC_OscConfig+0x13c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a4:	075a      	lsls	r2, r3, #29
 80020a6:	d544      	bpl.n	8002132 <HAL_RCC_OscConfig+0x16e>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a8:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ac:	4b8f      	ldr	r3, [pc, #572]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 80020ae:	0552      	lsls	r2, r2, #21
 80020b0:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 80020b2:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020b4:	4211      	tst	r1, r2
 80020b6:	d108      	bne.n	80020ca <HAL_RCC_OscConfig+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b8:	69d9      	ldr	r1, [r3, #28]
 80020ba:	4311      	orrs	r1, r2
 80020bc:	61d9      	str	r1, [r3, #28]
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	4013      	ands	r3, r2
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020c6:	2301      	movs	r3, #1
 80020c8:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ca:	2780      	movs	r7, #128	; 0x80
 80020cc:	4e8a      	ldr	r6, [pc, #552]	; (80022f8 <HAL_RCC_OscConfig+0x334>)
 80020ce:	007f      	lsls	r7, r7, #1
 80020d0:	6833      	ldr	r3, [r6, #0]
 80020d2:	423b      	tst	r3, r7
 80020d4:	d100      	bne.n	80020d8 <HAL_RCC_OscConfig+0x114>
 80020d6:	e094      	b.n	8002202 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d8:	68a3      	ldr	r3, [r4, #8]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d100      	bne.n	80020e0 <HAL_RCC_OscConfig+0x11c>
 80020de:	e0f8      	b.n	80022d2 <HAL_RCC_OscConfig+0x30e>
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d100      	bne.n	80020e6 <HAL_RCC_OscConfig+0x122>
 80020e4:	e0c4      	b.n	8002270 <HAL_RCC_OscConfig+0x2ac>
 80020e6:	2b05      	cmp	r3, #5
 80020e8:	d100      	bne.n	80020ec <HAL_RCC_OscConfig+0x128>
 80020ea:	e140      	b.n	800236e <HAL_RCC_OscConfig+0x3aa>
 80020ec:	2101      	movs	r1, #1
 80020ee:	4b7f      	ldr	r3, [pc, #508]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 80020f0:	6a1a      	ldr	r2, [r3, #32]
 80020f2:	438a      	bics	r2, r1
 80020f4:	621a      	str	r2, [r3, #32]
 80020f6:	6a1a      	ldr	r2, [r3, #32]
 80020f8:	3103      	adds	r1, #3
 80020fa:	438a      	bics	r2, r1
 80020fc:	621a      	str	r2, [r3, #32]
 80020fe:	e0ec      	b.n	80022da <HAL_RCC_OscConfig+0x316>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002100:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8002102:	4d7a      	ldr	r5, [pc, #488]	; (80022ec <HAL_RCC_OscConfig+0x328>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002104:	2b00      	cmp	r3, #0
 8002106:	d05b      	beq.n	80021c0 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8002108:	2201      	movs	r2, #1
 800210a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800210e:	4313      	orrs	r3, r2
 8002110:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002112:	f7ff f9bf 	bl	8001494 <HAL_GetTick>
 8002116:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002118:	e005      	b.n	8002126 <HAL_RCC_OscConfig+0x162>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800211a:	f7ff f9bb 	bl	8001494 <HAL_GetTick>
 800211e:	1b80      	subs	r0, r0, r6
 8002120:	2802      	cmp	r0, #2
 8002122:	d900      	bls.n	8002126 <HAL_RCC_OscConfig+0x162>
 8002124:	e089      	b.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002126:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002128:	421f      	tst	r7, r3
 800212a:	d0f6      	beq.n	800211a <HAL_RCC_OscConfig+0x156>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800212c:	6823      	ldr	r3, [r4, #0]
 800212e:	075a      	lsls	r2, r3, #29
 8002130:	d4ba      	bmi.n	80020a8 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002132:	06db      	lsls	r3, r3, #27
 8002134:	d512      	bpl.n	800215c <HAL_RCC_OscConfig+0x198>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002136:	6963      	ldr	r3, [r4, #20]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d100      	bne.n	800213e <HAL_RCC_OscConfig+0x17a>
 800213c:	e13d      	b.n	80023ba <HAL_RCC_OscConfig+0x3f6>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800213e:	3305      	adds	r3, #5
 8002140:	d000      	beq.n	8002144 <HAL_RCC_OscConfig+0x180>
 8002142:	e0e9      	b.n	8002318 <HAL_RCC_OscConfig+0x354>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002144:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002146:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8002148:	4a68      	ldr	r2, [pc, #416]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 800214a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800214c:	438b      	bics	r3, r1
 800214e:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002150:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002152:	69a3      	ldr	r3, [r4, #24]
 8002154:	4381      	bics	r1, r0
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	430b      	orrs	r3, r1
 800215a:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215c:	6a23      	ldr	r3, [r4, #32]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d01b      	beq.n	800219a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002162:	220c      	movs	r2, #12
 8002164:	4d61      	ldr	r5, [pc, #388]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002166:	6869      	ldr	r1, [r5, #4]
 8002168:	400a      	ands	r2, r1
 800216a:	2a08      	cmp	r2, #8
 800216c:	d100      	bne.n	8002170 <HAL_RCC_OscConfig+0x1ac>
 800216e:	e108      	b.n	8002382 <HAL_RCC_OscConfig+0x3be>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002170:	2b02      	cmp	r3, #2
 8002172:	d100      	bne.n	8002176 <HAL_RCC_OscConfig+0x1b2>
 8002174:	e13f      	b.n	80023f6 <HAL_RCC_OscConfig+0x432>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002176:	682b      	ldr	r3, [r5, #0]
 8002178:	4a60      	ldr	r2, [pc, #384]	; (80022fc <HAL_RCC_OscConfig+0x338>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800217a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800217c:	4013      	ands	r3, r2
 800217e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002180:	f7ff f988 	bl	8001494 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002184:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8002186:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002188:	e004      	b.n	8002194 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800218a:	f7ff f983 	bl	8001494 <HAL_GetTick>
 800218e:	1b00      	subs	r0, r0, r4
 8002190:	2802      	cmp	r0, #2
 8002192:	d852      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002194:	682b      	ldr	r3, [r5, #0]
 8002196:	4233      	tst	r3, r6
 8002198:	d1f7      	bne.n	800218a <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }

  return HAL_OK;
 800219a:	2000      	movs	r0, #0
 800219c:	e00b      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800219e:	684a      	ldr	r2, [r1, #4]
 80021a0:	03d2      	lsls	r2, r2, #15
 80021a2:	d500      	bpl.n	80021a6 <HAL_RCC_OscConfig+0x1e2>
 80021a4:	e75d      	b.n	8002062 <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021a6:	4a51      	ldr	r2, [pc, #324]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	0792      	lsls	r2, r2, #30
 80021ac:	d539      	bpl.n	8002222 <HAL_RCC_OscConfig+0x25e>
 80021ae:	68e2      	ldr	r2, [r4, #12]
 80021b0:	2a01      	cmp	r2, #1
 80021b2:	d036      	beq.n	8002222 <HAL_RCC_OscConfig+0x25e>
        return HAL_ERROR;
 80021b4:	2001      	movs	r0, #1
}
 80021b6:	b003      	add	sp, #12
 80021b8:	bcc0      	pop	{r6, r7}
 80021ba:	46b9      	mov	r9, r7
 80021bc:	46b0      	mov	r8, r6
 80021be:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 80021c0:	2201      	movs	r2, #1
 80021c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c4:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80021c6:	4393      	bics	r3, r2
 80021c8:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80021ca:	f7ff f963 	bl	8001494 <HAL_GetTick>
 80021ce:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d0:	e004      	b.n	80021dc <HAL_RCC_OscConfig+0x218>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021d2:	f7ff f95f 	bl	8001494 <HAL_GetTick>
 80021d6:	1b80      	subs	r0, r0, r6
 80021d8:	2802      	cmp	r0, #2
 80021da:	d82e      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80021de:	421f      	tst	r7, r3
 80021e0:	d1f7      	bne.n	80021d2 <HAL_RCC_OscConfig+0x20e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021e2:	6823      	ldr	r3, [r4, #0]
 80021e4:	e7a3      	b.n	800212e <HAL_RCC_OscConfig+0x16a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021e6:	6842      	ldr	r2, [r0, #4]
 80021e8:	03d2      	lsls	r2, r2, #15
 80021ea:	d400      	bmi.n	80021ee <HAL_RCC_OscConfig+0x22a>
 80021ec:	e702      	b.n	8001ff4 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ee:	4a3f      	ldr	r2, [pc, #252]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	0392      	lsls	r2, r2, #14
 80021f4:	d400      	bmi.n	80021f8 <HAL_RCC_OscConfig+0x234>
 80021f6:	e727      	b.n	8002048 <HAL_RCC_OscConfig+0x84>
 80021f8:	6862      	ldr	r2, [r4, #4]
 80021fa:	2a00      	cmp	r2, #0
 80021fc:	d000      	beq.n	8002200 <HAL_RCC_OscConfig+0x23c>
 80021fe:	e723      	b.n	8002048 <HAL_RCC_OscConfig+0x84>
 8002200:	e7d8      	b.n	80021b4 <HAL_RCC_OscConfig+0x1f0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002202:	6833      	ldr	r3, [r6, #0]
 8002204:	433b      	orrs	r3, r7
 8002206:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002208:	f7ff f944 	bl	8001494 <HAL_GetTick>
 800220c:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220e:	e004      	b.n	800221a <HAL_RCC_OscConfig+0x256>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002210:	f7ff f940 	bl	8001494 <HAL_GetTick>
 8002214:	1b40      	subs	r0, r0, r5
 8002216:	2864      	cmp	r0, #100	; 0x64
 8002218:	d80f      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221a:	6833      	ldr	r3, [r6, #0]
 800221c:	423b      	tst	r3, r7
 800221e:	d0f7      	beq.n	8002210 <HAL_RCC_OscConfig+0x24c>
 8002220:	e75a      	b.n	80020d8 <HAL_RCC_OscConfig+0x114>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	25f8      	movs	r5, #248	; 0xf8
 8002224:	4831      	ldr	r0, [pc, #196]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002226:	6922      	ldr	r2, [r4, #16]
 8002228:	6801      	ldr	r1, [r0, #0]
 800222a:	00d2      	lsls	r2, r2, #3
 800222c:	43a9      	bics	r1, r5
 800222e:	430a      	orrs	r2, r1
 8002230:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002232:	071a      	lsls	r2, r3, #28
 8002234:	d400      	bmi.n	8002238 <HAL_RCC_OscConfig+0x274>
 8002236:	e735      	b.n	80020a4 <HAL_RCC_OscConfig+0xe0>
 8002238:	e762      	b.n	8002100 <HAL_RCC_OscConfig+0x13c>
            return HAL_TIMEOUT;
 800223a:	2003      	movs	r0, #3
 800223c:	e7bb      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800223e:	4d2b      	ldr	r5, [pc, #172]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 8002240:	4a2b      	ldr	r2, [pc, #172]	; (80022f0 <HAL_RCC_OscConfig+0x32c>)
 8002242:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002244:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002246:	4013      	ands	r3, r2
 8002248:	602b      	str	r3, [r5, #0]
 800224a:	682b      	ldr	r3, [r5, #0]
 800224c:	4a29      	ldr	r2, [pc, #164]	; (80022f4 <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224e:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002250:	4013      	ands	r3, r2
 8002252:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002254:	f7ff f91e 	bl	8001494 <HAL_GetTick>
 8002258:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225a:	e004      	b.n	8002266 <HAL_RCC_OscConfig+0x2a2>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800225c:	f7ff f91a 	bl	8001494 <HAL_GetTick>
 8002260:	1b80      	subs	r0, r0, r6
 8002262:	2864      	cmp	r0, #100	; 0x64
 8002264:	d8e9      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	682b      	ldr	r3, [r5, #0]
 8002268:	423b      	tst	r3, r7
 800226a:	d1f7      	bne.n	800225c <HAL_RCC_OscConfig+0x298>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	e6eb      	b.n	8002048 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002270:	2201      	movs	r2, #1
 8002272:	4e1e      	ldr	r6, [pc, #120]	; (80022ec <HAL_RCC_OscConfig+0x328>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002274:	4d22      	ldr	r5, [pc, #136]	; (8002300 <HAL_RCC_OscConfig+0x33c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002276:	6a33      	ldr	r3, [r6, #32]
 8002278:	4393      	bics	r3, r2
 800227a:	6233      	str	r3, [r6, #32]
 800227c:	6a33      	ldr	r3, [r6, #32]
 800227e:	3203      	adds	r2, #3
 8002280:	4393      	bics	r3, r2
 8002282:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8002284:	f7ff f906 	bl	8001494 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002288:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 800228a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800228c:	4698      	mov	r8, r3
 800228e:	e004      	b.n	800229a <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002290:	f7ff f900 	bl	8001494 <HAL_GetTick>
 8002294:	1bc0      	subs	r0, r0, r7
 8002296:	42a8      	cmp	r0, r5
 8002298:	d8cf      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800229a:	4642      	mov	r2, r8
 800229c:	6a33      	ldr	r3, [r6, #32]
 800229e:	421a      	tst	r2, r3
 80022a0:	d1f6      	bne.n	8002290 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 80022a2:	464b      	mov	r3, r9
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d04f      	beq.n	8002348 <HAL_RCC_OscConfig+0x384>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80022a8:	6823      	ldr	r3, [r4, #0]
 80022aa:	e742      	b.n	8002132 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_DISABLE();
 80022ac:	2201      	movs	r2, #1
 80022ae:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b0:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80022b2:	4393      	bics	r3, r2
 80022b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80022b6:	f7ff f8ed 	bl	8001494 <HAL_GetTick>
 80022ba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022bc:	e004      	b.n	80022c8 <HAL_RCC_OscConfig+0x304>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022be:	f7ff f8e9 	bl	8001494 <HAL_GetTick>
 80022c2:	1b80      	subs	r0, r0, r6
 80022c4:	2802      	cmp	r0, #2
 80022c6:	d8b8      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c8:	682b      	ldr	r3, [r5, #0]
 80022ca:	421f      	tst	r7, r3
 80022cc:	d1f7      	bne.n	80022be <HAL_RCC_OscConfig+0x2fa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	e6e6      	b.n	80020a0 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d2:	4906      	ldr	r1, [pc, #24]	; (80022ec <HAL_RCC_OscConfig+0x328>)
 80022d4:	6a0a      	ldr	r2, [r1, #32]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 80022da:	f7ff f8db 	bl	8001494 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022de:	4b03      	ldr	r3, [pc, #12]	; (80022ec <HAL_RCC_OscConfig+0x328>)
      tickstart = HAL_GetTick();
 80022e0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e2:	4698      	mov	r8, r3
 80022e4:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022e6:	4d06      	ldr	r5, [pc, #24]	; (8002300 <HAL_RCC_OscConfig+0x33c>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e8:	e011      	b.n	800230e <HAL_RCC_OscConfig+0x34a>
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	40021000 	.word	0x40021000
 80022f0:	fffeffff 	.word	0xfffeffff
 80022f4:	fffbffff 	.word	0xfffbffff
 80022f8:	40007000 	.word	0x40007000
 80022fc:	feffffff 	.word	0xfeffffff
 8002300:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002304:	f7ff f8c6 	bl	8001494 <HAL_GetTick>
 8002308:	1b80      	subs	r0, r0, r6
 800230a:	42a8      	cmp	r0, r5
 800230c:	d895      	bhi.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230e:	4643      	mov	r3, r8
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	421f      	tst	r7, r3
 8002314:	d0f6      	beq.n	8002304 <HAL_RCC_OscConfig+0x340>
 8002316:	e7c4      	b.n	80022a2 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002318:	2204      	movs	r2, #4
 800231a:	4d53      	ldr	r5, [pc, #332]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800231c:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800231e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002320:	4313      	orrs	r3, r2
 8002322:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002324:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002326:	3a03      	subs	r2, #3
 8002328:	4393      	bics	r3, r2
 800232a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800232c:	f7ff f8b2 	bl	8001494 <HAL_GetTick>
 8002330:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002332:	e005      	b.n	8002340 <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002334:	f7ff f8ae 	bl	8001494 <HAL_GetTick>
 8002338:	1b80      	subs	r0, r0, r6
 800233a:	2802      	cmp	r0, #2
 800233c:	d900      	bls.n	8002340 <HAL_RCC_OscConfig+0x37c>
 800233e:	e77c      	b.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002340:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8002342:	421f      	tst	r7, r3
 8002344:	d1f6      	bne.n	8002334 <HAL_RCC_OscConfig+0x370>
 8002346:	e709      	b.n	800215c <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002348:	4a47      	ldr	r2, [pc, #284]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
 800234a:	4948      	ldr	r1, [pc, #288]	; (800246c <HAL_RCC_OscConfig+0x4a8>)
 800234c:	69d3      	ldr	r3, [r2, #28]
 800234e:	400b      	ands	r3, r1
 8002350:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	e6ed      	b.n	8002132 <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002356:	2280      	movs	r2, #128	; 0x80
 8002358:	4b43      	ldr	r3, [pc, #268]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
 800235a:	02d2      	lsls	r2, r2, #11
 800235c:	6819      	ldr	r1, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	2280      	movs	r2, #128	; 0x80
 8002364:	6819      	ldr	r1, [r3, #0]
 8002366:	0252      	lsls	r2, r2, #9
 8002368:	430a      	orrs	r2, r1
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e65b      	b.n	8002026 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800236e:	2104      	movs	r1, #4
 8002370:	4b3d      	ldr	r3, [pc, #244]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
 8002372:	6a1a      	ldr	r2, [r3, #32]
 8002374:	430a      	orrs	r2, r1
 8002376:	621a      	str	r2, [r3, #32]
 8002378:	6a1a      	ldr	r2, [r3, #32]
 800237a:	3903      	subs	r1, #3
 800237c:	430a      	orrs	r2, r1
 800237e:	621a      	str	r2, [r3, #32]
 8002380:	e7ab      	b.n	80022da <HAL_RCC_OscConfig+0x316>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002382:	2b01      	cmp	r3, #1
 8002384:	d100      	bne.n	8002388 <HAL_RCC_OscConfig+0x3c4>
 8002386:	e715      	b.n	80021b4 <HAL_RCC_OscConfig+0x1f0>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002388:	2380      	movs	r3, #128	; 0x80
        pll_config  = RCC->CFGR;
 800238a:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800238c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800238e:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 8002390:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 8002392:	6aed      	ldr	r5, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002394:	4013      	ands	r3, r2
 8002396:	428b      	cmp	r3, r1
 8002398:	d000      	beq.n	800239c <HAL_RCC_OscConfig+0x3d8>
 800239a:	e70c      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800239c:	230f      	movs	r3, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800239e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80023a0:	402b      	ands	r3, r5
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a2:	428b      	cmp	r3, r1
 80023a4:	d000      	beq.n	80023a8 <HAL_RCC_OscConfig+0x3e4>
 80023a6:	e706      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80023a8:	23f0      	movs	r3, #240	; 0xf0
 80023aa:	039b      	lsls	r3, r3, #14
 80023ac:	401a      	ands	r2, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80023ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023b0:	1ad2      	subs	r2, r2, r3
 80023b2:	1e53      	subs	r3, r2, #1
 80023b4:	419a      	sbcs	r2, r3
    return HAL_ERROR;
 80023b6:	b2d0      	uxtb	r0, r2
 80023b8:	e6fd      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSI14ADC_DISABLE();
 80023ba:	2104      	movs	r1, #4
 80023bc:	4d2a      	ldr	r5, [pc, #168]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023be:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80023c0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80023c2:	430a      	orrs	r2, r1
 80023c4:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80023c6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80023c8:	4313      	orrs	r3, r2
 80023ca:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80023cc:	f7ff f862 	bl	8001494 <HAL_GetTick>
 80023d0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023d2:	e005      	b.n	80023e0 <HAL_RCC_OscConfig+0x41c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80023d4:	f7ff f85e 	bl	8001494 <HAL_GetTick>
 80023d8:	1b80      	subs	r0, r0, r6
 80023da:	2802      	cmp	r0, #2
 80023dc:	d900      	bls.n	80023e0 <HAL_RCC_OscConfig+0x41c>
 80023de:	e72c      	b.n	800223a <HAL_RCC_OscConfig+0x276>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80023e0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80023e2:	421f      	tst	r7, r3
 80023e4:	d0f6      	beq.n	80023d4 <HAL_RCC_OscConfig+0x410>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80023e6:	21f8      	movs	r1, #248	; 0xf8
 80023e8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80023ea:	69a3      	ldr	r3, [r4, #24]
 80023ec:	438a      	bics	r2, r1
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	4313      	orrs	r3, r2
 80023f2:	636b      	str	r3, [r5, #52]	; 0x34
 80023f4:	e6b2      	b.n	800215c <HAL_RCC_OscConfig+0x198>
        __HAL_RCC_PLL_DISABLE();
 80023f6:	682b      	ldr	r3, [r5, #0]
 80023f8:	4a1d      	ldr	r2, [pc, #116]	; (8002470 <HAL_RCC_OscConfig+0x4ac>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023fa:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80023fc:	4013      	ands	r3, r2
 80023fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002400:	f7ff f848 	bl	8001494 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002404:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8002406:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002408:	e005      	b.n	8002416 <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800240a:	f7ff f843 	bl	8001494 <HAL_GetTick>
 800240e:	1b80      	subs	r0, r0, r6
 8002410:	2802      	cmp	r0, #2
 8002412:	d900      	bls.n	8002416 <HAL_RCC_OscConfig+0x452>
 8002414:	e711      	b.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002416:	682b      	ldr	r3, [r5, #0]
 8002418:	423b      	tst	r3, r7
 800241a:	d1f6      	bne.n	800240a <HAL_RCC_OscConfig+0x446>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800241c:	220f      	movs	r2, #15
 800241e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002420:	4e11      	ldr	r6, [pc, #68]	; (8002468 <HAL_RCC_OscConfig+0x4a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002422:	4393      	bics	r3, r2
 8002424:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002426:	4313      	orrs	r3, r2
 8002428:	62eb      	str	r3, [r5, #44]	; 0x2c
 800242a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800242c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800242e:	686a      	ldr	r2, [r5, #4]
 8002430:	430b      	orrs	r3, r1
 8002432:	4910      	ldr	r1, [pc, #64]	; (8002474 <HAL_RCC_OscConfig+0x4b0>)
 8002434:	400a      	ands	r2, r1
 8002436:	4313      	orrs	r3, r2
 8002438:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	682a      	ldr	r2, [r5, #0]
 800243e:	045b      	lsls	r3, r3, #17
 8002440:	4313      	orrs	r3, r2
 8002442:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002444:	f7ff f826 	bl	8001494 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002448:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800244a:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800244c:	04ad      	lsls	r5, r5, #18
 800244e:	e005      	b.n	800245c <HAL_RCC_OscConfig+0x498>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002450:	f7ff f820 	bl	8001494 <HAL_GetTick>
 8002454:	1b00      	subs	r0, r0, r4
 8002456:	2802      	cmp	r0, #2
 8002458:	d900      	bls.n	800245c <HAL_RCC_OscConfig+0x498>
 800245a:	e6ee      	b.n	800223a <HAL_RCC_OscConfig+0x276>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800245c:	6833      	ldr	r3, [r6, #0]
 800245e:	422b      	tst	r3, r5
 8002460:	d0f6      	beq.n	8002450 <HAL_RCC_OscConfig+0x48c>
  return HAL_OK;
 8002462:	2000      	movs	r0, #0
 8002464:	e6a7      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f2>
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	40021000 	.word	0x40021000
 800246c:	efffffff 	.word	0xefffffff
 8002470:	feffffff 	.word	0xfeffffff
 8002474:	ffc2ffff 	.word	0xffc2ffff

08002478 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002478:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 800247a:	4910      	ldr	r1, [pc, #64]	; (80024bc <HAL_RCC_GetSysClockFreq+0x44>)
{
 800247c:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800247e:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002480:	4013      	ands	r3, r2
 8002482:	2b08      	cmp	r3, #8
 8002484:	d001      	beq.n	800248a <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002486:	480e      	ldr	r0, [pc, #56]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002488:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800248a:	250f      	movs	r5, #15
 800248c:	480d      	ldr	r0, [pc, #52]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x4c>)
 800248e:	0c93      	lsrs	r3, r2, #18
 8002490:	402b      	ands	r3, r5
 8002492:	5cc4      	ldrb	r4, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002494:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002496:	03d2      	lsls	r2, r2, #15
 8002498:	d507      	bpl.n	80024aa <HAL_RCC_GetSysClockFreq+0x32>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800249a:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x50>)
 800249c:	400d      	ands	r5, r1
 800249e:	5d59      	ldrb	r1, [r3, r5]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024a0:	4807      	ldr	r0, [pc, #28]	; (80024c0 <HAL_RCC_GetSysClockFreq+0x48>)
 80024a2:	f7fd fe31 	bl	8000108 <__udivsi3>
 80024a6:	4360      	muls	r0, r4
 80024a8:	e7ee      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80024aa:	0162      	lsls	r2, r4, #5
 80024ac:	1b12      	subs	r2, r2, r4
 80024ae:	0193      	lsls	r3, r2, #6
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	191b      	adds	r3, r3, r4
 80024b6:	0218      	lsls	r0, r3, #8
 80024b8:	e7e6      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x10>
 80024ba:	46c0      	nop			; (mov r8, r8)
 80024bc:	40021000 	.word	0x40021000
 80024c0:	007a1200 	.word	0x007a1200
 80024c4:	080050bc 	.word	0x080050bc
 80024c8:	080050cc 	.word	0x080050cc

080024cc <HAL_RCC_ClockConfig>:
{
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	46ce      	mov	lr, r9
 80024d0:	4647      	mov	r7, r8
 80024d2:	0004      	movs	r4, r0
 80024d4:	000d      	movs	r5, r1
 80024d6:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 80024d8:	2800      	cmp	r0, #0
 80024da:	d00d      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024dc:	2301      	movs	r3, #1
 80024de:	493b      	ldr	r1, [pc, #236]	; (80025cc <HAL_RCC_ClockConfig+0x100>)
 80024e0:	680a      	ldr	r2, [r1, #0]
 80024e2:	401a      	ands	r2, r3
 80024e4:	42aa      	cmp	r2, r5
 80024e6:	d20c      	bcs.n	8002502 <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e8:	680a      	ldr	r2, [r1, #0]
 80024ea:	439a      	bics	r2, r3
 80024ec:	432a      	orrs	r2, r5
 80024ee:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f0:	680a      	ldr	r2, [r1, #0]
 80024f2:	4013      	ands	r3, r2
 80024f4:	42ab      	cmp	r3, r5
 80024f6:	d004      	beq.n	8002502 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 80024f8:	2001      	movs	r0, #1
}
 80024fa:	bcc0      	pop	{r6, r7}
 80024fc:	46b9      	mov	r9, r7
 80024fe:	46b0      	mov	r8, r6
 8002500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002502:	6823      	ldr	r3, [r4, #0]
 8002504:	079a      	lsls	r2, r3, #30
 8002506:	d50e      	bpl.n	8002526 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002508:	075a      	lsls	r2, r3, #29
 800250a:	d505      	bpl.n	8002518 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800250c:	22e0      	movs	r2, #224	; 0xe0
 800250e:	4930      	ldr	r1, [pc, #192]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
 8002510:	00d2      	lsls	r2, r2, #3
 8002512:	6848      	ldr	r0, [r1, #4]
 8002514:	4302      	orrs	r2, r0
 8002516:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002518:	20f0      	movs	r0, #240	; 0xf0
 800251a:	492d      	ldr	r1, [pc, #180]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
 800251c:	684a      	ldr	r2, [r1, #4]
 800251e:	4382      	bics	r2, r0
 8002520:	68a0      	ldr	r0, [r4, #8]
 8002522:	4302      	orrs	r2, r0
 8002524:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002526:	07db      	lsls	r3, r3, #31
 8002528:	d522      	bpl.n	8002570 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252a:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252c:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252e:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002530:	2a01      	cmp	r2, #1
 8002532:	d046      	beq.n	80025c2 <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002534:	2a02      	cmp	r2, #2
 8002536:	d041      	beq.n	80025bc <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002538:	079b      	lsls	r3, r3, #30
 800253a:	d5dd      	bpl.n	80024f8 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800253c:	2103      	movs	r1, #3
 800253e:	4e24      	ldr	r6, [pc, #144]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
 8002540:	6873      	ldr	r3, [r6, #4]
 8002542:	438b      	bics	r3, r1
 8002544:	4313      	orrs	r3, r2
 8002546:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002548:	f7fe ffa4 	bl	8001494 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800254c:	230c      	movs	r3, #12
 800254e:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002550:	4b20      	ldr	r3, [pc, #128]	; (80025d4 <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 8002552:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002554:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002556:	e004      	b.n	8002562 <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002558:	f7fe ff9c 	bl	8001494 <HAL_GetTick>
 800255c:	1bc0      	subs	r0, r0, r7
 800255e:	4548      	cmp	r0, r9
 8002560:	d832      	bhi.n	80025c8 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002562:	4643      	mov	r3, r8
 8002564:	6872      	ldr	r2, [r6, #4]
 8002566:	401a      	ands	r2, r3
 8002568:	6863      	ldr	r3, [r4, #4]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	429a      	cmp	r2, r3
 800256e:	d1f3      	bne.n	8002558 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002570:	2101      	movs	r1, #1
 8002572:	4a16      	ldr	r2, [pc, #88]	; (80025cc <HAL_RCC_ClockConfig+0x100>)
 8002574:	6813      	ldr	r3, [r2, #0]
 8002576:	400b      	ands	r3, r1
 8002578:	42ab      	cmp	r3, r5
 800257a:	d905      	bls.n	8002588 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257c:	6813      	ldr	r3, [r2, #0]
 800257e:	438b      	bics	r3, r1
 8002580:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	6813      	ldr	r3, [r2, #0]
 8002584:	4219      	tst	r1, r3
 8002586:	d1b7      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002588:	6823      	ldr	r3, [r4, #0]
 800258a:	075b      	lsls	r3, r3, #29
 800258c:	d506      	bpl.n	800259c <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800258e:	4a10      	ldr	r2, [pc, #64]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
 8002590:	4911      	ldr	r1, [pc, #68]	; (80025d8 <HAL_RCC_ClockConfig+0x10c>)
 8002592:	6853      	ldr	r3, [r2, #4]
 8002594:	400b      	ands	r3, r1
 8002596:	68e1      	ldr	r1, [r4, #12]
 8002598:	430b      	orrs	r3, r1
 800259a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800259c:	f7ff ff6c 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <HAL_RCC_ClockConfig+0x104>)
 80025a2:	4a0e      	ldr	r2, [pc, #56]	; (80025dc <HAL_RCC_ClockConfig+0x110>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	490e      	ldr	r1, [pc, #56]	; (80025e0 <HAL_RCC_ClockConfig+0x114>)
 80025a8:	061b      	lsls	r3, r3, #24
 80025aa:	0f1b      	lsrs	r3, r3, #28
 80025ac:	5cd3      	ldrb	r3, [r2, r3]
 80025ae:	40d8      	lsrs	r0, r3
 80025b0:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80025b2:	2003      	movs	r0, #3
 80025b4:	f7fe ff2c 	bl	8001410 <HAL_InitTick>
  return HAL_OK;
 80025b8:	2000      	movs	r0, #0
 80025ba:	e79e      	b.n	80024fa <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	d4bd      	bmi.n	800253c <HAL_RCC_ClockConfig+0x70>
 80025c0:	e79a      	b.n	80024f8 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c2:	039b      	lsls	r3, r3, #14
 80025c4:	d4ba      	bmi.n	800253c <HAL_RCC_ClockConfig+0x70>
 80025c6:	e797      	b.n	80024f8 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 80025c8:	2003      	movs	r0, #3
 80025ca:	e796      	b.n	80024fa <HAL_RCC_ClockConfig+0x2e>
 80025cc:	40022000 	.word	0x40022000
 80025d0:	40021000 	.word	0x40021000
 80025d4:	00001388 	.word	0x00001388
 80025d8:	fffff8ff 	.word	0xfffff8ff
 80025dc:	080050a4 	.word	0x080050a4
 80025e0:	20000008 	.word	0x20000008

080025e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80025e4:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80025e6:	4a05      	ldr	r2, [pc, #20]	; (80025fc <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4905      	ldr	r1, [pc, #20]	; (8002600 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80025ec:	055b      	lsls	r3, r3, #21
 80025ee:	0f5b      	lsrs	r3, r3, #29
 80025f0:	5ccb      	ldrb	r3, [r1, r3]
 80025f2:	6810      	ldr	r0, [r2, #0]
 80025f4:	40d8      	lsrs	r0, r3
}    
 80025f6:	4770      	bx	lr
 80025f8:	40021000 	.word	0x40021000
 80025fc:	20000008 	.word	0x20000008
 8002600:	080050b4 	.word	0x080050b4

08002604 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002606:	46ce      	mov	lr, r9
 8002608:	4647      	mov	r7, r8
 800260a:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800260c:	6803      	ldr	r3, [r0, #0]
{
 800260e:	0004      	movs	r4, r0
 8002610:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002612:	03da      	lsls	r2, r3, #15
 8002614:	d530      	bpl.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002616:	2280      	movs	r2, #128	; 0x80
 8002618:	4b43      	ldr	r3, [pc, #268]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800261a:	0552      	lsls	r2, r2, #21
 800261c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800261e:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002620:	4211      	tst	r1, r2
 8002622:	d041      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002624:	2680      	movs	r6, #128	; 0x80
 8002626:	4d41      	ldr	r5, [pc, #260]	; (800272c <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002628:	0076      	lsls	r6, r6, #1
 800262a:	682b      	ldr	r3, [r5, #0]
 800262c:	4233      	tst	r3, r6
 800262e:	d049      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002630:	4d3d      	ldr	r5, [pc, #244]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002632:	23c0      	movs	r3, #192	; 0xc0
 8002634:	6a2a      	ldr	r2, [r5, #32]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	0010      	movs	r0, r2
 800263a:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800263c:	421a      	tst	r2, r3
 800263e:	d063      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002640:	6861      	ldr	r1, [r4, #4]
 8002642:	400b      	ands	r3, r1
 8002644:	4283      	cmp	r3, r0
 8002646:	d00e      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002648:	2080      	movs	r0, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800264a:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800264c:	6a2e      	ldr	r6, [r5, #32]
 800264e:	0240      	lsls	r0, r0, #9
 8002650:	4330      	orrs	r0, r6
 8002652:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002654:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002656:	4a36      	ldr	r2, [pc, #216]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002658:	4e36      	ldr	r6, [pc, #216]	; (8002734 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800265a:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800265c:	4030      	ands	r0, r6
 800265e:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002660:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002662:	07db      	lsls	r3, r3, #31
 8002664:	d43f      	bmi.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002666:	4a30      	ldr	r2, [pc, #192]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002668:	4831      	ldr	r0, [pc, #196]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800266a:	6a13      	ldr	r3, [r2, #32]
 800266c:	4003      	ands	r3, r0
 800266e:	430b      	orrs	r3, r1
 8002670:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002672:	2f01      	cmp	r7, #1
 8002674:	d051      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	07da      	lsls	r2, r3, #31
 800267a:	d506      	bpl.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800267c:	2003      	movs	r0, #3
 800267e:	492a      	ldr	r1, [pc, #168]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002680:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002682:	4382      	bics	r2, r0
 8002684:	68a0      	ldr	r0, [r4, #8]
 8002686:	4302      	orrs	r2, r0
 8002688:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800268a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800268c:	069b      	lsls	r3, r3, #26
 800268e:	d506      	bpl.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002690:	2110      	movs	r1, #16
 8002692:	4a25      	ldr	r2, [pc, #148]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002694:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002696:	438b      	bics	r3, r1
 8002698:	68e1      	ldr	r1, [r4, #12]
 800269a:	430b      	orrs	r3, r1
 800269c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800269e:	b003      	add	sp, #12
 80026a0:	bcc0      	pop	{r6, r7}
 80026a2:	46b9      	mov	r9, r7
 80026a4:	46b0      	mov	r8, r6
 80026a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a8:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80026aa:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ac:	4d1f      	ldr	r5, [pc, #124]	; (800272c <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80026ae:	4311      	orrs	r1, r2
 80026b0:	61d9      	str	r1, [r3, #28]
 80026b2:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b4:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80026b6:	4013      	ands	r3, r2
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026bc:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80026be:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c0:	4233      	tst	r3, r6
 80026c2:	d1b5      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026c4:	682b      	ldr	r3, [r5, #0]
 80026c6:	4333      	orrs	r3, r6
 80026c8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80026ca:	f7fe fee3 	bl	8001494 <HAL_GetTick>
 80026ce:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d0:	682b      	ldr	r3, [r5, #0]
 80026d2:	4233      	tst	r3, r6
 80026d4:	d1ac      	bne.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d6:	f7fe fedd 	bl	8001494 <HAL_GetTick>
 80026da:	4643      	mov	r3, r8
 80026dc:	1ac0      	subs	r0, r0, r3
 80026de:	2864      	cmp	r0, #100	; 0x64
 80026e0:	d9f6      	bls.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 80026e2:	2003      	movs	r0, #3
 80026e4:	e7db      	b.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 80026e6:	f7fe fed5 	bl	8001494 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ea:	2302      	movs	r3, #2
 80026ec:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ee:	4b12      	ldr	r3, [pc, #72]	; (8002738 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 80026f0:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f2:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f4:	e004      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f6:	f7fe fecd 	bl	8001494 <HAL_GetTick>
 80026fa:	1b80      	subs	r0, r0, r6
 80026fc:	4548      	cmp	r0, r9
 80026fe:	d8f0      	bhi.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002700:	4642      	mov	r2, r8
 8002702:	6a2b      	ldr	r3, [r5, #32]
 8002704:	421a      	tst	r2, r3
 8002706:	d0f6      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002708:	4a07      	ldr	r2, [pc, #28]	; (8002728 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800270a:	4809      	ldr	r0, [pc, #36]	; (8002730 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800270c:	6a13      	ldr	r3, [r2, #32]
 800270e:	6861      	ldr	r1, [r4, #4]
 8002710:	4003      	ands	r3, r0
 8002712:	430b      	orrs	r3, r1
 8002714:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 8002716:	2f01      	cmp	r7, #1
 8002718:	d1ad      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 800271a:	69d3      	ldr	r3, [r2, #28]
 800271c:	4907      	ldr	r1, [pc, #28]	; (800273c <HAL_RCCEx_PeriphCLKConfig+0x138>)
 800271e:	400b      	ands	r3, r1
 8002720:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	e7a8      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	40021000 	.word	0x40021000
 800272c:	40007000 	.word	0x40007000
 8002730:	fffffcff 	.word	0xfffffcff
 8002734:	fffeffff 	.word	0xfffeffff
 8002738:	00001388 	.word	0x00001388
 800273c:	efffffff 	.word	0xefffffff

08002740 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002742:	46de      	mov	lr, fp
 8002744:	4657      	mov	r7, sl
 8002746:	464e      	mov	r6, r9
 8002748:	4645      	mov	r5, r8
 800274a:	b5e0      	push	{r5, r6, r7, lr}
 800274c:	b083      	sub	sp, #12
 800274e:	001e      	movs	r6, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002750:	466b      	mov	r3, sp
 8002752:	1cdf      	adds	r7, r3, #3
 8002754:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002756:	0015      	movs	r5, r2
 8002758:	4681      	mov	r9, r0
 800275a:	000c      	movs	r4, r1
  __IO uint8_t  tmpreg8 = 0;
 800275c:	703b      	strb	r3, [r7, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800275e:	f7fe fe99 	bl	8001494 <HAL_GetTick>
 8002762:	1976      	adds	r6, r6, r5
 8002764:	1a33      	subs	r3, r6, r0
 8002766:	4698      	mov	r8, r3
  tmp_tickstart = HAL_GetTick();
 8002768:	f7fe fe94 	bl	8001494 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800276c:	464b      	mov	r3, r9
 800276e:	681b      	ldr	r3, [r3, #0]
  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);

  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002770:	26c0      	movs	r6, #192	; 0xc0
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002772:	469a      	mov	sl, r3
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002774:	4b34      	ldr	r3, [pc, #208]	; (8002848 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x108>)
  tmp_tickstart = HAL_GetTick();
 8002776:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002778:	681b      	ldr	r3, [r3, #0]
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800277a:	00f6      	lsls	r6, r6, #3
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800277c:	009a      	lsls	r2, r3, #2
 800277e:	18d2      	adds	r2, r2, r3
 8002780:	00d3      	lsls	r3, r2, #3
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	4642      	mov	r2, r8
 8002786:	0d1b      	lsrs	r3, r3, #20
 8002788:	4353      	muls	r3, r2
  while ((hspi->Instance->SR & Fifo) != State)
 800278a:	4652      	mov	r2, sl
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800278c:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800278e:	e001      	b.n	8002794 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8002790:	1c6b      	adds	r3, r5, #1
 8002792:	d10b      	bne.n	80027ac <SPI_WaitFifoStateUntilTimeout.constprop.0+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 8002794:	6893      	ldr	r3, [r2, #8]
 8002796:	4223      	tst	r3, r4
 8002798:	d01d      	beq.n	80027d6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x96>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800279a:	42b4      	cmp	r4, r6
 800279c:	d1f8      	bne.n	8002790 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x50>
      tmpreg8 = *ptmpreg8;
 800279e:	4653      	mov	r3, sl
 80027a0:	7b1b      	ldrb	r3, [r3, #12]
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	703b      	strb	r3, [r7, #0]
      UNUSED(tmpreg8);
 80027a6:	783b      	ldrb	r3, [r7, #0]
    if (Timeout != HAL_MAX_DELAY)
 80027a8:	1c6b      	adds	r3, r5, #1
 80027aa:	d0f3      	beq.n	8002794 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027ac:	f7fe fe72 	bl	8001494 <HAL_GetTick>
 80027b0:	465b      	mov	r3, fp
 80027b2:	1ac0      	subs	r0, r0, r3
 80027b4:	4540      	cmp	r0, r8
 80027b6:	d216      	bcs.n	80027e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80027b8:	9b01      	ldr	r3, [sp, #4]
      {
        tmp_timeout = 0U;
 80027ba:	1e5a      	subs	r2, r3, #1
 80027bc:	4193      	sbcs	r3, r2
 80027be:	4642      	mov	r2, r8
 80027c0:	425b      	negs	r3, r3
 80027c2:	401a      	ands	r2, r3
      }
      count--;
 80027c4:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80027c6:	4690      	mov	r8, r2
      count--;
 80027c8:	3b01      	subs	r3, #1
 80027ca:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027cc:	464b      	mov	r3, r9
 80027ce:	681a      	ldr	r2, [r3, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80027d0:	6893      	ldr	r3, [r2, #8]
 80027d2:	4223      	tst	r3, r4
 80027d4:	d1e1      	bne.n	800279a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
    }
  }

  return HAL_OK;
 80027d6:	2000      	movs	r0, #0
}
 80027d8:	b003      	add	sp, #12
 80027da:	bcf0      	pop	{r4, r5, r6, r7}
 80027dc:	46bb      	mov	fp, r7
 80027de:	46b2      	mov	sl, r6
 80027e0:	46a9      	mov	r9, r5
 80027e2:	46a0      	mov	r8, r4
 80027e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027e6:	464b      	mov	r3, r9
 80027e8:	21e0      	movs	r1, #224	; 0xe0
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	438a      	bics	r2, r1
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027f0:	4649      	mov	r1, r9
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027f2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027f4:	2282      	movs	r2, #130	; 0x82
 80027f6:	6849      	ldr	r1, [r1, #4]
 80027f8:	0052      	lsls	r2, r2, #1
 80027fa:	4291      	cmp	r1, r2
 80027fc:	d015      	beq.n	800282a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027fe:	464a      	mov	r2, r9
 8002800:	2180      	movs	r1, #128	; 0x80
 8002802:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002804:	0189      	lsls	r1, r1, #6
 8002806:	428a      	cmp	r2, r1
 8002808:	d106      	bne.n	8002818 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd8>
          SPI_RESET_CRC(hspi);
 800280a:	6819      	ldr	r1, [r3, #0]
 800280c:	480f      	ldr	r0, [pc, #60]	; (800284c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x10c>)
 800280e:	4001      	ands	r1, r0
 8002810:	6019      	str	r1, [r3, #0]
 8002812:	6819      	ldr	r1, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002818:	235d      	movs	r3, #93	; 0x5d
 800281a:	2201      	movs	r2, #1
 800281c:	4649      	mov	r1, r9
 800281e:	54ca      	strb	r2, [r1, r3]
        __HAL_UNLOCK(hspi);
 8002820:	2200      	movs	r2, #0
 8002822:	3b01      	subs	r3, #1
        return HAL_TIMEOUT;
 8002824:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002826:	54ca      	strb	r2, [r1, r3]
        return HAL_TIMEOUT;
 8002828:	e7d6      	b.n	80027d8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800282a:	464a      	mov	r2, r9
 800282c:	2180      	movs	r1, #128	; 0x80
 800282e:	6892      	ldr	r2, [r2, #8]
 8002830:	0209      	lsls	r1, r1, #8
 8002832:	428a      	cmp	r2, r1
 8002834:	d003      	beq.n	800283e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xfe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002836:	2180      	movs	r1, #128	; 0x80
 8002838:	00c9      	lsls	r1, r1, #3
 800283a:	428a      	cmp	r2, r1
 800283c:	d1df      	bne.n	80027fe <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          __HAL_SPI_DISABLE(hspi);
 800283e:	2140      	movs	r1, #64	; 0x40
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	438a      	bics	r2, r1
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	e7da      	b.n	80027fe <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
 8002848:	20000008 	.word	0x20000008
 800284c:	ffffdfff 	.word	0xffffdfff

08002850 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002852:	46c6      	mov	lr, r8
 8002854:	b500      	push	{lr}
 8002856:	000c      	movs	r4, r1
 8002858:	0016      	movs	r6, r2
 800285a:	b082      	sub	sp, #8
 800285c:	0007      	movs	r7, r0
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800285e:	f7fe fe19 	bl	8001494 <HAL_GetTick>
 8002862:	1936      	adds	r6, r6, r4
 8002864:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 8002866:	f7fe fe15 	bl	8001494 <HAL_GetTick>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800286a:	2580      	movs	r5, #128	; 0x80
  tmp_tickstart = HAL_GetTick();
 800286c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800286e:	4b26      	ldr	r3, [pc, #152]	; (8002908 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	015b      	lsls	r3, r3, #5
 8002874:	0d1b      	lsrs	r3, r3, #20
 8002876:	4373      	muls	r3, r6
 8002878:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	e001      	b.n	8002882 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
    if (Timeout != HAL_MAX_DELAY)
 800287e:	1c63      	adds	r3, r4, #1
 8002880:	d107      	bne.n	8002892 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002882:	6893      	ldr	r3, [r2, #8]
 8002884:	421d      	tst	r5, r3
 8002886:	d1fa      	bne.n	800287e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  return HAL_OK;
 8002888:	2000      	movs	r0, #0
}
 800288a:	b002      	add	sp, #8
 800288c:	bc80      	pop	{r7}
 800288e:	46b8      	mov	r8, r7
 8002890:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002892:	f7fe fdff 	bl	8001494 <HAL_GetTick>
 8002896:	4643      	mov	r3, r8
 8002898:	1ac0      	subs	r0, r0, r3
 800289a:	42b0      	cmp	r0, r6
 800289c:	d208      	bcs.n	80028b0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x60>
      if (count == 0U)
 800289e:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80028a0:	1e5a      	subs	r2, r3, #1
 80028a2:	4193      	sbcs	r3, r2
 80028a4:	425b      	negs	r3, r3
 80028a6:	401e      	ands	r6, r3
      count--;
 80028a8:	9b01      	ldr	r3, [sp, #4]
 80028aa:	3b01      	subs	r3, #1
 80028ac:	9301      	str	r3, [sp, #4]
 80028ae:	e7e4      	b.n	800287a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028b0:	21e0      	movs	r1, #224	; 0xe0
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	438a      	bics	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ba:	2282      	movs	r2, #130	; 0x82
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	0052      	lsls	r2, r2, #1
 80028c0:	4291      	cmp	r1, r2
 80028c2:	d013      	beq.n	80028ec <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028c4:	2180      	movs	r1, #128	; 0x80
 80028c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028c8:	0189      	lsls	r1, r1, #6
 80028ca:	428a      	cmp	r2, r1
 80028cc:	d106      	bne.n	80028dc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
          SPI_RESET_CRC(hspi);
 80028ce:	6819      	ldr	r1, [r3, #0]
 80028d0:	480e      	ldr	r0, [pc, #56]	; (800290c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 80028d2:	4001      	ands	r1, r0
 80028d4:	6019      	str	r1, [r3, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80028dc:	235d      	movs	r3, #93	; 0x5d
 80028de:	2201      	movs	r2, #1
 80028e0:	54fa      	strb	r2, [r7, r3]
        __HAL_UNLOCK(hspi);
 80028e2:	2200      	movs	r2, #0
 80028e4:	3b01      	subs	r3, #1
        return HAL_TIMEOUT;
 80028e6:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80028e8:	54fa      	strb	r2, [r7, r3]
        return HAL_TIMEOUT;
 80028ea:	e7ce      	b.n	800288a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ec:	2180      	movs	r1, #128	; 0x80
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	0209      	lsls	r1, r1, #8
 80028f2:	428a      	cmp	r2, r1
 80028f4:	d003      	beq.n	80028fe <SPI_WaitFlagStateUntilTimeout.constprop.0+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028f6:	2180      	movs	r1, #128	; 0x80
 80028f8:	00c9      	lsls	r1, r1, #3
 80028fa:	428a      	cmp	r2, r1
 80028fc:	d1e2      	bne.n	80028c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x74>
          __HAL_SPI_DISABLE(hspi);
 80028fe:	2140      	movs	r1, #64	; 0x40
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	438a      	bics	r2, r1
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	e7dd      	b.n	80028c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x74>
 8002908:	20000008 	.word	0x20000008
 800290c:	ffffdfff 	.word	0xffffdfff

08002910 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002910:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002912:	0013      	movs	r3, r2
{
 8002914:	000d      	movs	r5, r1
 8002916:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002918:	000a      	movs	r2, r1
 800291a:	21c0      	movs	r1, #192	; 0xc0
 800291c:	0149      	lsls	r1, r1, #5
{
 800291e:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002920:	f7ff ff0e 	bl	8002740 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002924:	2800      	cmp	r0, #0
 8002926:	d10f      	bne.n	8002948 <SPI_EndRxTxTransaction+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002928:	0032      	movs	r2, r6
 800292a:	0029      	movs	r1, r5
 800292c:	0020      	movs	r0, r4
 800292e:	f7ff ff8f 	bl	8002850 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002932:	2800      	cmp	r0, #0
 8002934:	d108      	bne.n	8002948 <SPI_EndRxTxTransaction+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002936:	21c0      	movs	r1, #192	; 0xc0
 8002938:	0033      	movs	r3, r6
 800293a:	002a      	movs	r2, r5
 800293c:	0020      	movs	r0, r4
 800293e:	00c9      	lsls	r1, r1, #3
 8002940:	f7ff fefe 	bl	8002740 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002944:	2800      	cmp	r0, #0
 8002946:	d004      	beq.n	8002952 <SPI_EndRxTxTransaction+0x42>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002948:	2220      	movs	r2, #32
    return HAL_TIMEOUT;
 800294a:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800294c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800294e:	4313      	orrs	r3, r2
 8002950:	6623      	str	r3, [r4, #96]	; 0x60
  }

  return HAL_OK;
}
 8002952:	bd70      	pop	{r4, r5, r6, pc}

08002954 <HAL_SPI_Init>:
{
 8002954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002956:	46de      	mov	lr, fp
 8002958:	4657      	mov	r7, sl
 800295a:	464e      	mov	r6, r9
 800295c:	4645      	mov	r5, r8
 800295e:	0004      	movs	r4, r0
 8002960:	b5e0      	push	{r5, r6, r7, lr}
  if (hspi == NULL)
 8002962:	2800      	cmp	r0, #0
 8002964:	d100      	bne.n	8002968 <HAL_SPI_Init+0x14>
 8002966:	e094      	b.n	8002a92 <HAL_SPI_Init+0x13e>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002968:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800296a:	2d00      	cmp	r5, #0
 800296c:	d06b      	beq.n	8002a46 <HAL_SPI_Init+0xf2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800296e:	2300      	movs	r3, #0
 8002970:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002972:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002974:	2300      	movs	r3, #0
 8002976:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002978:	335d      	adds	r3, #93	; 0x5d
 800297a:	5ce3      	ldrb	r3, [r4, r3]
 800297c:	b2da      	uxtb	r2, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d06e      	beq.n	8002a60 <HAL_SPI_Init+0x10c>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002982:	235d      	movs	r3, #93	; 0x5d
 8002984:	2202      	movs	r2, #2
  __HAL_SPI_DISABLE(hspi);
 8002986:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002988:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 800298a:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800298c:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800298e:	6813      	ldr	r3, [r2, #0]
 8002990:	438b      	bics	r3, r1
 8002992:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002994:	23e0      	movs	r3, #224	; 0xe0
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	4298      	cmp	r0, r3
 800299a:	d968      	bls.n	8002a6e <HAL_SPI_Init+0x11a>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800299c:	23f0      	movs	r3, #240	; 0xf0
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	4298      	cmp	r0, r3
 80029a2:	d000      	beq.n	80029a6 <HAL_SPI_Init+0x52>
 80029a4:	e077      	b.n	8002a96 <HAL_SPI_Init+0x142>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029a6:	2380      	movs	r3, #128	; 0x80
 80029a8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80029aa:	019b      	lsls	r3, r3, #6
 80029ac:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029ae:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029b0:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029b2:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029b4:	2682      	movs	r6, #130	; 0x82
 80029b6:	2784      	movs	r7, #132	; 0x84
 80029b8:	6863      	ldr	r3, [r4, #4]
 80029ba:	0076      	lsls	r6, r6, #1
 80029bc:	4033      	ands	r3, r6
 80029be:	68a6      	ldr	r6, [r4, #8]
 80029c0:	023f      	lsls	r7, r7, #8
 80029c2:	403e      	ands	r6, r7
 80029c4:	2702      	movs	r7, #2
 80029c6:	4333      	orrs	r3, r6
 80029c8:	6926      	ldr	r6, [r4, #16]
 80029ca:	69a1      	ldr	r1, [r4, #24]
 80029cc:	403e      	ands	r6, r7
 80029ce:	4333      	orrs	r3, r6
 80029d0:	2601      	movs	r6, #1
 80029d2:	6967      	ldr	r7, [r4, #20]
 80029d4:	46b2      	mov	sl, r6
 80029d6:	4037      	ands	r7, r6
 80029d8:	433b      	orrs	r3, r7
 80029da:	2780      	movs	r7, #128	; 0x80
 80029dc:	00bf      	lsls	r7, r7, #2
 80029de:	400f      	ands	r7, r1
 80029e0:	433b      	orrs	r3, r7
 80029e2:	69e7      	ldr	r7, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80029e4:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029e6:	46b8      	mov	r8, r7
 80029e8:	2738      	movs	r7, #56	; 0x38
 80029ea:	46b9      	mov	r9, r7
 80029ec:	4647      	mov	r7, r8
 80029ee:	464e      	mov	r6, r9
 80029f0:	4037      	ands	r7, r6
 80029f2:	6a26      	ldr	r6, [r4, #32]
 80029f4:	433b      	orrs	r3, r7
 80029f6:	46b0      	mov	r8, r6
 80029f8:	2680      	movs	r6, #128	; 0x80
 80029fa:	4647      	mov	r7, r8
 80029fc:	4037      	ands	r7, r6
 80029fe:	4666      	mov	r6, ip
 8002a00:	433b      	orrs	r3, r7
 8002a02:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a04:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a06:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a0a:	4033      	ands	r3, r6
 8002a0c:	26f0      	movs	r6, #240	; 0xf0
 8002a0e:	0136      	lsls	r6, r6, #4
 8002a10:	4030      	ands	r0, r6
 8002a12:	4303      	orrs	r3, r0
 8002a14:	2004      	movs	r0, #4
 8002a16:	4001      	ands	r1, r0
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	2110      	movs	r1, #16
 8002a1c:	4029      	ands	r1, r5
 8002a1e:	430b      	orrs	r3, r1
 8002a20:	4659      	mov	r1, fp
 8002a22:	430b      	orrs	r3, r1
 8002a24:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a26:	69d3      	ldr	r3, [r2, #28]
 8002a28:	491c      	ldr	r1, [pc, #112]	; (8002a9c <HAL_SPI_Init+0x148>)
  return HAL_OK;
 8002a2a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a2c:	400b      	ands	r3, r1
 8002a2e:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a30:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002a32:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a34:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a36:	335d      	adds	r3, #93	; 0x5d
 8002a38:	54e2      	strb	r2, [r4, r3]
}
 8002a3a:	bcf0      	pop	{r4, r5, r6, r7}
 8002a3c:	46bb      	mov	fp, r7
 8002a3e:	46b2      	mov	sl, r6
 8002a40:	46a9      	mov	r9, r5
 8002a42:	46a0      	mov	r8, r4
 8002a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a46:	2382      	movs	r3, #130	; 0x82
 8002a48:	6842      	ldr	r2, [r0, #4]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d091      	beq.n	8002974 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a50:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a52:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a54:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a56:	335d      	adds	r3, #93	; 0x5d
 8002a58:	5ce3      	ldrb	r3, [r4, r3]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d190      	bne.n	8002982 <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8002a60:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002a62:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8002a64:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8002a66:	f7fe fac3 	bl	8000ff0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a6a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002a6c:	e789      	b.n	8002982 <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a6e:	4298      	cmp	r0, r3
 8002a70:	d006      	beq.n	8002a80 <HAL_SPI_Init+0x12c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	015b      	lsls	r3, r3, #5
 8002a76:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	469c      	mov	ip, r3
 8002a7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a7e:	e799      	b.n	80029b4 <HAL_SPI_Init+0x60>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a80:	2380      	movs	r3, #128	; 0x80
 8002a82:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002a84:	019b      	lsls	r3, r3, #6
 8002a86:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a8c:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a8e:	469b      	mov	fp, r3
 8002a90:	e790      	b.n	80029b4 <HAL_SPI_Init+0x60>
    return HAL_ERROR;
 8002a92:	2001      	movs	r0, #1
 8002a94:	e7d1      	b.n	8002a3a <HAL_SPI_Init+0xe6>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a96:	2300      	movs	r3, #0
 8002a98:	469b      	mov	fp, r3
 8002a9a:	e7ed      	b.n	8002a78 <HAL_SPI_Init+0x124>
 8002a9c:	fffff7ff 	.word	0xfffff7ff

08002aa0 <HAL_SPI_TransmitReceive>:
{
 8002aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aa2:	4647      	mov	r7, r8
 8002aa4:	46ce      	mov	lr, r9
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8002aaa:	235c      	movs	r3, #92	; 0x5c
{
 8002aac:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8002aae:	5cc2      	ldrb	r2, [r0, r3]
{
 8002ab0:	0004      	movs	r4, r0
 8002ab2:	4688      	mov	r8, r1
 8002ab4:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002ab6:	2a01      	cmp	r2, #1
 8002ab8:	d100      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x1c>
 8002aba:	e0a7      	b.n	8002c0c <HAL_SPI_TransmitReceive+0x16c>
 8002abc:	2201      	movs	r2, #1
 8002abe:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8002ac0:	f7fe fce8 	bl	8001494 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002ac4:	235d      	movs	r3, #93	; 0x5d
 8002ac6:	5ce3      	ldrb	r3, [r4, r3]
  tickstart = HAL_GetTick();
 8002ac8:	0006      	movs	r6, r0
  tmp_mode            = hspi->Init.Mode;
 8002aca:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 8002acc:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d010      	beq.n	8002af4 <HAL_SPI_TransmitReceive+0x54>
 8002ad2:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8002ad4:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d006      	beq.n	8002aea <HAL_SPI_TransmitReceive+0x4a>
  __HAL_UNLOCK(hspi);
 8002adc:	235c      	movs	r3, #92	; 0x5c
 8002ade:	2200      	movs	r2, #0
 8002ae0:	54e2      	strb	r2, [r4, r3]
}
 8002ae2:	bcc0      	pop	{r6, r7}
 8002ae4:	46b9      	mov	r9, r7
 8002ae6:	46b0      	mov	r8, r6
 8002ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002aea:	68a3      	ldr	r3, [r4, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1f5      	bne.n	8002adc <HAL_SPI_TransmitReceive+0x3c>
 8002af0:	2904      	cmp	r1, #4
 8002af2:	d1f3      	bne.n	8002adc <HAL_SPI_TransmitReceive+0x3c>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002af4:	4643      	mov	r3, r8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d100      	bne.n	8002afc <HAL_SPI_TransmitReceive+0x5c>
 8002afa:	e085      	b.n	8002c08 <HAL_SPI_TransmitReceive+0x168>
 8002afc:	464b      	mov	r3, r9
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d100      	bne.n	8002b04 <HAL_SPI_TransmitReceive+0x64>
 8002b02:	e081      	b.n	8002c08 <HAL_SPI_TransmitReceive+0x168>
 8002b04:	2f00      	cmp	r7, #0
 8002b06:	d100      	bne.n	8002b0a <HAL_SPI_TransmitReceive+0x6a>
 8002b08:	e07e      	b.n	8002c08 <HAL_SPI_TransmitReceive+0x168>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b0a:	235d      	movs	r3, #93	; 0x5d
 8002b0c:	5ce1      	ldrb	r1, [r4, r3]
 8002b0e:	2904      	cmp	r1, #4
 8002b10:	d001      	beq.n	8002b16 <HAL_SPI_TransmitReceive+0x76>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b12:	2105      	movs	r1, #5
 8002b14:	54e1      	strb	r1, [r4, r3]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b16:	4649      	mov	r1, r9
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b18:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b1a:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002b1c:	2146      	movs	r1, #70	; 0x46
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b1e:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8002b20:	5267      	strh	r7, [r4, r1]
  hspi->RxXferSize  = Size;
 8002b22:	3902      	subs	r1, #2
 8002b24:	5267      	strh	r7, [r4, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b26:	4641      	mov	r1, r8
  hspi->RxISR       = NULL;
 8002b28:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002b2a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b2c:	23e0      	movs	r3, #224	; 0xe0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b2e:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b30:	68e1      	ldr	r1, [r4, #12]
  hspi->TxXferCount = Size;
 8002b32:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002b34:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4299      	cmp	r1, r3
 8002b3a:	d969      	bls.n	8002c10 <HAL_SPI_TransmitReceive+0x170>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	4866      	ldr	r0, [pc, #408]	; (8002cd8 <HAL_SPI_TransmitReceive+0x238>)
 8002b40:	6859      	ldr	r1, [r3, #4]
 8002b42:	4001      	ands	r1, r0
 8002b44:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b46:	2140      	movs	r1, #64	; 0x40
 8002b48:	6818      	ldr	r0, [r3, #0]
 8002b4a:	4201      	tst	r1, r0
 8002b4c:	d102      	bne.n	8002b54 <HAL_SPI_TransmitReceive+0xb4>
    __HAL_SPI_ENABLE(hspi);
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	4301      	orrs	r1, r0
 8002b52:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b54:	2a00      	cmp	r2, #0
 8002b56:	d000      	beq.n	8002b5a <HAL_SPI_TransmitReceive+0xba>
 8002b58:	e0b6      	b.n	8002cc8 <HAL_SPI_TransmitReceive+0x228>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b5a:	4642      	mov	r2, r8
 8002b5c:	8812      	ldrh	r2, [r2, #0]
 8002b5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b60:	4643      	mov	r3, r8
 8002b62:	3302      	adds	r3, #2
 8002b64:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8002b66:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b72:	3301      	adds	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b74:	2746      	movs	r7, #70	; 0x46
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b76:	4698      	mov	r8, r3
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d102      	bne.n	8002b84 <HAL_SPI_TransmitReceive+0xe4>
 8002b7e:	5be3      	ldrh	r3, [r4, r7]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d034      	beq.n	8002bee <HAL_SPI_TransmitReceive+0x14e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b84:	4641      	mov	r1, r8
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	4211      	tst	r1, r2
 8002b8c:	d010      	beq.n	8002bb0 <HAL_SPI_TransmitReceive+0x110>
 8002b8e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002b90:	2a00      	cmp	r2, #0
 8002b92:	d00d      	beq.n	8002bb0 <HAL_SPI_TransmitReceive+0x110>
 8002b94:	464a      	mov	r2, r9
 8002b96:	2a01      	cmp	r2, #1
 8002b98:	d10a      	bne.n	8002bb0 <HAL_SPI_TransmitReceive+0x110>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002b9c:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b9e:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ba0:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ba2:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002ba4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002ba6:	3a01      	subs	r2, #1
 8002ba8:	b292      	uxth	r2, r2
 8002baa:	87e2      	strh	r2, [r4, #62]	; 0x3e
        txallowed = 0U;
 8002bac:	2200      	movs	r2, #0
 8002bae:	4691      	mov	r9, r2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	0008      	movs	r0, r1
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	4010      	ands	r0, r2
 8002bb8:	4211      	tst	r1, r2
 8002bba:	d00c      	beq.n	8002bd6 <HAL_SPI_TransmitReceive+0x136>
 8002bbc:	5be2      	ldrh	r2, [r4, r7]
 8002bbe:	2a00      	cmp	r2, #0
 8002bc0:	d009      	beq.n	8002bd6 <HAL_SPI_TransmitReceive+0x136>
        txallowed = 1U;
 8002bc2:	4681      	mov	r9, r0
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bca:	3302      	adds	r3, #2
 8002bcc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002bce:	5be3      	ldrh	r3, [r4, r7]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	53e3      	strh	r3, [r4, r7]
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002bd6:	f7fe fc5d 	bl	8001494 <HAL_GetTick>
 8002bda:	1b80      	subs	r0, r0, r6
 8002bdc:	42a8      	cmp	r0, r5
 8002bde:	d3cb      	bcc.n	8002b78 <HAL_SPI_TransmitReceive+0xd8>
 8002be0:	1c6b      	adds	r3, r5, #1
 8002be2:	d0c9      	beq.n	8002b78 <HAL_SPI_TransmitReceive+0xd8>
        hspi->State = HAL_SPI_STATE_READY;
 8002be4:	235d      	movs	r3, #93	; 0x5d
 8002be6:	2201      	movs	r2, #1
        errorcode = HAL_TIMEOUT;
 8002be8:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 8002bea:	54e2      	strb	r2, [r4, r3]
        goto error;
 8002bec:	e776      	b.n	8002adc <HAL_SPI_TransmitReceive+0x3c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bee:	0032      	movs	r2, r6
 8002bf0:	0029      	movs	r1, r5
 8002bf2:	0020      	movs	r0, r4
 8002bf4:	f7ff fe8c 	bl	8002910 <SPI_EndRxTxTransaction>
 8002bf8:	2800      	cmp	r0, #0
 8002bfa:	d002      	beq.n	8002c02 <HAL_SPI_TransmitReceive+0x162>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bfc:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8002bfe:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c00:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c02:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d05b      	beq.n	8002cc0 <HAL_SPI_TransmitReceive+0x220>
    errorcode = HAL_ERROR;
 8002c08:	2001      	movs	r0, #1
 8002c0a:	e767      	b.n	8002adc <HAL_SPI_TransmitReceive+0x3c>
  __HAL_LOCK(hspi);
 8002c0c:	2002      	movs	r0, #2
 8002c0e:	e768      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x42>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c10:	2180      	movs	r1, #128	; 0x80
 8002c12:	6823      	ldr	r3, [r4, #0]
 8002c14:	0149      	lsls	r1, r1, #5
 8002c16:	6858      	ldr	r0, [r3, #4]
 8002c18:	4301      	orrs	r1, r0
 8002c1a:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c1c:	2140      	movs	r1, #64	; 0x40
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	4201      	tst	r1, r0
 8002c22:	d102      	bne.n	8002c2a <HAL_SPI_TransmitReceive+0x18a>
    __HAL_SPI_ENABLE(hspi);
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	4301      	orrs	r1, r0
 8002c28:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c2a:	2a00      	cmp	r2, #0
 8002c2c:	d150      	bne.n	8002cd0 <HAL_SPI_TransmitReceive+0x230>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002c2e:	4642      	mov	r2, r8
 8002c30:	7812      	ldrb	r2, [r2, #0]
 8002c32:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c34:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c36:	3301      	adds	r3, #1
 8002c38:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8002c3a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002c42:	2301      	movs	r3, #1
 8002c44:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c46:	3301      	adds	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c48:	2746      	movs	r7, #70	; 0x46
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c4a:	4698      	mov	r8, r3
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c4c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d102      	bne.n	8002c58 <HAL_SPI_TransmitReceive+0x1b8>
 8002c52:	5be3      	ldrh	r3, [r4, r7]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0ca      	beq.n	8002bee <HAL_SPI_TransmitReceive+0x14e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c58:	4641      	mov	r1, r8
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	4211      	tst	r1, r2
 8002c60:	d012      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x1e8>
 8002c62:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002c64:	2a00      	cmp	r2, #0
 8002c66:	d00f      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x1e8>
 8002c68:	464a      	mov	r2, r9
 8002c6a:	2a01      	cmp	r2, #1
 8002c6c:	d10c      	bne.n	8002c88 <HAL_SPI_TransmitReceive+0x1e8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002c70:	7812      	ldrb	r2, [r2, #0]
 8002c72:	731a      	strb	r2, [r3, #12]
        txallowed = 0U;
 8002c74:	2200      	movs	r2, #0
 8002c76:	4691      	mov	r9, r2
        hspi->pTxBuffPtr++;
 8002c78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002c7e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c86:	6823      	ldr	r3, [r4, #0]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	0008      	movs	r0, r1
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	4010      	ands	r0, r2
 8002c90:	4211      	tst	r1, r2
 8002c92:	d00d      	beq.n	8002cb0 <HAL_SPI_TransmitReceive+0x210>
 8002c94:	5be2      	ldrh	r2, [r4, r7]
 8002c96:	2a00      	cmp	r2, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_SPI_TransmitReceive+0x210>
        txallowed = 1U;
 8002c9a:	4681      	mov	r9, r0
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002c9c:	7b1b      	ldrb	r3, [r3, #12]
 8002c9e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ca0:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 8002ca2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002ca8:	5be3      	ldrh	r3, [r4, r7]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	53e3      	strh	r3, [r4, r7]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002cb0:	f7fe fbf0 	bl	8001494 <HAL_GetTick>
 8002cb4:	1b80      	subs	r0, r0, r6
 8002cb6:	42a8      	cmp	r0, r5
 8002cb8:	d3c8      	bcc.n	8002c4c <HAL_SPI_TransmitReceive+0x1ac>
 8002cba:	1c6b      	adds	r3, r5, #1
 8002cbc:	d0c6      	beq.n	8002c4c <HAL_SPI_TransmitReceive+0x1ac>
 8002cbe:	e791      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x144>
    hspi->State = HAL_SPI_STATE_READY;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	335d      	adds	r3, #93	; 0x5d
 8002cc4:	54e2      	strb	r2, [r4, r3]
 8002cc6:	e709      	b.n	8002adc <HAL_SPI_TransmitReceive+0x3c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cc8:	2f01      	cmp	r7, #1
 8002cca:	d000      	beq.n	8002cce <HAL_SPI_TransmitReceive+0x22e>
 8002ccc:	e74f      	b.n	8002b6e <HAL_SPI_TransmitReceive+0xce>
 8002cce:	e744      	b.n	8002b5a <HAL_SPI_TransmitReceive+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cd0:	2f01      	cmp	r7, #1
 8002cd2:	d1b6      	bne.n	8002c42 <HAL_SPI_TransmitReceive+0x1a2>
 8002cd4:	e7ab      	b.n	8002c2e <HAL_SPI_TransmitReceive+0x18e>
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	ffffefff 	.word	0xffffefff

08002cdc <HAL_SPI_ErrorCallback>:
 8002cdc:	4770      	bx	lr
 8002cde:	46c0      	nop			; (mov r8, r8)

08002ce0 <HAL_SPI_IRQHandler>:
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002ce0:	2241      	movs	r2, #65	; 0x41
{
 8002ce2:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8002ce4:	6801      	ldr	r1, [r0, #0]
{
 8002ce6:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8002ce8:	6848      	ldr	r0, [r1, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002cea:	688b      	ldr	r3, [r1, #8]
{
 8002cec:	b085      	sub	sp, #20
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002cee:	401a      	ands	r2, r3
 8002cf0:	2a01      	cmp	r2, #1
 8002cf2:	d060      	beq.n	8002db6 <HAL_SPI_IRQHandler+0xd6>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002cf4:	079a      	lsls	r2, r3, #30
 8002cf6:	d501      	bpl.n	8002cfc <HAL_SPI_IRQHandler+0x1c>
 8002cf8:	0602      	lsls	r2, r0, #24
 8002cfa:	d462      	bmi.n	8002dc2 <HAL_SPI_IRQHandler+0xe2>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002cfc:	22b0      	movs	r2, #176	; 0xb0
 8002cfe:	0052      	lsls	r2, r2, #1
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d00:	4213      	tst	r3, r2
 8002d02:	d056      	beq.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002d04:	0682      	lsls	r2, r0, #26
 8002d06:	d554      	bpl.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002d08:	065a      	lsls	r2, r3, #25
 8002d0a:	d50e      	bpl.n	8002d2a <HAL_SPI_IRQHandler+0x4a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002d0c:	225d      	movs	r2, #93	; 0x5d
 8002d0e:	5ca2      	ldrb	r2, [r4, r2]
 8002d10:	2a03      	cmp	r2, #3
 8002d12:	d05e      	beq.n	8002dd2 <HAL_SPI_IRQHandler+0xf2>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002d14:	2504      	movs	r5, #4
 8002d16:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002d18:	432a      	orrs	r2, r5
 8002d1a:	6622      	str	r2, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	9200      	str	r2, [sp, #0]
 8002d20:	68ca      	ldr	r2, [r1, #12]
 8002d22:	9200      	str	r2, [sp, #0]
 8002d24:	688a      	ldr	r2, [r1, #8]
 8002d26:	9200      	str	r2, [sp, #0]
 8002d28:	9a00      	ldr	r2, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002d2a:	069a      	lsls	r2, r3, #26
 8002d2c:	d50c      	bpl.n	8002d48 <HAL_SPI_IRQHandler+0x68>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002d2e:	2501      	movs	r5, #1
 8002d30:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002d32:	432a      	orrs	r2, r5
 8002d34:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002d36:	2200      	movs	r2, #0
 8002d38:	9202      	str	r2, [sp, #8]
 8002d3a:	688a      	ldr	r2, [r1, #8]
 8002d3c:	353f      	adds	r5, #63	; 0x3f
 8002d3e:	9202      	str	r2, [sp, #8]
 8002d40:	680a      	ldr	r2, [r1, #0]
 8002d42:	43aa      	bics	r2, r5
 8002d44:	600a      	str	r2, [r1, #0]
 8002d46:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002d48:	05db      	lsls	r3, r3, #23
 8002d4a:	d508      	bpl.n	8002d5e <HAL_SPI_IRQHandler+0x7e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d50:	4313      	orrs	r3, r2
 8002d52:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002d54:	2300      	movs	r3, #0
 8002d56:	9303      	str	r3, [sp, #12]
 8002d58:	688b      	ldr	r3, [r1, #8]
 8002d5a:	9303      	str	r3, [sp, #12]
 8002d5c:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d5e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d026      	beq.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002d64:	22e0      	movs	r2, #224	; 0xe0
 8002d66:	684b      	ldr	r3, [r1, #4]
 8002d68:	4393      	bics	r3, r2
 8002d6a:	604b      	str	r3, [r1, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002d6c:	235d      	movs	r3, #93	; 0x5d
 8002d6e:	3adf      	subs	r2, #223	; 0xdf
 8002d70:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002d72:	3b5a      	subs	r3, #90	; 0x5a
 8002d74:	4203      	tst	r3, r0
 8002d76:	d028      	beq.n	8002dca <HAL_SPI_IRQHandler+0xea>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002d78:	684a      	ldr	r2, [r1, #4]
        if (hspi->hdmarx != NULL)
 8002d7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002d7c:	439a      	bics	r2, r3
 8002d7e:	604a      	str	r2, [r1, #4]
        if (hspi->hdmarx != NULL)
 8002d80:	2800      	cmp	r0, #0
 8002d82:	d009      	beq.n	8002d98 <HAL_SPI_IRQHandler+0xb8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d84:	4b17      	ldr	r3, [pc, #92]	; (8002de4 <HAL_SPI_IRQHandler+0x104>)
 8002d86:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002d88:	f7fe ffa6 	bl	8001cd8 <HAL_DMA_Abort_IT>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_SPI_IRQHandler+0xb8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d90:	2240      	movs	r2, #64	; 0x40
 8002d92:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d94:	4313      	orrs	r3, r2
 8002d96:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8002d98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d9a:	2800      	cmp	r0, #0
 8002d9c:	d009      	beq.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d9e:	4b11      	ldr	r3, [pc, #68]	; (8002de4 <HAL_SPI_IRQHandler+0x104>)
 8002da0:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002da2:	f7fe ff99 	bl	8001cd8 <HAL_DMA_Abort_IT>
 8002da6:	2800      	cmp	r0, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002daa:	2240      	movs	r2, #64	; 0x40
 8002dac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002dae:	4313      	orrs	r3, r2
 8002db0:	6623      	str	r3, [r4, #96]	; 0x60
}
 8002db2:	b005      	add	sp, #20
 8002db4:	bd30      	pop	{r4, r5, pc}
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002db6:	0642      	lsls	r2, r0, #25
 8002db8:	d59c      	bpl.n	8002cf4 <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 8002dba:	0020      	movs	r0, r4
 8002dbc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002dbe:	4798      	blx	r3
    return;
 8002dc0:	e7f7      	b.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
    hspi->TxISR(hspi);
 8002dc2:	0020      	movs	r0, r4
 8002dc4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002dc6:	4798      	blx	r3
    return;
 8002dc8:	e7f3      	b.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
        HAL_SPI_ErrorCallback(hspi);
 8002dca:	0020      	movs	r0, r4
 8002dcc:	f7ff ff86 	bl	8002cdc <HAL_SPI_ErrorCallback>
 8002dd0:	e7ef      	b.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	68cb      	ldr	r3, [r1, #12]
 8002dd8:	9301      	str	r3, [sp, #4]
 8002dda:	688b      	ldr	r3, [r1, #8]
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	9b01      	ldr	r3, [sp, #4]
        return;
 8002de0:	e7e7      	b.n	8002db2 <HAL_SPI_IRQHandler+0xd2>
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	08002de9 	.word	0x08002de9

08002de8 <SPI_DMAAbortOnError>:
  hspi->RxXferCount = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	2246      	movs	r2, #70	; 0x46
{
 8002dec:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002dee:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8002df0:	5283      	strh	r3, [r0, r2]
  hspi->TxXferCount = 0U;
 8002df2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8002df4:	f7ff ff72 	bl	8002cdc <HAL_SPI_ErrorCallback>
}
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	46c0      	nop			; (mov r8, r8)

08002dfc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dfc:	2201      	movs	r2, #1
{
 8002dfe:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e00:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e02:	6a03      	ldr	r3, [r0, #32]
 8002e04:	4393      	bics	r3, r2
 8002e06:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002e08:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002e0a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002e0c:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e0e:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e10:	680d      	ldr	r5, [r1, #0]
 8002e12:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e14:	2502      	movs	r5, #2
 8002e16:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e18:	688d      	ldr	r5, [r1, #8]
 8002e1a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e1c:	4d0d      	ldr	r5, [pc, #52]	; (8002e54 <TIM_OC1_SetConfig+0x58>)
 8002e1e:	42a8      	cmp	r0, r5
 8002e20:	d005      	beq.n	8002e2e <TIM_OC1_SetConfig+0x32>
 8002e22:	4d0d      	ldr	r5, [pc, #52]	; (8002e58 <TIM_OC1_SetConfig+0x5c>)
 8002e24:	42a8      	cmp	r0, r5
 8002e26:	d002      	beq.n	8002e2e <TIM_OC1_SetConfig+0x32>
 8002e28:	4d0c      	ldr	r5, [pc, #48]	; (8002e5c <TIM_OC1_SetConfig+0x60>)
 8002e2a:	42a8      	cmp	r0, r5
 8002e2c:	d10b      	bne.n	8002e46 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e2e:	2508      	movs	r5, #8
 8002e30:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e32:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e34:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8002e36:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e38:	2504      	movs	r5, #4
 8002e3a:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e3c:	4d08      	ldr	r5, [pc, #32]	; (8002e60 <TIM_OC1_SetConfig+0x64>)
 8002e3e:	4025      	ands	r5, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e40:	694c      	ldr	r4, [r1, #20]
 8002e42:	4334      	orrs	r4, r6
 8002e44:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e46:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e48:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e4a:	684a      	ldr	r2, [r1, #4]
 8002e4c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e4e:	6203      	str	r3, [r0, #32]
}
 8002e50:	bd70      	pop	{r4, r5, r6, pc}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	40012c00 	.word	0x40012c00
 8002e58:	40014400 	.word	0x40014400
 8002e5c:	40014800 	.word	0x40014800
 8002e60:	fffffcff 	.word	0xfffffcff

08002e64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e64:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e66:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e68:	6a03      	ldr	r3, [r0, #32]
 8002e6a:	4a16      	ldr	r2, [pc, #88]	; (8002ec4 <TIM_OC3_SetConfig+0x60>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002e70:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002e72:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002e74:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e76:	43ab      	bics	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e78:	680d      	ldr	r5, [r1, #0]
 8002e7a:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e7c:	4b12      	ldr	r3, [pc, #72]	; (8002ec8 <TIM_OC3_SetConfig+0x64>)
 8002e7e:	401a      	ands	r2, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002e80:	688b      	ldr	r3, [r1, #8]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e86:	4a11      	ldr	r2, [pc, #68]	; (8002ecc <TIM_OC3_SetConfig+0x68>)
 8002e88:	4290      	cmp	r0, r2
 8002e8a:	d012      	beq.n	8002eb2 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e8c:	4a10      	ldr	r2, [pc, #64]	; (8002ed0 <TIM_OC3_SetConfig+0x6c>)
 8002e8e:	4290      	cmp	r0, r2
 8002e90:	d002      	beq.n	8002e98 <TIM_OC3_SetConfig+0x34>
 8002e92:	4a10      	ldr	r2, [pc, #64]	; (8002ed4 <TIM_OC3_SetConfig+0x70>)
 8002e94:	4290      	cmp	r0, r2
 8002e96:	d106      	bne.n	8002ea6 <TIM_OC3_SetConfig+0x42>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e98:	4a0f      	ldr	r2, [pc, #60]	; (8002ed8 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e9a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e9c:	4022      	ands	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e9e:	698c      	ldr	r4, [r1, #24]
 8002ea0:	4334      	orrs	r4, r6
 8002ea2:	0124      	lsls	r4, r4, #4
 8002ea4:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002ea6:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002ea8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002eaa:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002eac:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eae:	6203      	str	r3, [r0, #32]
}
 8002eb0:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8002eb2:	4a0a      	ldr	r2, [pc, #40]	; (8002edc <TIM_OC3_SetConfig+0x78>)
 8002eb4:	401a      	ands	r2, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002eb6:	68cb      	ldr	r3, [r1, #12]
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ebc:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <TIM_OC3_SetConfig+0x7c>)
 8002ebe:	4013      	ands	r3, r2
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ec0:	e7ea      	b.n	8002e98 <TIM_OC3_SetConfig+0x34>
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	fffffeff 	.word	0xfffffeff
 8002ec8:	fffffdff 	.word	0xfffffdff
 8002ecc:	40012c00 	.word	0x40012c00
 8002ed0:	40014400 	.word	0x40014400
 8002ed4:	40014800 	.word	0x40014800
 8002ed8:	ffffcfff 	.word	0xffffcfff
 8002edc:	fffff7ff 	.word	0xfffff7ff
 8002ee0:	fffffbff 	.word	0xfffffbff

08002ee4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ee4:	6a03      	ldr	r3, [r0, #32]
 8002ee6:	4a12      	ldr	r2, [pc, #72]	; (8002f30 <TIM_OC4_SetConfig+0x4c>)
{
 8002ee8:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002eea:	4013      	ands	r3, r2
 8002eec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eee:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ef0:	4a10      	ldr	r2, [pc, #64]	; (8002f34 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 8002ef2:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002ef4:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ef6:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ef8:	680a      	ldr	r2, [r1, #0]
 8002efa:	0212      	lsls	r2, r2, #8
 8002efc:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002efe:	4b0e      	ldr	r3, [pc, #56]	; (8002f38 <TIM_OC4_SetConfig+0x54>)
 8002f00:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f02:	688b      	ldr	r3, [r1, #8]
 8002f04:	031b      	lsls	r3, r3, #12
 8002f06:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f08:	4c0c      	ldr	r4, [pc, #48]	; (8002f3c <TIM_OC4_SetConfig+0x58>)
 8002f0a:	42a0      	cmp	r0, r4
 8002f0c:	d005      	beq.n	8002f1a <TIM_OC4_SetConfig+0x36>
 8002f0e:	4c0c      	ldr	r4, [pc, #48]	; (8002f40 <TIM_OC4_SetConfig+0x5c>)
 8002f10:	42a0      	cmp	r0, r4
 8002f12:	d002      	beq.n	8002f1a <TIM_OC4_SetConfig+0x36>
 8002f14:	4c0b      	ldr	r4, [pc, #44]	; (8002f44 <TIM_OC4_SetConfig+0x60>)
 8002f16:	42a0      	cmp	r0, r4
 8002f18:	d104      	bne.n	8002f24 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f1a:	4c0b      	ldr	r4, [pc, #44]	; (8002f48 <TIM_OC4_SetConfig+0x64>)
 8002f1c:	402c      	ands	r4, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f1e:	694d      	ldr	r5, [r1, #20]
 8002f20:	01ad      	lsls	r5, r5, #6
 8002f22:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f24:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f26:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f28:	684a      	ldr	r2, [r1, #4]
 8002f2a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f2c:	6203      	str	r3, [r0, #32]
}
 8002f2e:	bd30      	pop	{r4, r5, pc}
 8002f30:	ffffefff 	.word	0xffffefff
 8002f34:	ffff8cff 	.word	0xffff8cff
 8002f38:	ffffdfff 	.word	0xffffdfff
 8002f3c:	40012c00 	.word	0x40012c00
 8002f40:	40014400 	.word	0x40014400
 8002f44:	40014800 	.word	0x40014800
 8002f48:	ffffbfff 	.word	0xffffbfff

08002f4c <TIM_SlaveTimer_SetConfig.constprop.0>:

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f4c:	2370      	movs	r3, #112	; 0x70
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 8002f4e:	b530      	push	{r4, r5, lr}
  tmpsmcr = htim->Instance->SMCR;
 8002f50:	6804      	ldr	r4, [r0, #0]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002f52:	2007      	movs	r0, #7
  tmpsmcr = htim->Instance->SMCR;
 8002f54:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f56:	439a      	bics	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002f58:	684b      	ldr	r3, [r1, #4]
 8002f5a:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002f5c:	4382      	bics	r2, r0
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002f5e:	6808      	ldr	r0, [r1, #0]
 8002f60:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002f62:	60a2      	str	r2, [r4, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002f64:	2b50      	cmp	r3, #80	; 0x50
 8002f66:	d026      	beq.n	8002fb6 <TIM_SlaveTimer_SetConfig.constprop.0+0x6a>
 8002f68:	d910      	bls.n	8002f8c <TIM_SlaveTimer_SetConfig.constprop.0+0x40>
 8002f6a:	2b60      	cmp	r3, #96	; 0x60
 8002f6c:	d036      	beq.n	8002fdc <TIM_SlaveTimer_SetConfig.constprop.0+0x90>
 8002f6e:	2b70      	cmp	r3, #112	; 0x70
 8002f70:	d159      	bne.n	8003026 <TIM_SlaveTimer_SetConfig.constprop.0+0xda>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f72:	68a2      	ldr	r2, [r4, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f74:	4b2d      	ldr	r3, [pc, #180]	; (800302c <TIM_SlaveTimer_SetConfig.constprop.0+0xe0>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f76:	6888      	ldr	r0, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f78:	401a      	ands	r2, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f7a:	68cb      	ldr	r3, [r1, #12]
 8002f7c:	6909      	ldr	r1, [r1, #16]
 8002f7e:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8002f80:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f82:	0209      	lsls	r1, r1, #8
 8002f84:	430b      	orrs	r3, r1
 8002f86:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f88:	60a3      	str	r3, [r4, #8]
}
 8002f8a:	bd30      	pop	{r4, r5, pc}
  switch (sSlaveConfig->InputTrigger)
 8002f8c:	2b40      	cmp	r3, #64	; 0x40
 8002f8e:	d039      	beq.n	8003004 <TIM_SlaveTimer_SetConfig.constprop.0+0xb8>
 8002f90:	2001      	movs	r0, #1
 8002f92:	2b40      	cmp	r3, #64	; 0x40
 8002f94:	d8f9      	bhi.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
 8002f96:	2b20      	cmp	r3, #32
 8002f98:	d00b      	beq.n	8002fb2 <TIM_SlaveTimer_SetConfig.constprop.0+0x66>
 8002f9a:	d904      	bls.n	8002fa6 <TIM_SlaveTimer_SetConfig.constprop.0+0x5a>
 8002f9c:	3b30      	subs	r3, #48	; 0x30
 8002f9e:	1e5a      	subs	r2, r3, #1
 8002fa0:	4193      	sbcs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 8002fa2:	b2d8      	uxtb	r0, r3
 8002fa4:	e7f1      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
  switch (sSlaveConfig->InputTrigger)
 8002fa6:	2210      	movs	r2, #16
 8002fa8:	4393      	bics	r3, r2
 8002faa:	1e5a      	subs	r2, r3, #1
 8002fac:	4193      	sbcs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 8002fae:	b2d8      	uxtb	r0, r3
 8002fb0:	e7eb      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	e7e9      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fb6:	2501      	movs	r5, #1
                               sSlaveConfig->TriggerPolarity,
 8002fb8:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8002fba:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8002fbc:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fbe:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fc0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fc2:	43a8      	bics	r0, r5
 8002fc4:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fc6:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fc8:	35ef      	adds	r5, #239	; 0xef
 8002fca:	43a8      	bics	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fcc:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fce:	200a      	movs	r0, #10
 8002fd0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8002fd2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002fd4:	61a3      	str	r3, [r4, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd6:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 8002fd8:	6222      	str	r2, [r4, #32]
}
 8002fda:	e7d6      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fdc:	2010      	movs	r0, #16
                               sSlaveConfig->TriggerPolarity,
 8002fde:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8002fe0:	690a      	ldr	r2, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe2:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fe4:	4d12      	ldr	r5, [pc, #72]	; (8003030 <TIM_SlaveTimer_SetConfig.constprop.0+0xe4>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe6:	4381      	bics	r1, r0
 8002fe8:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fea:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fec:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fee:	4028      	ands	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ff0:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ff2:	20a0      	movs	r0, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8002ff4:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ff6:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ff8:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ffa:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8002ffc:	61a2      	str	r2, [r4, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002ffe:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 8003000:	6223      	str	r3, [r4, #32]
}
 8003002:	e7c2      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003004:	2805      	cmp	r0, #5
 8003006:	d00e      	beq.n	8003026 <TIM_SlaveTimer_SetConfig.constprop.0+0xda>
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003008:	2201      	movs	r2, #1
      tmpccer = htim->Instance->CCER;
 800300a:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800300c:	6a23      	ldr	r3, [r4, #32]
 800300e:	4393      	bics	r3, r2
 8003010:	6223      	str	r3, [r4, #32]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003012:	23f0      	movs	r3, #240	; 0xf0
      tmpccmr1 = htim->Instance->CCMR1;
 8003014:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003016:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003018:	690b      	ldr	r3, [r1, #16]
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 800301e:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8003020:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8003022:	2000      	movs	r0, #0
      break;
 8003024:	e7b1      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
        return HAL_ERROR;
 8003026:	2001      	movs	r0, #1
 8003028:	e7af      	b.n	8002f8a <TIM_SlaveTimer_SetConfig.constprop.0+0x3e>
 800302a:	46c0      	nop			; (mov r8, r8)
 800302c:	ffff00ff 	.word	0xffff00ff
 8003030:	ffff0fff 	.word	0xffff0fff

08003034 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003034:	223d      	movs	r2, #61	; 0x3d
 8003036:	5c81      	ldrb	r1, [r0, r2]
{
 8003038:	0003      	movs	r3, r0
    return HAL_ERROR;
 800303a:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 800303c:	2901      	cmp	r1, #1
 800303e:	d113      	bne.n	8003068 <HAL_TIM_Base_Start_IT+0x34>
  htim->State = HAL_TIM_STATE_BUSY;
 8003040:	3101      	adds	r1, #1
 8003042:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68da      	ldr	r2, [r3, #12]
 8003048:	4302      	orrs	r2, r0
 800304a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800304c:	4a0d      	ldr	r2, [pc, #52]	; (8003084 <HAL_TIM_Base_Start_IT+0x50>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00b      	beq.n	800306a <HAL_TIM_Base_Start_IT+0x36>
 8003052:	2280      	movs	r2, #128	; 0x80
 8003054:	05d2      	lsls	r2, r2, #23
 8003056:	4293      	cmp	r3, r2
 8003058:	d007      	beq.n	800306a <HAL_TIM_Base_Start_IT+0x36>
 800305a:	4a0b      	ldr	r2, [pc, #44]	; (8003088 <HAL_TIM_Base_Start_IT+0x54>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_TIM_Base_Start_IT+0x36>
    __HAL_TIM_ENABLE(htim);
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	4302      	orrs	r2, r0
  return HAL_OK;
 8003064:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8003066:	601a      	str	r2, [r3, #0]
}
 8003068:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800306a:	2207      	movs	r2, #7
 800306c:	6899      	ldr	r1, [r3, #8]
 800306e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003070:	2a06      	cmp	r2, #6
 8003072:	d005      	beq.n	8003080 <HAL_TIM_Base_Start_IT+0x4c>
      __HAL_TIM_ENABLE(htim);
 8003074:	2101      	movs	r1, #1
 8003076:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8003078:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	e7f3      	b.n	8003068 <HAL_TIM_Base_Start_IT+0x34>
  return HAL_OK;
 8003080:	2000      	movs	r0, #0
 8003082:	e7f1      	b.n	8003068 <HAL_TIM_Base_Start_IT+0x34>
 8003084:	40012c00 	.word	0x40012c00
 8003088:	40000400 	.word	0x40000400

0800308c <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800308c:	2900      	cmp	r1, #0
 800308e:	d126      	bne.n	80030de <HAL_TIM_OC_Start+0x52>
 8003090:	233e      	movs	r3, #62	; 0x3e
 8003092:	5cc2      	ldrb	r2, [r0, r3]
 8003094:	2a01      	cmp	r2, #1
 8003096:	d12a      	bne.n	80030ee <HAL_TIM_OC_Start+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003098:	2202      	movs	r2, #2
 800309a:	54c2      	strb	r2, [r0, r3]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800309c:	221f      	movs	r2, #31
 800309e:	4011      	ands	r1, r2
 80030a0:	3a1e      	subs	r2, #30
 80030a2:	408a      	lsls	r2, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030a4:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030a6:	6a19      	ldr	r1, [r3, #32]
 80030a8:	4391      	bics	r1, r2
 80030aa:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030ac:	6a19      	ldr	r1, [r3, #32]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030b2:	4a23      	ldr	r2, [pc, #140]	; (8003140 <HAL_TIM_OC_Start+0xb4>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d024      	beq.n	8003102 <HAL_TIM_OC_Start+0x76>
 80030b8:	4a22      	ldr	r2, [pc, #136]	; (8003144 <HAL_TIM_OC_Start+0xb8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d02d      	beq.n	800311a <HAL_TIM_OC_Start+0x8e>
 80030be:	4a22      	ldr	r2, [pc, #136]	; (8003148 <HAL_TIM_OC_Start+0xbc>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d02a      	beq.n	800311a <HAL_TIM_OC_Start+0x8e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030c4:	2280      	movs	r2, #128	; 0x80
 80030c6:	05d2      	lsls	r2, r2, #23
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d01f      	beq.n	800310c <HAL_TIM_OC_Start+0x80>
 80030cc:	4a1f      	ldr	r2, [pc, #124]	; (800314c <HAL_TIM_OC_Start+0xc0>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d01c      	beq.n	800310c <HAL_TIM_OC_Start+0x80>
    __HAL_TIM_ENABLE(htim);
 80030d2:	2101      	movs	r1, #1
  return HAL_OK;
 80030d4:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	601a      	str	r2, [r3, #0]
}
 80030dc:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030de:	2904      	cmp	r1, #4
 80030e0:	d021      	beq.n	8003126 <HAL_TIM_OC_Start+0x9a>
 80030e2:	2908      	cmp	r1, #8
 80030e4:	d027      	beq.n	8003136 <HAL_TIM_OC_Start+0xaa>
 80030e6:	2341      	movs	r3, #65	; 0x41
 80030e8:	5cc2      	ldrb	r2, [r0, r3]
 80030ea:	2a01      	cmp	r2, #1
 80030ec:	d001      	beq.n	80030f2 <HAL_TIM_OC_Start+0x66>
    return HAL_ERROR;
 80030ee:	2001      	movs	r0, #1
 80030f0:	e7f4      	b.n	80030dc <HAL_TIM_OC_Start+0x50>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030f2:	2904      	cmp	r1, #4
 80030f4:	d01b      	beq.n	800312e <HAL_TIM_OC_Start+0xa2>
 80030f6:	2908      	cmp	r1, #8
 80030f8:	d1ce      	bne.n	8003098 <HAL_TIM_OC_Start+0xc>
 80030fa:	2340      	movs	r3, #64	; 0x40
 80030fc:	2202      	movs	r2, #2
 80030fe:	54c2      	strb	r2, [r0, r3]
 8003100:	e7cc      	b.n	800309c <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 8003102:	2280      	movs	r2, #128	; 0x80
 8003104:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003106:	0212      	lsls	r2, r2, #8
 8003108:	430a      	orrs	r2, r1
 800310a:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800310c:	2207      	movs	r2, #7
 800310e:	6899      	ldr	r1, [r3, #8]
 8003110:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003112:	2a06      	cmp	r2, #6
 8003114:	d1dd      	bne.n	80030d2 <HAL_TIM_OC_Start+0x46>
  return HAL_OK;
 8003116:	2000      	movs	r0, #0
 8003118:	e7e0      	b.n	80030dc <HAL_TIM_OC_Start+0x50>
    __HAL_TIM_MOE_ENABLE(htim);
 800311a:	2280      	movs	r2, #128	; 0x80
 800311c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800311e:	0212      	lsls	r2, r2, #8
 8003120:	430a      	orrs	r2, r1
 8003122:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003124:	e7ce      	b.n	80030c4 <HAL_TIM_OC_Start+0x38>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003126:	233f      	movs	r3, #63	; 0x3f
 8003128:	5cc3      	ldrb	r3, [r0, r3]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d1df      	bne.n	80030ee <HAL_TIM_OC_Start+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800312e:	233f      	movs	r3, #63	; 0x3f
 8003130:	2202      	movs	r2, #2
 8003132:	54c2      	strb	r2, [r0, r3]
 8003134:	e7b2      	b.n	800309c <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003136:	2340      	movs	r3, #64	; 0x40
 8003138:	5cc3      	ldrb	r3, [r0, r3]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d0dd      	beq.n	80030fa <HAL_TIM_OC_Start+0x6e>
 800313e:	e7d6      	b.n	80030ee <HAL_TIM_OC_Start+0x62>
 8003140:	40012c00 	.word	0x40012c00
 8003144:	40014400 	.word	0x40014400
 8003148:	40014800 	.word	0x40014800
 800314c:	40000400 	.word	0x40000400

08003150 <HAL_TIM_PWM_MspInit>:
 8003150:	4770      	bx	lr
 8003152:	46c0      	nop			; (mov r8, r8)

08003154 <HAL_TIM_PWM_Start>:
 8003154:	b510      	push	{r4, lr}
 8003156:	f7ff ff99 	bl	800308c <HAL_TIM_OC_Start>
 800315a:	bd10      	pop	{r4, pc}

0800315c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800315c:	233c      	movs	r3, #60	; 0x3c
{
 800315e:	b570      	push	{r4, r5, r6, lr}
 8003160:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8003162:	5cc0      	ldrb	r0, [r0, r3]
 8003164:	2801      	cmp	r0, #1
 8003166:	d100      	bne.n	800316a <HAL_TIM_ConfigClockSource+0xe>
 8003168:	e075      	b.n	8003256 <HAL_TIM_ConfigClockSource+0xfa>
 800316a:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800316c:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800316e:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	3301      	adds	r3, #1
 8003172:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8003174:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003176:	4d52      	ldr	r5, [pc, #328]	; (80032c0 <HAL_TIM_ConfigClockSource+0x164>)
  tmpsmcr = htim->Instance->SMCR;
 8003178:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800317a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800317c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800317e:	680b      	ldr	r3, [r1, #0]
 8003180:	2b60      	cmp	r3, #96	; 0x60
 8003182:	d100      	bne.n	8003186 <HAL_TIM_ConfigClockSource+0x2a>
 8003184:	e069      	b.n	800325a <HAL_TIM_ConfigClockSource+0xfe>
 8003186:	d823      	bhi.n	80031d0 <HAL_TIM_ConfigClockSource+0x74>
 8003188:	2b40      	cmp	r3, #64	; 0x40
 800318a:	d100      	bne.n	800318e <HAL_TIM_ConfigClockSource+0x32>
 800318c:	e07f      	b.n	800328e <HAL_TIM_ConfigClockSource+0x132>
 800318e:	d952      	bls.n	8003236 <HAL_TIM_ConfigClockSource+0xda>
 8003190:	2b50      	cmp	r3, #80	; 0x50
 8003192:	d13b      	bne.n	800320c <HAL_TIM_ConfigClockSource+0xb0>
                               sClockSourceConfig->ClockPolarity,
 8003194:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003196:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003198:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800319a:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800319c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800319e:	43a6      	bics	r6, r4
 80031a0:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031a2:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80031a4:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031a6:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031a8:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031aa:	240a      	movs	r4, #10
 80031ac:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80031ae:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 80031b0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80031b2:	6201      	str	r1, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80031b4:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80031b6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80031b8:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031ba:	3919      	subs	r1, #25
 80031bc:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80031be:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80031c0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80031c2:	233d      	movs	r3, #61	; 0x3d
 80031c4:	2101      	movs	r1, #1
 80031c6:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 80031c8:	2100      	movs	r1, #0
 80031ca:	3b01      	subs	r3, #1
 80031cc:	54d1      	strb	r1, [r2, r3]
}
 80031ce:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80031d0:	2480      	movs	r4, #128	; 0x80
 80031d2:	0164      	lsls	r4, r4, #5
 80031d4:	42a3      	cmp	r3, r4
 80031d6:	d03c      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0xf6>
 80031d8:	2480      	movs	r4, #128	; 0x80
 80031da:	01a4      	lsls	r4, r4, #6
 80031dc:	42a3      	cmp	r3, r4
 80031de:	d117      	bne.n	8003210 <HAL_TIM_ConfigClockSource+0xb4>
  tmpsmcr = TIMx->SMCR;
 80031e0:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e2:	4b38      	ldr	r3, [pc, #224]	; (80032c4 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031e4:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e6:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031e8:	688b      	ldr	r3, [r1, #8]
 80031ea:	68c9      	ldr	r1, [r1, #12]
 80031ec:	432b      	orrs	r3, r5
 80031ee:	0209      	lsls	r1, r1, #8
 80031f0:	430b      	orrs	r3, r1
 80031f2:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 80031f4:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031f6:	2380      	movs	r3, #128	; 0x80
 80031f8:	6881      	ldr	r1, [r0, #8]
 80031fa:	01db      	lsls	r3, r3, #7
 80031fc:	430b      	orrs	r3, r1
 80031fe:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003200:	2000      	movs	r0, #0
      break;
 8003202:	e7de      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003204:	2110      	movs	r1, #16
 8003206:	001c      	movs	r4, r3
 8003208:	438c      	bics	r4, r1
 800320a:	d019      	beq.n	8003240 <HAL_TIM_ConfigClockSource+0xe4>
 800320c:	2001      	movs	r0, #1
 800320e:	e7d8      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
 8003210:	2b70      	cmp	r3, #112	; 0x70
 8003212:	d1fb      	bne.n	800320c <HAL_TIM_ConfigClockSource+0xb0>
  tmpsmcr = TIMx->SMCR;
 8003214:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003216:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003218:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800321a:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800321c:	688b      	ldr	r3, [r1, #8]
 800321e:	68c9      	ldr	r1, [r1, #12]
 8003220:	432b      	orrs	r3, r5
 8003222:	0209      	lsls	r1, r1, #8
 8003224:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003226:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003228:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 800322a:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 800322c:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800322e:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8003230:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003232:	2000      	movs	r0, #0
      break;
 8003234:	e7c5      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003236:	2b20      	cmp	r3, #32
 8003238:	d002      	beq.n	8003240 <HAL_TIM_ConfigClockSource+0xe4>
 800323a:	d9e3      	bls.n	8003204 <HAL_TIM_ConfigClockSource+0xa8>
 800323c:	2b30      	cmp	r3, #48	; 0x30
 800323e:	d1e5      	bne.n	800320c <HAL_TIM_ConfigClockSource+0xb0>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003240:	2470      	movs	r4, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8003242:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003244:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003246:	430b      	orrs	r3, r1
 8003248:	2107      	movs	r1, #7
 800324a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800324c:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800324e:	2000      	movs	r0, #0
}
 8003250:	e7b7      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8003252:	2000      	movs	r0, #0
 8003254:	e7b5      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 8003256:	2002      	movs	r0, #2
 8003258:	e7b9      	b.n	80031ce <HAL_TIM_ConfigClockSource+0x72>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800325a:	2510      	movs	r5, #16
 800325c:	6a04      	ldr	r4, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 800325e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003260:	43ac      	bics	r4, r5
                               sClockSourceConfig->ClockFilter);
 8003262:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003264:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003266:	6985      	ldr	r5, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003268:	4e17      	ldr	r6, [pc, #92]	; (80032c8 <HAL_TIM_ConfigClockSource+0x16c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800326a:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800326c:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800326e:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003270:	25a0      	movs	r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8003272:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8003274:	6181      	str	r1, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003276:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003278:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	4323      	orrs	r3, r4
  TIMx->CCER = tmpccer;
 800327e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003280:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003282:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003284:	3909      	subs	r1, #9
 8003286:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003288:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800328a:	2000      	movs	r0, #0
}
 800328c:	e799      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 800328e:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003290:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003292:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003294:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003296:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003298:	43a6      	bics	r6, r4
 800329a:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800329c:	26f0      	movs	r6, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800329e:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032a0:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032a2:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032a4:	240a      	movs	r4, #10
 80032a6:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 80032a8:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 80032aa:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032ac:	6201      	str	r1, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032ae:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80032b0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032b2:	438b      	bics	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032b4:	3929      	subs	r1, #41	; 0x29
 80032b6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80032b8:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80032ba:	2000      	movs	r0, #0
}
 80032bc:	e781      	b.n	80031c2 <HAL_TIM_ConfigClockSource+0x66>
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	ffff0088 	.word	0xffff0088
 80032c4:	ffff00ff 	.word	0xffff00ff
 80032c8:	ffff0fff 	.word	0xffff0fff

080032cc <HAL_TIM_SlaveConfigSynchro>:
{
 80032cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80032ce:	253c      	movs	r5, #60	; 0x3c
 80032d0:	5d43      	ldrb	r3, [r0, r5]
{
 80032d2:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d019      	beq.n	800330c <HAL_TIM_SlaveConfigSynchro+0x40>
 80032d8:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80032da:	263d      	movs	r6, #61	; 0x3d
 80032dc:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80032de:	5547      	strb	r7, [r0, r5]
  htim->State = HAL_TIM_STATE_BUSY;
 80032e0:	5583      	strb	r3, [r0, r6]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80032e2:	f7ff fe33 	bl	8002f4c <TIM_SlaveTimer_SetConfig.constprop.0>
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d10b      	bne.n	8003302 <HAL_TIM_SlaveConfigSynchro+0x36>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80032ea:	2140      	movs	r1, #64	; 0x40
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	438a      	bics	r2, r1
 80032f2:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	4906      	ldr	r1, [pc, #24]	; (8003310 <HAL_TIM_SlaveConfigSynchro+0x44>)
 80032f8:	400a      	ands	r2, r1
 80032fa:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 80032fc:	55a7      	strb	r7, [r4, r6]
  __HAL_UNLOCK(htim);
 80032fe:	5560      	strb	r0, [r4, r5]
}
 8003300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 8003302:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8003304:	55a7      	strb	r7, [r4, r6]
    return HAL_ERROR;
 8003306:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8003308:	5563      	strb	r3, [r4, r5]
    return HAL_ERROR;
 800330a:	e7f9      	b.n	8003300 <HAL_TIM_SlaveConfigSynchro+0x34>
  __HAL_LOCK(htim);
 800330c:	2002      	movs	r0, #2
 800330e:	e7f7      	b.n	8003300 <HAL_TIM_SlaveConfigSynchro+0x34>
 8003310:	ffffbfff 	.word	0xffffbfff

08003314 <HAL_TIM_OC_DelayElapsedCallback>:
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			; (mov r8, r8)

08003318 <HAL_TIM_IC_CaptureCallback>:
 8003318:	4770      	bx	lr
 800331a:	46c0      	nop			; (mov r8, r8)

0800331c <HAL_TIM_PWM_PulseFinishedCallback>:
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			; (mov r8, r8)

08003320 <HAL_TIM_TriggerCallback>:
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			; (mov r8, r8)

08003324 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003324:	2202      	movs	r2, #2
 8003326:	6803      	ldr	r3, [r0, #0]
{
 8003328:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800332a:	6919      	ldr	r1, [r3, #16]
{
 800332c:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800332e:	420a      	tst	r2, r1
 8003330:	d002      	beq.n	8003338 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003332:	68d9      	ldr	r1, [r3, #12]
 8003334:	420a      	tst	r2, r1
 8003336:	d165      	bne.n	8003404 <HAL_TIM_IRQHandler+0xe0>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003338:	2204      	movs	r2, #4
 800333a:	6919      	ldr	r1, [r3, #16]
 800333c:	420a      	tst	r2, r1
 800333e:	d002      	beq.n	8003346 <HAL_TIM_IRQHandler+0x22>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003340:	68d9      	ldr	r1, [r3, #12]
 8003342:	420a      	tst	r2, r1
 8003344:	d14b      	bne.n	80033de <HAL_TIM_IRQHandler+0xba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003346:	2208      	movs	r2, #8
 8003348:	6919      	ldr	r1, [r3, #16]
 800334a:	420a      	tst	r2, r1
 800334c:	d002      	beq.n	8003354 <HAL_TIM_IRQHandler+0x30>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800334e:	68d9      	ldr	r1, [r3, #12]
 8003350:	420a      	tst	r2, r1
 8003352:	d133      	bne.n	80033bc <HAL_TIM_IRQHandler+0x98>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003354:	2210      	movs	r2, #16
 8003356:	6919      	ldr	r1, [r3, #16]
 8003358:	420a      	tst	r2, r1
 800335a:	d002      	beq.n	8003362 <HAL_TIM_IRQHandler+0x3e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800335c:	68d9      	ldr	r1, [r3, #12]
 800335e:	420a      	tst	r2, r1
 8003360:	d11c      	bne.n	800339c <HAL_TIM_IRQHandler+0x78>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003362:	2201      	movs	r2, #1
 8003364:	6919      	ldr	r1, [r3, #16]
 8003366:	420a      	tst	r2, r1
 8003368:	d002      	beq.n	8003370 <HAL_TIM_IRQHandler+0x4c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800336a:	68d9      	ldr	r1, [r3, #12]
 800336c:	420a      	tst	r2, r1
 800336e:	d15c      	bne.n	800342a <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	6919      	ldr	r1, [r3, #16]
 8003374:	420a      	tst	r2, r1
 8003376:	d002      	beq.n	800337e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003378:	68d9      	ldr	r1, [r3, #12]
 800337a:	420a      	tst	r2, r1
 800337c:	d15c      	bne.n	8003438 <HAL_TIM_IRQHandler+0x114>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800337e:	2240      	movs	r2, #64	; 0x40
 8003380:	6919      	ldr	r1, [r3, #16]
 8003382:	420a      	tst	r2, r1
 8003384:	d002      	beq.n	800338c <HAL_TIM_IRQHandler+0x68>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003386:	68d9      	ldr	r1, [r3, #12]
 8003388:	420a      	tst	r2, r1
 800338a:	d15d      	bne.n	8003448 <HAL_TIM_IRQHandler+0x124>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800338c:	2220      	movs	r2, #32
 800338e:	6919      	ldr	r1, [r3, #16]
 8003390:	420a      	tst	r2, r1
 8003392:	d002      	beq.n	800339a <HAL_TIM_IRQHandler+0x76>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003394:	68d9      	ldr	r1, [r3, #12]
 8003396:	420a      	tst	r2, r1
 8003398:	d141      	bne.n	800341e <HAL_TIM_IRQHandler+0xfa>
}
 800339a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800339c:	3a21      	subs	r2, #33	; 0x21
 800339e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a0:	3219      	adds	r2, #25
 80033a2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	23c0      	movs	r3, #192	; 0xc0
 80033a8:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80033aa:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ac:	421a      	tst	r2, r3
 80033ae:	d05e      	beq.n	800346e <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_IC_CaptureCallback(htim);
 80033b0:	f7ff ffb2 	bl	8003318 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b4:	2300      	movs	r3, #0
 80033b6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	e7d2      	b.n	8003362 <HAL_TIM_IRQHandler+0x3e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033bc:	3a11      	subs	r2, #17
 80033be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033c0:	320d      	adds	r2, #13
 80033c2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033c4:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80033c6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033c8:	079b      	lsls	r3, r3, #30
 80033ca:	d14d      	bne.n	8003468 <HAL_TIM_IRQHandler+0x144>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033cc:	f7ff ffa2 	bl	8003314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d0:	0020      	movs	r0, r4
 80033d2:	f7ff ffa3 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d6:	2300      	movs	r3, #0
 80033d8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	e7ba      	b.n	8003354 <HAL_TIM_IRQHandler+0x30>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033de:	3a09      	subs	r2, #9
 80033e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033e2:	3207      	adds	r2, #7
 80033e4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033e6:	699a      	ldr	r2, [r3, #24]
 80033e8:	23c0      	movs	r3, #192	; 0xc0
 80033ea:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80033ec:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033ee:	421a      	tst	r2, r3
 80033f0:	d137      	bne.n	8003462 <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f2:	f7ff ff8f 	bl	8003314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f6:	0020      	movs	r0, r4
 80033f8:	f7ff ff90 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fc:	2300      	movs	r3, #0
 80033fe:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	e7a0      	b.n	8003346 <HAL_TIM_IRQHandler+0x22>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003404:	3a05      	subs	r2, #5
 8003406:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003408:	3204      	adds	r2, #4
 800340a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	079b      	lsls	r3, r3, #30
 8003410:	d021      	beq.n	8003456 <HAL_TIM_IRQHandler+0x132>
          HAL_TIM_IC_CaptureCallback(htim);
 8003412:	f7ff ff81 	bl	8003318 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003416:	2300      	movs	r3, #0
 8003418:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	e78c      	b.n	8003338 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800341e:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8003420:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003422:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003424:	f000 fa1c 	bl	8003860 <HAL_TIMEx_CommutCallback>
}
 8003428:	e7b7      	b.n	800339a <HAL_TIM_IRQHandler+0x76>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800342a:	3a03      	subs	r2, #3
 800342c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800342e:	0020      	movs	r0, r4
 8003430:	f7fc fff0 	bl	8000414 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003434:	6823      	ldr	r3, [r4, #0]
 8003436:	e79b      	b.n	8003370 <HAL_TIM_IRQHandler+0x4c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003438:	3a02      	subs	r2, #2
 800343a:	3aff      	subs	r2, #255	; 0xff
 800343c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800343e:	0020      	movs	r0, r4
 8003440:	f000 fa10 	bl	8003864 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	e79a      	b.n	800337e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003448:	3a81      	subs	r2, #129	; 0x81
 800344a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800344c:	0020      	movs	r0, r4
 800344e:	f7ff ff67 	bl	8003320 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	e79a      	b.n	800338c <HAL_TIM_IRQHandler+0x68>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003456:	f7ff ff5d 	bl	8003314 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800345a:	0020      	movs	r0, r4
 800345c:	f7ff ff5e 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
 8003460:	e7d9      	b.n	8003416 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8003462:	f7ff ff59 	bl	8003318 <HAL_TIM_IC_CaptureCallback>
 8003466:	e7c9      	b.n	80033fc <HAL_TIM_IRQHandler+0xd8>
        HAL_TIM_IC_CaptureCallback(htim);
 8003468:	f7ff ff56 	bl	8003318 <HAL_TIM_IC_CaptureCallback>
 800346c:	e7b3      	b.n	80033d6 <HAL_TIM_IRQHandler+0xb2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800346e:	f7ff ff51 	bl	8003314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003472:	0020      	movs	r0, r4
 8003474:	f7ff ff52 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
 8003478:	e79c      	b.n	80033b4 <HAL_TIM_IRQHandler+0x90>
 800347a:	46c0      	nop			; (mov r8, r8)

0800347c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800347c:	4a1e      	ldr	r2, [pc, #120]	; (80034f8 <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 800347e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003480:	4290      	cmp	r0, r2
 8003482:	d033      	beq.n	80034ec <TIM_Base_SetConfig+0x70>
 8003484:	2280      	movs	r2, #128	; 0x80
 8003486:	05d2      	lsls	r2, r2, #23
 8003488:	4290      	cmp	r0, r2
 800348a:	d01b      	beq.n	80034c4 <TIM_Base_SetConfig+0x48>
 800348c:	4a1b      	ldr	r2, [pc, #108]	; (80034fc <TIM_Base_SetConfig+0x80>)
 800348e:	4290      	cmp	r0, r2
 8003490:	d018      	beq.n	80034c4 <TIM_Base_SetConfig+0x48>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003492:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <TIM_Base_SetConfig+0x84>)
 8003494:	4290      	cmp	r0, r2
 8003496:	d019      	beq.n	80034cc <TIM_Base_SetConfig+0x50>
 8003498:	4a1a      	ldr	r2, [pc, #104]	; (8003504 <TIM_Base_SetConfig+0x88>)
 800349a:	4290      	cmp	r0, r2
 800349c:	d002      	beq.n	80034a4 <TIM_Base_SetConfig+0x28>
 800349e:	4a1a      	ldr	r2, [pc, #104]	; (8003508 <TIM_Base_SetConfig+0x8c>)
 80034a0:	4290      	cmp	r0, r2
 80034a2:	d117      	bne.n	80034d4 <TIM_Base_SetConfig+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
 80034a4:	4a19      	ldr	r2, [pc, #100]	; (800350c <TIM_Base_SetConfig+0x90>)
 80034a6:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034a8:	68ca      	ldr	r2, [r1, #12]
 80034aa:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	4393      	bics	r3, r2
 80034b0:	694a      	ldr	r2, [r1, #20]
 80034b2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80034b4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034b6:	688b      	ldr	r3, [r1, #8]
 80034b8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80034ba:	680b      	ldr	r3, [r1, #0]
 80034bc:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80034be:	690b      	ldr	r3, [r1, #16]
 80034c0:	6303      	str	r3, [r0, #48]	; 0x30
 80034c2:	e010      	b.n	80034e6 <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034c4:	2270      	movs	r2, #112	; 0x70
 80034c6:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80034c8:	684a      	ldr	r2, [r1, #4]
 80034ca:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80034cc:	4a0f      	ldr	r2, [pc, #60]	; (800350c <TIM_Base_SetConfig+0x90>)
 80034ce:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034d0:	68ca      	ldr	r2, [r1, #12]
 80034d2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034d4:	2280      	movs	r2, #128	; 0x80
 80034d6:	4393      	bics	r3, r2
 80034d8:	694a      	ldr	r2, [r1, #20]
 80034da:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80034dc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034de:	688b      	ldr	r3, [r1, #8]
 80034e0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80034e2:	680b      	ldr	r3, [r1, #0]
 80034e4:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80034e6:	2301      	movs	r3, #1
 80034e8:	6143      	str	r3, [r0, #20]
}
 80034ea:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034ec:	2270      	movs	r2, #112	; 0x70
 80034ee:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80034f0:	684a      	ldr	r2, [r1, #4]
 80034f2:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80034f4:	e7d6      	b.n	80034a4 <TIM_Base_SetConfig+0x28>
 80034f6:	46c0      	nop			; (mov r8, r8)
 80034f8:	40012c00 	.word	0x40012c00
 80034fc:	40000400 	.word	0x40000400
 8003500:	40002000 	.word	0x40002000
 8003504:	40014400 	.word	0x40014400
 8003508:	40014800 	.word	0x40014800
 800350c:	fffffcff 	.word	0xfffffcff

08003510 <HAL_TIM_Base_Init>:
{
 8003510:	b570      	push	{r4, r5, r6, lr}
 8003512:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003514:	d026      	beq.n	8003564 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003516:	233d      	movs	r3, #61	; 0x3d
 8003518:	5cc3      	ldrb	r3, [r0, r3]
 800351a:	b2da      	uxtb	r2, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d01c      	beq.n	800355a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003520:	2302      	movs	r3, #2
 8003522:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003524:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003526:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003528:	c901      	ldmia	r1!, {r0}
 800352a:	f7ff ffa7 	bl	800347c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800352e:	2301      	movs	r3, #1
 8003530:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8003532:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003534:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003536:	3a08      	subs	r2, #8
 8003538:	54a3      	strb	r3, [r4, r2]
 800353a:	3201      	adds	r2, #1
 800353c:	54a3      	strb	r3, [r4, r2]
 800353e:	3201      	adds	r2, #1
 8003540:	54a3      	strb	r3, [r4, r2]
 8003542:	3201      	adds	r2, #1
 8003544:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003546:	3201      	adds	r2, #1
 8003548:	54a3      	strb	r3, [r4, r2]
 800354a:	3201      	adds	r2, #1
 800354c:	54a3      	strb	r3, [r4, r2]
 800354e:	3201      	adds	r2, #1
 8003550:	54a3      	strb	r3, [r4, r2]
 8003552:	3201      	adds	r2, #1
 8003554:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003556:	5563      	strb	r3, [r4, r5]
}
 8003558:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800355a:	333c      	adds	r3, #60	; 0x3c
 800355c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800355e:	f7fd fd81 	bl	8001064 <HAL_TIM_Base_MspInit>
 8003562:	e7dd      	b.n	8003520 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8003564:	2001      	movs	r0, #1
 8003566:	e7f7      	b.n	8003558 <HAL_TIM_Base_Init+0x48>

08003568 <HAL_TIM_PWM_Init>:
{
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 800356c:	d026      	beq.n	80035bc <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800356e:	233d      	movs	r3, #61	; 0x3d
 8003570:	5cc3      	ldrb	r3, [r0, r3]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d01c      	beq.n	80035b2 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003578:	2302      	movs	r3, #2
 800357a:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800357c:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800357e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003580:	c901      	ldmia	r1!, {r0}
 8003582:	f7ff ff7b 	bl	800347c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003586:	2301      	movs	r3, #1
 8003588:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 800358a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800358c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358e:	3a08      	subs	r2, #8
 8003590:	54a3      	strb	r3, [r4, r2]
 8003592:	3201      	adds	r2, #1
 8003594:	54a3      	strb	r3, [r4, r2]
 8003596:	3201      	adds	r2, #1
 8003598:	54a3      	strb	r3, [r4, r2]
 800359a:	3201      	adds	r2, #1
 800359c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800359e:	3201      	adds	r2, #1
 80035a0:	54a3      	strb	r3, [r4, r2]
 80035a2:	3201      	adds	r2, #1
 80035a4:	54a3      	strb	r3, [r4, r2]
 80035a6:	3201      	adds	r2, #1
 80035a8:	54a3      	strb	r3, [r4, r2]
 80035aa:	3201      	adds	r2, #1
 80035ac:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80035ae:	5563      	strb	r3, [r4, r5]
}
 80035b0:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80035b2:	333c      	adds	r3, #60	; 0x3c
 80035b4:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 80035b6:	f7ff fdcb 	bl	8003150 <HAL_TIM_PWM_MspInit>
 80035ba:	e7dd      	b.n	8003578 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 80035bc:	2001      	movs	r0, #1
 80035be:	e7f7      	b.n	80035b0 <HAL_TIM_PWM_Init+0x48>

080035c0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c0:	2210      	movs	r2, #16
 80035c2:	6a03      	ldr	r3, [r0, #32]
{
 80035c4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c6:	4393      	bics	r3, r2
 80035c8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80035ca:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035cc:	4d15      	ldr	r5, [pc, #84]	; (8003624 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80035ce:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80035d0:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035d2:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035d4:	680d      	ldr	r5, [r1, #0]
 80035d6:	022d      	lsls	r5, r5, #8
 80035d8:	4315      	orrs	r5, r2
  tmpccer &= ~TIM_CCER_CC2P;
 80035da:	2220      	movs	r2, #32
 80035dc:	4394      	bics	r4, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035de:	688a      	ldr	r2, [r1, #8]
 80035e0:	0112      	lsls	r2, r2, #4
 80035e2:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035e4:	4c10      	ldr	r4, [pc, #64]	; (8003628 <TIM_OC2_SetConfig+0x68>)
 80035e6:	42a0      	cmp	r0, r4
 80035e8:	d012      	beq.n	8003610 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035ea:	4c10      	ldr	r4, [pc, #64]	; (800362c <TIM_OC2_SetConfig+0x6c>)
 80035ec:	42a0      	cmp	r0, r4
 80035ee:	d002      	beq.n	80035f6 <TIM_OC2_SetConfig+0x36>
 80035f0:	4c0f      	ldr	r4, [pc, #60]	; (8003630 <TIM_OC2_SetConfig+0x70>)
 80035f2:	42a0      	cmp	r0, r4
 80035f4:	d106      	bne.n	8003604 <TIM_OC2_SetConfig+0x44>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035f6:	4c0f      	ldr	r4, [pc, #60]	; (8003634 <TIM_OC2_SetConfig+0x74>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035f8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035fa:	401c      	ands	r4, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035fc:	698b      	ldr	r3, [r1, #24]
 80035fe:	4333      	orrs	r3, r6
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4323      	orrs	r3, r4
  TIMx->CR2 = tmpcr2;
 8003604:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8003606:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003608:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800360a:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800360c:	6202      	str	r2, [r0, #32]
}
 800360e:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8003610:	2480      	movs	r4, #128	; 0x80
 8003612:	43a2      	bics	r2, r4
 8003614:	0016      	movs	r6, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003616:	68ca      	ldr	r2, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8003618:	3c40      	subs	r4, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800361a:	0112      	lsls	r2, r2, #4
 800361c:	4332      	orrs	r2, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800361e:	43a2      	bics	r2, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003620:	e7e9      	b.n	80035f6 <TIM_OC2_SetConfig+0x36>
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	ffff8cff 	.word	0xffff8cff
 8003628:	40012c00 	.word	0x40012c00
 800362c:	40014400 	.word	0x40014400
 8003630:	40014800 	.word	0x40014800
 8003634:	fffff3ff 	.word	0xfffff3ff

08003638 <HAL_TIM_PWM_ConfigChannel>:
{
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800363a:	233c      	movs	r3, #60	; 0x3c
{
 800363c:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 800363e:	5cc2      	ldrb	r2, [r0, r3]
{
 8003640:	0005      	movs	r5, r0
 8003642:	000e      	movs	r6, r1
  __HAL_LOCK(htim);
 8003644:	2a01      	cmp	r2, #1
 8003646:	d05a      	beq.n	80036fe <HAL_TIM_PWM_ConfigChannel+0xc6>
 8003648:	2201      	movs	r2, #1
 800364a:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 800364c:	2c08      	cmp	r4, #8
 800364e:	d045      	beq.n	80036dc <HAL_TIM_PWM_ConfigChannel+0xa4>
 8003650:	d81a      	bhi.n	8003688 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003652:	2c00      	cmp	r4, #0
 8003654:	d030      	beq.n	80036b8 <HAL_TIM_PWM_ConfigChannel+0x80>
 8003656:	2c04      	cmp	r4, #4
 8003658:	d12c      	bne.n	80036b4 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800365a:	6804      	ldr	r4, [r0, #0]
 800365c:	0020      	movs	r0, r4
 800365e:	f7ff ffaf 	bl	80035c0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003662:	2380      	movs	r3, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 8003664:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003666:	69a2      	ldr	r2, [r4, #24]
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	4313      	orrs	r3, r2
 800366c:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800366e:	69a3      	ldr	r3, [r4, #24]
 8003670:	4a24      	ldr	r2, [pc, #144]	; (8003704 <HAL_TIM_PWM_ConfigChannel+0xcc>)
 8003672:	4013      	ands	r3, r2
 8003674:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003676:	6933      	ldr	r3, [r6, #16]
 8003678:	69a2      	ldr	r2, [r4, #24]
 800367a:	021b      	lsls	r3, r3, #8
 800367c:	4313      	orrs	r3, r2
 800367e:	61a3      	str	r3, [r4, #24]
  __HAL_UNLOCK(htim);
 8003680:	233c      	movs	r3, #60	; 0x3c
 8003682:	2200      	movs	r2, #0
 8003684:	54ea      	strb	r2, [r5, r3]
}
 8003686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8003688:	2c0c      	cmp	r4, #12
 800368a:	d113      	bne.n	80036b4 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800368c:	6804      	ldr	r4, [r0, #0]
 800368e:	0020      	movs	r0, r4
 8003690:	f7ff fc28 	bl	8002ee4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003694:	2380      	movs	r3, #128	; 0x80
 8003696:	69e2      	ldr	r2, [r4, #28]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	4313      	orrs	r3, r2
 800369c:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800369e:	69e3      	ldr	r3, [r4, #28]
 80036a0:	4a18      	ldr	r2, [pc, #96]	; (8003704 <HAL_TIM_PWM_ConfigChannel+0xcc>)
  HAL_StatusTypeDef status = HAL_OK;
 80036a2:	2000      	movs	r0, #0
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036a4:	4013      	ands	r3, r2
 80036a6:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036a8:	6933      	ldr	r3, [r6, #16]
 80036aa:	69e2      	ldr	r2, [r4, #28]
 80036ac:	021b      	lsls	r3, r3, #8
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61e3      	str	r3, [r4, #28]
      break;
 80036b2:	e7e5      	b.n	8003680 <HAL_TIM_PWM_ConfigChannel+0x48>
  switch (Channel)
 80036b4:	2001      	movs	r0, #1
 80036b6:	e7e3      	b.n	8003680 <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036b8:	6804      	ldr	r4, [r0, #0]
 80036ba:	0020      	movs	r0, r4
 80036bc:	f7ff fb9e 	bl	8002dfc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036c0:	2208      	movs	r2, #8
 80036c2:	69a3      	ldr	r3, [r4, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80036c4:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036ca:	69a3      	ldr	r3, [r4, #24]
 80036cc:	3a04      	subs	r2, #4
 80036ce:	4393      	bics	r3, r2
 80036d0:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036d2:	69a3      	ldr	r3, [r4, #24]
 80036d4:	6932      	ldr	r2, [r6, #16]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61a3      	str	r3, [r4, #24]
      break;
 80036da:	e7d1      	b.n	8003680 <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036dc:	6807      	ldr	r7, [r0, #0]
 80036de:	0038      	movs	r0, r7
 80036e0:	f7ff fbc0 	bl	8002e64 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036e4:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036e6:	69fb      	ldr	r3, [r7, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80036e8:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036ea:	4323      	orrs	r3, r4
 80036ec:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	4393      	bics	r3, r2
 80036f2:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	6932      	ldr	r2, [r6, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61fb      	str	r3, [r7, #28]
      break;
 80036fc:	e7c0      	b.n	8003680 <HAL_TIM_PWM_ConfigChannel+0x48>
  __HAL_LOCK(htim);
 80036fe:	2002      	movs	r0, #2
 8003700:	e7c1      	b.n	8003686 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	fffffbff 	.word	0xfffffbff

08003708 <HAL_TIMEx_OCN_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003708:	2900      	cmp	r1, #0
 800370a:	d12c      	bne.n	8003766 <HAL_TIMEx_OCN_Start+0x5e>
 800370c:	2342      	movs	r3, #66	; 0x42
 800370e:	5cc2      	ldrb	r2, [r0, r3]
 8003710:	2a01      	cmp	r2, #1
 8003712:	d130      	bne.n	8003776 <HAL_TIMEx_OCN_Start+0x6e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003714:	2202      	movs	r2, #2
 8003716:	54c2      	strb	r2, [r0, r3]
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003718:	221f      	movs	r2, #31
 800371a:	4011      	ands	r1, r2
 800371c:	3a1b      	subs	r2, #27
 800371e:	408a      	lsls	r2, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003720:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003722:	6a19      	ldr	r1, [r3, #32]
 8003724:	4391      	bics	r1, r2
 8003726:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003728:	6a19      	ldr	r1, [r3, #32]
 800372a:	430a      	orrs	r2, r1
 800372c:	621a      	str	r2, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 800372e:	2280      	movs	r2, #128	; 0x80
 8003730:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003732:	0212      	lsls	r2, r2, #8
 8003734:	430a      	orrs	r2, r1
 8003736:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003738:	4a15      	ldr	r2, [pc, #84]	; (8003790 <HAL_TIMEx_OCN_Start+0x88>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d00c      	beq.n	8003758 <HAL_TIMEx_OCN_Start+0x50>
 800373e:	2280      	movs	r2, #128	; 0x80
 8003740:	05d2      	lsls	r2, r2, #23
 8003742:	4293      	cmp	r3, r2
 8003744:	d008      	beq.n	8003758 <HAL_TIMEx_OCN_Start+0x50>
 8003746:	4a13      	ldr	r2, [pc, #76]	; (8003794 <HAL_TIMEx_OCN_Start+0x8c>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d005      	beq.n	8003758 <HAL_TIMEx_OCN_Start+0x50>
    __HAL_TIM_ENABLE(htim);
 800374c:	2101      	movs	r1, #1
  return HAL_OK;
 800374e:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	601a      	str	r2, [r3, #0]
}
 8003756:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003758:	2207      	movs	r2, #7
 800375a:	6899      	ldr	r1, [r3, #8]
 800375c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800375e:	2a06      	cmp	r2, #6
 8003760:	d1f4      	bne.n	800374c <HAL_TIMEx_OCN_Start+0x44>
  return HAL_OK;
 8003762:	2000      	movs	r0, #0
 8003764:	e7f7      	b.n	8003756 <HAL_TIMEx_OCN_Start+0x4e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003766:	2904      	cmp	r1, #4
 8003768:	d007      	beq.n	800377a <HAL_TIMEx_OCN_Start+0x72>
 800376a:	2908      	cmp	r1, #8
 800376c:	d00a      	beq.n	8003784 <HAL_TIMEx_OCN_Start+0x7c>
 800376e:	2345      	movs	r3, #69	; 0x45
 8003770:	5cc2      	ldrb	r2, [r0, r3]
 8003772:	2a01      	cmp	r2, #1
 8003774:	d0ce      	beq.n	8003714 <HAL_TIMEx_OCN_Start+0xc>
    return HAL_ERROR;
 8003776:	2001      	movs	r0, #1
 8003778:	e7ed      	b.n	8003756 <HAL_TIMEx_OCN_Start+0x4e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800377a:	2343      	movs	r3, #67	; 0x43
 800377c:	5cc2      	ldrb	r2, [r0, r3]
 800377e:	2a01      	cmp	r2, #1
 8003780:	d0c8      	beq.n	8003714 <HAL_TIMEx_OCN_Start+0xc>
 8003782:	e7f8      	b.n	8003776 <HAL_TIMEx_OCN_Start+0x6e>
 8003784:	2344      	movs	r3, #68	; 0x44
 8003786:	5cc2      	ldrb	r2, [r0, r3]
 8003788:	2a01      	cmp	r2, #1
 800378a:	d0c3      	beq.n	8003714 <HAL_TIMEx_OCN_Start+0xc>
 800378c:	e7f3      	b.n	8003776 <HAL_TIMEx_OCN_Start+0x6e>
 800378e:	46c0      	nop			; (mov r8, r8)
 8003790:	40012c00 	.word	0x40012c00
 8003794:	40000400 	.word	0x40000400

08003798 <HAL_TIMEx_PWMN_Start>:
 8003798:	b510      	push	{r4, lr}
 800379a:	f7ff ffb5 	bl	8003708 <HAL_TIMEx_OCN_Start>
 800379e:	bd10      	pop	{r4, pc}

080037a0 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80037a0:	233c      	movs	r3, #60	; 0x3c
{
 80037a2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80037a4:	5cc3      	ldrb	r3, [r0, r3]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d021      	beq.n	80037ee <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 80037aa:	233d      	movs	r3, #61	; 0x3d
 80037ac:	2202      	movs	r2, #2
  tmpcr2 &= ~TIM_CR2_MMS;
 80037ae:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80037b0:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 80037b2:	6803      	ldr	r3, [r0, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80037b6:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b8:	43aa      	bics	r2, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037ba:	680d      	ldr	r5, [r1, #0]
 80037bc:	432a      	orrs	r2, r5
  htim->Instance->CR2 = tmpcr2;
 80037be:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c0:	4a0c      	ldr	r2, [pc, #48]	; (80037f4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d006      	beq.n	80037d4 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80037c6:	2280      	movs	r2, #128	; 0x80
 80037c8:	05d2      	lsls	r2, r2, #23
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d002      	beq.n	80037d4 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80037ce:	4a0a      	ldr	r2, [pc, #40]	; (80037f8 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d104      	bne.n	80037de <HAL_TIMEx_MasterConfigSynchronization+0x3e>
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037d4:	2280      	movs	r2, #128	; 0x80
 80037d6:	4394      	bics	r4, r2
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037d8:	684a      	ldr	r2, [r1, #4]
 80037da:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 80037dc:	609c      	str	r4, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80037de:	233d      	movs	r3, #61	; 0x3d
 80037e0:	2201      	movs	r2, #1
 80037e2:	54c2      	strb	r2, [r0, r3]
  __HAL_UNLOCK(htim);
 80037e4:	2200      	movs	r2, #0
 80037e6:	3b01      	subs	r3, #1
 80037e8:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 80037ea:	2000      	movs	r0, #0
}
 80037ec:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80037ee:	2002      	movs	r0, #2
 80037f0:	e7fc      	b.n	80037ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	40012c00 	.word	0x40012c00
 80037f8:	40000400 	.word	0x40000400

080037fc <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80037fc:	223c      	movs	r2, #60	; 0x3c
{
 80037fe:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8003800:	5c83      	ldrb	r3, [r0, r2]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d01e      	beq.n	8003844 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003806:	68cb      	ldr	r3, [r1, #12]
 8003808:	4c0f      	ldr	r4, [pc, #60]	; (8003848 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
 800380a:	4023      	ands	r3, r4
 800380c:	688c      	ldr	r4, [r1, #8]
 800380e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003810:	4c0e      	ldr	r4, [pc, #56]	; (800384c <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8003812:	4023      	ands	r3, r4
 8003814:	684c      	ldr	r4, [r1, #4]
 8003816:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003818:	4c0d      	ldr	r4, [pc, #52]	; (8003850 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 800381a:	4023      	ands	r3, r4
 800381c:	680c      	ldr	r4, [r1, #0]
 800381e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003820:	4c0c      	ldr	r4, [pc, #48]	; (8003854 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8003822:	4023      	ands	r3, r4
 8003824:	690c      	ldr	r4, [r1, #16]
 8003826:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003828:	4c0b      	ldr	r4, [pc, #44]	; (8003858 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 800382a:	4023      	ands	r3, r4
 800382c:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800382e:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003830:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003832:	4c0a      	ldr	r4, [pc, #40]	; (800385c <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8003834:	4023      	ands	r3, r4
 8003836:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8003838:	6801      	ldr	r1, [r0, #0]
 800383a:	644b      	str	r3, [r1, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800383c:	2300      	movs	r3, #0
 800383e:	5483      	strb	r3, [r0, r2]
  return HAL_OK;
 8003840:	2000      	movs	r0, #0
}
 8003842:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8003844:	2002      	movs	r0, #2
 8003846:	e7fc      	b.n	8003842 <HAL_TIMEx_ConfigBreakDeadTime+0x46>
 8003848:	fffffcff 	.word	0xfffffcff
 800384c:	fffffbff 	.word	0xfffffbff
 8003850:	fffff7ff 	.word	0xfffff7ff
 8003854:	ffffefff 	.word	0xffffefff
 8003858:	ffffdfff 	.word	0xffffdfff
 800385c:	ffffbfff 	.word	0xffffbfff

08003860 <HAL_TIMEx_CommutCallback>:
 8003860:	4770      	bx	lr
 8003862:	46c0      	nop			; (mov r8, r8)

08003864 <HAL_TIMEx_BreakCallback>:
 8003864:	4770      	bx	lr
 8003866:	46c0      	nop			; (mov r8, r8)

08003868 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003868:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800386a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386e:	2201      	movs	r2, #1
 8003870:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003874:	6801      	ldr	r1, [r0, #0]
 8003876:	4c13      	ldr	r4, [pc, #76]	; (80038c4 <UART_EndRxTransfer+0x5c>)
 8003878:	680b      	ldr	r3, [r1, #0]
 800387a:	4023      	ands	r3, r4
 800387c:	600b      	str	r3, [r1, #0]
 800387e:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003882:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800388a:	6801      	ldr	r1, [r0, #0]
 800388c:	688b      	ldr	r3, [r1, #8]
 800388e:	4393      	bics	r3, r2
 8003890:	608b      	str	r3, [r1, #8]
 8003892:	f38c 8810 	msr	PRIMASK, ip

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003896:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003898:	2b01      	cmp	r3, #1
 800389a:	d10b      	bne.n	80038b4 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800389c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a0:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038a4:	6802      	ldr	r2, [r0, #0]
 80038a6:	3432      	adds	r4, #50	; 0x32
 80038a8:	6813      	ldr	r3, [r2, #0]
 80038aa:	34ff      	adds	r4, #255	; 0xff
 80038ac:	43a3      	bics	r3, r4
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038b4:	2380      	movs	r3, #128	; 0x80
 80038b6:	2220      	movs	r2, #32
 80038b8:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ba:	2300      	movs	r3, #0
 80038bc:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038be:	6683      	str	r3, [r0, #104]	; 0x68
}
 80038c0:	bd10      	pop	{r4, pc}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	fffffedf 	.word	0xfffffedf

080038c8 <HAL_UART_Transmit_DMA>:
{
 80038c8:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80038ca:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
{
 80038cc:	b570      	push	{r4, r5, r6, lr}
 80038ce:	0004      	movs	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80038d0:	2a20      	cmp	r2, #32
 80038d2:	d140      	bne.n	8003956 <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 80038d4:	2900      	cmp	r1, #0
 80038d6:	d02b      	beq.n	8003930 <HAL_UART_Transmit_DMA+0x68>
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d029      	beq.n	8003930 <HAL_UART_Transmit_DMA+0x68>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038dc:	2280      	movs	r2, #128	; 0x80
 80038de:	6880      	ldr	r0, [r0, #8]
 80038e0:	0152      	lsls	r2, r2, #5
 80038e2:	4290      	cmp	r0, r2
 80038e4:	d01f      	beq.n	8003926 <HAL_UART_Transmit_DMA+0x5e>
    huart->TxXferSize  = Size;
 80038e6:	2250      	movs	r2, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 80038e8:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80038ea:	52a3      	strh	r3, [r4, r2]
    huart->TxXferCount = Size;
 80038ec:	3202      	adds	r2, #2
 80038ee:	52a3      	strh	r3, [r4, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038f0:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f2:	2584      	movs	r5, #132	; 0x84
 80038f4:	2200      	movs	r2, #0
 80038f6:	5162      	str	r2, [r4, r5]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038f8:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->hdmatx != NULL)
 80038fa:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80038fc:	2800      	cmp	r0, #0
 80038fe:	d019      	beq.n	8003934 <HAL_UART_Transmit_DMA+0x6c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003900:	4e16      	ldr	r6, [pc, #88]	; (800395c <HAL_UART_Transmit_DMA+0x94>)
      huart->hdmatx->XferAbortCallback = NULL;
 8003902:	6342      	str	r2, [r0, #52]	; 0x34
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003904:	6286      	str	r6, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003906:	4e16      	ldr	r6, [pc, #88]	; (8003960 <HAL_UART_Transmit_DMA+0x98>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003908:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800390a:	62c6      	str	r6, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800390c:	4e15      	ldr	r6, [pc, #84]	; (8003964 <HAL_UART_Transmit_DMA+0x9c>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800390e:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003910:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003912:	f7fe f983 	bl	8001c1c <HAL_DMA_Start_IT>
 8003916:	2800      	cmp	r0, #0
 8003918:	d00c      	beq.n	8003934 <HAL_UART_Transmit_DMA+0x6c>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800391a:	2310      	movs	r3, #16
 800391c:	5163      	str	r3, [r4, r5]
        huart->gState = HAL_UART_STATE_READY;
 800391e:	3310      	adds	r3, #16
        return HAL_ERROR;
 8003920:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 8003922:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_ERROR;
 8003924:	e005      	b.n	8003932 <HAL_UART_Transmit_DMA+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003926:	6922      	ldr	r2, [r4, #16]
 8003928:	2a00      	cmp	r2, #0
 800392a:	d1dc      	bne.n	80038e6 <HAL_UART_Transmit_DMA+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 800392c:	07ca      	lsls	r2, r1, #31
 800392e:	d5da      	bpl.n	80038e6 <HAL_UART_Transmit_DMA+0x1e>
      return HAL_ERROR;
 8003930:	2001      	movs	r0, #1
}
 8003932:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003934:	2240      	movs	r2, #64	; 0x40
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800393a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393e:	2301      	movs	r3, #1
 8003940:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003944:	2080      	movs	r0, #128	; 0x80
 8003946:	6822      	ldr	r2, [r4, #0]
 8003948:	6893      	ldr	r3, [r2, #8]
 800394a:	4303      	orrs	r3, r0
 800394c:	6093      	str	r3, [r2, #8]
 800394e:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8003952:	2000      	movs	r0, #0
 8003954:	e7ed      	b.n	8003932 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_BUSY;
 8003956:	2002      	movs	r0, #2
 8003958:	e7eb      	b.n	8003932 <HAL_UART_Transmit_DMA+0x6a>
 800395a:	46c0      	nop			; (mov r8, r8)
 800395c:	08003969 	.word	0x08003969
 8003960:	080039b5 	.word	0x080039b5
 8003964:	080039c5 	.word	0x080039c5

08003968 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003968:	6982      	ldr	r2, [r0, #24]
{
 800396a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800396c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800396e:	2a20      	cmp	r2, #32
 8003970:	d01a      	beq.n	80039a8 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8003972:	2252      	movs	r2, #82	; 0x52
 8003974:	2100      	movs	r1, #0
 8003976:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003978:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800397c:	3101      	adds	r1, #1
 800397e:	f381 8810 	msr	PRIMASK, r1

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003982:	2480      	movs	r4, #128	; 0x80
 8003984:	6818      	ldr	r0, [r3, #0]
 8003986:	6882      	ldr	r2, [r0, #8]
 8003988:	43a2      	bics	r2, r4
 800398a:	6082      	str	r2, [r0, #8]
 800398c:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003990:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003994:	f381 8810 	msr	PRIMASK, r1

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	313f      	adds	r1, #63	; 0x3f
 800399c:	6813      	ldr	r3, [r2, #0]
 800399e:	430b      	orrs	r3, r1
 80039a0:	6013      	str	r3, [r2, #0]
 80039a2:	f380 8810 	msr	PRIMASK, r0
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039a6:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fc fd5d 	bl	8000468 <HAL_UART_TxCpltCallback>
}
 80039ae:	e7fa      	b.n	80039a6 <UART_DMATransmitCplt+0x3e>

080039b0 <HAL_UART_TxHalfCpltCallback>:
 80039b0:	4770      	bx	lr
 80039b2:	46c0      	nop			; (mov r8, r8)

080039b4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039b4:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80039b6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80039b8:	f7ff fffa 	bl	80039b0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039bc:	bd10      	pop	{r4, pc}
 80039be:	46c0      	nop			; (mov r8, r8)

080039c0 <HAL_UART_RxCpltCallback>:
 80039c0:	4770      	bx	lr
 80039c2:	46c0      	nop			; (mov r8, r8)

080039c4 <UART_DMAError>:
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80039c4:	2280      	movs	r2, #128	; 0x80
{
 80039c6:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039c8:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80039ca:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80039cc:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80039ce:	58a0      	ldr	r0, [r4, r2]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80039d0:	6899      	ldr	r1, [r3, #8]
 80039d2:	420a      	tst	r2, r1
 80039d4:	d001      	beq.n	80039da <UART_DMAError+0x16>
 80039d6:	2d21      	cmp	r5, #33	; 0x21
 80039d8:	d00d      	beq.n	80039f6 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	065b      	lsls	r3, r3, #25
 80039de:	d501      	bpl.n	80039e4 <UART_DMAError+0x20>
 80039e0:	2822      	cmp	r0, #34	; 0x22
 80039e2:	d01b      	beq.n	8003a1c <UART_DMAError+0x58>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039e4:	2284      	movs	r2, #132	; 0x84
 80039e6:	2110      	movs	r1, #16
 80039e8:	58a3      	ldr	r3, [r4, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039ea:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039ec:	430b      	orrs	r3, r1
 80039ee:	50a3      	str	r3, [r4, r2]
  HAL_UART_ErrorCallback(huart);
 80039f0:	f7fc fd4c 	bl	800048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039f4:	bd70      	pop	{r4, r5, r6, pc}
    huart->TxXferCount = 0U;
 80039f6:	2352      	movs	r3, #82	; 0x52
 80039f8:	2200      	movs	r2, #0
 80039fa:	52e2      	strh	r2, [r4, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039fc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a00:	3b51      	subs	r3, #81	; 0x51
 8003a02:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003a06:	6822      	ldr	r2, [r4, #0]
 8003a08:	359f      	adds	r5, #159	; 0x9f
 8003a0a:	6813      	ldr	r3, [r2, #0]
 8003a0c:	43ab      	bics	r3, r5
 8003a0e:	6013      	str	r3, [r2, #0]
 8003a10:	f381 8810 	msr	PRIMASK, r1
  huart->gState = HAL_UART_STATE_READY;
 8003a14:	2320      	movs	r3, #32
 8003a16:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003a18:	6823      	ldr	r3, [r4, #0]
}
 8003a1a:	e7de      	b.n	80039da <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 8003a1c:	235a      	movs	r3, #90	; 0x5a
 8003a1e:	2200      	movs	r2, #0
    UART_EndRxTransfer(huart);
 8003a20:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 8003a22:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 8003a24:	f7ff ff20 	bl	8003868 <UART_EndRxTransfer>
 8003a28:	e7dc      	b.n	80039e4 <UART_DMAError+0x20>
 8003a2a:	46c0      	nop			; (mov r8, r8)

08003a2c <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	225a      	movs	r2, #90	; 0x5a
{
 8003a30:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a32:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8003a34:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8003a36:	3a08      	subs	r2, #8
 8003a38:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a3a:	f7fc fd27 	bl	800048c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a3e:	bd10      	pop	{r4, pc}

08003a40 <HAL_UART_IRQHandler>:
{
 8003a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a42:	46ce      	mov	lr, r9
 8003a44:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a46:	6802      	ldr	r2, [r0, #0]
{
 8003a48:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a4a:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a4c:	48b0      	ldr	r0, [pc, #704]	; (8003d10 <HAL_UART_IRQHandler+0x2d0>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a4e:	6811      	ldr	r1, [r2, #0]
{
 8003a50:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a52:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 8003a54:	4203      	tst	r3, r0
 8003a56:	d000      	beq.n	8003a5a <HAL_UART_IRQHandler+0x1a>
 8003a58:	e07e      	b.n	8003b58 <HAL_UART_IRQHandler+0x118>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a5a:	2020      	movs	r0, #32
 8003a5c:	4218      	tst	r0, r3
 8003a5e:	d002      	beq.n	8003a66 <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a60:	4208      	tst	r0, r1
 8003a62:	d000      	beq.n	8003a66 <HAL_UART_IRQHandler+0x26>
 8003a64:	e0ee      	b.n	8003c44 <HAL_UART_IRQHandler+0x204>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a66:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003a68:	2801      	cmp	r0, #1
 8003a6a:	d01b      	beq.n	8003aa4 <HAL_UART_IRQHandler+0x64>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a6c:	2080      	movs	r0, #128	; 0x80
 8003a6e:	0340      	lsls	r0, r0, #13
 8003a70:	4203      	tst	r3, r0
 8003a72:	d002      	beq.n	8003a7a <HAL_UART_IRQHandler+0x3a>
 8003a74:	026d      	lsls	r5, r5, #9
 8003a76:	d500      	bpl.n	8003a7a <HAL_UART_IRQHandler+0x3a>
 8003a78:	e0e9      	b.n	8003c4e <HAL_UART_IRQHandler+0x20e>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a7a:	2280      	movs	r2, #128	; 0x80
 8003a7c:	421a      	tst	r2, r3
 8003a7e:	d109      	bne.n	8003a94 <HAL_UART_IRQHandler+0x54>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a80:	2240      	movs	r2, #64	; 0x40
 8003a82:	421a      	tst	r2, r3
 8003a84:	d002      	beq.n	8003a8c <HAL_UART_IRQHandler+0x4c>
 8003a86:	420a      	tst	r2, r1
 8003a88:	d000      	beq.n	8003a8c <HAL_UART_IRQHandler+0x4c>
 8003a8a:	e0e9      	b.n	8003c60 <HAL_UART_IRQHandler+0x220>
}
 8003a8c:	bcc0      	pop	{r6, r7}
 8003a8e:	46b9      	mov	r9, r7
 8003a90:	46b0      	mov	r8, r6
 8003a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a94:	420a      	tst	r2, r1
 8003a96:	d0f3      	beq.n	8003a80 <HAL_UART_IRQHandler+0x40>
    if (huart->TxISR != NULL)
 8003a98:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0f6      	beq.n	8003a8c <HAL_UART_IRQHandler+0x4c>
      huart->TxISR(huart);
 8003a9e:	0020      	movs	r0, r4
 8003aa0:	4798      	blx	r3
 8003aa2:	e7f3      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003aa4:	2610      	movs	r6, #16
 8003aa6:	421e      	tst	r6, r3
 8003aa8:	d0e0      	beq.n	8003a6c <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003aaa:	420e      	tst	r6, r1
 8003aac:	d0de      	beq.n	8003a6c <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aae:	2340      	movs	r3, #64	; 0x40
 8003ab0:	001d      	movs	r5, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ab2:	6216      	str	r6, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ab4:	6892      	ldr	r2, [r2, #8]
 8003ab6:	4015      	ands	r5, r2
 8003ab8:	4213      	tst	r3, r2
 8003aba:	d100      	bne.n	8003abe <HAL_UART_IRQHandler+0x7e>
 8003abc:	e0ea      	b.n	8003c94 <HAL_UART_IRQHandler+0x254>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003abe:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8003ac0:	682a      	ldr	r2, [r5, #0]
 8003ac2:	6852      	ldr	r2, [r2, #4]
 8003ac4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003ac6:	2a00      	cmp	r2, #0
 8003ac8:	d0e0      	beq.n	8003a8c <HAL_UART_IRQHandler+0x4c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003aca:	2158      	movs	r1, #88	; 0x58
 8003acc:	4688      	mov	r8, r1
 8003ace:	5a61      	ldrh	r1, [r4, r1]
 8003ad0:	4291      	cmp	r1, r2
 8003ad2:	d9db      	bls.n	8003a8c <HAL_UART_IRQHandler+0x4c>
        huart->RxXferCount = nb_remaining_rx_data;
 8003ad4:	275a      	movs	r7, #90	; 0x5a
 8003ad6:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ad8:	69aa      	ldr	r2, [r5, #24]
 8003ada:	2a20      	cmp	r2, #32
 8003adc:	d032      	beq.n	8003b44 <HAL_UART_IRQHandler+0x104>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ade:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae2:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ae6:	6821      	ldr	r1, [r4, #0]
 8003ae8:	4f8a      	ldr	r7, [pc, #552]	; (8003d14 <HAL_UART_IRQHandler+0x2d4>)
 8003aea:	680a      	ldr	r2, [r1, #0]
 8003aec:	403a      	ands	r2, r7
 8003aee:	600a      	str	r2, [r1, #0]
 8003af0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af8:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003afc:	6821      	ldr	r1, [r4, #0]
 8003afe:	688a      	ldr	r2, [r1, #8]
 8003b00:	4382      	bics	r2, r0
 8003b02:	608a      	str	r2, [r1, #8]
 8003b04:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b08:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0c:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b10:	6821      	ldr	r1, [r4, #0]
 8003b12:	688a      	ldr	r2, [r1, #8]
 8003b14:	439a      	bics	r2, r3
 8003b16:	608a      	str	r2, [r1, #8]
 8003b18:	f385 8810 	msr	PRIMASK, r5
          huart->RxState = HAL_UART_STATE_READY;
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	3340      	adds	r3, #64	; 0x40
 8003b20:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b22:	2300      	movs	r3, #0
 8003b24:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b26:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2a:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b2e:	6822      	ldr	r2, [r4, #0]
 8003b30:	6813      	ldr	r3, [r2, #0]
 8003b32:	43b3      	bics	r3, r6
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b3a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003b3c:	f7fe f8ae 	bl	8001c9c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b40:	4643      	mov	r3, r8
 8003b42:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b44:	2302      	movs	r3, #2
 8003b46:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b48:	3358      	adds	r3, #88	; 0x58
 8003b4a:	5ae3      	ldrh	r3, [r4, r3]
 8003b4c:	0020      	movs	r0, r4
 8003b4e:	1ac9      	subs	r1, r1, r3
 8003b50:	b289      	uxth	r1, r1
 8003b52:	f7fc fc6d 	bl	8000430 <HAL_UARTEx_RxEventCallback>
 8003b56:	e799      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003b58:	2601      	movs	r6, #1
 8003b5a:	0037      	movs	r7, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003b5c:	486e      	ldr	r0, [pc, #440]	; (8003d18 <HAL_UART_IRQHandler+0x2d8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003b5e:	402f      	ands	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003b60:	4008      	ands	r0, r1
 8003b62:	4338      	orrs	r0, r7
 8003b64:	d100      	bne.n	8003b68 <HAL_UART_IRQHandler+0x128>
 8003b66:	e77e      	b.n	8003a66 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b68:	421e      	tst	r6, r3
 8003b6a:	d006      	beq.n	8003b7a <HAL_UART_IRQHandler+0x13a>
 8003b6c:	05c8      	lsls	r0, r1, #23
 8003b6e:	d504      	bpl.n	8003b7a <HAL_UART_IRQHandler+0x13a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b70:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b72:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b74:	5960      	ldr	r0, [r4, r5]
 8003b76:	4330      	orrs	r0, r6
 8003b78:	5160      	str	r0, [r4, r5]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b7a:	2002      	movs	r0, #2
 8003b7c:	4218      	tst	r0, r3
 8003b7e:	d05c      	beq.n	8003c3a <HAL_UART_IRQHandler+0x1fa>
 8003b80:	2f00      	cmp	r7, #0
 8003b82:	d00e      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x162>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b84:	2684      	movs	r6, #132	; 0x84
 8003b86:	2504      	movs	r5, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b88:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b8a:	59a0      	ldr	r0, [r4, r6]
 8003b8c:	4328      	orrs	r0, r5
 8003b8e:	51a0      	str	r0, [r4, r6]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b90:	421d      	tst	r5, r3
 8003b92:	d006      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x162>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b94:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b96:	2584      	movs	r5, #132	; 0x84
 8003b98:	2602      	movs	r6, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b9a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b9c:	5960      	ldr	r0, [r4, r5]
 8003b9e:	4330      	orrs	r0, r6
 8003ba0:	5160      	str	r0, [r4, r5]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ba2:	2508      	movs	r5, #8
 8003ba4:	421d      	tst	r5, r3
 8003ba6:	d008      	beq.n	8003bba <HAL_UART_IRQHandler+0x17a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ba8:	2020      	movs	r0, #32
 8003baa:	4008      	ands	r0, r1
 8003bac:	4338      	orrs	r0, r7
 8003bae:	d004      	beq.n	8003bba <HAL_UART_IRQHandler+0x17a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bb0:	2684      	movs	r6, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bb2:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bb4:	59a0      	ldr	r0, [r4, r6]
 8003bb6:	4328      	orrs	r0, r5
 8003bb8:	51a0      	str	r0, [r4, r6]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003bba:	2080      	movs	r0, #128	; 0x80
 8003bbc:	0100      	lsls	r0, r0, #4
 8003bbe:	4203      	tst	r3, r0
 8003bc0:	d007      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x192>
 8003bc2:	014d      	lsls	r5, r1, #5
 8003bc4:	d505      	bpl.n	8003bd2 <HAL_UART_IRQHandler+0x192>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bc6:	2584      	movs	r5, #132	; 0x84
 8003bc8:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bca:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bcc:	5960      	ldr	r0, [r4, r5]
 8003bce:	4330      	orrs	r0, r6
 8003bd0:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bd2:	2084      	movs	r0, #132	; 0x84
 8003bd4:	5820      	ldr	r0, [r4, r0]
 8003bd6:	2800      	cmp	r0, #0
 8003bd8:	d100      	bne.n	8003bdc <HAL_UART_IRQHandler+0x19c>
 8003bda:	e757      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bdc:	2020      	movs	r0, #32
 8003bde:	4218      	tst	r0, r3
 8003be0:	d001      	beq.n	8003be6 <HAL_UART_IRQHandler+0x1a6>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003be2:	4208      	tst	r0, r1
 8003be4:	d14f      	bne.n	8003c86 <HAL_UART_IRQHandler+0x246>
      errorcode = huart->ErrorCode;
 8003be6:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003be8:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bea:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 8003bec:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bee:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bf0:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bf2:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 8003bf4:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bf6:	431d      	orrs	r5, r3
 8003bf8:	d100      	bne.n	8003bfc <HAL_UART_IRQHandler+0x1bc>
 8003bfa:	e085      	b.n	8003d08 <HAL_UART_IRQHandler+0x2c8>
        UART_EndRxTransfer(huart);
 8003bfc:	f7ff fe34 	bl	8003868 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	421f      	tst	r7, r3
 8003c06:	d027      	beq.n	8003c58 <HAL_UART_IRQHandler+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c08:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c12:	6822      	ldr	r2, [r4, #0]
 8003c14:	6893      	ldr	r3, [r2, #8]
 8003c16:	43bb      	bics	r3, r7
 8003c18:	6093      	str	r3, [r2, #8]
 8003c1a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8003c1e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003c20:	2800      	cmp	r0, #0
 8003c22:	d019      	beq.n	8003c58 <HAL_UART_IRQHandler+0x218>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c24:	4b3d      	ldr	r3, [pc, #244]	; (8003d1c <HAL_UART_IRQHandler+0x2dc>)
 8003c26:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c28:	f7fe f856 	bl	8001cd8 <HAL_DMA_Abort_IT>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d100      	bne.n	8003c32 <HAL_UART_IRQHandler+0x1f2>
 8003c30:	e72c      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c32:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003c34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c36:	4798      	blx	r3
 8003c38:	e728      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c3a:	0758      	lsls	r0, r3, #29
 8003c3c:	d5b1      	bpl.n	8003ba2 <HAL_UART_IRQHandler+0x162>
 8003c3e:	2f00      	cmp	r7, #0
 8003c40:	d1a8      	bne.n	8003b94 <HAL_UART_IRQHandler+0x154>
 8003c42:	e7ae      	b.n	8003ba2 <HAL_UART_IRQHandler+0x162>
      if (huart->RxISR != NULL)
 8003c44:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d000      	beq.n	8003c4c <HAL_UART_IRQHandler+0x20c>
 8003c4a:	e728      	b.n	8003a9e <HAL_UART_IRQHandler+0x5e>
 8003c4c:	e71e      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c4e:	6210      	str	r0, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003c50:	0020      	movs	r0, r4
 8003c52:	f000 fcf1 	bl	8004638 <HAL_UARTEx_WakeupCallback>
    return;
 8003c56:	e719      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
            HAL_UART_ErrorCallback(huart);
 8003c58:	0020      	movs	r0, r4
 8003c5a:	f7fc fc17 	bl	800048c <HAL_UART_ErrorCallback>
 8003c5e:	e715      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c60:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c64:	2301      	movs	r3, #1
 8003c66:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c6a:	6821      	ldr	r1, [r4, #0]
 8003c6c:	680b      	ldr	r3, [r1, #0]
 8003c6e:	4393      	bics	r3, r2
 8003c70:	600b      	str	r3, [r1, #0]
 8003c72:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c76:	2320      	movs	r3, #32
 8003c78:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c7a:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c7c:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8003c7e:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 8003c80:	f7fc fbf2 	bl	8000468 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c84:	e702      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
        if (huart->RxISR != NULL)
 8003c86:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ac      	beq.n	8003be6 <HAL_UART_IRQHandler+0x1a6>
          huart->RxISR(huart);
 8003c8c:	0020      	movs	r0, r4
 8003c8e:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c90:	6822      	ldr	r2, [r4, #0]
 8003c92:	e7a8      	b.n	8003be6 <HAL_UART_IRQHandler+0x1a6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c94:	2358      	movs	r3, #88	; 0x58
 8003c96:	225a      	movs	r2, #90	; 0x5a
 8003c98:	5ae1      	ldrh	r1, [r4, r3]
 8003c9a:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 8003c9c:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c9e:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8003ca0:	2a00      	cmp	r2, #0
 8003ca2:	d100      	bne.n	8003ca6 <HAL_UART_IRQHandler+0x266>
 8003ca4:	e6f2      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ca6:	1ac9      	subs	r1, r1, r3
 8003ca8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003caa:	2900      	cmp	r1, #0
 8003cac:	d100      	bne.n	8003cb0 <HAL_UART_IRQHandler+0x270>
 8003cae:	e6ed      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cb0:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb4:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cb8:	6822      	ldr	r2, [r4, #0]
 8003cba:	6813      	ldr	r3, [r2, #0]
 8003cbc:	4698      	mov	r8, r3
 8003cbe:	4647      	mov	r7, r8
 8003cc0:	4b17      	ldr	r3, [pc, #92]	; (8003d20 <HAL_UART_IRQHandler+0x2e0>)
 8003cc2:	401f      	ands	r7, r3
 8003cc4:	6017      	str	r7, [r2, #0]
 8003cc6:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cca:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cce:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	6822      	ldr	r2, [r4, #0]
 8003cd4:	6893      	ldr	r3, [r2, #8]
 8003cd6:	4383      	bics	r3, r0
 8003cd8:	6093      	str	r3, [r2, #8]
 8003cda:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8003cde:	2380      	movs	r3, #128	; 0x80
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ce4:	6625      	str	r5, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8003ce6:	66a5      	str	r5, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ce8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cec:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	6813      	ldr	r3, [r2, #0]
 8003cf4:	43b3      	bics	r3, r6
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cfc:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cfe:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d00:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d02:	f7fc fb95 	bl	8000430 <HAL_UARTEx_RxEventCallback>
 8003d06:	e6c1      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
        HAL_UART_ErrorCallback(huart);
 8003d08:	f7fc fbc0 	bl	800048c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d0c:	51a5      	str	r5, [r4, r6]
 8003d0e:	e6bd      	b.n	8003a8c <HAL_UART_IRQHandler+0x4c>
 8003d10:	0000080f 	.word	0x0000080f
 8003d14:	fffffeff 	.word	0xfffffeff
 8003d18:	04000120 	.word	0x04000120
 8003d1c:	08003a2d 	.word	0x08003a2d
 8003d20:	fffffedf 	.word	0xfffffedf

08003d24 <UART_RxISR_8BIT>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
  uint16_t uhMask = huart->Mask;
 8003d24:	235c      	movs	r3, #92	; 0x5c
 8003d26:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d28:	3324      	adds	r3, #36	; 0x24
 8003d2a:	58c1      	ldr	r1, [r0, r3]
{
 8003d2c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d2e:	2922      	cmp	r1, #34	; 0x22
 8003d30:	d005      	beq.n	8003d3e <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d32:	2108      	movs	r1, #8
 8003d34:	6802      	ldr	r2, [r0, #0]
 8003d36:	6993      	ldr	r3, [r2, #24]
 8003d38:	430b      	orrs	r3, r1
 8003d3a:	6193      	str	r3, [r2, #24]
  }
}
 8003d3c:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d3e:	6801      	ldr	r1, [r0, #0]
 8003d40:	8c8c      	ldrh	r4, [r1, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003d42:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8003d44:	4022      	ands	r2, r4
 8003d46:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8003d48:	215a      	movs	r1, #90	; 0x5a
    huart->pRxBuffPtr++;
 8003d4a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003d4c:	3201      	adds	r2, #1
 8003d4e:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8003d50:	5a42      	ldrh	r2, [r0, r1]
 8003d52:	3a01      	subs	r2, #1
 8003d54:	b292      	uxth	r2, r2
 8003d56:	5242      	strh	r2, [r0, r1]
    if (huart->RxXferCount == 0U)
 8003d58:	5a42      	ldrh	r2, [r0, r1]
 8003d5a:	b291      	uxth	r1, r2
 8003d5c:	2a00      	cmp	r2, #0
 8003d5e:	d1ed      	bne.n	8003d3c <UART_RxISR_8BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d60:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d64:	3201      	adds	r2, #1
 8003d66:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d6a:	6805      	ldr	r5, [r0, #0]
 8003d6c:	4e1f      	ldr	r6, [pc, #124]	; (8003dec <UART_RxISR_8BIT+0xc8>)
 8003d6e:	682c      	ldr	r4, [r5, #0]
 8003d70:	4034      	ands	r4, r6
 8003d72:	602c      	str	r4, [r5, #0]
 8003d74:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d78:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d7c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d80:	6805      	ldr	r5, [r0, #0]
 8003d82:	68ac      	ldr	r4, [r5, #8]
 8003d84:	4394      	bics	r4, r2
 8003d86:	60ac      	str	r4, [r5, #8]
 8003d88:	f38c 8810 	msr	PRIMASK, ip
      huart->RxState = HAL_UART_STATE_READY;
 8003d8c:	2420      	movs	r4, #32
 8003d8e:	50c4      	str	r4, [r0, r3]
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d90:	6803      	ldr	r3, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d92:	6641      	str	r1, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d94:	685b      	ldr	r3, [r3, #4]
      huart->RxISR = NULL;
 8003d96:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	d50a      	bpl.n	8003db2 <UART_RxISR_8BIT+0x8e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d9c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da0:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003da4:	6802      	ldr	r2, [r0, #0]
 8003da6:	4c12      	ldr	r4, [pc, #72]	; (8003df0 <UART_RxISR_8BIT+0xcc>)
 8003da8:	6813      	ldr	r3, [r2, #0]
 8003daa:	4023      	ands	r3, r4
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003db2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d116      	bne.n	8003de6 <UART_RxISR_8BIT+0xc2>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db8:	2200      	movs	r2, #0
 8003dba:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dbc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc0:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc4:	6801      	ldr	r1, [r0, #0]
 8003dc6:	3210      	adds	r2, #16
 8003dc8:	680b      	ldr	r3, [r1, #0]
 8003dca:	4393      	bics	r3, r2
 8003dcc:	600b      	str	r3, [r1, #0]
 8003dce:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003dd2:	6803      	ldr	r3, [r0, #0]
 8003dd4:	69d9      	ldr	r1, [r3, #28]
 8003dd6:	420a      	tst	r2, r1
 8003dd8:	d000      	beq.n	8003ddc <UART_RxISR_8BIT+0xb8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dda:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ddc:	2358      	movs	r3, #88	; 0x58
 8003dde:	5ac1      	ldrh	r1, [r0, r3]
 8003de0:	f7fc fb26 	bl	8000430 <HAL_UARTEx_RxEventCallback>
 8003de4:	e7aa      	b.n	8003d3c <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003de6:	f7ff fdeb 	bl	80039c0 <HAL_UART_RxCpltCallback>
 8003dea:	e7a7      	b.n	8003d3c <UART_RxISR_8BIT+0x18>
 8003dec:	fffffedf 	.word	0xfffffedf
 8003df0:	fbffffff 	.word	0xfbffffff

08003df4 <UART_RxISR_16BIT>:
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003df4:	235c      	movs	r3, #92	; 0x5c
{
 8003df6:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 8003df8:	5ac4      	ldrh	r4, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003dfa:	3324      	adds	r3, #36	; 0x24
 8003dfc:	58c2      	ldr	r2, [r0, r3]
 8003dfe:	2a22      	cmp	r2, #34	; 0x22
 8003e00:	d005      	beq.n	8003e0e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e02:	2108      	movs	r1, #8
 8003e04:	6802      	ldr	r2, [r0, #0]
 8003e06:	6993      	ldr	r3, [r2, #24]
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6193      	str	r3, [r2, #24]
  }
}
 8003e0c:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e0e:	6802      	ldr	r2, [r0, #0]
 8003e10:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003e12:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8003e14:	4021      	ands	r1, r4
 8003e16:	8011      	strh	r1, [r2, #0]
    huart->RxXferCount--;
 8003e18:	215a      	movs	r1, #90	; 0x5a
    huart->pRxBuffPtr += 2U;
 8003e1a:	3202      	adds	r2, #2
 8003e1c:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8003e1e:	5a42      	ldrh	r2, [r0, r1]
 8003e20:	3a01      	subs	r2, #1
 8003e22:	b292      	uxth	r2, r2
 8003e24:	5242      	strh	r2, [r0, r1]
    if (huart->RxXferCount == 0U)
 8003e26:	5a42      	ldrh	r2, [r0, r1]
 8003e28:	b291      	uxth	r1, r2
 8003e2a:	2a00      	cmp	r2, #0
 8003e2c:	d1ee      	bne.n	8003e0c <UART_RxISR_16BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e2e:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e32:	3201      	adds	r2, #1
 8003e34:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e38:	6805      	ldr	r5, [r0, #0]
 8003e3a:	4e20      	ldr	r6, [pc, #128]	; (8003ebc <UART_RxISR_16BIT+0xc8>)
 8003e3c:	682c      	ldr	r4, [r5, #0]
 8003e3e:	4034      	ands	r4, r6
 8003e40:	602c      	str	r4, [r5, #0]
 8003e42:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e46:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4e:	6805      	ldr	r5, [r0, #0]
 8003e50:	68ac      	ldr	r4, [r5, #8]
 8003e52:	4394      	bics	r4, r2
 8003e54:	60ac      	str	r4, [r5, #8]
 8003e56:	f38c 8810 	msr	PRIMASK, ip
      huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	2420      	movs	r4, #32
 8003e5c:	50c4      	str	r4, [r0, r3]
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e5e:	6803      	ldr	r3, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e60:	6641      	str	r1, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e62:	685b      	ldr	r3, [r3, #4]
      huart->RxISR = NULL;
 8003e64:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e66:	021b      	lsls	r3, r3, #8
 8003e68:	d50a      	bpl.n	8003e80 <UART_RxISR_16BIT+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e6a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e6e:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e72:	6802      	ldr	r2, [r0, #0]
 8003e74:	4c12      	ldr	r4, [pc, #72]	; (8003ec0 <UART_RxISR_16BIT+0xcc>)
 8003e76:	6813      	ldr	r3, [r2, #0]
 8003e78:	4023      	ands	r3, r4
 8003e7a:	6013      	str	r3, [r2, #0]
 8003e7c:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e80:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d116      	bne.n	8003eb4 <UART_RxISR_16BIT+0xc0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e86:	2200      	movs	r2, #0
 8003e88:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e8a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e92:	6801      	ldr	r1, [r0, #0]
 8003e94:	3210      	adds	r2, #16
 8003e96:	680b      	ldr	r3, [r1, #0]
 8003e98:	4393      	bics	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ea0:	6803      	ldr	r3, [r0, #0]
 8003ea2:	69d9      	ldr	r1, [r3, #28]
 8003ea4:	420a      	tst	r2, r1
 8003ea6:	d000      	beq.n	8003eaa <UART_RxISR_16BIT+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ea8:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eaa:	2358      	movs	r3, #88	; 0x58
 8003eac:	5ac1      	ldrh	r1, [r0, r3]
 8003eae:	f7fc fabf 	bl	8000430 <HAL_UARTEx_RxEventCallback>
 8003eb2:	e7ab      	b.n	8003e0c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003eb4:	f7ff fd84 	bl	80039c0 <HAL_UART_RxCpltCallback>
 8003eb8:	e7a8      	b.n	8003e0c <UART_RxISR_16BIT+0x18>
 8003eba:	46c0      	nop			; (mov r8, r8)
 8003ebc:	fffffedf 	.word	0xfffffedf
 8003ec0:	fbffffff 	.word	0xfbffffff

08003ec4 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 8003ec4:	2104      	movs	r1, #4
 8003ec6:	6802      	ldr	r2, [r0, #0]
 8003ec8:	6993      	ldr	r3, [r2, #24]
 8003eca:	430b      	orrs	r3, r1
 8003ecc:	6193      	str	r3, [r2, #24]
}
 8003ece:	4770      	bx	lr

08003ed0 <UART_SetConfig>:
{
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ed4:	6925      	ldr	r5, [r4, #16]
 8003ed6:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ed8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003eda:	432b      	orrs	r3, r5
 8003edc:	6965      	ldr	r5, [r4, #20]
 8003ede:	69c1      	ldr	r1, [r0, #28]
 8003ee0:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ee2:	6810      	ldr	r0, [r2, #0]
 8003ee4:	4d39      	ldr	r5, [pc, #228]	; (8003fcc <UART_SetConfig+0xfc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ee6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ee8:	4028      	ands	r0, r5
 8003eea:	4303      	orrs	r3, r0
 8003eec:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eee:	6853      	ldr	r3, [r2, #4]
 8003ef0:	4837      	ldr	r0, [pc, #220]	; (8003fd0 <UART_SetConfig+0x100>)
  tmpreg |= huart->Init.OneBitSampling;
 8003ef2:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef4:	4003      	ands	r3, r0
 8003ef6:	68e0      	ldr	r0, [r4, #12]
 8003ef8:	4303      	orrs	r3, r0
 8003efa:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003efc:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003efe:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8003f00:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f02:	4d34      	ldr	r5, [pc, #208]	; (8003fd4 <UART_SetConfig+0x104>)
 8003f04:	4028      	ands	r0, r5
 8003f06:	4303      	orrs	r3, r0
 8003f08:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f0a:	4b33      	ldr	r3, [pc, #204]	; (8003fd8 <UART_SetConfig+0x108>)
 8003f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f0e:	2303      	movs	r3, #3
 8003f10:	4013      	ands	r3, r2
 8003f12:	3b01      	subs	r3, #1
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d909      	bls.n	8003f2c <UART_SetConfig+0x5c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f18:	2380      	movs	r3, #128	; 0x80
 8003f1a:	021b      	lsls	r3, r3, #8
 8003f1c:	4299      	cmp	r1, r3
 8003f1e:	d029      	beq.n	8003f74 <UART_SetConfig+0xa4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f20:	f7fe fb60 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003f24:	2800      	cmp	r0, #0
 8003f26:	d10f      	bne.n	8003f48 <UART_SetConfig+0x78>
 8003f28:	2000      	movs	r0, #0
 8003f2a:	e018      	b.n	8003f5e <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f2c:	2080      	movs	r0, #128	; 0x80
 8003f2e:	4a2b      	ldr	r2, [pc, #172]	; (8003fdc <UART_SetConfig+0x10c>)
 8003f30:	0200      	lsls	r0, r0, #8
 8003f32:	5cd3      	ldrb	r3, [r2, r3]
 8003f34:	4281      	cmp	r1, r0
 8003f36:	d035      	beq.n	8003fa4 <UART_SetConfig+0xd4>
    switch (clocksource)
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d041      	beq.n	8003fc0 <UART_SetConfig+0xf0>
 8003f3c:	d813      	bhi.n	8003f66 <UART_SetConfig+0x96>
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0ee      	beq.n	8003f20 <UART_SetConfig+0x50>
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d10a      	bne.n	8003f5c <UART_SetConfig+0x8c>
        pclk = (uint32_t) HSI_VALUE;
 8003f46:	4826      	ldr	r0, [pc, #152]	; (8003fe0 <UART_SetConfig+0x110>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f48:	6861      	ldr	r1, [r4, #4]
 8003f4a:	084b      	lsrs	r3, r1, #1
 8003f4c:	1818      	adds	r0, r3, r0
 8003f4e:	f7fc f8db 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f52:	0002      	movs	r2, r0
 8003f54:	4b23      	ldr	r3, [pc, #140]	; (8003fe4 <UART_SetConfig+0x114>)
 8003f56:	3a10      	subs	r2, #16
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d907      	bls.n	8003f6c <UART_SetConfig+0x9c>
    switch (clocksource)
 8003f5c:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8003f62:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8003f64:	bd70      	pop	{r4, r5, r6, pc}
    switch (clocksource)
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d0ee      	beq.n	8003f48 <UART_SetConfig+0x78>
 8003f6a:	e7f7      	b.n	8003f5c <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	60d8      	str	r0, [r3, #12]
 8003f70:	2000      	movs	r0, #0
 8003f72:	e7f4      	b.n	8003f5e <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f74:	f7fe fb36 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	d0d5      	beq.n	8003f28 <UART_SetConfig+0x58>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f7c:	0043      	lsls	r3, r0, #1
 8003f7e:	6861      	ldr	r1, [r4, #4]
 8003f80:	0848      	lsrs	r0, r1, #1
 8003f82:	18c0      	adds	r0, r0, r3
 8003f84:	f7fc f8c0 	bl	8000108 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f88:	0002      	movs	r2, r0
 8003f8a:	4b16      	ldr	r3, [pc, #88]	; (8003fe4 <UART_SetConfig+0x114>)
 8003f8c:	3a10      	subs	r2, #16
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d8e4      	bhi.n	8003f5c <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f92:	4b15      	ldr	r3, [pc, #84]	; (8003fe8 <UART_SetConfig+0x118>)
        huart->Instance->BRR = brrtemp;
 8003f94:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f96:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f98:	0700      	lsls	r0, r0, #28
 8003f9a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003f9c:	4303      	orrs	r3, r0
 8003f9e:	60d3      	str	r3, [r2, #12]
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	e7dc      	b.n	8003f5e <UART_SetConfig+0x8e>
    switch (clocksource)
 8003fa4:	2b04      	cmp	r3, #4
 8003fa6:	d00e      	beq.n	8003fc6 <UART_SetConfig+0xf6>
 8003fa8:	d805      	bhi.n	8003fb6 <UART_SetConfig+0xe6>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0e2      	beq.n	8003f74 <UART_SetConfig+0xa4>
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d1d4      	bne.n	8003f5c <UART_SetConfig+0x8c>
 8003fb2:	4b0e      	ldr	r3, [pc, #56]	; (8003fec <UART_SetConfig+0x11c>)
 8003fb4:	e7e3      	b.n	8003f7e <UART_SetConfig+0xae>
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d1d0      	bne.n	8003f5c <UART_SetConfig+0x8c>
 8003fba:	2380      	movs	r3, #128	; 0x80
 8003fbc:	025b      	lsls	r3, r3, #9
 8003fbe:	e7de      	b.n	8003f7e <UART_SetConfig+0xae>
        pclk = HAL_RCC_GetSysClockFreq();
 8003fc0:	f7fe fa5a 	bl	8002478 <HAL_RCC_GetSysClockFreq>
        break;
 8003fc4:	e7ae      	b.n	8003f24 <UART_SetConfig+0x54>
        pclk = HAL_RCC_GetSysClockFreq();
 8003fc6:	f7fe fa57 	bl	8002478 <HAL_RCC_GetSysClockFreq>
        break;
 8003fca:	e7d5      	b.n	8003f78 <UART_SetConfig+0xa8>
 8003fcc:	ffff69f3 	.word	0xffff69f3
 8003fd0:	ffffcfff 	.word	0xffffcfff
 8003fd4:	fffff4ff 	.word	0xfffff4ff
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	080050dc 	.word	0x080050dc
 8003fe0:	007a1200 	.word	0x007a1200
 8003fe4:	0000ffef 	.word	0x0000ffef
 8003fe8:	0000fff0 	.word	0x0000fff0
 8003fec:	00f42400 	.word	0x00f42400

08003ff0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ff0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003ff2:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ff4:	07da      	lsls	r2, r3, #31
 8003ff6:	d506      	bpl.n	8004006 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ff8:	6801      	ldr	r1, [r0, #0]
 8003ffa:	4c28      	ldr	r4, [pc, #160]	; (800409c <UART_AdvFeatureConfig+0xac>)
 8003ffc:	684a      	ldr	r2, [r1, #4]
 8003ffe:	4022      	ands	r2, r4
 8004000:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004002:	4322      	orrs	r2, r4
 8004004:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004006:	079a      	lsls	r2, r3, #30
 8004008:	d506      	bpl.n	8004018 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800400a:	6801      	ldr	r1, [r0, #0]
 800400c:	4c24      	ldr	r4, [pc, #144]	; (80040a0 <UART_AdvFeatureConfig+0xb0>)
 800400e:	684a      	ldr	r2, [r1, #4]
 8004010:	4022      	ands	r2, r4
 8004012:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004014:	4322      	orrs	r2, r4
 8004016:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004018:	075a      	lsls	r2, r3, #29
 800401a:	d506      	bpl.n	800402a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800401c:	6801      	ldr	r1, [r0, #0]
 800401e:	4c21      	ldr	r4, [pc, #132]	; (80040a4 <UART_AdvFeatureConfig+0xb4>)
 8004020:	684a      	ldr	r2, [r1, #4]
 8004022:	4022      	ands	r2, r4
 8004024:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004026:	4322      	orrs	r2, r4
 8004028:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800402a:	071a      	lsls	r2, r3, #28
 800402c:	d506      	bpl.n	800403c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800402e:	6801      	ldr	r1, [r0, #0]
 8004030:	4c1d      	ldr	r4, [pc, #116]	; (80040a8 <UART_AdvFeatureConfig+0xb8>)
 8004032:	684a      	ldr	r2, [r1, #4]
 8004034:	4022      	ands	r2, r4
 8004036:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004038:	4322      	orrs	r2, r4
 800403a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800403c:	06da      	lsls	r2, r3, #27
 800403e:	d506      	bpl.n	800404e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004040:	6801      	ldr	r1, [r0, #0]
 8004042:	4c1a      	ldr	r4, [pc, #104]	; (80040ac <UART_AdvFeatureConfig+0xbc>)
 8004044:	688a      	ldr	r2, [r1, #8]
 8004046:	4022      	ands	r2, r4
 8004048:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800404a:	4322      	orrs	r2, r4
 800404c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800404e:	069a      	lsls	r2, r3, #26
 8004050:	d506      	bpl.n	8004060 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004052:	6801      	ldr	r1, [r0, #0]
 8004054:	4c16      	ldr	r4, [pc, #88]	; (80040b0 <UART_AdvFeatureConfig+0xc0>)
 8004056:	688a      	ldr	r2, [r1, #8]
 8004058:	4022      	ands	r2, r4
 800405a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800405c:	4322      	orrs	r2, r4
 800405e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004060:	065a      	lsls	r2, r3, #25
 8004062:	d50a      	bpl.n	800407a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004064:	6801      	ldr	r1, [r0, #0]
 8004066:	4d13      	ldr	r5, [pc, #76]	; (80040b4 <UART_AdvFeatureConfig+0xc4>)
 8004068:	684a      	ldr	r2, [r1, #4]
 800406a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800406c:	402a      	ands	r2, r5
 800406e:	4322      	orrs	r2, r4
 8004070:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004072:	2280      	movs	r2, #128	; 0x80
 8004074:	0352      	lsls	r2, r2, #13
 8004076:	4294      	cmp	r4, r2
 8004078:	d009      	beq.n	800408e <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800407a:	061b      	lsls	r3, r3, #24
 800407c:	d506      	bpl.n	800408c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800407e:	6802      	ldr	r2, [r0, #0]
 8004080:	490d      	ldr	r1, [pc, #52]	; (80040b8 <UART_AdvFeatureConfig+0xc8>)
 8004082:	6853      	ldr	r3, [r2, #4]
 8004084:	400b      	ands	r3, r1
 8004086:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004088:	430b      	orrs	r3, r1
 800408a:	6053      	str	r3, [r2, #4]
}
 800408c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800408e:	684a      	ldr	r2, [r1, #4]
 8004090:	4c0a      	ldr	r4, [pc, #40]	; (80040bc <UART_AdvFeatureConfig+0xcc>)
 8004092:	4022      	ands	r2, r4
 8004094:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004096:	4322      	orrs	r2, r4
 8004098:	604a      	str	r2, [r1, #4]
 800409a:	e7ee      	b.n	800407a <UART_AdvFeatureConfig+0x8a>
 800409c:	fffdffff 	.word	0xfffdffff
 80040a0:	fffeffff 	.word	0xfffeffff
 80040a4:	fffbffff 	.word	0xfffbffff
 80040a8:	ffff7fff 	.word	0xffff7fff
 80040ac:	ffffefff 	.word	0xffffefff
 80040b0:	ffffdfff 	.word	0xffffdfff
 80040b4:	ffefffff 	.word	0xffefffff
 80040b8:	fff7ffff 	.word	0xfff7ffff
 80040bc:	ff9fffff 	.word	0xff9fffff

080040c0 <UART_WaitOnFlagUntilTimeout>:
{
 80040c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040c2:	4645      	mov	r5, r8
 80040c4:	4698      	mov	r8, r3
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040c6:	2304      	movs	r3, #4
{
 80040c8:	4657      	mov	r7, sl
 80040ca:	464e      	mov	r6, r9
 80040cc:	46de      	mov	lr, fp
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040ce:	469a      	mov	sl, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040d0:	3304      	adds	r3, #4
 80040d2:	4699      	mov	r9, r3
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040d4:	2380      	movs	r3, #128	; 0x80
{
 80040d6:	b5e0      	push	{r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040d8:	011b      	lsls	r3, r3, #4
{
 80040da:	b083      	sub	sp, #12
 80040dc:	0015      	movs	r5, r2
 80040de:	0007      	movs	r7, r0
 80040e0:	000c      	movs	r4, r1
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040e2:	469b      	mov	fp, r3
{
 80040e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040e6:	6802      	ldr	r2, [r0, #0]
 80040e8:	e001      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 80040ea:	1c73      	adds	r3, r6, #1
 80040ec:	d10e      	bne.n	800410c <UART_WaitOnFlagUntilTimeout+0x4c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ee:	69d3      	ldr	r3, [r2, #28]
 80040f0:	4023      	ands	r3, r4
 80040f2:	1b1b      	subs	r3, r3, r4
 80040f4:	4259      	negs	r1, r3
 80040f6:	414b      	adcs	r3, r1
 80040f8:	42ab      	cmp	r3, r5
 80040fa:	d0f6      	beq.n	80040ea <UART_WaitOnFlagUntilTimeout+0x2a>
  return HAL_OK;
 80040fc:	2000      	movs	r0, #0
}
 80040fe:	b003      	add	sp, #12
 8004100:	bcf0      	pop	{r4, r5, r6, r7}
 8004102:	46bb      	mov	fp, r7
 8004104:	46b2      	mov	sl, r6
 8004106:	46a9      	mov	r9, r5
 8004108:	46a0      	mov	r8, r4
 800410a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410c:	f7fd f9c2 	bl	8001494 <HAL_GetTick>
 8004110:	4643      	mov	r3, r8
 8004112:	1ac0      	subs	r0, r0, r3
 8004114:	42b0      	cmp	r0, r6
 8004116:	d81d      	bhi.n	8004154 <UART_WaitOnFlagUntilTimeout+0x94>
 8004118:	2e00      	cmp	r6, #0
 800411a:	d01b      	beq.n	8004154 <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800411c:	4651      	mov	r1, sl
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	6813      	ldr	r3, [r2, #0]
 8004122:	4219      	tst	r1, r3
 8004124:	d0e3      	beq.n	80040ee <UART_WaitOnFlagUntilTimeout+0x2e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004126:	4649      	mov	r1, r9
 8004128:	69d3      	ldr	r3, [r2, #28]
 800412a:	4019      	ands	r1, r3
 800412c:	9101      	str	r1, [sp, #4]
 800412e:	4649      	mov	r1, r9
 8004130:	4219      	tst	r1, r3
 8004132:	d111      	bne.n	8004158 <UART_WaitOnFlagUntilTimeout+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004134:	4659      	mov	r1, fp
 8004136:	69d3      	ldr	r3, [r2, #28]
 8004138:	420b      	tst	r3, r1
 800413a:	d0d8      	beq.n	80040ee <UART_WaitOnFlagUntilTimeout+0x2e>
          UART_EndRxTransfer(huart);
 800413c:	0038      	movs	r0, r7
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800413e:	6211      	str	r1, [r2, #32]
          UART_EndRxTransfer(huart);
 8004140:	f7ff fb92 	bl	8003868 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004144:	2384      	movs	r3, #132	; 0x84
 8004146:	2220      	movs	r2, #32
 8004148:	50fa      	str	r2, [r7, r3]
          __HAL_UNLOCK(huart);
 800414a:	9a01      	ldr	r2, [sp, #4]
 800414c:	3b0c      	subs	r3, #12
          return HAL_TIMEOUT;
 800414e:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8004150:	54fa      	strb	r2, [r7, r3]
          return HAL_TIMEOUT;
 8004152:	e7d4      	b.n	80040fe <UART_WaitOnFlagUntilTimeout+0x3e>
        return HAL_TIMEOUT;
 8004154:	2003      	movs	r0, #3
 8004156:	e7d2      	b.n	80040fe <UART_WaitOnFlagUntilTimeout+0x3e>
           UART_EndRxTransfer(huart);
 8004158:	0038      	movs	r0, r7
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800415a:	6211      	str	r1, [r2, #32]
           UART_EndRxTransfer(huart);
 800415c:	f7ff fb84 	bl	8003868 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004160:	2384      	movs	r3, #132	; 0x84
 8004162:	464a      	mov	r2, r9
 8004164:	50fa      	str	r2, [r7, r3]
           __HAL_UNLOCK(huart);
 8004166:	2200      	movs	r2, #0
 8004168:	3b0c      	subs	r3, #12
           return HAL_ERROR;
 800416a:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 800416c:	54fa      	strb	r2, [r7, r3]
           return HAL_ERROR;
 800416e:	e7c6      	b.n	80040fe <UART_WaitOnFlagUntilTimeout+0x3e>

08004170 <HAL_UART_Transmit>:
{
 8004170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004172:	4647      	mov	r7, r8
 8004174:	46ce      	mov	lr, r9
 8004176:	b580      	push	{r7, lr}
 8004178:	001f      	movs	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800417a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 800417c:	0004      	movs	r4, r0
 800417e:	000d      	movs	r5, r1
 8004180:	0016      	movs	r6, r2
 8004182:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8004184:	2b20      	cmp	r3, #32
 8004186:	d14c      	bne.n	8004222 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8004188:	2900      	cmp	r1, #0
 800418a:	d044      	beq.n	8004216 <HAL_UART_Transmit+0xa6>
 800418c:	2a00      	cmp	r2, #0
 800418e:	d042      	beq.n	8004216 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004190:	2380      	movs	r3, #128	; 0x80
 8004192:	6882      	ldr	r2, [r0, #8]
 8004194:	015b      	lsls	r3, r3, #5
 8004196:	429a      	cmp	r2, r3
 8004198:	d104      	bne.n	80041a4 <HAL_UART_Transmit+0x34>
 800419a:	6903      	ldr	r3, [r0, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 80041a0:	07cb      	lsls	r3, r1, #31
 80041a2:	d438      	bmi.n	8004216 <HAL_UART_Transmit+0xa6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a4:	2200      	movs	r2, #0
 80041a6:	2384      	movs	r3, #132	; 0x84
 80041a8:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041aa:	3b63      	subs	r3, #99	; 0x63
 80041ac:	67e3      	str	r3, [r4, #124]	; 0x7c
    tickstart = HAL_GetTick();
 80041ae:	f7fd f971 	bl	8001494 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80041b2:	2350      	movs	r3, #80	; 0x50
 80041b4:	52e6      	strh	r6, [r4, r3]
    huart->TxXferCount = Size;
 80041b6:	3302      	adds	r3, #2
      pdata16bits = NULL;
 80041b8:	2100      	movs	r1, #0
    huart->TxXferCount = Size;
 80041ba:	52e6      	strh	r6, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041bc:	2380      	movs	r3, #128	; 0x80
 80041be:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80041c0:	4680      	mov	r8, r0
      pdata16bits = NULL;
 80041c2:	4689      	mov	r9, r1
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c4:	015b      	lsls	r3, r3, #5
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d03e      	beq.n	8004248 <HAL_UART_Transmit+0xd8>
    while (huart->TxXferCount > 0U)
 80041ca:	2352      	movs	r3, #82	; 0x52
 80041cc:	5ae3      	ldrh	r3, [r4, r3]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d029      	beq.n	8004226 <HAL_UART_Transmit+0xb6>
      huart->TxXferCount--;
 80041d2:	2652      	movs	r6, #82	; 0x52
 80041d4:	e00a      	b.n	80041ec <HAL_UART_Transmit+0x7c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041d6:	782a      	ldrb	r2, [r5, #0]
 80041d8:	6823      	ldr	r3, [r4, #0]
        pdata8bits++;
 80041da:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041dc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 80041de:	5ba2      	ldrh	r2, [r4, r6]
 80041e0:	3a01      	subs	r2, #1
 80041e2:	b292      	uxth	r2, r2
 80041e4:	53a2      	strh	r2, [r4, r6]
    while (huart->TxXferCount > 0U)
 80041e6:	5ba3      	ldrh	r3, [r4, r6]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d01c      	beq.n	8004226 <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041ec:	4643      	mov	r3, r8
 80041ee:	2200      	movs	r2, #0
 80041f0:	2180      	movs	r1, #128	; 0x80
 80041f2:	0020      	movs	r0, r4
 80041f4:	9700      	str	r7, [sp, #0]
 80041f6:	f7ff ff63 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 80041fa:	2800      	cmp	r0, #0
 80041fc:	d120      	bne.n	8004240 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 80041fe:	2d00      	cmp	r5, #0
 8004200:	d1e9      	bne.n	80041d6 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004202:	464b      	mov	r3, r9
 8004204:	881b      	ldrh	r3, [r3, #0]
 8004206:	6822      	ldr	r2, [r4, #0]
 8004208:	05db      	lsls	r3, r3, #23
 800420a:	0ddb      	lsrs	r3, r3, #23
 800420c:	8513      	strh	r3, [r2, #40]	; 0x28
        pdata16bits++;
 800420e:	2302      	movs	r3, #2
 8004210:	469c      	mov	ip, r3
 8004212:	44e1      	add	r9, ip
 8004214:	e7e3      	b.n	80041de <HAL_UART_Transmit+0x6e>
      return  HAL_ERROR;
 8004216:	2001      	movs	r0, #1
}
 8004218:	b003      	add	sp, #12
 800421a:	bcc0      	pop	{r6, r7}
 800421c:	46b9      	mov	r9, r7
 800421e:	46b0      	mov	r8, r6
 8004220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8004222:	2002      	movs	r0, #2
 8004224:	e7f8      	b.n	8004218 <HAL_UART_Transmit+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004226:	4643      	mov	r3, r8
 8004228:	2200      	movs	r2, #0
 800422a:	2140      	movs	r1, #64	; 0x40
 800422c:	0020      	movs	r0, r4
 800422e:	9700      	str	r7, [sp, #0]
 8004230:	f7ff ff46 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
      huart->gState = HAL_UART_STATE_READY;
 8004234:	2320      	movs	r3, #32
 8004236:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004238:	2800      	cmp	r0, #0
 800423a:	d0ed      	beq.n	8004218 <HAL_UART_Transmit+0xa8>
      return HAL_TIMEOUT;
 800423c:	2003      	movs	r0, #3
 800423e:	e7eb      	b.n	8004218 <HAL_UART_Transmit+0xa8>
        huart->gState = HAL_UART_STATE_READY;
 8004240:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8004242:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8004244:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_TIMEOUT;
 8004246:	e7e7      	b.n	8004218 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004248:	6923      	ldr	r3, [r4, #16]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1bd      	bne.n	80041ca <HAL_UART_Transmit+0x5a>
 800424e:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8004250:	2500      	movs	r5, #0
 8004252:	e7ba      	b.n	80041ca <HAL_UART_Transmit+0x5a>

08004254 <HAL_UART_Receive>:
{
 8004254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004256:	464f      	mov	r7, r9
 8004258:	4646      	mov	r6, r8
 800425a:	46d6      	mov	lr, sl
 800425c:	b5c0      	push	{r6, r7, lr}
 800425e:	001f      	movs	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	58c3      	ldr	r3, [r0, r3]
{
 8004264:	0004      	movs	r4, r0
 8004266:	000d      	movs	r5, r1
 8004268:	0016      	movs	r6, r2
 800426a:	b082      	sub	sp, #8
  if (huart->RxState == HAL_UART_STATE_READY)
 800426c:	2b20      	cmp	r3, #32
 800426e:	d154      	bne.n	800431a <HAL_UART_Receive+0xc6>
    if ((pData == NULL) || (Size == 0U))
 8004270:	2900      	cmp	r1, #0
 8004272:	d04b      	beq.n	800430c <HAL_UART_Receive+0xb8>
 8004274:	2a00      	cmp	r2, #0
 8004276:	d049      	beq.n	800430c <HAL_UART_Receive+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004278:	2380      	movs	r3, #128	; 0x80
 800427a:	6882      	ldr	r2, [r0, #8]
 800427c:	015b      	lsls	r3, r3, #5
 800427e:	429a      	cmp	r2, r3
 8004280:	d104      	bne.n	800428c <HAL_UART_Receive+0x38>
 8004282:	6903      	ldr	r3, [r0, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <HAL_UART_Receive+0x38>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004288:	07cb      	lsls	r3, r1, #31
 800428a:	d43f      	bmi.n	800430c <HAL_UART_Receive+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428c:	2300      	movs	r3, #0
 800428e:	2284      	movs	r2, #132	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004290:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004292:	50a3      	str	r3, [r4, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004294:	3a04      	subs	r2, #4
 8004296:	50a1      	str	r1, [r4, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004298:	6623      	str	r3, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 800429a:	f7fd f8fb 	bl	8001494 <HAL_GetTick>
    huart->RxXferSize  = Size;
 800429e:	2358      	movs	r3, #88	; 0x58
    UART_MASK_COMPUTATION(huart);
 80042a0:	2280      	movs	r2, #128	; 0x80
    huart->RxXferSize  = Size;
 80042a2:	52e6      	strh	r6, [r4, r3]
    huart->RxXferCount = Size;
 80042a4:	3302      	adds	r3, #2
 80042a6:	52e6      	strh	r6, [r4, r3]
    UART_MASK_COMPUTATION(huart);
 80042a8:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80042aa:	4681      	mov	r9, r0
    UART_MASK_COMPUTATION(huart);
 80042ac:	0152      	lsls	r2, r2, #5
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d04a      	beq.n	8004348 <HAL_UART_Receive+0xf4>
 80042b2:	2200      	movs	r2, #0
 80042b4:	4690      	mov	r8, r2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d031      	beq.n	800431e <HAL_UART_Receive+0xca>
 80042ba:	235c      	movs	r3, #92	; 0x5c
 80042bc:	4642      	mov	r2, r8
 80042be:	52e2      	strh	r2, [r4, r3]
      pdata16bits = NULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	469a      	mov	sl, r3
    while (huart->RxXferCount > 0U)
 80042c4:	235a      	movs	r3, #90	; 0x5a
 80042c6:	5ae3      	ldrh	r3, [r4, r3]
      huart->RxXferCount--;
 80042c8:	265a      	movs	r6, #90	; 0x5a
    while (huart->RxXferCount > 0U)
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d109      	bne.n	80042e2 <HAL_UART_Receive+0x8e>
 80042ce:	e031      	b.n	8004334 <HAL_UART_Receive+0xe0>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80042d0:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 80042d2:	3501      	adds	r5, #1
      huart->RxXferCount--;
 80042d4:	5ba2      	ldrh	r2, [r4, r6]
 80042d6:	3a01      	subs	r2, #1
 80042d8:	b292      	uxth	r2, r2
 80042da:	53a2      	strh	r2, [r4, r6]
    while (huart->RxXferCount > 0U)
 80042dc:	5ba3      	ldrh	r3, [r4, r6]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d028      	beq.n	8004334 <HAL_UART_Receive+0xe0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80042e2:	464b      	mov	r3, r9
 80042e4:	2200      	movs	r2, #0
 80042e6:	2120      	movs	r1, #32
 80042e8:	0020      	movs	r0, r4
 80042ea:	9700      	str	r7, [sp, #0]
 80042ec:	f7ff fee8 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 80042f0:	2800      	cmp	r0, #0
 80042f2:	d124      	bne.n	800433e <HAL_UART_Receive+0xea>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80042f4:	4642      	mov	r2, r8
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80042fa:	4013      	ands	r3, r2
      if (pdata8bits == NULL)
 80042fc:	2d00      	cmp	r5, #0
 80042fe:	d1e7      	bne.n	80042d0 <HAL_UART_Receive+0x7c>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004300:	4652      	mov	r2, sl
 8004302:	8013      	strh	r3, [r2, #0]
        pdata16bits++;
 8004304:	2302      	movs	r3, #2
 8004306:	469c      	mov	ip, r3
 8004308:	44e2      	add	sl, ip
 800430a:	e7e3      	b.n	80042d4 <HAL_UART_Receive+0x80>
      return  HAL_ERROR;
 800430c:	2001      	movs	r0, #1
}
 800430e:	b002      	add	sp, #8
 8004310:	bce0      	pop	{r5, r6, r7}
 8004312:	46ba      	mov	sl, r7
 8004314:	46b1      	mov	r9, r6
 8004316:	46a8      	mov	r8, r5
 8004318:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800431a:	2002      	movs	r0, #2
 800431c:	e7f7      	b.n	800430e <HAL_UART_Receive+0xba>
    UART_MASK_COMPUTATION(huart);
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	1e5a      	subs	r2, r3, #1
 8004322:	4193      	sbcs	r3, r2
 8004324:	227f      	movs	r2, #127	; 0x7f
 8004326:	425b      	negs	r3, r3
 8004328:	4393      	bics	r3, r2
 800432a:	4698      	mov	r8, r3
 800432c:	23ff      	movs	r3, #255	; 0xff
 800432e:	469c      	mov	ip, r3
 8004330:	44e0      	add	r8, ip
 8004332:	e7c2      	b.n	80042ba <HAL_UART_Receive+0x66>
    huart->RxState = HAL_UART_STATE_READY;
 8004334:	2380      	movs	r3, #128	; 0x80
 8004336:	2220      	movs	r2, #32
    return HAL_OK;
 8004338:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_READY;
 800433a:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 800433c:	e7e7      	b.n	800430e <HAL_UART_Receive+0xba>
        huart->RxState = HAL_UART_STATE_READY;
 800433e:	2380      	movs	r3, #128	; 0x80
 8004340:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8004342:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8004344:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8004346:	e7e2      	b.n	800430e <HAL_UART_Receive+0xba>
    UART_MASK_COMPUTATION(huart);
 8004348:	6923      	ldr	r3, [r4, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_UART_Receive+0x108>
 800434e:	225c      	movs	r2, #92	; 0x5c
 8004350:	4b06      	ldr	r3, [pc, #24]	; (800436c <HAL_UART_Receive+0x118>)
 8004352:	46aa      	mov	sl, r5
 8004354:	4698      	mov	r8, r3
      pdata8bits  = NULL;
 8004356:	2500      	movs	r5, #0
 8004358:	52a3      	strh	r3, [r4, r2]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800435a:	e7b3      	b.n	80042c4 <HAL_UART_Receive+0x70>
    UART_MASK_COMPUTATION(huart);
 800435c:	235c      	movs	r3, #92	; 0x5c
 800435e:	22ff      	movs	r2, #255	; 0xff
 8004360:	52e2      	strh	r2, [r4, r3]
 8004362:	33a3      	adds	r3, #163	; 0xa3
 8004364:	4698      	mov	r8, r3
      pdata16bits = NULL;
 8004366:	2300      	movs	r3, #0
 8004368:	469a      	mov	sl, r3
 800436a:	e7ab      	b.n	80042c4 <HAL_UART_Receive+0x70>
 800436c:	000001ff 	.word	0x000001ff

08004370 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004370:	2200      	movs	r2, #0
 8004372:	2384      	movs	r3, #132	; 0x84
{
 8004374:	b530      	push	{r4, r5, lr}
 8004376:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004378:	50c2      	str	r2, [r0, r3]
{
 800437a:	b083      	sub	sp, #12
  tickstart = HAL_GetTick();
 800437c:	f7fd f88a 	bl	8001494 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004380:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8004382:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004384:	6811      	ldr	r1, [r2, #0]
 8004386:	0709      	lsls	r1, r1, #28
 8004388:	d40f      	bmi.n	80043aa <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	0752      	lsls	r2, r2, #29
 800438e:	d41b      	bmi.n	80043c8 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8004390:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8004392:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8004394:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004396:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004398:	2300      	movs	r3, #0
  return HAL_OK;
 800439a:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800439e:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 80043a0:	2378      	movs	r3, #120	; 0x78
 80043a2:	2200      	movs	r2, #0
 80043a4:	54e2      	strb	r2, [r4, r3]
}
 80043a6:	b003      	add	sp, #12
 80043a8:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043aa:	2180      	movs	r1, #128	; 0x80
 80043ac:	4b21      	ldr	r3, [pc, #132]	; (8004434 <UART_CheckIdleState+0xc4>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	0389      	lsls	r1, r1, #14
 80043b4:	0003      	movs	r3, r0
 80043b6:	0020      	movs	r0, r4
 80043b8:	f7ff fe82 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 80043bc:	2800      	cmp	r0, #0
 80043be:	d129      	bne.n	8004414 <UART_CheckIdleState+0xa4>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043c0:	6822      	ldr	r2, [r4, #0]
 80043c2:	6812      	ldr	r2, [r2, #0]
 80043c4:	0752      	lsls	r2, r2, #29
 80043c6:	d5e3      	bpl.n	8004390 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043c8:	2180      	movs	r1, #128	; 0x80
 80043ca:	4b1a      	ldr	r3, [pc, #104]	; (8004434 <UART_CheckIdleState+0xc4>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	0020      	movs	r0, r4
 80043d2:	002b      	movs	r3, r5
 80043d4:	03c9      	lsls	r1, r1, #15
 80043d6:	f7ff fe73 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 80043da:	2800      	cmp	r0, #0
 80043dc:	d0d8      	beq.n	8004390 <UART_CheckIdleState+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043de:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e2:	2201      	movs	r2, #1
 80043e4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043e8:	6821      	ldr	r1, [r4, #0]
 80043ea:	4d13      	ldr	r5, [pc, #76]	; (8004438 <UART_CheckIdleState+0xc8>)
 80043ec:	680b      	ldr	r3, [r1, #0]
 80043ee:	402b      	ands	r3, r5
 80043f0:	600b      	str	r3, [r1, #0]
 80043f2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043f6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043fa:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043fe:	6821      	ldr	r1, [r4, #0]
 8004400:	688b      	ldr	r3, [r1, #8]
 8004402:	4393      	bics	r3, r2
 8004404:	608b      	str	r3, [r1, #8]
 8004406:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800440a:	2380      	movs	r3, #128	; 0x80
 800440c:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 800440e:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8004410:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004412:	e7c5      	b.n	80043a0 <UART_CheckIdleState+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004414:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004418:	2301      	movs	r3, #1
 800441a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800441e:	2080      	movs	r0, #128	; 0x80
 8004420:	6822      	ldr	r2, [r4, #0]
 8004422:	6813      	ldr	r3, [r2, #0]
 8004424:	4383      	bics	r3, r0
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 800442c:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800442e:	387d      	subs	r0, #125	; 0x7d
      huart->gState = HAL_UART_STATE_READY;
 8004430:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8004432:	e7b5      	b.n	80043a0 <UART_CheckIdleState+0x30>
 8004434:	01ffffff 	.word	0x01ffffff
 8004438:	fffffedf 	.word	0xfffffedf

0800443c <HAL_UART_Init>:
{
 800443c:	b510      	push	{r4, lr}
 800443e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004440:	d026      	beq.n	8004490 <HAL_UART_Init+0x54>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004442:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004444:	2b00      	cmp	r3, #0
 8004446:	d025      	beq.n	8004494 <HAL_UART_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 8004448:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800444a:	2101      	movs	r1, #1
 800444c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800444e:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8004450:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004452:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004454:	438b      	bics	r3, r1
 8004456:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004458:	f7ff fd3a 	bl	8003ed0 <UART_SetConfig>
 800445c:	2801      	cmp	r0, #1
 800445e:	d017      	beq.n	8004490 <HAL_UART_Init+0x54>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004462:	2b00      	cmp	r3, #0
 8004464:	d110      	bne.n	8004488 <HAL_UART_Init+0x4c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	490d      	ldr	r1, [pc, #52]	; (80044a0 <HAL_UART_Init+0x64>)
 800446a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800446c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800446e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004470:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004472:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	438a      	bics	r2, r1
 8004478:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	3929      	subs	r1, #41	; 0x29
 800447e:	430a      	orrs	r2, r1
 8004480:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004482:	f7ff ff75 	bl	8004370 <UART_CheckIdleState>
}
 8004486:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8004488:	0020      	movs	r0, r4
 800448a:	f7ff fdb1 	bl	8003ff0 <UART_AdvFeatureConfig>
 800448e:	e7ea      	b.n	8004466 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8004490:	2001      	movs	r0, #1
 8004492:	e7f8      	b.n	8004486 <HAL_UART_Init+0x4a>
    huart->Lock = HAL_UNLOCKED;
 8004494:	2278      	movs	r2, #120	; 0x78
 8004496:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8004498:	f7fc fe80 	bl	800119c <HAL_UART_MspInit>
 800449c:	e7d4      	b.n	8004448 <HAL_UART_Init+0xc>
 800449e:	46c0      	nop			; (mov r8, r8)
 80044a0:	ffffb7ff 	.word	0xffffb7ff

080044a4 <HAL_MultiProcessor_Init>:
{
 80044a4:	b570      	push	{r4, r5, r6, lr}
 80044a6:	0004      	movs	r4, r0
 80044a8:	000e      	movs	r6, r1
 80044aa:	0015      	movs	r5, r2
  if (huart == NULL)
 80044ac:	2800      	cmp	r0, #0
 80044ae:	d036      	beq.n	800451e <HAL_MultiProcessor_Init+0x7a>
  if (huart->gState == HAL_UART_STATE_RESET)
 80044b0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d035      	beq.n	8004522 <HAL_MultiProcessor_Init+0x7e>
  huart->gState = HAL_UART_STATE_BUSY;
 80044b6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80044b8:	2101      	movs	r1, #1
 80044ba:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80044bc:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80044be:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044c0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80044c2:	438b      	bics	r3, r1
 80044c4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044c6:	f7ff fd03 	bl	8003ed0 <UART_SetConfig>
 80044ca:	2801      	cmp	r0, #1
 80044cc:	d027      	beq.n	800451e <HAL_MultiProcessor_Init+0x7a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d120      	bne.n	8004516 <HAL_MultiProcessor_Init+0x72>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044d4:	6823      	ldr	r3, [r4, #0]
 80044d6:	4915      	ldr	r1, [pc, #84]	; (800452c <HAL_MultiProcessor_Init+0x88>)
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044dc:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044e0:	689a      	ldr	r2, [r3, #8]
 80044e2:	438a      	bics	r2, r1
 80044e4:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80044e6:	2280      	movs	r2, #128	; 0x80
 80044e8:	0112      	lsls	r2, r2, #4
 80044ea:	4295      	cmp	r5, r2
 80044ec:	d00c      	beq.n	8004508 <HAL_MultiProcessor_Init+0x64>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	490f      	ldr	r1, [pc, #60]	; (8004530 <HAL_MultiProcessor_Init+0x8c>)
  return (UART_CheckIdleState(huart));
 80044f2:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80044f4:	400a      	ands	r2, r1
  __HAL_UART_ENABLE(huart);
 80044f6:	2101      	movs	r1, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80044f8:	432a      	orrs	r2, r5
 80044fa:	601a      	str	r2, [r3, #0]
  __HAL_UART_ENABLE(huart);
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004502:	f7ff ff35 	bl	8004370 <UART_CheckIdleState>
}
 8004506:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	0636      	lsls	r6, r6, #24
 800450c:	0212      	lsls	r2, r2, #8
 800450e:	0a12      	lsrs	r2, r2, #8
 8004510:	4316      	orrs	r6, r2
 8004512:	605e      	str	r6, [r3, #4]
 8004514:	e7eb      	b.n	80044ee <HAL_MultiProcessor_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 8004516:	0020      	movs	r0, r4
 8004518:	f7ff fd6a 	bl	8003ff0 <UART_AdvFeatureConfig>
 800451c:	e7da      	b.n	80044d4 <HAL_MultiProcessor_Init+0x30>
    return HAL_ERROR;
 800451e:	2001      	movs	r0, #1
 8004520:	e7f1      	b.n	8004506 <HAL_MultiProcessor_Init+0x62>
    huart->Lock = HAL_UNLOCKED;
 8004522:	2278      	movs	r2, #120	; 0x78
 8004524:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8004526:	f7fc fe39 	bl	800119c <HAL_UART_MspInit>
 800452a:	e7c4      	b.n	80044b6 <HAL_MultiProcessor_Init+0x12>
 800452c:	ffffb7ff 	.word	0xffffb7ff
 8004530:	fffff7ff 	.word	0xfffff7ff

08004534 <HAL_MultiProcessor_EnableMuteMode>:
  __HAL_LOCK(huart);
 8004534:	2378      	movs	r3, #120	; 0x78
{
 8004536:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 8004538:	5cc2      	ldrb	r2, [r0, r3]
 800453a:	2a01      	cmp	r2, #1
 800453c:	d014      	beq.n	8004568 <HAL_MultiProcessor_EnableMuteMode+0x34>
 800453e:	2201      	movs	r2, #1
 8004540:	54c2      	strb	r2, [r0, r3]
  huart->gState = HAL_UART_STATE_BUSY;
 8004542:	3b54      	subs	r3, #84	; 0x54
 8004544:	67c3      	str	r3, [r0, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004546:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	6802      	ldr	r2, [r0, #0]
 8004552:	019b      	lsls	r3, r3, #6
 8004554:	6814      	ldr	r4, [r2, #0]
 8004556:	4323      	orrs	r3, r4
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	f381 8810 	msr	PRIMASK, r1
  huart->gState = HAL_UART_STATE_READY;
 800455e:	2320      	movs	r3, #32
 8004560:	67c3      	str	r3, [r0, #124]	; 0x7c
  return (UART_CheckIdleState(huart));
 8004562:	f7ff ff05 	bl	8004370 <UART_CheckIdleState>
}
 8004566:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8004568:	2002      	movs	r0, #2
 800456a:	e7fc      	b.n	8004566 <HAL_MultiProcessor_EnableMuteMode+0x32>

0800456c <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 800456c:	2358      	movs	r3, #88	; 0x58
  huart->pRxBuffPtr  = pData;
 800456e:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004570:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 8004572:	3302      	adds	r3, #2
 8004574:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 8004576:	2300      	movs	r3, #0
 8004578:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 800457a:	2380      	movs	r3, #128	; 0x80
 800457c:	6882      	ldr	r2, [r0, #8]
 800457e:	015b      	lsls	r3, r3, #5
 8004580:	429a      	cmp	r2, r3
 8004582:	d046      	beq.n	8004612 <UART_Start_Receive_IT+0xa6>
 8004584:	2300      	movs	r3, #0
 8004586:	2a00      	cmp	r2, #0
 8004588:	d03d      	beq.n	8004606 <UART_Start_Receive_IT+0x9a>
 800458a:	225c      	movs	r2, #92	; 0x5c
 800458c:	5283      	strh	r3, [r0, r2]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800458e:	2384      	movs	r3, #132	; 0x84
 8004590:	2200      	movs	r2, #0
 8004592:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004594:	3b04      	subs	r3, #4
 8004596:	3222      	adds	r2, #34	; 0x22
 8004598:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800459a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800459e:	2101      	movs	r1, #1
 80045a0:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a4:	6802      	ldr	r2, [r0, #0]
 80045a6:	6893      	ldr	r3, [r2, #8]
 80045a8:	430b      	orrs	r3, r1
 80045aa:	6093      	str	r3, [r2, #8]
 80045ac:	f38c 8810 	msr	PRIMASK, ip
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b0:	2380      	movs	r3, #128	; 0x80
 80045b2:	6882      	ldr	r2, [r0, #8]
 80045b4:	015b      	lsls	r3, r3, #5
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d012      	beq.n	80045e0 <UART_Start_Receive_IT+0x74>
 80045ba:	4a1c      	ldr	r2, [pc, #112]	; (800462c <UART_Start_Receive_IT+0xc0>)
 80045bc:	6903      	ldr	r3, [r0, #16]
    huart->RxISR = UART_RxISR_8BIT;
 80045be:	6682      	str	r2, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d112      	bne.n	80045ea <UART_Start_Receive_IT+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c8:	2301      	movs	r3, #1
 80045ca:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80045ce:	6802      	ldr	r2, [r0, #0]
 80045d0:	2020      	movs	r0, #32
 80045d2:	6813      	ldr	r3, [r2, #0]
 80045d4:	4303      	orrs	r3, r0
 80045d6:	6013      	str	r3, [r2, #0]
 80045d8:	f381 8810 	msr	PRIMASK, r1
}
 80045dc:	2000      	movs	r0, #0
 80045de:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e0:	6903      	ldr	r3, [r0, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d01f      	beq.n	8004626 <UART_Start_Receive_IT+0xba>
    huart->RxISR = UART_RxISR_8BIT;
 80045e6:	4b11      	ldr	r3, [pc, #68]	; (800462c <UART_Start_Receive_IT+0xc0>)
 80045e8:	6683      	str	r3, [r0, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ea:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ee:	2301      	movs	r3, #1
 80045f0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80045f4:	6802      	ldr	r2, [r0, #0]
 80045f6:	3320      	adds	r3, #32
 80045f8:	6810      	ldr	r0, [r2, #0]
 80045fa:	33ff      	adds	r3, #255	; 0xff
 80045fc:	4303      	orrs	r3, r0
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	f381 8810 	msr	PRIMASK, r1
}
 8004604:	e7ea      	b.n	80045dc <UART_Start_Receive_IT+0x70>
  UART_MASK_COMPUTATION(huart);
 8004606:	6903      	ldr	r3, [r0, #16]
 8004608:	425a      	negs	r2, r3
 800460a:	4153      	adcs	r3, r2
 800460c:	01db      	lsls	r3, r3, #7
 800460e:	337f      	adds	r3, #127	; 0x7f
 8004610:	e7bb      	b.n	800458a <UART_Start_Receive_IT+0x1e>
 8004612:	6903      	ldr	r3, [r0, #16]
 8004614:	1e5a      	subs	r2, r3, #1
 8004616:	4193      	sbcs	r3, r2
 8004618:	22ff      	movs	r2, #255	; 0xff
 800461a:	425b      	negs	r3, r3
 800461c:	4393      	bics	r3, r2
 800461e:	4a04      	ldr	r2, [pc, #16]	; (8004630 <UART_Start_Receive_IT+0xc4>)
 8004620:	4694      	mov	ip, r2
 8004622:	4463      	add	r3, ip
 8004624:	e7b1      	b.n	800458a <UART_Start_Receive_IT+0x1e>
 8004626:	4b03      	ldr	r3, [pc, #12]	; (8004634 <UART_Start_Receive_IT+0xc8>)
 8004628:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 800462a:	e7cb      	b.n	80045c4 <UART_Start_Receive_IT+0x58>
 800462c:	08003d25 	.word	0x08003d25
 8004630:	000001ff 	.word	0x000001ff
 8004634:	08003df5 	.word	0x08003df5

08004638 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004638:	4770      	bx	lr
 800463a:	46c0      	nop			; (mov r8, r8)

0800463c <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
 800463c:	000a      	movs	r2, r1
 800463e:	b570      	push	{r4, r5, r6, lr}
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004640:	2800      	cmp	r0, #0
 8004642:	d011      	beq.n	8004668 <HAL_MultiProcessorEx_AddressLength_Set+0x2c>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
 8004644:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004646:	2401      	movs	r4, #1

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 8004648:	2510      	movs	r5, #16
  huart->gState = HAL_UART_STATE_BUSY;
 800464a:	67c3      	str	r3, [r0, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800464c:	6803      	ldr	r3, [r0, #0]
 800464e:	6819      	ldr	r1, [r3, #0]
 8004650:	43a1      	bics	r1, r4
 8004652:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 8004654:	6859      	ldr	r1, [r3, #4]
 8004656:	43a9      	bics	r1, r5
 8004658:	4311      	orrs	r1, r2
 800465a:	6059      	str	r1, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4322      	orrs	r2, r4
 8004660:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
 8004662:	f7ff fe85 	bl	8004370 <UART_CheckIdleState>
}
 8004666:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004668:	2001      	movs	r0, #1
 800466a:	e7fc      	b.n	8004666 <HAL_MultiProcessorEx_AddressLength_Set+0x2a>

0800466c <HAL_UARTEx_ReceiveToIdle_IT>:
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800466c:	2380      	movs	r3, #128	; 0x80
 800466e:	58c3      	ldr	r3, [r0, r3]
{
 8004670:	b510      	push	{r4, lr}
 8004672:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8004674:	2b20      	cmp	r3, #32
 8004676:	d129      	bne.n	80046cc <HAL_UARTEx_ReceiveToIdle_IT+0x60>
  {
    if ((pData == NULL) || (Size == 0U))
 8004678:	2900      	cmp	r1, #0
 800467a:	d00b      	beq.n	8004694 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
 800467c:	2a00      	cmp	r2, #0
 800467e:	d009      	beq.n	8004694 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004680:	2380      	movs	r3, #128	; 0x80
 8004682:	6880      	ldr	r0, [r0, #8]
 8004684:	015b      	lsls	r3, r3, #5
 8004686:	4298      	cmp	r0, r3
 8004688:	d106      	bne.n	8004698 <HAL_UARTEx_ReceiveToIdle_IT+0x2c>
 800468a:	6923      	ldr	r3, [r4, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d103      	bne.n	8004698 <HAL_UARTEx_ReceiveToIdle_IT+0x2c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004690:	07cb      	lsls	r3, r1, #31
 8004692:	d501      	bpl.n	8004698 <HAL_UARTEx_ReceiveToIdle_IT+0x2c>
      return HAL_ERROR;
 8004694:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004696:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004698:	2301      	movs	r3, #1
 800469a:	6623      	str	r3, [r4, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800469c:	2300      	movs	r3, #0
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800469e:	0020      	movs	r0, r4
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046a0:	6663      	str	r3, [r4, #100]	; 0x64
    status =  UART_Start_Receive_IT(huart, pData, Size);
 80046a2:	f7ff ff63 	bl	800456c <UART_Start_Receive_IT>
    if (status == HAL_OK)
 80046a6:	2800      	cmp	r0, #0
 80046a8:	d1f5      	bne.n	8004696 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046aa:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d1f1      	bne.n	8004694 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046b0:	2110      	movs	r1, #16
 80046b2:	6822      	ldr	r2, [r4, #0]
 80046b4:	6211      	str	r1, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b6:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ba:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	6813      	ldr	r3, [r2, #0]
 80046c2:	430b      	orrs	r3, r1
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	f38c 8810 	msr	PRIMASK, ip
}
 80046ca:	e7e4      	b.n	8004696 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    return HAL_BUSY;
 80046cc:	2002      	movs	r0, #2
 80046ce:	e7e2      	b.n	8004696 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>

080046d0 <std>:
 80046d0:	2300      	movs	r3, #0
 80046d2:	b510      	push	{r4, lr}
 80046d4:	0004      	movs	r4, r0
 80046d6:	6003      	str	r3, [r0, #0]
 80046d8:	6043      	str	r3, [r0, #4]
 80046da:	6083      	str	r3, [r0, #8]
 80046dc:	8181      	strh	r1, [r0, #12]
 80046de:	6643      	str	r3, [r0, #100]	; 0x64
 80046e0:	0019      	movs	r1, r3
 80046e2:	81c2      	strh	r2, [r0, #14]
 80046e4:	6103      	str	r3, [r0, #16]
 80046e6:	6143      	str	r3, [r0, #20]
 80046e8:	6183      	str	r3, [r0, #24]
 80046ea:	2208      	movs	r2, #8
 80046ec:	305c      	adds	r0, #92	; 0x5c
 80046ee:	f000 f901 	bl	80048f4 <memset>
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <std+0x38>)
 80046f4:	6224      	str	r4, [r4, #32]
 80046f6:	6263      	str	r3, [r4, #36]	; 0x24
 80046f8:	4b04      	ldr	r3, [pc, #16]	; (800470c <std+0x3c>)
 80046fa:	62a3      	str	r3, [r4, #40]	; 0x28
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <std+0x40>)
 80046fe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004700:	4b04      	ldr	r3, [pc, #16]	; (8004714 <std+0x44>)
 8004702:	6323      	str	r3, [r4, #48]	; 0x30
 8004704:	bd10      	pop	{r4, pc}
 8004706:	46c0      	nop			; (mov r8, r8)
 8004708:	08004c31 	.word	0x08004c31
 800470c:	08004c59 	.word	0x08004c59
 8004710:	08004c91 	.word	0x08004c91
 8004714:	08004cbd 	.word	0x08004cbd

08004718 <stdio_exit_handler>:
 8004718:	b510      	push	{r4, lr}
 800471a:	4a03      	ldr	r2, [pc, #12]	; (8004728 <stdio_exit_handler+0x10>)
 800471c:	4903      	ldr	r1, [pc, #12]	; (800472c <stdio_exit_handler+0x14>)
 800471e:	4804      	ldr	r0, [pc, #16]	; (8004730 <stdio_exit_handler+0x18>)
 8004720:	f000 f86c 	bl	80047fc <_fwalk_sglue>
 8004724:	bd10      	pop	{r4, pc}
 8004726:	46c0      	nop			; (mov r8, r8)
 8004728:	20000014 	.word	0x20000014
 800472c:	08004bb9 	.word	0x08004bb9
 8004730:	20000020 	.word	0x20000020

08004734 <cleanup_stdio>:
 8004734:	6841      	ldr	r1, [r0, #4]
 8004736:	4b0b      	ldr	r3, [pc, #44]	; (8004764 <cleanup_stdio+0x30>)
 8004738:	b510      	push	{r4, lr}
 800473a:	0004      	movs	r4, r0
 800473c:	4299      	cmp	r1, r3
 800473e:	d001      	beq.n	8004744 <cleanup_stdio+0x10>
 8004740:	f000 fa3a 	bl	8004bb8 <_fflush_r>
 8004744:	68a1      	ldr	r1, [r4, #8]
 8004746:	4b08      	ldr	r3, [pc, #32]	; (8004768 <cleanup_stdio+0x34>)
 8004748:	4299      	cmp	r1, r3
 800474a:	d002      	beq.n	8004752 <cleanup_stdio+0x1e>
 800474c:	0020      	movs	r0, r4
 800474e:	f000 fa33 	bl	8004bb8 <_fflush_r>
 8004752:	68e1      	ldr	r1, [r4, #12]
 8004754:	4b05      	ldr	r3, [pc, #20]	; (800476c <cleanup_stdio+0x38>)
 8004756:	4299      	cmp	r1, r3
 8004758:	d002      	beq.n	8004760 <cleanup_stdio+0x2c>
 800475a:	0020      	movs	r0, r4
 800475c:	f000 fa2c 	bl	8004bb8 <_fflush_r>
 8004760:	bd10      	pop	{r4, pc}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	2000034c 	.word	0x2000034c
 8004768:	200003b4 	.word	0x200003b4
 800476c:	2000041c 	.word	0x2000041c

08004770 <global_stdio_init.part.0>:
 8004770:	b510      	push	{r4, lr}
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <global_stdio_init.part.0+0x28>)
 8004774:	4a09      	ldr	r2, [pc, #36]	; (800479c <global_stdio_init.part.0+0x2c>)
 8004776:	2104      	movs	r1, #4
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	4809      	ldr	r0, [pc, #36]	; (80047a0 <global_stdio_init.part.0+0x30>)
 800477c:	2200      	movs	r2, #0
 800477e:	f7ff ffa7 	bl	80046d0 <std>
 8004782:	2201      	movs	r2, #1
 8004784:	2109      	movs	r1, #9
 8004786:	4807      	ldr	r0, [pc, #28]	; (80047a4 <global_stdio_init.part.0+0x34>)
 8004788:	f7ff ffa2 	bl	80046d0 <std>
 800478c:	2202      	movs	r2, #2
 800478e:	2112      	movs	r1, #18
 8004790:	4805      	ldr	r0, [pc, #20]	; (80047a8 <global_stdio_init.part.0+0x38>)
 8004792:	f7ff ff9d 	bl	80046d0 <std>
 8004796:	bd10      	pop	{r4, pc}
 8004798:	20000484 	.word	0x20000484
 800479c:	08004719 	.word	0x08004719
 80047a0:	2000034c 	.word	0x2000034c
 80047a4:	200003b4 	.word	0x200003b4
 80047a8:	2000041c 	.word	0x2000041c

080047ac <__sfp_lock_acquire>:
 80047ac:	b510      	push	{r4, lr}
 80047ae:	4802      	ldr	r0, [pc, #8]	; (80047b8 <__sfp_lock_acquire+0xc>)
 80047b0:	f000 f8d2 	bl	8004958 <__retarget_lock_acquire_recursive>
 80047b4:	bd10      	pop	{r4, pc}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	20000489 	.word	0x20000489

080047bc <__sfp_lock_release>:
 80047bc:	b510      	push	{r4, lr}
 80047be:	4802      	ldr	r0, [pc, #8]	; (80047c8 <__sfp_lock_release+0xc>)
 80047c0:	f000 f8cb 	bl	800495a <__retarget_lock_release_recursive>
 80047c4:	bd10      	pop	{r4, pc}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	20000489 	.word	0x20000489

080047cc <__sinit>:
 80047cc:	b510      	push	{r4, lr}
 80047ce:	0004      	movs	r4, r0
 80047d0:	f7ff ffec 	bl	80047ac <__sfp_lock_acquire>
 80047d4:	6a23      	ldr	r3, [r4, #32]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d002      	beq.n	80047e0 <__sinit+0x14>
 80047da:	f7ff ffef 	bl	80047bc <__sfp_lock_release>
 80047de:	bd10      	pop	{r4, pc}
 80047e0:	4b04      	ldr	r3, [pc, #16]	; (80047f4 <__sinit+0x28>)
 80047e2:	6223      	str	r3, [r4, #32]
 80047e4:	4b04      	ldr	r3, [pc, #16]	; (80047f8 <__sinit+0x2c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1f6      	bne.n	80047da <__sinit+0xe>
 80047ec:	f7ff ffc0 	bl	8004770 <global_stdio_init.part.0>
 80047f0:	e7f3      	b.n	80047da <__sinit+0xe>
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	08004735 	.word	0x08004735
 80047f8:	20000484 	.word	0x20000484

080047fc <_fwalk_sglue>:
 80047fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047fe:	0014      	movs	r4, r2
 8004800:	2600      	movs	r6, #0
 8004802:	9000      	str	r0, [sp, #0]
 8004804:	9101      	str	r1, [sp, #4]
 8004806:	68a5      	ldr	r5, [r4, #8]
 8004808:	6867      	ldr	r7, [r4, #4]
 800480a:	3f01      	subs	r7, #1
 800480c:	d504      	bpl.n	8004818 <_fwalk_sglue+0x1c>
 800480e:	6824      	ldr	r4, [r4, #0]
 8004810:	2c00      	cmp	r4, #0
 8004812:	d1f8      	bne.n	8004806 <_fwalk_sglue+0xa>
 8004814:	0030      	movs	r0, r6
 8004816:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004818:	89ab      	ldrh	r3, [r5, #12]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d908      	bls.n	8004830 <_fwalk_sglue+0x34>
 800481e:	220e      	movs	r2, #14
 8004820:	5eab      	ldrsh	r3, [r5, r2]
 8004822:	3301      	adds	r3, #1
 8004824:	d004      	beq.n	8004830 <_fwalk_sglue+0x34>
 8004826:	0029      	movs	r1, r5
 8004828:	9800      	ldr	r0, [sp, #0]
 800482a:	9b01      	ldr	r3, [sp, #4]
 800482c:	4798      	blx	r3
 800482e:	4306      	orrs	r6, r0
 8004830:	3568      	adds	r5, #104	; 0x68
 8004832:	e7ea      	b.n	800480a <_fwalk_sglue+0xe>

08004834 <_puts_r>:
 8004834:	6a03      	ldr	r3, [r0, #32]
 8004836:	b570      	push	{r4, r5, r6, lr}
 8004838:	0005      	movs	r5, r0
 800483a:	000e      	movs	r6, r1
 800483c:	6884      	ldr	r4, [r0, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <_puts_r+0x12>
 8004842:	f7ff ffc3 	bl	80047cc <__sinit>
 8004846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004848:	07db      	lsls	r3, r3, #31
 800484a:	d405      	bmi.n	8004858 <_puts_r+0x24>
 800484c:	89a3      	ldrh	r3, [r4, #12]
 800484e:	059b      	lsls	r3, r3, #22
 8004850:	d402      	bmi.n	8004858 <_puts_r+0x24>
 8004852:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004854:	f000 f880 	bl	8004958 <__retarget_lock_acquire_recursive>
 8004858:	89a3      	ldrh	r3, [r4, #12]
 800485a:	071b      	lsls	r3, r3, #28
 800485c:	d502      	bpl.n	8004864 <_puts_r+0x30>
 800485e:	6923      	ldr	r3, [r4, #16]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d11f      	bne.n	80048a4 <_puts_r+0x70>
 8004864:	0021      	movs	r1, r4
 8004866:	0028      	movs	r0, r5
 8004868:	f000 fa70 	bl	8004d4c <__swsetup_r>
 800486c:	2800      	cmp	r0, #0
 800486e:	d019      	beq.n	80048a4 <_puts_r+0x70>
 8004870:	2501      	movs	r5, #1
 8004872:	426d      	negs	r5, r5
 8004874:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004876:	07db      	lsls	r3, r3, #31
 8004878:	d405      	bmi.n	8004886 <_puts_r+0x52>
 800487a:	89a3      	ldrh	r3, [r4, #12]
 800487c:	059b      	lsls	r3, r3, #22
 800487e:	d402      	bmi.n	8004886 <_puts_r+0x52>
 8004880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004882:	f000 f86a 	bl	800495a <__retarget_lock_release_recursive>
 8004886:	0028      	movs	r0, r5
 8004888:	bd70      	pop	{r4, r5, r6, pc}
 800488a:	3601      	adds	r6, #1
 800488c:	60a3      	str	r3, [r4, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	da04      	bge.n	800489c <_puts_r+0x68>
 8004892:	69a2      	ldr	r2, [r4, #24]
 8004894:	429a      	cmp	r2, r3
 8004896:	dc16      	bgt.n	80048c6 <_puts_r+0x92>
 8004898:	290a      	cmp	r1, #10
 800489a:	d014      	beq.n	80048c6 <_puts_r+0x92>
 800489c:	6823      	ldr	r3, [r4, #0]
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	6022      	str	r2, [r4, #0]
 80048a2:	7019      	strb	r1, [r3, #0]
 80048a4:	68a3      	ldr	r3, [r4, #8]
 80048a6:	7831      	ldrb	r1, [r6, #0]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	2900      	cmp	r1, #0
 80048ac:	d1ed      	bne.n	800488a <_puts_r+0x56>
 80048ae:	60a3      	str	r3, [r4, #8]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	da0f      	bge.n	80048d4 <_puts_r+0xa0>
 80048b4:	0028      	movs	r0, r5
 80048b6:	0022      	movs	r2, r4
 80048b8:	310a      	adds	r1, #10
 80048ba:	f000 fa05 	bl	8004cc8 <__swbuf_r>
 80048be:	250a      	movs	r5, #10
 80048c0:	3001      	adds	r0, #1
 80048c2:	d1d7      	bne.n	8004874 <_puts_r+0x40>
 80048c4:	e7d4      	b.n	8004870 <_puts_r+0x3c>
 80048c6:	0022      	movs	r2, r4
 80048c8:	0028      	movs	r0, r5
 80048ca:	f000 f9fd 	bl	8004cc8 <__swbuf_r>
 80048ce:	3001      	adds	r0, #1
 80048d0:	d1e8      	bne.n	80048a4 <_puts_r+0x70>
 80048d2:	e7cd      	b.n	8004870 <_puts_r+0x3c>
 80048d4:	250a      	movs	r5, #10
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	6022      	str	r2, [r4, #0]
 80048dc:	701d      	strb	r5, [r3, #0]
 80048de:	e7c9      	b.n	8004874 <_puts_r+0x40>

080048e0 <puts>:
 80048e0:	b510      	push	{r4, lr}
 80048e2:	4b03      	ldr	r3, [pc, #12]	; (80048f0 <puts+0x10>)
 80048e4:	0001      	movs	r1, r0
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	f7ff ffa4 	bl	8004834 <_puts_r>
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	46c0      	nop			; (mov r8, r8)
 80048f0:	2000006c 	.word	0x2000006c

080048f4 <memset>:
 80048f4:	0003      	movs	r3, r0
 80048f6:	1882      	adds	r2, r0, r2
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d100      	bne.n	80048fe <memset+0xa>
 80048fc:	4770      	bx	lr
 80048fe:	7019      	strb	r1, [r3, #0]
 8004900:	3301      	adds	r3, #1
 8004902:	e7f9      	b.n	80048f8 <memset+0x4>

08004904 <__errno>:
 8004904:	4b01      	ldr	r3, [pc, #4]	; (800490c <__errno+0x8>)
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	4770      	bx	lr
 800490a:	46c0      	nop			; (mov r8, r8)
 800490c:	2000006c 	.word	0x2000006c

08004910 <__libc_init_array>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	2600      	movs	r6, #0
 8004914:	4c0c      	ldr	r4, [pc, #48]	; (8004948 <__libc_init_array+0x38>)
 8004916:	4d0d      	ldr	r5, [pc, #52]	; (800494c <__libc_init_array+0x3c>)
 8004918:	1b64      	subs	r4, r4, r5
 800491a:	10a4      	asrs	r4, r4, #2
 800491c:	42a6      	cmp	r6, r4
 800491e:	d109      	bne.n	8004934 <__libc_init_array+0x24>
 8004920:	2600      	movs	r6, #0
 8004922:	f000 fbab 	bl	800507c <_init>
 8004926:	4c0a      	ldr	r4, [pc, #40]	; (8004950 <__libc_init_array+0x40>)
 8004928:	4d0a      	ldr	r5, [pc, #40]	; (8004954 <__libc_init_array+0x44>)
 800492a:	1b64      	subs	r4, r4, r5
 800492c:	10a4      	asrs	r4, r4, #2
 800492e:	42a6      	cmp	r6, r4
 8004930:	d105      	bne.n	800493e <__libc_init_array+0x2e>
 8004932:	bd70      	pop	{r4, r5, r6, pc}
 8004934:	00b3      	lsls	r3, r6, #2
 8004936:	58eb      	ldr	r3, [r5, r3]
 8004938:	4798      	blx	r3
 800493a:	3601      	adds	r6, #1
 800493c:	e7ee      	b.n	800491c <__libc_init_array+0xc>
 800493e:	00b3      	lsls	r3, r6, #2
 8004940:	58eb      	ldr	r3, [r5, r3]
 8004942:	4798      	blx	r3
 8004944:	3601      	adds	r6, #1
 8004946:	e7f2      	b.n	800492e <__libc_init_array+0x1e>
 8004948:	080050e0 	.word	0x080050e0
 800494c:	080050e0 	.word	0x080050e0
 8004950:	080050e4 	.word	0x080050e4
 8004954:	080050e0 	.word	0x080050e0

08004958 <__retarget_lock_acquire_recursive>:
 8004958:	4770      	bx	lr

0800495a <__retarget_lock_release_recursive>:
 800495a:	4770      	bx	lr

0800495c <sbrk_aligned>:
 800495c:	b570      	push	{r4, r5, r6, lr}
 800495e:	4e0f      	ldr	r6, [pc, #60]	; (800499c <sbrk_aligned+0x40>)
 8004960:	000d      	movs	r5, r1
 8004962:	6831      	ldr	r1, [r6, #0]
 8004964:	0004      	movs	r4, r0
 8004966:	2900      	cmp	r1, #0
 8004968:	d102      	bne.n	8004970 <sbrk_aligned+0x14>
 800496a:	f000 fb17 	bl	8004f9c <_sbrk_r>
 800496e:	6030      	str	r0, [r6, #0]
 8004970:	0029      	movs	r1, r5
 8004972:	0020      	movs	r0, r4
 8004974:	f000 fb12 	bl	8004f9c <_sbrk_r>
 8004978:	1c43      	adds	r3, r0, #1
 800497a:	d00a      	beq.n	8004992 <sbrk_aligned+0x36>
 800497c:	2303      	movs	r3, #3
 800497e:	1cc5      	adds	r5, r0, #3
 8004980:	439d      	bics	r5, r3
 8004982:	42a8      	cmp	r0, r5
 8004984:	d007      	beq.n	8004996 <sbrk_aligned+0x3a>
 8004986:	1a29      	subs	r1, r5, r0
 8004988:	0020      	movs	r0, r4
 800498a:	f000 fb07 	bl	8004f9c <_sbrk_r>
 800498e:	3001      	adds	r0, #1
 8004990:	d101      	bne.n	8004996 <sbrk_aligned+0x3a>
 8004992:	2501      	movs	r5, #1
 8004994:	426d      	negs	r5, r5
 8004996:	0028      	movs	r0, r5
 8004998:	bd70      	pop	{r4, r5, r6, pc}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	20000490 	.word	0x20000490

080049a0 <_malloc_r>:
 80049a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049a2:	2203      	movs	r2, #3
 80049a4:	1ccb      	adds	r3, r1, #3
 80049a6:	4393      	bics	r3, r2
 80049a8:	3308      	adds	r3, #8
 80049aa:	0006      	movs	r6, r0
 80049ac:	001f      	movs	r7, r3
 80049ae:	2b0c      	cmp	r3, #12
 80049b0:	d238      	bcs.n	8004a24 <_malloc_r+0x84>
 80049b2:	270c      	movs	r7, #12
 80049b4:	42b9      	cmp	r1, r7
 80049b6:	d837      	bhi.n	8004a28 <_malloc_r+0x88>
 80049b8:	0030      	movs	r0, r6
 80049ba:	f000 f929 	bl	8004c10 <__malloc_lock>
 80049be:	4b38      	ldr	r3, [pc, #224]	; (8004aa0 <_malloc_r+0x100>)
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	001c      	movs	r4, r3
 80049c6:	2c00      	cmp	r4, #0
 80049c8:	d133      	bne.n	8004a32 <_malloc_r+0x92>
 80049ca:	0039      	movs	r1, r7
 80049cc:	0030      	movs	r0, r6
 80049ce:	f7ff ffc5 	bl	800495c <sbrk_aligned>
 80049d2:	0004      	movs	r4, r0
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d15e      	bne.n	8004a96 <_malloc_r+0xf6>
 80049d8:	9b00      	ldr	r3, [sp, #0]
 80049da:	681c      	ldr	r4, [r3, #0]
 80049dc:	0025      	movs	r5, r4
 80049de:	2d00      	cmp	r5, #0
 80049e0:	d14e      	bne.n	8004a80 <_malloc_r+0xe0>
 80049e2:	2c00      	cmp	r4, #0
 80049e4:	d051      	beq.n	8004a8a <_malloc_r+0xea>
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	0029      	movs	r1, r5
 80049ea:	18e3      	adds	r3, r4, r3
 80049ec:	0030      	movs	r0, r6
 80049ee:	9301      	str	r3, [sp, #4]
 80049f0:	f000 fad4 	bl	8004f9c <_sbrk_r>
 80049f4:	9b01      	ldr	r3, [sp, #4]
 80049f6:	4283      	cmp	r3, r0
 80049f8:	d147      	bne.n	8004a8a <_malloc_r+0xea>
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	0030      	movs	r0, r6
 80049fe:	1aff      	subs	r7, r7, r3
 8004a00:	0039      	movs	r1, r7
 8004a02:	f7ff ffab 	bl	800495c <sbrk_aligned>
 8004a06:	3001      	adds	r0, #1
 8004a08:	d03f      	beq.n	8004a8a <_malloc_r+0xea>
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	19db      	adds	r3, r3, r7
 8004a0e:	6023      	str	r3, [r4, #0]
 8004a10:	9b00      	ldr	r3, [sp, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d040      	beq.n	8004a9a <_malloc_r+0xfa>
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	42a2      	cmp	r2, r4
 8004a1c:	d133      	bne.n	8004a86 <_malloc_r+0xe6>
 8004a1e:	2200      	movs	r2, #0
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	e014      	b.n	8004a4e <_malloc_r+0xae>
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	dac5      	bge.n	80049b4 <_malloc_r+0x14>
 8004a28:	230c      	movs	r3, #12
 8004a2a:	2500      	movs	r5, #0
 8004a2c:	6033      	str	r3, [r6, #0]
 8004a2e:	0028      	movs	r0, r5
 8004a30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a32:	6821      	ldr	r1, [r4, #0]
 8004a34:	1bc9      	subs	r1, r1, r7
 8004a36:	d420      	bmi.n	8004a7a <_malloc_r+0xda>
 8004a38:	290b      	cmp	r1, #11
 8004a3a:	d918      	bls.n	8004a6e <_malloc_r+0xce>
 8004a3c:	19e2      	adds	r2, r4, r7
 8004a3e:	6027      	str	r7, [r4, #0]
 8004a40:	42a3      	cmp	r3, r4
 8004a42:	d112      	bne.n	8004a6a <_malloc_r+0xca>
 8004a44:	9b00      	ldr	r3, [sp, #0]
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	6863      	ldr	r3, [r4, #4]
 8004a4a:	6011      	str	r1, [r2, #0]
 8004a4c:	6053      	str	r3, [r2, #4]
 8004a4e:	0030      	movs	r0, r6
 8004a50:	0025      	movs	r5, r4
 8004a52:	f000 f8e5 	bl	8004c20 <__malloc_unlock>
 8004a56:	2207      	movs	r2, #7
 8004a58:	350b      	adds	r5, #11
 8004a5a:	1d23      	adds	r3, r4, #4
 8004a5c:	4395      	bics	r5, r2
 8004a5e:	1aea      	subs	r2, r5, r3
 8004a60:	429d      	cmp	r5, r3
 8004a62:	d0e4      	beq.n	8004a2e <_malloc_r+0x8e>
 8004a64:	1b5b      	subs	r3, r3, r5
 8004a66:	50a3      	str	r3, [r4, r2]
 8004a68:	e7e1      	b.n	8004a2e <_malloc_r+0x8e>
 8004a6a:	605a      	str	r2, [r3, #4]
 8004a6c:	e7ec      	b.n	8004a48 <_malloc_r+0xa8>
 8004a6e:	6862      	ldr	r2, [r4, #4]
 8004a70:	42a3      	cmp	r3, r4
 8004a72:	d1d5      	bne.n	8004a20 <_malloc_r+0x80>
 8004a74:	9b00      	ldr	r3, [sp, #0]
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	e7e9      	b.n	8004a4e <_malloc_r+0xae>
 8004a7a:	0023      	movs	r3, r4
 8004a7c:	6864      	ldr	r4, [r4, #4]
 8004a7e:	e7a2      	b.n	80049c6 <_malloc_r+0x26>
 8004a80:	002c      	movs	r4, r5
 8004a82:	686d      	ldr	r5, [r5, #4]
 8004a84:	e7ab      	b.n	80049de <_malloc_r+0x3e>
 8004a86:	0013      	movs	r3, r2
 8004a88:	e7c4      	b.n	8004a14 <_malloc_r+0x74>
 8004a8a:	230c      	movs	r3, #12
 8004a8c:	0030      	movs	r0, r6
 8004a8e:	6033      	str	r3, [r6, #0]
 8004a90:	f000 f8c6 	bl	8004c20 <__malloc_unlock>
 8004a94:	e7cb      	b.n	8004a2e <_malloc_r+0x8e>
 8004a96:	6027      	str	r7, [r4, #0]
 8004a98:	e7d9      	b.n	8004a4e <_malloc_r+0xae>
 8004a9a:	605b      	str	r3, [r3, #4]
 8004a9c:	deff      	udf	#255	; 0xff
 8004a9e:	46c0      	nop			; (mov r8, r8)
 8004aa0:	2000048c 	.word	0x2000048c

08004aa4 <__sflush_r>:
 8004aa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aa6:	898b      	ldrh	r3, [r1, #12]
 8004aa8:	0005      	movs	r5, r0
 8004aaa:	000c      	movs	r4, r1
 8004aac:	071a      	lsls	r2, r3, #28
 8004aae:	d45c      	bmi.n	8004b6a <__sflush_r+0xc6>
 8004ab0:	684a      	ldr	r2, [r1, #4]
 8004ab2:	2a00      	cmp	r2, #0
 8004ab4:	dc04      	bgt.n	8004ac0 <__sflush_r+0x1c>
 8004ab6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004ab8:	2a00      	cmp	r2, #0
 8004aba:	dc01      	bgt.n	8004ac0 <__sflush_r+0x1c>
 8004abc:	2000      	movs	r0, #0
 8004abe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ac0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004ac2:	2f00      	cmp	r7, #0
 8004ac4:	d0fa      	beq.n	8004abc <__sflush_r+0x18>
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2080      	movs	r0, #128	; 0x80
 8004aca:	682e      	ldr	r6, [r5, #0]
 8004acc:	602a      	str	r2, [r5, #0]
 8004ace:	001a      	movs	r2, r3
 8004ad0:	0140      	lsls	r0, r0, #5
 8004ad2:	6a21      	ldr	r1, [r4, #32]
 8004ad4:	4002      	ands	r2, r0
 8004ad6:	4203      	tst	r3, r0
 8004ad8:	d034      	beq.n	8004b44 <__sflush_r+0xa0>
 8004ada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	075b      	lsls	r3, r3, #29
 8004ae0:	d506      	bpl.n	8004af0 <__sflush_r+0x4c>
 8004ae2:	6863      	ldr	r3, [r4, #4]
 8004ae4:	1ac0      	subs	r0, r0, r3
 8004ae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <__sflush_r+0x4c>
 8004aec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004aee:	1ac0      	subs	r0, r0, r3
 8004af0:	0002      	movs	r2, r0
 8004af2:	2300      	movs	r3, #0
 8004af4:	0028      	movs	r0, r5
 8004af6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004af8:	6a21      	ldr	r1, [r4, #32]
 8004afa:	47b8      	blx	r7
 8004afc:	89a2      	ldrh	r2, [r4, #12]
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	d106      	bne.n	8004b10 <__sflush_r+0x6c>
 8004b02:	6829      	ldr	r1, [r5, #0]
 8004b04:	291d      	cmp	r1, #29
 8004b06:	d82c      	bhi.n	8004b62 <__sflush_r+0xbe>
 8004b08:	4b2a      	ldr	r3, [pc, #168]	; (8004bb4 <__sflush_r+0x110>)
 8004b0a:	410b      	asrs	r3, r1
 8004b0c:	07db      	lsls	r3, r3, #31
 8004b0e:	d428      	bmi.n	8004b62 <__sflush_r+0xbe>
 8004b10:	2300      	movs	r3, #0
 8004b12:	6063      	str	r3, [r4, #4]
 8004b14:	6923      	ldr	r3, [r4, #16]
 8004b16:	6023      	str	r3, [r4, #0]
 8004b18:	04d2      	lsls	r2, r2, #19
 8004b1a:	d505      	bpl.n	8004b28 <__sflush_r+0x84>
 8004b1c:	1c43      	adds	r3, r0, #1
 8004b1e:	d102      	bne.n	8004b26 <__sflush_r+0x82>
 8004b20:	682b      	ldr	r3, [r5, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d100      	bne.n	8004b28 <__sflush_r+0x84>
 8004b26:	6560      	str	r0, [r4, #84]	; 0x54
 8004b28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b2a:	602e      	str	r6, [r5, #0]
 8004b2c:	2900      	cmp	r1, #0
 8004b2e:	d0c5      	beq.n	8004abc <__sflush_r+0x18>
 8004b30:	0023      	movs	r3, r4
 8004b32:	3344      	adds	r3, #68	; 0x44
 8004b34:	4299      	cmp	r1, r3
 8004b36:	d002      	beq.n	8004b3e <__sflush_r+0x9a>
 8004b38:	0028      	movs	r0, r5
 8004b3a:	f000 fa55 	bl	8004fe8 <_free_r>
 8004b3e:	2000      	movs	r0, #0
 8004b40:	6360      	str	r0, [r4, #52]	; 0x34
 8004b42:	e7bc      	b.n	8004abe <__sflush_r+0x1a>
 8004b44:	2301      	movs	r3, #1
 8004b46:	0028      	movs	r0, r5
 8004b48:	47b8      	blx	r7
 8004b4a:	1c43      	adds	r3, r0, #1
 8004b4c:	d1c6      	bne.n	8004adc <__sflush_r+0x38>
 8004b4e:	682b      	ldr	r3, [r5, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0c3      	beq.n	8004adc <__sflush_r+0x38>
 8004b54:	2b1d      	cmp	r3, #29
 8004b56:	d001      	beq.n	8004b5c <__sflush_r+0xb8>
 8004b58:	2b16      	cmp	r3, #22
 8004b5a:	d101      	bne.n	8004b60 <__sflush_r+0xbc>
 8004b5c:	602e      	str	r6, [r5, #0]
 8004b5e:	e7ad      	b.n	8004abc <__sflush_r+0x18>
 8004b60:	89a2      	ldrh	r2, [r4, #12]
 8004b62:	2340      	movs	r3, #64	; 0x40
 8004b64:	4313      	orrs	r3, r2
 8004b66:	81a3      	strh	r3, [r4, #12]
 8004b68:	e7a9      	b.n	8004abe <__sflush_r+0x1a>
 8004b6a:	690e      	ldr	r6, [r1, #16]
 8004b6c:	2e00      	cmp	r6, #0
 8004b6e:	d0a5      	beq.n	8004abc <__sflush_r+0x18>
 8004b70:	680f      	ldr	r7, [r1, #0]
 8004b72:	600e      	str	r6, [r1, #0]
 8004b74:	1bba      	subs	r2, r7, r6
 8004b76:	9201      	str	r2, [sp, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	079b      	lsls	r3, r3, #30
 8004b7c:	d100      	bne.n	8004b80 <__sflush_r+0xdc>
 8004b7e:	694a      	ldr	r2, [r1, #20]
 8004b80:	60a2      	str	r2, [r4, #8]
 8004b82:	9b01      	ldr	r3, [sp, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	dd99      	ble.n	8004abc <__sflush_r+0x18>
 8004b88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004b8a:	0032      	movs	r2, r6
 8004b8c:	001f      	movs	r7, r3
 8004b8e:	0028      	movs	r0, r5
 8004b90:	9b01      	ldr	r3, [sp, #4]
 8004b92:	6a21      	ldr	r1, [r4, #32]
 8004b94:	47b8      	blx	r7
 8004b96:	2800      	cmp	r0, #0
 8004b98:	dc06      	bgt.n	8004ba8 <__sflush_r+0x104>
 8004b9a:	2340      	movs	r3, #64	; 0x40
 8004b9c:	2001      	movs	r0, #1
 8004b9e:	89a2      	ldrh	r2, [r4, #12]
 8004ba0:	4240      	negs	r0, r0
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	81a3      	strh	r3, [r4, #12]
 8004ba6:	e78a      	b.n	8004abe <__sflush_r+0x1a>
 8004ba8:	9b01      	ldr	r3, [sp, #4]
 8004baa:	1836      	adds	r6, r6, r0
 8004bac:	1a1b      	subs	r3, r3, r0
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	e7e7      	b.n	8004b82 <__sflush_r+0xde>
 8004bb2:	46c0      	nop			; (mov r8, r8)
 8004bb4:	dfbffffe 	.word	0xdfbffffe

08004bb8 <_fflush_r>:
 8004bb8:	690b      	ldr	r3, [r1, #16]
 8004bba:	b570      	push	{r4, r5, r6, lr}
 8004bbc:	0005      	movs	r5, r0
 8004bbe:	000c      	movs	r4, r1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d102      	bne.n	8004bca <_fflush_r+0x12>
 8004bc4:	2500      	movs	r5, #0
 8004bc6:	0028      	movs	r0, r5
 8004bc8:	bd70      	pop	{r4, r5, r6, pc}
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	d004      	beq.n	8004bd8 <_fflush_r+0x20>
 8004bce:	6a03      	ldr	r3, [r0, #32]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d101      	bne.n	8004bd8 <_fflush_r+0x20>
 8004bd4:	f7ff fdfa 	bl	80047cc <__sinit>
 8004bd8:	220c      	movs	r2, #12
 8004bda:	5ea3      	ldrsh	r3, [r4, r2]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0f1      	beq.n	8004bc4 <_fflush_r+0xc>
 8004be0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004be2:	07d2      	lsls	r2, r2, #31
 8004be4:	d404      	bmi.n	8004bf0 <_fflush_r+0x38>
 8004be6:	059b      	lsls	r3, r3, #22
 8004be8:	d402      	bmi.n	8004bf0 <_fflush_r+0x38>
 8004bea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004bec:	f7ff feb4 	bl	8004958 <__retarget_lock_acquire_recursive>
 8004bf0:	0028      	movs	r0, r5
 8004bf2:	0021      	movs	r1, r4
 8004bf4:	f7ff ff56 	bl	8004aa4 <__sflush_r>
 8004bf8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004bfa:	0005      	movs	r5, r0
 8004bfc:	07db      	lsls	r3, r3, #31
 8004bfe:	d4e2      	bmi.n	8004bc6 <_fflush_r+0xe>
 8004c00:	89a3      	ldrh	r3, [r4, #12]
 8004c02:	059b      	lsls	r3, r3, #22
 8004c04:	d4df      	bmi.n	8004bc6 <_fflush_r+0xe>
 8004c06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c08:	f7ff fea7 	bl	800495a <__retarget_lock_release_recursive>
 8004c0c:	e7db      	b.n	8004bc6 <_fflush_r+0xe>
	...

08004c10 <__malloc_lock>:
 8004c10:	b510      	push	{r4, lr}
 8004c12:	4802      	ldr	r0, [pc, #8]	; (8004c1c <__malloc_lock+0xc>)
 8004c14:	f7ff fea0 	bl	8004958 <__retarget_lock_acquire_recursive>
 8004c18:	bd10      	pop	{r4, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	20000488 	.word	0x20000488

08004c20 <__malloc_unlock>:
 8004c20:	b510      	push	{r4, lr}
 8004c22:	4802      	ldr	r0, [pc, #8]	; (8004c2c <__malloc_unlock+0xc>)
 8004c24:	f7ff fe99 	bl	800495a <__retarget_lock_release_recursive>
 8004c28:	bd10      	pop	{r4, pc}
 8004c2a:	46c0      	nop			; (mov r8, r8)
 8004c2c:	20000488 	.word	0x20000488

08004c30 <__sread>:
 8004c30:	b570      	push	{r4, r5, r6, lr}
 8004c32:	000c      	movs	r4, r1
 8004c34:	250e      	movs	r5, #14
 8004c36:	5f49      	ldrsh	r1, [r1, r5]
 8004c38:	f000 f99c 	bl	8004f74 <_read_r>
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	db03      	blt.n	8004c48 <__sread+0x18>
 8004c40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004c42:	181b      	adds	r3, r3, r0
 8004c44:	6563      	str	r3, [r4, #84]	; 0x54
 8004c46:	bd70      	pop	{r4, r5, r6, pc}
 8004c48:	89a3      	ldrh	r3, [r4, #12]
 8004c4a:	4a02      	ldr	r2, [pc, #8]	; (8004c54 <__sread+0x24>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	81a3      	strh	r3, [r4, #12]
 8004c50:	e7f9      	b.n	8004c46 <__sread+0x16>
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	ffffefff 	.word	0xffffefff

08004c58 <__swrite>:
 8004c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c5a:	001f      	movs	r7, r3
 8004c5c:	898b      	ldrh	r3, [r1, #12]
 8004c5e:	0005      	movs	r5, r0
 8004c60:	000c      	movs	r4, r1
 8004c62:	0016      	movs	r6, r2
 8004c64:	05db      	lsls	r3, r3, #23
 8004c66:	d505      	bpl.n	8004c74 <__swrite+0x1c>
 8004c68:	230e      	movs	r3, #14
 8004c6a:	5ec9      	ldrsh	r1, [r1, r3]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	2302      	movs	r3, #2
 8004c70:	f000 f96c 	bl	8004f4c <_lseek_r>
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	4a05      	ldr	r2, [pc, #20]	; (8004c8c <__swrite+0x34>)
 8004c78:	0028      	movs	r0, r5
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	81a3      	strh	r3, [r4, #12]
 8004c7e:	0032      	movs	r2, r6
 8004c80:	230e      	movs	r3, #14
 8004c82:	5ee1      	ldrsh	r1, [r4, r3]
 8004c84:	003b      	movs	r3, r7
 8004c86:	f000 f99b 	bl	8004fc0 <_write_r>
 8004c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c8c:	ffffefff 	.word	0xffffefff

08004c90 <__sseek>:
 8004c90:	b570      	push	{r4, r5, r6, lr}
 8004c92:	000c      	movs	r4, r1
 8004c94:	250e      	movs	r5, #14
 8004c96:	5f49      	ldrsh	r1, [r1, r5]
 8004c98:	f000 f958 	bl	8004f4c <_lseek_r>
 8004c9c:	89a3      	ldrh	r3, [r4, #12]
 8004c9e:	1c42      	adds	r2, r0, #1
 8004ca0:	d103      	bne.n	8004caa <__sseek+0x1a>
 8004ca2:	4a05      	ldr	r2, [pc, #20]	; (8004cb8 <__sseek+0x28>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	81a3      	strh	r3, [r4, #12]
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
 8004caa:	2280      	movs	r2, #128	; 0x80
 8004cac:	0152      	lsls	r2, r2, #5
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	81a3      	strh	r3, [r4, #12]
 8004cb2:	6560      	str	r0, [r4, #84]	; 0x54
 8004cb4:	e7f8      	b.n	8004ca8 <__sseek+0x18>
 8004cb6:	46c0      	nop			; (mov r8, r8)
 8004cb8:	ffffefff 	.word	0xffffefff

08004cbc <__sclose>:
 8004cbc:	b510      	push	{r4, lr}
 8004cbe:	230e      	movs	r3, #14
 8004cc0:	5ec9      	ldrsh	r1, [r1, r3]
 8004cc2:	f000 f90d 	bl	8004ee0 <_close_r>
 8004cc6:	bd10      	pop	{r4, pc}

08004cc8 <__swbuf_r>:
 8004cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cca:	0006      	movs	r6, r0
 8004ccc:	000d      	movs	r5, r1
 8004cce:	0014      	movs	r4, r2
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d004      	beq.n	8004cde <__swbuf_r+0x16>
 8004cd4:	6a03      	ldr	r3, [r0, #32]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d101      	bne.n	8004cde <__swbuf_r+0x16>
 8004cda:	f7ff fd77 	bl	80047cc <__sinit>
 8004cde:	69a3      	ldr	r3, [r4, #24]
 8004ce0:	60a3      	str	r3, [r4, #8]
 8004ce2:	89a3      	ldrh	r3, [r4, #12]
 8004ce4:	071b      	lsls	r3, r3, #28
 8004ce6:	d528      	bpl.n	8004d3a <__swbuf_r+0x72>
 8004ce8:	6923      	ldr	r3, [r4, #16]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d025      	beq.n	8004d3a <__swbuf_r+0x72>
 8004cee:	6923      	ldr	r3, [r4, #16]
 8004cf0:	6820      	ldr	r0, [r4, #0]
 8004cf2:	b2ef      	uxtb	r7, r5
 8004cf4:	1ac0      	subs	r0, r0, r3
 8004cf6:	6963      	ldr	r3, [r4, #20]
 8004cf8:	b2ed      	uxtb	r5, r5
 8004cfa:	4283      	cmp	r3, r0
 8004cfc:	dc05      	bgt.n	8004d0a <__swbuf_r+0x42>
 8004cfe:	0021      	movs	r1, r4
 8004d00:	0030      	movs	r0, r6
 8004d02:	f7ff ff59 	bl	8004bb8 <_fflush_r>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	d11d      	bne.n	8004d46 <__swbuf_r+0x7e>
 8004d0a:	68a3      	ldr	r3, [r4, #8]
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	60a3      	str	r3, [r4, #8]
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	6022      	str	r2, [r4, #0]
 8004d18:	701f      	strb	r7, [r3, #0]
 8004d1a:	6963      	ldr	r3, [r4, #20]
 8004d1c:	4283      	cmp	r3, r0
 8004d1e:	d004      	beq.n	8004d2a <__swbuf_r+0x62>
 8004d20:	89a3      	ldrh	r3, [r4, #12]
 8004d22:	07db      	lsls	r3, r3, #31
 8004d24:	d507      	bpl.n	8004d36 <__swbuf_r+0x6e>
 8004d26:	2d0a      	cmp	r5, #10
 8004d28:	d105      	bne.n	8004d36 <__swbuf_r+0x6e>
 8004d2a:	0021      	movs	r1, r4
 8004d2c:	0030      	movs	r0, r6
 8004d2e:	f7ff ff43 	bl	8004bb8 <_fflush_r>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	d107      	bne.n	8004d46 <__swbuf_r+0x7e>
 8004d36:	0028      	movs	r0, r5
 8004d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d3a:	0021      	movs	r1, r4
 8004d3c:	0030      	movs	r0, r6
 8004d3e:	f000 f805 	bl	8004d4c <__swsetup_r>
 8004d42:	2800      	cmp	r0, #0
 8004d44:	d0d3      	beq.n	8004cee <__swbuf_r+0x26>
 8004d46:	2501      	movs	r5, #1
 8004d48:	426d      	negs	r5, r5
 8004d4a:	e7f4      	b.n	8004d36 <__swbuf_r+0x6e>

08004d4c <__swsetup_r>:
 8004d4c:	4b30      	ldr	r3, [pc, #192]	; (8004e10 <__swsetup_r+0xc4>)
 8004d4e:	b570      	push	{r4, r5, r6, lr}
 8004d50:	0005      	movs	r5, r0
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	000c      	movs	r4, r1
 8004d56:	2800      	cmp	r0, #0
 8004d58:	d004      	beq.n	8004d64 <__swsetup_r+0x18>
 8004d5a:	6a03      	ldr	r3, [r0, #32]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d101      	bne.n	8004d64 <__swsetup_r+0x18>
 8004d60:	f7ff fd34 	bl	80047cc <__sinit>
 8004d64:	230c      	movs	r3, #12
 8004d66:	5ee2      	ldrsh	r2, [r4, r3]
 8004d68:	b293      	uxth	r3, r2
 8004d6a:	0711      	lsls	r1, r2, #28
 8004d6c:	d423      	bmi.n	8004db6 <__swsetup_r+0x6a>
 8004d6e:	06d9      	lsls	r1, r3, #27
 8004d70:	d407      	bmi.n	8004d82 <__swsetup_r+0x36>
 8004d72:	2309      	movs	r3, #9
 8004d74:	2001      	movs	r0, #1
 8004d76:	602b      	str	r3, [r5, #0]
 8004d78:	3337      	adds	r3, #55	; 0x37
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	81a3      	strh	r3, [r4, #12]
 8004d7e:	4240      	negs	r0, r0
 8004d80:	bd70      	pop	{r4, r5, r6, pc}
 8004d82:	075b      	lsls	r3, r3, #29
 8004d84:	d513      	bpl.n	8004dae <__swsetup_r+0x62>
 8004d86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d88:	2900      	cmp	r1, #0
 8004d8a:	d008      	beq.n	8004d9e <__swsetup_r+0x52>
 8004d8c:	0023      	movs	r3, r4
 8004d8e:	3344      	adds	r3, #68	; 0x44
 8004d90:	4299      	cmp	r1, r3
 8004d92:	d002      	beq.n	8004d9a <__swsetup_r+0x4e>
 8004d94:	0028      	movs	r0, r5
 8004d96:	f000 f927 	bl	8004fe8 <_free_r>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	6363      	str	r3, [r4, #52]	; 0x34
 8004d9e:	2224      	movs	r2, #36	; 0x24
 8004da0:	89a3      	ldrh	r3, [r4, #12]
 8004da2:	4393      	bics	r3, r2
 8004da4:	81a3      	strh	r3, [r4, #12]
 8004da6:	2300      	movs	r3, #0
 8004da8:	6063      	str	r3, [r4, #4]
 8004daa:	6923      	ldr	r3, [r4, #16]
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	2308      	movs	r3, #8
 8004db0:	89a2      	ldrh	r2, [r4, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	81a3      	strh	r3, [r4, #12]
 8004db6:	6923      	ldr	r3, [r4, #16]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <__swsetup_r+0x88>
 8004dbc:	21a0      	movs	r1, #160	; 0xa0
 8004dbe:	2280      	movs	r2, #128	; 0x80
 8004dc0:	89a3      	ldrh	r3, [r4, #12]
 8004dc2:	0089      	lsls	r1, r1, #2
 8004dc4:	0092      	lsls	r2, r2, #2
 8004dc6:	400b      	ands	r3, r1
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d003      	beq.n	8004dd4 <__swsetup_r+0x88>
 8004dcc:	0021      	movs	r1, r4
 8004dce:	0028      	movs	r0, r5
 8004dd0:	f000 f848 	bl	8004e64 <__smakebuf_r>
 8004dd4:	220c      	movs	r2, #12
 8004dd6:	5ea3      	ldrsh	r3, [r4, r2]
 8004dd8:	2001      	movs	r0, #1
 8004dda:	001a      	movs	r2, r3
 8004ddc:	b299      	uxth	r1, r3
 8004dde:	4002      	ands	r2, r0
 8004de0:	4203      	tst	r3, r0
 8004de2:	d00f      	beq.n	8004e04 <__swsetup_r+0xb8>
 8004de4:	2200      	movs	r2, #0
 8004de6:	60a2      	str	r2, [r4, #8]
 8004de8:	6962      	ldr	r2, [r4, #20]
 8004dea:	4252      	negs	r2, r2
 8004dec:	61a2      	str	r2, [r4, #24]
 8004dee:	2000      	movs	r0, #0
 8004df0:	6922      	ldr	r2, [r4, #16]
 8004df2:	4282      	cmp	r2, r0
 8004df4:	d1c4      	bne.n	8004d80 <__swsetup_r+0x34>
 8004df6:	0609      	lsls	r1, r1, #24
 8004df8:	d5c2      	bpl.n	8004d80 <__swsetup_r+0x34>
 8004dfa:	2240      	movs	r2, #64	; 0x40
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	81a3      	strh	r3, [r4, #12]
 8004e00:	3801      	subs	r0, #1
 8004e02:	e7bd      	b.n	8004d80 <__swsetup_r+0x34>
 8004e04:	0788      	lsls	r0, r1, #30
 8004e06:	d400      	bmi.n	8004e0a <__swsetup_r+0xbe>
 8004e08:	6962      	ldr	r2, [r4, #20]
 8004e0a:	60a2      	str	r2, [r4, #8]
 8004e0c:	e7ef      	b.n	8004dee <__swsetup_r+0xa2>
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	2000006c 	.word	0x2000006c

08004e14 <__swhatbuf_r>:
 8004e14:	b570      	push	{r4, r5, r6, lr}
 8004e16:	000e      	movs	r6, r1
 8004e18:	001d      	movs	r5, r3
 8004e1a:	230e      	movs	r3, #14
 8004e1c:	5ec9      	ldrsh	r1, [r1, r3]
 8004e1e:	0014      	movs	r4, r2
 8004e20:	b096      	sub	sp, #88	; 0x58
 8004e22:	2900      	cmp	r1, #0
 8004e24:	da0c      	bge.n	8004e40 <__swhatbuf_r+0x2c>
 8004e26:	89b2      	ldrh	r2, [r6, #12]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	0011      	movs	r1, r2
 8004e2c:	4019      	ands	r1, r3
 8004e2e:	421a      	tst	r2, r3
 8004e30:	d013      	beq.n	8004e5a <__swhatbuf_r+0x46>
 8004e32:	2100      	movs	r1, #0
 8004e34:	3b40      	subs	r3, #64	; 0x40
 8004e36:	2000      	movs	r0, #0
 8004e38:	6029      	str	r1, [r5, #0]
 8004e3a:	6023      	str	r3, [r4, #0]
 8004e3c:	b016      	add	sp, #88	; 0x58
 8004e3e:	bd70      	pop	{r4, r5, r6, pc}
 8004e40:	466a      	mov	r2, sp
 8004e42:	f000 f85f 	bl	8004f04 <_fstat_r>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	dbed      	blt.n	8004e26 <__swhatbuf_r+0x12>
 8004e4a:	23f0      	movs	r3, #240	; 0xf0
 8004e4c:	9901      	ldr	r1, [sp, #4]
 8004e4e:	021b      	lsls	r3, r3, #8
 8004e50:	4019      	ands	r1, r3
 8004e52:	4b03      	ldr	r3, [pc, #12]	; (8004e60 <__swhatbuf_r+0x4c>)
 8004e54:	18c9      	adds	r1, r1, r3
 8004e56:	424b      	negs	r3, r1
 8004e58:	4159      	adcs	r1, r3
 8004e5a:	2380      	movs	r3, #128	; 0x80
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	e7ea      	b.n	8004e36 <__swhatbuf_r+0x22>
 8004e60:	ffffe000 	.word	0xffffe000

08004e64 <__smakebuf_r>:
 8004e64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e66:	2602      	movs	r6, #2
 8004e68:	898b      	ldrh	r3, [r1, #12]
 8004e6a:	0005      	movs	r5, r0
 8004e6c:	000c      	movs	r4, r1
 8004e6e:	4233      	tst	r3, r6
 8004e70:	d006      	beq.n	8004e80 <__smakebuf_r+0x1c>
 8004e72:	0023      	movs	r3, r4
 8004e74:	3347      	adds	r3, #71	; 0x47
 8004e76:	6023      	str	r3, [r4, #0]
 8004e78:	6123      	str	r3, [r4, #16]
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	6163      	str	r3, [r4, #20]
 8004e7e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004e80:	466a      	mov	r2, sp
 8004e82:	ab01      	add	r3, sp, #4
 8004e84:	f7ff ffc6 	bl	8004e14 <__swhatbuf_r>
 8004e88:	9900      	ldr	r1, [sp, #0]
 8004e8a:	0007      	movs	r7, r0
 8004e8c:	0028      	movs	r0, r5
 8004e8e:	f7ff fd87 	bl	80049a0 <_malloc_r>
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d108      	bne.n	8004ea8 <__smakebuf_r+0x44>
 8004e96:	220c      	movs	r2, #12
 8004e98:	5ea3      	ldrsh	r3, [r4, r2]
 8004e9a:	059a      	lsls	r2, r3, #22
 8004e9c:	d4ef      	bmi.n	8004e7e <__smakebuf_r+0x1a>
 8004e9e:	2203      	movs	r2, #3
 8004ea0:	4393      	bics	r3, r2
 8004ea2:	431e      	orrs	r6, r3
 8004ea4:	81a6      	strh	r6, [r4, #12]
 8004ea6:	e7e4      	b.n	8004e72 <__smakebuf_r+0xe>
 8004ea8:	2380      	movs	r3, #128	; 0x80
 8004eaa:	89a2      	ldrh	r2, [r4, #12]
 8004eac:	6020      	str	r0, [r4, #0]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	9b00      	ldr	r3, [sp, #0]
 8004eb4:	6120      	str	r0, [r4, #16]
 8004eb6:	6163      	str	r3, [r4, #20]
 8004eb8:	9b01      	ldr	r3, [sp, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00c      	beq.n	8004ed8 <__smakebuf_r+0x74>
 8004ebe:	0028      	movs	r0, r5
 8004ec0:	230e      	movs	r3, #14
 8004ec2:	5ee1      	ldrsh	r1, [r4, r3]
 8004ec4:	f000 f830 	bl	8004f28 <_isatty_r>
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	d005      	beq.n	8004ed8 <__smakebuf_r+0x74>
 8004ecc:	2303      	movs	r3, #3
 8004ece:	89a2      	ldrh	r2, [r4, #12]
 8004ed0:	439a      	bics	r2, r3
 8004ed2:	3b02      	subs	r3, #2
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	81a3      	strh	r3, [r4, #12]
 8004ed8:	89a3      	ldrh	r3, [r4, #12]
 8004eda:	433b      	orrs	r3, r7
 8004edc:	81a3      	strh	r3, [r4, #12]
 8004ede:	e7ce      	b.n	8004e7e <__smakebuf_r+0x1a>

08004ee0 <_close_r>:
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	b570      	push	{r4, r5, r6, lr}
 8004ee4:	4d06      	ldr	r5, [pc, #24]	; (8004f00 <_close_r+0x20>)
 8004ee6:	0004      	movs	r4, r0
 8004ee8:	0008      	movs	r0, r1
 8004eea:	602b      	str	r3, [r5, #0]
 8004eec:	f7fc fa16 	bl	800131c <_close>
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d103      	bne.n	8004efc <_close_r+0x1c>
 8004ef4:	682b      	ldr	r3, [r5, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d000      	beq.n	8004efc <_close_r+0x1c>
 8004efa:	6023      	str	r3, [r4, #0]
 8004efc:	bd70      	pop	{r4, r5, r6, pc}
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	20000494 	.word	0x20000494

08004f04 <_fstat_r>:
 8004f04:	2300      	movs	r3, #0
 8004f06:	b570      	push	{r4, r5, r6, lr}
 8004f08:	4d06      	ldr	r5, [pc, #24]	; (8004f24 <_fstat_r+0x20>)
 8004f0a:	0004      	movs	r4, r0
 8004f0c:	0008      	movs	r0, r1
 8004f0e:	0011      	movs	r1, r2
 8004f10:	602b      	str	r3, [r5, #0]
 8004f12:	f7fc fa07 	bl	8001324 <_fstat>
 8004f16:	1c43      	adds	r3, r0, #1
 8004f18:	d103      	bne.n	8004f22 <_fstat_r+0x1e>
 8004f1a:	682b      	ldr	r3, [r5, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d000      	beq.n	8004f22 <_fstat_r+0x1e>
 8004f20:	6023      	str	r3, [r4, #0]
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	20000494 	.word	0x20000494

08004f28 <_isatty_r>:
 8004f28:	2300      	movs	r3, #0
 8004f2a:	b570      	push	{r4, r5, r6, lr}
 8004f2c:	4d06      	ldr	r5, [pc, #24]	; (8004f48 <_isatty_r+0x20>)
 8004f2e:	0004      	movs	r4, r0
 8004f30:	0008      	movs	r0, r1
 8004f32:	602b      	str	r3, [r5, #0]
 8004f34:	f7fc f9fc 	bl	8001330 <_isatty>
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d103      	bne.n	8004f44 <_isatty_r+0x1c>
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d000      	beq.n	8004f44 <_isatty_r+0x1c>
 8004f42:	6023      	str	r3, [r4, #0]
 8004f44:	bd70      	pop	{r4, r5, r6, pc}
 8004f46:	46c0      	nop			; (mov r8, r8)
 8004f48:	20000494 	.word	0x20000494

08004f4c <_lseek_r>:
 8004f4c:	b570      	push	{r4, r5, r6, lr}
 8004f4e:	0004      	movs	r4, r0
 8004f50:	0008      	movs	r0, r1
 8004f52:	0011      	movs	r1, r2
 8004f54:	001a      	movs	r2, r3
 8004f56:	2300      	movs	r3, #0
 8004f58:	4d05      	ldr	r5, [pc, #20]	; (8004f70 <_lseek_r+0x24>)
 8004f5a:	602b      	str	r3, [r5, #0]
 8004f5c:	f7fc f9ea 	bl	8001334 <_lseek>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	d103      	bne.n	8004f6c <_lseek_r+0x20>
 8004f64:	682b      	ldr	r3, [r5, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d000      	beq.n	8004f6c <_lseek_r+0x20>
 8004f6a:	6023      	str	r3, [r4, #0]
 8004f6c:	bd70      	pop	{r4, r5, r6, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	20000494 	.word	0x20000494

08004f74 <_read_r>:
 8004f74:	b570      	push	{r4, r5, r6, lr}
 8004f76:	0004      	movs	r4, r0
 8004f78:	0008      	movs	r0, r1
 8004f7a:	0011      	movs	r1, r2
 8004f7c:	001a      	movs	r2, r3
 8004f7e:	2300      	movs	r3, #0
 8004f80:	4d05      	ldr	r5, [pc, #20]	; (8004f98 <_read_r+0x24>)
 8004f82:	602b      	str	r3, [r5, #0]
 8004f84:	f7fc f9ae 	bl	80012e4 <_read>
 8004f88:	1c43      	adds	r3, r0, #1
 8004f8a:	d103      	bne.n	8004f94 <_read_r+0x20>
 8004f8c:	682b      	ldr	r3, [r5, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d000      	beq.n	8004f94 <_read_r+0x20>
 8004f92:	6023      	str	r3, [r4, #0]
 8004f94:	bd70      	pop	{r4, r5, r6, pc}
 8004f96:	46c0      	nop			; (mov r8, r8)
 8004f98:	20000494 	.word	0x20000494

08004f9c <_sbrk_r>:
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	b570      	push	{r4, r5, r6, lr}
 8004fa0:	4d06      	ldr	r5, [pc, #24]	; (8004fbc <_sbrk_r+0x20>)
 8004fa2:	0004      	movs	r4, r0
 8004fa4:	0008      	movs	r0, r1
 8004fa6:	602b      	str	r3, [r5, #0]
 8004fa8:	f7fc f9c6 	bl	8001338 <_sbrk>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d103      	bne.n	8004fb8 <_sbrk_r+0x1c>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d000      	beq.n	8004fb8 <_sbrk_r+0x1c>
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	bd70      	pop	{r4, r5, r6, pc}
 8004fba:	46c0      	nop			; (mov r8, r8)
 8004fbc:	20000494 	.word	0x20000494

08004fc0 <_write_r>:
 8004fc0:	b570      	push	{r4, r5, r6, lr}
 8004fc2:	0004      	movs	r4, r0
 8004fc4:	0008      	movs	r0, r1
 8004fc6:	0011      	movs	r1, r2
 8004fc8:	001a      	movs	r2, r3
 8004fca:	2300      	movs	r3, #0
 8004fcc:	4d05      	ldr	r5, [pc, #20]	; (8004fe4 <_write_r+0x24>)
 8004fce:	602b      	str	r3, [r5, #0]
 8004fd0:	f7fc f996 	bl	8001300 <_write>
 8004fd4:	1c43      	adds	r3, r0, #1
 8004fd6:	d103      	bne.n	8004fe0 <_write_r+0x20>
 8004fd8:	682b      	ldr	r3, [r5, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d000      	beq.n	8004fe0 <_write_r+0x20>
 8004fde:	6023      	str	r3, [r4, #0]
 8004fe0:	bd70      	pop	{r4, r5, r6, pc}
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	20000494 	.word	0x20000494

08004fe8 <_free_r>:
 8004fe8:	b570      	push	{r4, r5, r6, lr}
 8004fea:	0005      	movs	r5, r0
 8004fec:	2900      	cmp	r1, #0
 8004fee:	d010      	beq.n	8005012 <_free_r+0x2a>
 8004ff0:	1f0c      	subs	r4, r1, #4
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	da00      	bge.n	8004ffa <_free_r+0x12>
 8004ff8:	18e4      	adds	r4, r4, r3
 8004ffa:	0028      	movs	r0, r5
 8004ffc:	f7ff fe08 	bl	8004c10 <__malloc_lock>
 8005000:	4a1d      	ldr	r2, [pc, #116]	; (8005078 <_free_r+0x90>)
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d105      	bne.n	8005014 <_free_r+0x2c>
 8005008:	6063      	str	r3, [r4, #4]
 800500a:	6014      	str	r4, [r2, #0]
 800500c:	0028      	movs	r0, r5
 800500e:	f7ff fe07 	bl	8004c20 <__malloc_unlock>
 8005012:	bd70      	pop	{r4, r5, r6, pc}
 8005014:	42a3      	cmp	r3, r4
 8005016:	d908      	bls.n	800502a <_free_r+0x42>
 8005018:	6820      	ldr	r0, [r4, #0]
 800501a:	1821      	adds	r1, r4, r0
 800501c:	428b      	cmp	r3, r1
 800501e:	d1f3      	bne.n	8005008 <_free_r+0x20>
 8005020:	6819      	ldr	r1, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	1809      	adds	r1, r1, r0
 8005026:	6021      	str	r1, [r4, #0]
 8005028:	e7ee      	b.n	8005008 <_free_r+0x20>
 800502a:	001a      	movs	r2, r3
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <_free_r+0x4e>
 8005032:	42a3      	cmp	r3, r4
 8005034:	d9f9      	bls.n	800502a <_free_r+0x42>
 8005036:	6811      	ldr	r1, [r2, #0]
 8005038:	1850      	adds	r0, r2, r1
 800503a:	42a0      	cmp	r0, r4
 800503c:	d10b      	bne.n	8005056 <_free_r+0x6e>
 800503e:	6820      	ldr	r0, [r4, #0]
 8005040:	1809      	adds	r1, r1, r0
 8005042:	1850      	adds	r0, r2, r1
 8005044:	6011      	str	r1, [r2, #0]
 8005046:	4283      	cmp	r3, r0
 8005048:	d1e0      	bne.n	800500c <_free_r+0x24>
 800504a:	6818      	ldr	r0, [r3, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	1841      	adds	r1, r0, r1
 8005050:	6011      	str	r1, [r2, #0]
 8005052:	6053      	str	r3, [r2, #4]
 8005054:	e7da      	b.n	800500c <_free_r+0x24>
 8005056:	42a0      	cmp	r0, r4
 8005058:	d902      	bls.n	8005060 <_free_r+0x78>
 800505a:	230c      	movs	r3, #12
 800505c:	602b      	str	r3, [r5, #0]
 800505e:	e7d5      	b.n	800500c <_free_r+0x24>
 8005060:	6820      	ldr	r0, [r4, #0]
 8005062:	1821      	adds	r1, r4, r0
 8005064:	428b      	cmp	r3, r1
 8005066:	d103      	bne.n	8005070 <_free_r+0x88>
 8005068:	6819      	ldr	r1, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	1809      	adds	r1, r1, r0
 800506e:	6021      	str	r1, [r4, #0]
 8005070:	6063      	str	r3, [r4, #4]
 8005072:	6054      	str	r4, [r2, #4]
 8005074:	e7ca      	b.n	800500c <_free_r+0x24>
 8005076:	46c0      	nop			; (mov r8, r8)
 8005078:	2000048c 	.word	0x2000048c

0800507c <_init>:
 800507c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507e:	46c0      	nop			; (mov r8, r8)
 8005080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005082:	bc08      	pop	{r3}
 8005084:	469e      	mov	lr, r3
 8005086:	4770      	bx	lr

08005088 <_fini>:
 8005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508a:	46c0      	nop			; (mov r8, r8)
 800508c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508e:	bc08      	pop	{r3}
 8005090:	469e      	mov	lr, r3
 8005092:	4770      	bx	lr
