module muxt_b;

reg [2:0] a;

reg [1:0] s;

wire o;

mux4bit uut (.a(a),   .s(s),.o(o));

initial begin

#10 a=4'b101;

#10 s=2'b00;

#10 s=2'b01;

#10 s=2'b10;


#10 $stop;

end

endmodule


