;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	DJN <1, 0
	ADD 380, 90
	JMP 1, 23
	SUB -1, <-20
	MOV @10, 359
	SUB @827, 1
	ADD #0, <-2
	SUB @121, 106
	MOV @-917, -829
	SUB -17, <-120
	SPL 7, @20
	SUB -742, -423
	SPL 100, -100
	DJN <-127, #100
	MOV 7, <20
	ADD #15, 6
	ADD #15, 6
	SLT <300, 90
	ADD 270, 62
	SUB #0, <-2
	SUB @0, @2
	DAT #100, #-100
	DJN -500, -609
	ADD 210, 60
	SUB #0, <-2
	SUB @27, 6
	MOV 7, <20
	SUB @27, 6
	SPL 100, 60
	ADD 270, 62
	JMN 0, -33
	ADD #176, @202
	SPL 100, -100
	SUB 100, 60
	ADD 270, 62
	DAT <15, #6
	JMN <27, 6
	JMN <27, 6
	MOV -1, <-20
	MOV -1, <-20
	DAT #100, #-100
	SPL 0, <332
	CMP -207, <-120
	DJN -500, -609
	SPL 0, <332
