
63 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  18 serial_out  5  188   1   0              18   -1   4   0   21
  25 sample_clk  0        2   0              25   -1   1   0   21
  23      valid  0        2   0              23   -1   1   0   21
 143 u1_cnt_int_count_0_  3   -1   0   4  0  1  2  3  -1   -1   8   0   21
 147 u1_cnt_int_count_1_  3   -1   2   4  0  1  2  3  -1   -1   4   0   21
 149 u1_cnt_int_count_3_  3   -1   2   4  0  1  2  3  -1   -1   3   1   21
 151 u1_cnt_int_count_5_  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 150 u1_cnt_int_count_4_  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 u1_cnt_int_count_2_  3   -1   0   4  0  1  2  3  -1   -1   1   1   21
 141       u2_q  3   -1   1   4  0  1  2  3  -1   -1   1   0   21
 153 u1_cnt_int_count_7_  3   -1   2   3     1  2  3  -1   -1   1   0   21
 152 u1_cnt_int_count_6_  3   -1   0   3     1  2  3  -1   -1   1   0   21
 142    u1_q_3_  3   -1   0   2  0     2     -1   -1  12   0   21
 145 u1_cnt_int_un5_count_27_n  3   -1   3   2  0     2     -1   -1   8   1   21
 163 u1_cnt_int_count_17_  3   -1   0   2  0        3  -1   -1   4   0   21
 180 u1_n_109_n  3   -1   3   2  0     2     -1   -1   1   0   21
 179  u1_n_85_n  3   -1   3   2  0        3  -1   -1   1   0   21
 178  u1_n_58_n  3   -1   1   2        2  3  -1   -1   1   0   21
 177 u1_cnt_int_count_31_  3   -1   2   2  0     2     -1   -1   1   0   21
 176 u1_cnt_int_count_30_  3   -1   2   2  0     2     -1   -1   1   0   21
 175 u1_cnt_int_count_29_  3   -1   0   2  0     2     -1   -1   1   0   21
 174 u1_cnt_int_count_28_  3   -1   0   2  0     2     -1   -1   1   0   21
 173 u1_cnt_int_count_27_  3   -1   0   2  0     2     -1   -1   1   0   21
 172 u1_cnt_int_count_26_  3   -1   0   2  0     2     -1   -1   1   0   21
 171 u1_cnt_int_count_25_  3   -1   3   2  0     2     -1   -1   1   0   21
 170 u1_cnt_int_count_24_  3   -1   0   2  0        3  -1   -1   1   0   21
 169 u1_cnt_int_count_23_  3   -1   3   2  0        3  -1   -1   1   0   21
 168 u1_cnt_int_count_22_  3   -1   3   2  0        3  -1   -1   1   0   21
 167 u1_cnt_int_count_21_  3   -1   0   2  0        3  -1   -1   1   0   21
 166 u1_cnt_int_count_20_  3   -1   3   2  0        3  -1   -1   1   0   21
 165 u1_cnt_int_count_19_  3   -1   0   2  0        3  -1   -1   1   0   21
 164 u1_cnt_int_count_18_  3   -1   0   2  0        3  -1   -1   1   1   21
 159 u1_cnt_int_count_13_  3   -1   2   2        2  3  -1   -1   1   0   21
 158 u1_cnt_int_count_12_  3   -1   3   2        2  3  -1   -1   1   0   21
 157 u1_cnt_int_count_11_  3   -1   2   2        2  3  -1   -1   1   0   21
 156 u1_cnt_int_count_10_  3   -1   2   2        2  3  -1   -1   1   0   21
 155 u1_cnt_int_count_9_  3   -1   2   2        2  3  -1   -1   1   0   21
 154 u1_cnt_int_count_8_  3   -1   2   2        2  3  -1   -1   1   0   21
 188 RN_serial_out  3   18   1   1     1        18   -1   4   0   21
 186   u0_q1_6_  3   -1   1   1     1        -1   -1   4   0   21
 185   u0_q1_5_  3   -1   1   1     1        -1   -1   4   0   21
 184   u0_q1_4_  3   -1   1   1     1        -1   -1   4   0   21
 183   u0_q1_3_  3   -1   1   1     1        -1   -1   4   0   21
 182   u0_q1_2_  3   -1   1   1     1        -1   -1   4   0   21
 181   u0_q1_1_  3   -1   1   1     1        -1   -1   4   0   21
 187   u0_q1_7_  3   -1   1   1     1        -1   -1   2   0   21
 146 u1_cnt_int_un5_count_28_n  3   -1   2   1  0           -1   -1   2   1   21
 144 u1_cnt_int_un5_count_26_n  3   -1   0   1        2     -1   -1   2   1   21
 162 u1_cnt_int_count_16_  3   -1   3   1           3  -1   -1   1   0   21
 161 u1_cnt_int_count_15_  3   -1   3   1           3  -1   -1   1   0   21
 160 u1_cnt_int_count_14_  3   -1   2   1           3  -1   -1   1   0   21
  10        clk  9       -1   1        2     10   -1
   1       load  1   -1  -1   4  0  1  2  3   1   -1
  32    rst_bar  1   -1  -1   1     1        32   -1
  14       d_0_  1   -1  -1   1     1        14   -1
  13       send  1   -1  -1   1     1        13   -1
   8       d_1_  1   -1  -1   1     1         8   -1
   7       d_2_  1   -1  -1   1     1         7   -1
   6       d_3_  1   -1  -1   1     1         6   -1
   5       d_4_  1   -1  -1   1     1         5   -1
   4       d_5_  1   -1  -1   1     1         4   -1
   3       d_6_  1   -1  -1   1     1         3   -1
   2       d_7_  1   -1  -1   1     1         2   -1