
map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "ProjetoTinyQV_impl1.ngd" -o "ProjetoTinyQV_impl1_map.ncd" -pr "ProjetoTinyQV_impl1.prf" -mp "ProjetoTinyQV_impl1.mrp" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/ProjetoTinyQV_impl1.lpf" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ProjetoTinyQV_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

Removing unused logic...

Optimizing...

333 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:   1287 out of 44457 (3%)
      PFU registers:         1287 out of 43848 (3%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:      1735 out of 21924 (8%)
      SLICEs as Logic/ROM:   1735 out of 21924 (8%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:        104 out of 21924 (0%)
   Number of LUT4s:        2449 out of 43848 (6%)
      Number used as logic LUTs:        2241
      Number used as distributed RAM:     0
      Number used as ripple logic:      208
      Number used as shift registers:     0
   Number of PIO sites used: 18 out of 203 (9%)
   Number of block RAMs:  7 out of 108 (6%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          1
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  2 out of 144 (1 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  3
     Net clk_c: 720 loads, 718 rising, 2 falling (Driver: PIO clk )
     Net i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59: 38 loads, 38 rising, 0 falling (Driver: i_tinyqv/mem/q_ctrl/spi_clk_pos_I_0_256_3_lut_rep_842 )
     Net i_qspi/qspi_clk_N_56: 29 loads, 29 rising, 0 falling (Driver: i_tinyqv/mem/q_ctrl/qspi_clk_I_0_1_lut_3_lut )
   Number of Clock Enables:  124
     Net rst_reg_n: 4 loads, 4 LSLICEs
     Net next_bit_adj_3308: 3 loads, 3 LSLICEs
     Net clk_c_enable_387: 7 loads, 7 LSLICEs
     Net i_peripherals/clk_c_enable_10: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_352: 2 loads, 2 LSLICEs
     Net i_peripherals/clk_c_enable_356: 3 loads, 3 LSLICEs
     Net i_peripherals/clk_c_enable_359: 3 loads, 3 LSLICEs
     Net clk_c_enable_349: 3 loads, 3 LSLICEs
     Net i_peripherals/clk_c_enable_115: 1 loads, 1 LSLICEs
     Net clk_c_enable_360: 3 loads, 3 LSLICEs
     Net clk_c_enable_357: 3 loads, 3 LSLICEs
     Net clk_c_enable_259: 3 loads, 3 LSLICEs
     Net clk_c_enable_273: 3 loads, 3 LSLICEs
     Net i_peripherals/clk_c_enable_223: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_469: 4 loads, 4 LSLICEs
     Net i_peripherals/clk_c_enable_275: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_334: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_344: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_377: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_378: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_386: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_185: 1 loads, 1 LSLICEs
     Net i_peripherals/clk_c_enable_35: 3 loads, 3 LSLICEs
     Net clk_c_enable_268: 1 loads, 1 LSLICEs
     Net clk_c_enable_542: 4 loads, 4 LSLICEs
     Net clk_c_enable_390: 2 loads, 2 LSLICEs
     Net clk_c_enable_395: 3 loads, 3 LSLICEs
     Net i_peripherals/i_uart/clk_c_enable_535: 1 loads, 1 LSLICEs
     Net i_peripherals/i_uart/clk_c_enable_152: 7 loads, 7 LSLICEs
     Net i_peripherals/i_uart/clk_c_enable_525: 5 loads, 5 LSLICEs
     Net i_peripherals/i_uart/i_uart_tx/clk_c_enable_244: 1 loads, 1 LSLICEs
     Net i_peripherals/i_uart/i_uart_rx/uart_rx_data_7__N_3059: 4 loads, 4 LSLICEs
     Net i_peripherals/i_uart/i_uart_rx/clk_c_enable_361: 1 loads, 1 LSLICEs
     Net next_bit: 2 loads, 2 LSLICEs
     Net clk_c_enable_534: 5 loads, 5 LSLICEs
     Net clk_c_enable_376: 7 loads, 7 LSLICEs
     Net clk_c_enable_355: 1 loads, 1 LSLICEs
     Net clk_c_enable_239: 3 loads, 3 LSLICEs
     Net clk_c_enable_531: 1 loads, 1 LSLICEs
     Net clk_c_enable_186: 2 loads, 2 LSLICEs
     Net clk_c_enable_231: 2 loads, 2 LSLICEs
     Net clk_c_enable_36: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_153: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_110: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_76: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_53: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_61: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_69: 4 loads, 4 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_140: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_118: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_495: 14 loads, 14 LSLICEs
     Net i_tinyqv/mem/clk_c_enable_367: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_41: 1 loads, 1 LSLICEs
     Net clk_c_enable_452: 2 loads, 2 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_462: 3 loads, 3 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_513: 4 loads, 4 LSLICEs
     Net clk_c_enable_324: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/q_ctrl/clk_c_enable_517: 4 loads, 4 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_358: 10 loads, 10 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_134: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_347: 5 loads, 5 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_212: 19 loads, 19 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_20: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_184: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_224: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_448: 8 loads, 8 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_30: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_325: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_117: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_343: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_107: 15 loads, 15 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_108: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_109: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_157: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_161: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_165: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_169: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_173: 3 loads, 3 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_177: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_181: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/address_ready: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_214: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_221: 5 loads, 5 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_287: 7 loads, 7 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_289: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_303: 8 loads, 8 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_305: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_319: 8 loads, 8 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_321: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_342: 8 loads, 8 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_370: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_375: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_527: 22 loads, 22 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_249: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_449: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_233: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_274: 3 loads, 3 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_251: 4 loads, 4 LSLICEs
     Net clk_c_enable_234: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_80: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_77: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_544: 17 loads, 17 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_543: 13 loads, 13 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_137: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_250: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_252: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_258: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_264: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_269: 2 loads, 2 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_348: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_536: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/clk_c_enable_545: 1 loads, 1 LSLICEs
     Net i_debug_uart_tx/clk_c_enable_44: 1 loads, 1 LSLICEs
     Net i_qspi/spi_clk_pos_derived_59_enable_4: 2 loads, 2 LSLICEs
     Net i_qspi/qspi_clk_N_56_enable_1: 1 loads, 1 LSLICEs
     Net i_qspi/qspi_clk_N_56_enable_2: 1 loads, 1 LSLICEs
     Net i_qspi/reading_N_139: 1 loads, 1 LSLICEs
     Net i_qspi/cmd_31__N_132: 16 loads, 16 LSLICEs
     Net i_qspi/qspi_clk_N_56_enable_3: 1 loads, 1 LSLICEs
     Net i_qspi/qspi_clk_N_56_enable_4: 1 loads, 1 LSLICEs
     Net i_qspi/qspi_clk_N_56_enable_5: 1 loads, 1 LSLICEs
     Net i_qspi/ram_a_buff_out_7__N_127: 3 loads, 1 LSLICEs
     Net i_qspi/ram_b_buff_out_7__N_131: 1 loads, 0 LSLICEs
     Net i_qspi/rom_buff_out_7__N_118: 5 loads, 1 LSLICEs
   Number of LSRs:  35
     Net rst_reg_n: 57 loads, 57 LSLICEs
     Net i_peripherals/n6052: 7 loads, 7 LSLICEs
     Net i_peripherals/i_uart/n31811: 1 loads, 1 LSLICEs
     Net i_peripherals/i_uart/n9493: 3 loads, 3 LSLICEs
     Net i_peripherals/i_uart/n6158: 7 loads, 7 LSLICEs
     Net i_peripherals/i_uart/i_uart_rx/n1117: 7 loads, 7 LSLICEs
     Net i_peripherals/i_uart/i_uart_rx/n9470: 1 loads, 1 LSLICEs
     Net instr_active_N_2106: 1 loads, 1 LSLICEs
     Net n27081: 1 loads, 1 LSLICEs
     Net n6210: 7 loads, 7 LSLICEs
     Net n8135: 1 loads, 1 LSLICEs
     Net n10500: 1 loads, 1 LSLICEs
     Net n31717: 11 loads, 11 LSLICEs
     Net n780: 5 loads, 5 LSLICEs
     Net n31841: 12 loads, 12 LSLICEs
     Net rst_reg_n_adj_3274: 100 loads, 100 LSLICEs
     Net clk_c_enable_36: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/qspi_data_byte_idx_1__N_2025: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n6085: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n8114: 1 loads, 1 LSLICEs
     Net i_tinyqv/mem/n11586: 2 loads, 2 LSLICEs
     Net i_tinyqv/mem/write_qspi_data_byte_idx_1_N_2021_0: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/n26290: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/n844: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/n18324: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/clk_c_enable_249: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_timer/i_mtime/n8835: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n6096: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n18685: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n11557: 1 loads, 1 LSLICEs
     Net i_tinyqv/cpu/i_core/n11559: 3 loads, 3 LSLICEs
     Net i_tinyqv/cpu/i_core/multiplier/n7: 2 loads, 2 LSLICEs
     Net i_debug_uart_tx/n31829: 1 loads, 1 LSLICEs
     Net i_debug_uart_tx/n9337: 2 loads, 2 LSLICEs
     Net i_qspi/n11519: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_reg_n_adj_3274: 148 loads
     Net counter_hi_2: 133 loads
     Net rst_reg_n: 132 loads
     Net n31944: 106 loads
     Net n31869: 74 loads
     Net counter_hi_3: 73 loads
     Net i_tinyqv/cpu/n31845: 71 loads
     Net i_tinyqv/cpu/alu_op_in_2: 67 loads
     Net n31860: 67 loads
     Net n31867: 63 loads
 

   Number of warnings:  0
   Number of errors:    0


. MULT18X18D  i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_mult_2:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 178 MB

Dumping design to file ProjetoTinyQV_impl1_map.ncd.

ncd2vdb "ProjetoTinyQV_impl1_map.ncd" ".vdbs/ProjetoTinyQV_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "ProjetoTinyQV_impl1.p2t" -f "ProjetoTinyQV_impl1.p3t" -tf "ProjetoTinyQV_impl1.pt" "ProjetoTinyQV_impl1_map.ncd" "ProjetoTinyQV_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ProjetoTinyQV_impl1_map.ncd"
Thu Jan 08 21:52:25 2026

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml" -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoTinyQV_impl1_map.ncd ProjetoTinyQV_impl1.dir/5_1.ncd ProjetoTinyQV_impl1.prf
Preference file: ProjetoTinyQV_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoTinyQV_impl1_map.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      18/245           7% used
                     18/203           8% bonded

   SLICE           1735/21924         7% used

   GSR                1/1           100% used
   EBR                7/108           6% used
   MULT18             1/72            1% used


Number of Signals: 3623
Number of Connections: 11764

Pin Constraint Summary:
   3 out of 18 pins locked (16% locked).


The following 13 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 720/0/0)
    i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 (driver: i_tinyqv/mem/q_ctrl/SLICE_1467, clk/ce/sr load #: 38/0/0)
    i_qspi/qspi_clk_N_56 (driver: i_tinyqv/mem/q_ctrl/SLICE_1468, clk/ce/sr load #: 29/0/0)
    rst_reg_n_adj_3274 (driver: i_tinyqv/SLICE_1734, clk/ce/sr load #: 0/0/100)
    rst_reg_n (driver: SLICE_1758, clk/ce/sr load #: 0/4/57)
    i_tinyqv/cpu/clk_c_enable_527 (driver: i_tinyqv/cpu/SLICE_1521, clk/ce/sr load #: 0/22/0)
    i_tinyqv/cpu/clk_c_enable_212 (driver: i_tinyqv/cpu/SLICE_1064, clk/ce/sr load #: 0/19/0)
    i_tinyqv/cpu/i_core/clk_c_enable_544 (driver: i_tinyqv/cpu/i_core/SLICE_1117, clk/ce/sr load #: 0/17/0)
    i_qspi/cmd_31__N_132 (driver: i_qspi/SLICE_1745, clk/ce/sr load #: 0/16/0)
    i_tinyqv/cpu/clk_c_enable_107 (driver: i_tinyqv/cpu/i_timer/i_mtime/SLICE_1674, clk/ce/sr load #: 0/15/0)
    i_tinyqv/mem/clk_c_enable_495 (driver: i_tinyqv/mem/SLICE_1176, clk/ce/sr load #: 0/14/0)
    n31841 (driver: i_tinyqv/cpu/SLICE_542, clk/ce/sr load #: 0/0/12)
    n31717 (driver: SLICE_1167, clk/ce/sr load #: 0/0/11)


Signal n32031 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
................
Finished Placer Phase 0.  REAL time: 3 secs 


Starting Placer Phase 1.
.............................
Placer score = 871083.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  860492
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 7
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1758" on site "R33C47B", CLK/CE/SR load = 7

  PRIMARY  : 2 out of 16 (12%)

Quadrant TR Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 58
  PRIMARY "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" from F0 on comp "i_tinyqv/mem/q_ctrl/SLICE_1467" on site "R47C40A", CLK/CE/SR load = 14
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1758" on site "R33C47B", CLK/CE/SR load = 20

  PRIMARY  : 3 out of 16 (18%)

Quadrant BL Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 176
  PRIMARY "rst_reg_n_adj_3274" from Q0 on comp "i_tinyqv/SLICE_1734" on site "R52C52D", CLK/CE/SR load = 28
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1758" on site "R33C47B", CLK/CE/SR load = 9
  PRIMARY "i_tinyqv/cpu/clk_c_enable_212" from F1 on comp "i_tinyqv/cpu/SLICE_1064" on site "R62C37B", CLK/CE/SR load = 13
  PRIMARY "n31717" from F0 on comp "SLICE_1167" on site "R44C40D", CLK/CE/SR load = 8

  PRIMARY  : 5 out of 16 (31%)

Quadrant BR Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 479
  PRIMARY "i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59" from F0 on comp "i_tinyqv/mem/q_ctrl/SLICE_1467" on site "R47C40A", CLK/CE/SR load = 24
  PRIMARY "i_qspi/qspi_clk_N_56" from F0 on comp "i_tinyqv/mem/q_ctrl/SLICE_1468" on site "R47C41A", CLK/CE/SR load = 29
  PRIMARY "rst_reg_n_adj_3274" from Q0 on comp "i_tinyqv/SLICE_1734" on site "R52C52D", CLK/CE/SR load = 72
  PRIMARY "rst_reg_n" from Q0 on comp "SLICE_1758" on site "R33C47B", CLK/CE/SR load = 25
  PRIMARY "i_tinyqv/cpu/clk_c_enable_527" from F0 on comp "i_tinyqv/cpu/SLICE_1521" on site "R49C40B", CLK/CE/SR load = 22
  PRIMARY "i_tinyqv/cpu/clk_c_enable_212" from F1 on comp "i_tinyqv/cpu/SLICE_1064" on site "R62C37B", CLK/CE/SR load = 6
  PRIMARY "i_tinyqv/cpu/i_core/clk_c_enable_544" from F0 on comp "i_tinyqv/cpu/i_core/SLICE_1117" on site "R49C54A", CLK/CE/SR load = 17
  PRIMARY "i_qspi/cmd_31__N_132" from F0 on comp "i_qspi/SLICE_1745" on site "R37C54B", CLK/CE/SR load = 16
  PRIMARY "i_tinyqv/cpu/clk_c_enable_107" from F0 on comp "i_tinyqv/cpu/i_timer/i_mtime/SLICE_1674" on site "R51C43A", CLK/CE/SR load = 15
  PRIMARY "i_tinyqv/mem/clk_c_enable_495" from F0 on comp "i_tinyqv/mem/SLICE_1176" on site "R44C39C", CLK/CE/SR load = 14
  PRIMARY "n31841" from F1 on comp "i_tinyqv/cpu/SLICE_542" on site "R54C53C", CLK/CE/SR load = 12
  PRIMARY "n31717" from F0 on comp "SLICE_1167" on site "R44C40D", CLK/CE/SR load = 3

  PRIMARY  : 13 out of 16 (81%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   18 out of 245 (7.3%) PIO sites used.
   18 out of 203 (8.9%) bonded PIO sites used.
   Number of PIO comps: 18; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 3 / 27 ( 11%)  | 2.5V       | -          | -          |
| 1        | 10 / 33 ( 30%) | 2.5V       | -          | -          |
| 2        | 2 / 32 (  6%)  | 3.3V       | -          | -          |
| 3        | 0 / 33 (  0%)  | -          | -          | -          |
| 6        | 3 / 33 (  9%)  | 3.3V       | -          | -          |
| 7        | 0 / 32 (  0%)  | -          | -          | -          |
| 8        | 0 / 13 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                          1                     
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice 29         Component_Type       Physical_Type                         Instance_Name                      
 MULT18_R46C51         MULT18X18D             MULT18          i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 10 secs 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.

0 connections routed; 11764 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 21:52:43 01/08/26

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:52:43 01/08/26

Start NBR section for initial routing at 21:52:44 01/08/26
Level 1, iteration 1
1(0.00%) conflict; 9928(84.39%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.331ns/0.000ns; real time: 19 secs 
Level 4, iteration 1
511(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.129ns/0.000ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:52:45 01/08/26
Level 4, iteration 1
281(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 2
129(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 3
54(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 4
21(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 5
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 6
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 7
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 21 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 22 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 22 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:52:47 01/08/26
    <postMsg mid="62001129" type="Warning" dynamic="2" navigation="0" arg0="420" arg1="250"  />

Start NBR section for re-routing at 21:52:47 01/08/26
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.078ns/0.000ns; real time: 22 secs 

Start NBR section for post-routing at 21:52:47 01/08/26

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 12.078ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 24 secs 
Total REAL time: 24 secs 
Completely routed.
End of route.  11764 routed (100.00%); 0 unrouted.

Hold time timing score: 151, hold timing errors: 420

Timing score: 0 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 12.078
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = -1.334
PAR_SUMMARY::Timing score<hold /<ns>> = 151.193
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 25 secs 
Total REAL time to completion: 25 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ProjetoTinyQV_impl1.pt" -o "ProjetoTinyQV_impl1.twr" "ProjetoTinyQV_impl1.ncd" "ProjetoTinyQV_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file projetotinyqv_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Jan 08 21:52:52 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12061040 paths, 5 nets, and 11672 connections (99.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Jan 08 21:52:52 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 420  Score: 151193
Cumulative negative slack: 151193

Constraints cover 12061040 paths, 5 nets, and 11672 connections (99.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 420 (hold)
Score: 0 (setup), 151193 (hold)
Cumulative negative slack: 151193 (0+151193)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 238 MB


tmcheck -par "ProjetoTinyQV_impl1.par" 

bitgen -w "ProjetoTinyQV_impl1.ncd" -f "ProjetoTinyQV_impl1.t2b" -e -s "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.sec" -k "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.bek" "ProjetoTinyQV_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ProjetoTinyQV_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ProjetoTinyQV_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "ProjetoTinyQV_impl1.bit".
Total CPU Time: 4 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 374 MB
