// Seed: 2225084415
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    if (id_1) id_2 <= 1;
  end
  wire id_5;
  assign id_2 = ~&id_4;
  module_0(
      id_1, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
