

================================================================
== Vivado HLS Report for 'filterbank_core_hwa'
================================================================
* Date:           Tue Apr  4 08:08:19 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_filterbank
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  64603|  1334363|  64604|  1334364|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+---------+---------------+-----------+-----------+------+----------+
        |                   |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |  min  |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+-------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1           |    256|      256|              1|          1|          1|   256|    yes   |
        |- Loop 2           |  64344|  1334104| 8043 ~ 166763 |          -|          -|     8|    no    |
        | + memset_Vect_H   |    255|      255|              1|          -|          -|   256|    no    |
        | + memset_Vect_Up  |    255|      255|              1|          -|          -|   256|    no    |
        | + memset_Vect_F   |    255|      255|              1|          -|          -|   256|    no    |
        | + loop1           |   3072|    82432|    12 ~ 322   |          -|          -|   256|    no    |
        | + Loop 2.5        |    256|      256|              1|          -|          -|   256|    no    |
        | + Loop 2.6        |    256|      256|              1|          -|          -|   256|    no    |
        | + loop4           |   3072|    82432|    12 ~ 322   |          -|          -|   256|    no    |
        | + loop5           |    517|      517|              8|          2|          1|   256|    yes   |
        +-------------------+-------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1084|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   4980|
|Register         |        -|      -|    4193|      9|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      5|    4541|   6418|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |filterbank_core_heOg_U1  |filterbank_core_heOg  |        0|      2|  205|  205|
    |filterbank_core_hfYi_U2  |filterbank_core_hfYi  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Vect_H_U   |filterbank_core_hbkb  |        2|  0|   0|   256|   32|     1|         8192|
    |Vect_Up_U  |filterbank_core_hbkb  |        2|  0|   0|   256|   32|     1|         8192|
    |Vect_F_U   |filterbank_core_hdEe  |        1|  0|   0|   256|   32|     1|         8192|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        5|  0|   0|   768|   96|     3|        24576|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1969_p2         |     +    |      0|  0|   9|           9|           1|
    |i_3_fu_1986_p2         |     +    |      0|  0|   4|           4|           1|
    |indvarinc1_fu_2009_p2  |     +    |      0|  0|   8|           8|           1|
    |indvarinc2_fu_2026_p2  |     +    |      0|  0|   8|           8|           1|
    |indvarinc_fu_1992_p2   |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_3257_p2         |     +    |      0|  0|   9|           9|           1|
    |j_3_fu_3274_p2         |     +    |      0|  0|   9|           9|           1|
    |j_7_fu_4020_p2         |     +    |      0|  0|   9|           9|           1|
    |j_8_fu_2528_p2         |     +    |      0|  0|   9|           9|           1|
    |j_9_fu_3291_p2         |     +    |      0|  0|   9|           9|           1|
    |tmp_13_10_fu_2768_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_13_11_fu_2791_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_13_12_fu_2814_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_13_13_fu_2837_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_13_14_fu_2860_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_13_15_fu_2883_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_16_fu_2906_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_17_fu_2929_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_18_fu_2952_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_19_fu_2975_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_1_fu_2540_p2    |     +    |      0|  0|   9|           9|           2|
    |tmp_13_20_fu_2998_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_21_fu_3021_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_22_fu_3044_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_23_fu_3067_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_24_fu_3090_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_25_fu_3113_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_26_fu_3136_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_27_fu_3159_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_28_fu_3182_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_29_fu_3205_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_2_fu_2561_p2    |     +    |      0|  0|   9|           9|           3|
    |tmp_13_30_fu_3228_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_13_3_fu_2584_p2    |     +    |      0|  0|   9|           9|           3|
    |tmp_13_4_fu_2607_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_13_5_fu_2630_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_13_6_fu_2653_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_13_7_fu_2676_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_13_8_fu_2699_p2    |     +    |      0|  0|   9|           9|           5|
    |tmp_13_9_fu_2722_p2    |     +    |      0|  0|   9|           9|           5|
    |tmp_13_s_fu_2745_p2    |     +    |      0|  0|   9|           9|           5|
    |tmp_28_10_fu_3531_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_28_11_fu_3554_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_28_12_fu_3577_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_28_13_fu_3600_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_28_14_fu_3623_p2   |     +    |      0|  0|   9|           9|           5|
    |tmp_28_15_fu_3646_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_16_fu_3669_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_17_fu_3692_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_18_fu_3715_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_19_fu_3738_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_1_fu_3303_p2    |     +    |      0|  0|   9|           9|           2|
    |tmp_28_20_fu_3761_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_21_fu_3784_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_22_fu_3807_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_23_fu_3830_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_24_fu_3853_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_25_fu_3876_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_26_fu_3899_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_27_fu_3922_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_28_fu_3945_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_29_fu_3968_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_2_fu_3324_p2    |     +    |      0|  0|   9|           9|           3|
    |tmp_28_30_fu_3991_p2   |     +    |      0|  0|   9|           9|           6|
    |tmp_28_3_fu_3347_p2    |     +    |      0|  0|   9|           9|           3|
    |tmp_28_4_fu_3370_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_28_5_fu_3393_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_28_6_fu_3416_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_28_7_fu_3439_p2    |     +    |      0|  0|   9|           9|           4|
    |tmp_28_8_fu_3462_p2    |     +    |      0|  0|   9|           9|           5|
    |tmp_28_9_fu_3485_p2    |     +    |      0|  0|   9|           9|           5|
    |tmp_28_s_fu_3508_p2    |     +    |      0|  0|   9|           9|           5|
    |exitcond1_fu_3285_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond2_fu_3268_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond4_fu_3251_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond6_fu_2522_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond7_fu_1980_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond8_fu_1963_p2   |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_4014_p2    |   icmp   |      0|  0|   4|           9|          10|
    |tmp_14_1_fu_2550_p2    |   icmp   |      0|  0|   3|           9|           1|
    |tmp_29_1_fu_3313_p2    |   icmp   |      0|  0|   3|           9|           1|
    |tmp_3_fu_2003_p2       |   icmp   |      0|  0|   3|           8|           2|
    |tmp_5_fu_2020_p2       |   icmp   |      0|  0|   3|           8|           2|
    |tmp_7_fu_2037_p2       |   icmp   |      0|  0|   3|           8|           2|
    |tmp_20_fu_2057_p2      |    or    |      0|  0|  13|           9|           1|
    |tmp_22_fu_2072_p2      |    or    |      0|  0|  13|           9|           2|
    |tmp_24_fu_2087_p2      |    or    |      0|  0|  13|           9|           2|
    |tmp_26_fu_2102_p2      |    or    |      0|  0|  13|           9|           3|
    |tmp_28_fu_2117_p2      |    or    |      0|  0|  13|           9|           3|
    |tmp_30_fu_2132_p2      |    or    |      0|  0|  13|           9|           3|
    |tmp_32_fu_2147_p2      |    or    |      0|  0|  13|           9|           3|
    |tmp_34_fu_2162_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_36_fu_2177_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_38_fu_2192_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_40_fu_2207_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_42_fu_2222_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_44_fu_2237_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_46_fu_2252_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_48_fu_2267_p2      |    or    |      0|  0|  13|           9|           4|
    |tmp_50_fu_2282_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_52_fu_2297_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_54_fu_2312_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_56_fu_2327_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_58_fu_2342_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_60_fu_2357_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_62_fu_2372_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_64_fu_2387_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_66_fu_2402_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_68_fu_2417_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_70_fu_2432_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_72_fu_2447_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_74_fu_2462_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_76_fu_2477_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_78_fu_2492_p2      |    or    |      0|  0|  13|           9|           5|
    |tmp_80_fu_2507_p2      |    or    |      0|  0|  13|           9|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1084|        1019|         532|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+------+-----------+-----+-----------+
    |           Name          |  LUT | Input Size| Bits| Total Bits|
    +-------------------------+------+-----------+-----+-----------+
    |F_Addr_A_orig            |   320|         33|   32|       1056|
    |H_Addr_A_orig            |   320|         33|   32|       1056|
    |Vect_F_address0          |     8|          5|    8|         40|
    |Vect_F_d0                |    32|          3|   32|         96|
    |Vect_H_address0          |    40|         19|    8|        152|
    |Vect_H_address1          |    40|         18|    8|        144|
    |Vect_H_d0                |    32|          3|   32|         96|
    |Vect_Up_address0         |    80|         34|    8|        272|
    |Vect_Up_address1         |    80|         34|    8|        272|
    |Vect_Up_d0               |   160|         18|   32|        576|
    |Vect_Up_d1               |   160|         17|   32|        544|
    |ap_NS_fsm                |  2460|        752|    1|        752|
    |ap_enable_reg_pp1_iter3  |     1|          2|    1|          2|
    |grp_fu_1919_p0           |    32|          5|   32|        160|
    |grp_fu_1919_p1           |    32|          4|   32|        128|
    |grp_fu_1924_p0           |   672|         65|   32|       2080|
    |grp_fu_1924_p1           |    32|          4|   32|        128|
    |i_1_reg_1817             |     4|          2|    4|          8|
    |i_reg_1806               |     9|          2|    9|         18|
    |invdar1_reg_1840         |     8|          2|    8|         16|
    |invdar2_reg_1851         |     8|          2|    8|         16|
    |invdar_reg_1829          |     8|          2|    8|         16|
    |j_2_reg_1874             |     9|          2|    9|         18|
    |j_4_reg_1885             |     9|          2|    9|         18|
    |j_5_reg_1896             |     9|          2|    9|         18|
    |j_6_phi_fu_1912_p4       |     9|          2|    9|         18|
    |j_6_reg_1908             |     9|          2|    9|         18|
    |j_reg_1862               |     9|          2|    9|         18|
    |r_Addr_A_orig            |   320|         33|   32|       1056|
    |y_Addr_A_orig            |    32|          4|   32|        128|
    |y_Din_A                  |    32|          3|   32|         96|
    |y_WEN_A                  |     4|          2|    4|          8|
    +-------------------------+------+-----------+-----+-----------+
    |Total                    |  4980|       1113|  553|       9024|
    +-------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |F_addr_10_reg_4577       |    3|   0|    8|          5|
    |F_addr_11_reg_4592       |    3|   0|    8|          5|
    |F_addr_12_reg_4607       |    3|   0|    8|          5|
    |F_addr_13_reg_4622       |    3|   0|    8|          5|
    |F_addr_14_reg_4637       |    3|   0|    8|          5|
    |F_addr_15_reg_4652       |    3|   0|    8|          5|
    |F_addr_16_reg_4667       |    3|   0|    8|          5|
    |F_addr_17_reg_4682       |    3|   0|    8|          5|
    |F_addr_18_reg_4697       |    3|   0|    8|          5|
    |F_addr_19_reg_4712       |    3|   0|    8|          5|
    |F_addr_1_reg_4442        |    3|   0|    8|          5|
    |F_addr_20_reg_4727       |    3|   0|    8|          5|
    |F_addr_21_reg_4742       |    3|   0|    8|          5|
    |F_addr_22_reg_4757       |    3|   0|    8|          5|
    |F_addr_23_reg_4772       |    3|   0|    8|          5|
    |F_addr_24_reg_4787       |    3|   0|    8|          5|
    |F_addr_25_reg_4802       |    3|   0|    8|          5|
    |F_addr_26_reg_4817       |    3|   0|    8|          5|
    |F_addr_27_reg_4832       |    3|   0|    8|          5|
    |F_addr_28_reg_4847       |    3|   0|    8|          5|
    |F_addr_29_reg_4862       |    3|   0|    8|          5|
    |F_addr_2_reg_4457        |    3|   0|    8|          5|
    |F_addr_30_reg_4877       |    3|   0|    8|          5|
    |F_addr_31_reg_4892       |    3|   0|    8|          5|
    |F_addr_3_reg_4472        |    3|   0|    8|          5|
    |F_addr_4_reg_4487        |    3|   0|    8|          5|
    |F_addr_5_reg_4502        |    3|   0|    8|          5|
    |F_addr_6_reg_4517        |    3|   0|    8|          5|
    |F_addr_7_reg_4532        |    3|   0|    8|          5|
    |F_addr_8_reg_4547        |    3|   0|    8|          5|
    |F_addr_9_reg_4562        |    3|   0|    8|          5|
    |F_addr_reg_4432          |    3|   0|    8|          5|
    |F_load_10_reg_5400       |   32|   0|   32|          0|
    |F_load_11_reg_5405       |   32|   0|   32|          0|
    |F_load_12_reg_5410       |   32|   0|   32|          0|
    |F_load_13_reg_5415       |   32|   0|   32|          0|
    |F_load_14_reg_5420       |   32|   0|   32|          0|
    |F_load_15_reg_5425       |   32|   0|   32|          0|
    |F_load_16_reg_5430       |   32|   0|   32|          0|
    |F_load_17_reg_5435       |   32|   0|   32|          0|
    |F_load_18_reg_5440       |   32|   0|   32|          0|
    |F_load_19_reg_5445       |   32|   0|   32|          0|
    |F_load_1_reg_5355        |   32|   0|   32|          0|
    |F_load_20_reg_5450       |   32|   0|   32|          0|
    |F_load_21_reg_5455       |   32|   0|   32|          0|
    |F_load_22_reg_5460       |   32|   0|   32|          0|
    |F_load_23_reg_5465       |   32|   0|   32|          0|
    |F_load_24_reg_5470       |   32|   0|   32|          0|
    |F_load_25_reg_5475       |   32|   0|   32|          0|
    |F_load_26_reg_5480       |   32|   0|   32|          0|
    |F_load_27_reg_5485       |   32|   0|   32|          0|
    |F_load_28_reg_5490       |   32|   0|   32|          0|
    |F_load_29_reg_5495       |   32|   0|   32|          0|
    |F_load_2_reg_5360        |   32|   0|   32|          0|
    |F_load_30_reg_5500       |   32|   0|   32|          0|
    |F_load_31_reg_5505       |   32|   0|   32|          0|
    |F_load_3_reg_5365        |   32|   0|   32|          0|
    |F_load_4_reg_5370        |   32|   0|   32|          0|
    |F_load_5_reg_5375        |   32|   0|   32|          0|
    |F_load_6_reg_5380        |   32|   0|   32|          0|
    |F_load_7_reg_5385        |   32|   0|   32|          0|
    |F_load_8_reg_5390        |   32|   0|   32|          0|
    |F_load_9_reg_5395        |   32|   0|   32|          0|
    |F_load_reg_5350          |   32|   0|   32|          0|
    |H_load_10_reg_4597       |   32|   0|   32|          0|
    |H_load_11_reg_4612       |   32|   0|   32|          0|
    |H_load_12_reg_4627       |   32|   0|   32|          0|
    |H_load_13_reg_4642       |   32|   0|   32|          0|
    |H_load_14_reg_4657       |   32|   0|   32|          0|
    |H_load_15_reg_4672       |   32|   0|   32|          0|
    |H_load_16_reg_4687       |   32|   0|   32|          0|
    |H_load_17_reg_4702       |   32|   0|   32|          0|
    |H_load_18_reg_4717       |   32|   0|   32|          0|
    |H_load_19_reg_4732       |   32|   0|   32|          0|
    |H_load_1_reg_4462        |   32|   0|   32|          0|
    |H_load_20_reg_4747       |   32|   0|   32|          0|
    |H_load_21_reg_4762       |   32|   0|   32|          0|
    |H_load_22_reg_4777       |   32|   0|   32|          0|
    |H_load_23_reg_4792       |   32|   0|   32|          0|
    |H_load_24_reg_4807       |   32|   0|   32|          0|
    |H_load_25_reg_4822       |   32|   0|   32|          0|
    |H_load_26_reg_4837       |   32|   0|   32|          0|
    |H_load_27_reg_4852       |   32|   0|   32|          0|
    |H_load_28_reg_4867       |   32|   0|   32|          0|
    |H_load_29_reg_4882       |   32|   0|   32|          0|
    |H_load_2_reg_4477        |   32|   0|   32|          0|
    |H_load_30_reg_4897       |   32|   0|   32|          0|
    |H_load_31_reg_4902       |   32|   0|   32|          0|
    |H_load_3_reg_4492        |   32|   0|   32|          0|
    |H_load_4_reg_4507        |   32|   0|   32|          0|
    |H_load_5_reg_4522        |   32|   0|   32|          0|
    |H_load_6_reg_4537        |   32|   0|   32|          0|
    |H_load_7_reg_4552        |   32|   0|   32|          0|
    |H_load_8_reg_4567        |   32|   0|   32|          0|
    |H_load_9_reg_4582        |   32|   0|   32|          0|
    |H_load_reg_4447          |   32|   0|   32|          0|
    |Vect_F_addr_2_reg_5519   |    8|   0|    8|          0|
    |Vect_H_addr_1_reg_4915   |    8|   0|    8|          0|
    |Vect_H_load_10_reg_5224  |   32|   0|   32|          0|
    |Vect_H_load_11_reg_5229  |   32|   0|   32|          0|
    |Vect_H_load_12_reg_5234  |   32|   0|   32|          0|
    |Vect_H_load_13_reg_5239  |   32|   0|   32|          0|
    |Vect_H_load_14_reg_5244  |   32|   0|   32|          0|
    |Vect_H_load_15_reg_5249  |   32|   0|   32|          0|
    |Vect_H_load_16_reg_5254  |   32|   0|   32|          0|
    |Vect_H_load_17_reg_5259  |   32|   0|   32|          0|
    |Vect_H_load_18_reg_5264  |   32|   0|   32|          0|
    |Vect_H_load_19_reg_5269  |   32|   0|   32|          0|
    |Vect_H_load_1_reg_5179   |   32|   0|   32|          0|
    |Vect_H_load_20_reg_5274  |   32|   0|   32|          0|
    |Vect_H_load_21_reg_5279  |   32|   0|   32|          0|
    |Vect_H_load_22_reg_5284  |   32|   0|   32|          0|
    |Vect_H_load_23_reg_5289  |   32|   0|   32|          0|
    |Vect_H_load_24_reg_5294  |   32|   0|   32|          0|
    |Vect_H_load_25_reg_5299  |   32|   0|   32|          0|
    |Vect_H_load_26_reg_5304  |   32|   0|   32|          0|
    |Vect_H_load_27_reg_5309  |   32|   0|   32|          0|
    |Vect_H_load_28_reg_5314  |   32|   0|   32|          0|
    |Vect_H_load_29_reg_5319  |   32|   0|   32|          0|
    |Vect_H_load_2_reg_5184   |   32|   0|   32|          0|
    |Vect_H_load_30_reg_5324  |   32|   0|   32|          0|
    |Vect_H_load_31_reg_5329  |   32|   0|   32|          0|
    |Vect_H_load_3_reg_5189   |   32|   0|   32|          0|
    |Vect_H_load_4_reg_5194   |   32|   0|   32|          0|
    |Vect_H_load_5_reg_5199   |   32|   0|   32|          0|
    |Vect_H_load_6_reg_5204   |   32|   0|   32|          0|
    |Vect_H_load_7_reg_5209   |   32|   0|   32|          0|
    |Vect_H_load_8_reg_5214   |   32|   0|   32|          0|
    |Vect_H_load_9_reg_5219   |   32|   0|   32|          0|
    |Vect_H_load_reg_5174     |   32|   0|   32|          0|
    |ap_CS_fsm                |  751|   0|  751|          0|
    |ap_enable_reg_pp1_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |    1|   0|    1|          0|
    |exitcond_reg_5777        |    1|   0|    1|          0|
    |i_1_reg_1817             |    4|   0|    4|          0|
    |i_3_reg_4363             |    4|   0|    4|          0|
    |i_reg_1806               |    9|   0|    9|          0|
    |invdar1_reg_1840         |    8|   0|    8|          0|
    |invdar2_reg_1851         |    8|   0|    8|          0|
    |invdar_reg_1829          |    8|   0|    8|          0|
    |j_2_reg_1874             |    9|   0|    9|          0|
    |j_4_reg_1885             |    9|   0|    9|          0|
    |j_5_reg_1896             |    9|   0|    9|          0|
    |j_6_reg_1908             |    9|   0|    9|          0|
    |j_7_reg_5781             |    9|   0|    9|          0|
    |j_8_reg_4910             |    9|   0|    9|          0|
    |j_9_reg_5514             |    9|   0|    9|          0|
    |j_reg_1862               |    9|   0|    9|          0|
    |reg_1936                 |   32|   0|   32|          0|
    |reg_1942                 |   32|   0|   32|          0|
    |reg_1957                 |   32|   0|   32|          0|
    |tmp_8_reg_4392           |    4|   0|    9|          5|
    |y_addr_1_reg_5791        |    8|   0|    8|          0|
    |y_load_reg_5796          |   32|   0|   32|          0|
    |exitcond_reg_5777        |    0|   1|    1|          0|
    |y_addr_1_reg_5791        |    0|   8|    8|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 4193|   9| 4367|        165|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+---------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------+-----+-----+------------+---------------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_start  |  in |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_done   | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_idle   | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|ap_ready  | out |    1| ap_ctrl_hs | filterbank_core_hwa | return value |
|r_Addr_A  | out |   32|    bram    |          r          |     array    |
|r_EN_A    | out |    1|    bram    |          r          |     array    |
|r_WEN_A   | out |    4|    bram    |          r          |     array    |
|r_Din_A   | out |   32|    bram    |          r          |     array    |
|r_Dout_A  |  in |   32|    bram    |          r          |     array    |
|r_Clk_A   | out |    1|    bram    |          r          |     array    |
|r_Rst_A   | out |    1|    bram    |          r          |     array    |
|y_Addr_A  | out |   32|    bram    |          y          |     array    |
|y_EN_A    | out |    1|    bram    |          y          |     array    |
|y_WEN_A   | out |    4|    bram    |          y          |     array    |
|y_Din_A   | out |   32|    bram    |          y          |     array    |
|y_Dout_A  |  in |   32|    bram    |          y          |     array    |
|y_Clk_A   | out |    1|    bram    |          y          |     array    |
|y_Rst_A   | out |    1|    bram    |          y          |     array    |
|H_Addr_A  | out |   32|    bram    |          H          |     array    |
|H_EN_A    | out |    1|    bram    |          H          |     array    |
|H_WEN_A   | out |    4|    bram    |          H          |     array    |
|H_Din_A   | out |   32|    bram    |          H          |     array    |
|H_Dout_A  |  in |   32|    bram    |          H          |     array    |
|H_Clk_A   | out |    1|    bram    |          H          |     array    |
|H_Rst_A   | out |    1|    bram    |          H          |     array    |
|F_Addr_A  | out |   32|    bram    |          F          |     array    |
|F_EN_A    | out |    1|    bram    |          F          |     array    |
|F_WEN_A   | out |    4|    bram    |          F          |     array    |
|F_Din_A   | out |   32|    bram    |          F          |     array    |
|F_Dout_A  |  in |   32|    bram    |          F          |     array    |
|F_Clk_A   | out |    1|    bram    |          F          |     array    |
|F_Rst_A   | out |    1|    bram    |          F          |     array    |
+----------+-----+-----+------------+---------------------+--------------+

