# ğŸ”§ JBI â€“ Physical Design Project (14nm)

This is a complete Physical Design (PD) implementation of the **JBI design** using **Synopsys industry-standard tools**. The project follows a full RTL-to-GDSII flow at the **14nm node**, incorporating best practices in floorplanning, power planning, placement, CTS, routing, and timing closure.

---

## ğŸ§° Tools Used

- **Synopsys Design Compiler (DC Shell)** â€“ Synthesis  
- **Synopsys ICC2** â€“ Floorplanning, Placement, CTS, Routing  
- **Synopsys PrimeTime** â€“ Static Timing Analysis (STA)  
- **Synopsys StarRC** â€“ Parasitic Extraction  

---

## ğŸ“ Technology

- **Technology Node**: 14nm  
- **Design Type**: ASIC â€“ RTL to GDSII  
- **Libraries**: Industry-grade 14nm PDK (Standard Cells, I/O)

---

## ğŸš€ Design Flow Implemented

âœ… RTL Synthesis (DC Shell)  
âœ… Floorplanning  
âœ… Power Planning  
âœ… Placement  
âœ… Clock Tree Synthesis (CTS)  
âœ… Routing  
âœ… Static Timing Analysis (STA)  
âœ… Design Rule Check (DRC)

---

## ğŸ“Š Project Results

| Metric                | Result                    |
|-----------------------|---------------------------|
| **DRC Violations**    | Minimal / Clean post-routing |
| **WNS (Worst Slack)** | Small Negative Slack (near-zero) |
| **Power Grid**        | Fully implemented         |
| **Timing Closure**    | Achieved near-closure     |

---

## ğŸ“ Learnings

### ğŸ›  Technical Concepts
- Gained full understanding of the **RTL-to-GDSII physical design flow**.
- Learned **macro placement**, **IO planning**, and **power grid design**.
- Worked hands-on with **Synopsys ICC2** for implementation and **PrimeTime** for timing signoff.
- Gained experience with:
  - Placement legalization & optimization
  - Clock tree synthesis and skew minimization
  - Routing congestion management and DRC fixing
  - Timing analysis and fixing setup/hold violations
  - Basic understanding of IR drop and EM analysis

### ğŸ” Tool Expertise
- Confident in navigating flows and scripting inside ICC2 and PrimeTime.
- Able to interpret detailed timing and physical verification reports.

---


## ğŸ™‹â€â™‚ï¸ About Me

**Rahul Goyal**  
ğŸ“ B.Tech in Electronics & Communication Engineering  
ğŸ« JC Bose University of Science and Technology, YMCA, Faridabad  
ğŸ”¬ Interested in VLSI Physical Design, RTL to GDSII flow, and chip-level implementation  
ğŸ› ï¸ Hands-on with Synopsys tools (ICC2, PrimeTime, StarRC, DC Shell)  
ğŸš€ Actively seeking internship/job opportunities in the Physical Design domain  
ğŸ“§ Email: rahulgoyalrealme3pro@gmail.com  
ğŸ”— LinkedIn: [https://www.linkedin.com/in/rahul-goyal-5269ab284/)


