{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 1800 -defaultsOSRD
preplace port ext_ram -pg 1 -y 1420 -defaultsOSRD
preplace port eth_spi_sck -pg 1 -y 1920 -defaultsOSRD
preplace port flash -pg 1 -y 1440 -defaultsOSRD
preplace port eth_spi_mosi -pg 1 -y 1900 -defaultsOSRD
preplace port uart -pg 1 -y 20 -defaultsOSRD
preplace port base_ram -pg 1 -y 40 -defaultsOSRD
preplace port clk -pg 1 -y 260 -defaultsOSRD
preplace port eth_spi_ss_n -pg 1 -y 1940 -defaultsOSRD
preplace port eth_spi_miso -pg 1 -y 1950 -defaultsOSRD
preplace port reset -pg 1 -y 220 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1850 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -y 930 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 150 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst eth_conf_0 -pg 1 -lvl 4 -y 1930 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 3 -y 1380 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst axi_eth_spi -pg 1 -lvl 3 -y 1910 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 1280 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 7 -y 1070 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 430 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -y 1640 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -y 930 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 5 -y 1290 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 5 -y 1630 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 2 4 550 1820 NJ 1820 N 1820 1660
preplace netloc axi_mem_intercon_M01_AXI 1 6 1 N
preplace netloc eth_spi_miso_0_1 1 0 4 NJ 1950 NJ 1950 470J 2010 920J
preplace netloc clk_wiz_locked 1 2 3 500J 310 N 310 N
preplace netloc clk_wiz_clk_out2 1 2 4 490 490 900 470 1240 470 1760
preplace netloc rst_clk_50M_mb_reset 1 2 4 580J 180 NJ 180 1270 170 1630
preplace netloc clk_wiz_clk_out3 1 2 1 520
preplace netloc axi_ethernet_0_fifo_s2mm_prmry_reset_out_n 1 2 4 580 2030 N 2030 N 2030 1630
preplace netloc cp0_epc_o 1 5 1 1790
preplace netloc axi_ethernet_0_rgmii 1 3 5 NJ 1620 1220J 1800 NJ 1800 NJ 1800 NJ
preplace netloc axi_emc_base_EMC_INTF 1 3 5 900J 20 NJ 20 NJ 20 NJ 20 2440J
preplace netloc clk_wiz_clk_out4 1 2 1 510
preplace netloc cp0_cause_o 1 5 1 1790
preplace netloc axi_mem_intercon_M06_AXI 1 2 5 580 1470 NJ 1470 NJ 1470 NJ 1470 2130
preplace netloc axi_mem_intercon_M03_AXI 1 2 5 530 30 NJ 30 NJ 30 NJ 30 2130
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N
preplace netloc axi_ethernet_0_phy_rst_n 1 3 5 880J 1840 NJ 1840 NJ 1840 2140J 1850 NJ
preplace netloc axi_mem_intercon_M05_AXI 1 2 5 580 1130 NJ 1130 NJ 1130 1670J 1440 2140
preplace netloc axi_emc_ext_EMC_INTF 1 3 5 NJ 1220 1250J 1160 1650J 1460 NJ 1460 2440J
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 2 4 540 2050 NJ 2050 N 2050 1670
preplace netloc util_vector_logic_0_Res 1 3 2 N 250 1260
preplace netloc rst_clk_50M_interconnect_aresetn 1 5 1 1650
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 5 1 1730
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 2 4 570 1810 NJ 1810 N 1810 1640
preplace netloc jtag_axi_0_M_AXI 1 2 4 NJ 150 NJ 150 N 150 N
preplace netloc axi_mem_intercon_M00_AXI 1 5 2 1790 70 2110
preplace netloc eth_conf_0_eth_spi_sck 1 4 4 NJ 1920 NJ 1920 NJ 1920 NJ
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 2 4 560 2040 NJ 2040 N 2040 1650
preplace netloc rst_clk_50M_peripheral_aresetn 1 1 6 200 440 530 2020 910 1800 1260 1790 1690 40 2150
preplace netloc axi_mem_intercon_M02_AXI 1 5 2 1780 60 2120
preplace netloc cp0_status_o 1 5 1 1660
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 5 1 1750
preplace netloc axi_mem_intercon_M08_AXI 1 2 5 570 2060 NJ 2060 NJ 2060 NJ 2060 2110
preplace netloc mycpu_top_0_interface_aximm 1 5 1 1640
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 5 1 1700
preplace netloc axi_emc_0_EMC_INTF 1 3 5 NJ 1380 1260J 1450 NJ 1450 2150J 1440 NJ
preplace netloc xlconstant_0_dout 1 1 1 N
preplace netloc clk_1 1 1 6 190 430 480 2000 890 1790 1240 1150 1770 50 2140
preplace netloc debug_wb_rf_data 1 5 1 1740
preplace netloc debug_wb_pc 1 5 1 1680
preplace netloc axi_mem_intercon_M07_AXI 1 4 3 1270J 1830 NJ 1830 2120
preplace netloc clk_2 1 0 2 N 260 180
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 2 N 1560 1230
preplace netloc axi_uartlite_0_UART 1 7 1 2450
preplace netloc eth_conf_0_eth_spi_ss_n 1 4 4 NJ 1940 NJ 1940 NJ 1940 NJ
preplace netloc axi_ethernet_0_m_axis_rxs 1 3 2 N 1580 1220
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 6 1 N
preplace netloc debug_wb_rf_wnum 1 5 1 1720
preplace netloc reset_1 1 0 5 N 220 N 220 480 190 N 190 1270
preplace netloc axi_mem_intercon_M04_AXI 1 2 5 570 1120 NJ 1120 NJ 1120 1710J 1430 2150
preplace netloc eth_conf_0_eth_spi_mosi 1 4 4 NJ 1900 NJ 1900 NJ 1900 NJ
preplace netloc debug_wb_rf_wen 1 5 1 1680
levelinfo -pg 1 -70 100 370 730 1070 1450 1960 2310 2470 -top -30 -bot 2080
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"20",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
