#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  3 13:34:33 2022
# Process ID: 21268
# Current directory: C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.runs/synth_1/top_level.vds
# Journal file: C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.426 ; gain = 176.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:28]
INFO: [Synth 8-3491] module 'system_controller' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/system_controller.vhd:5' bound to instance 'Inst_system_controller' of component 'system_controller' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:143]
INFO: [Synth 8-638] synthesizing module 'system_controller' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/system_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'system_controller' (1#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/system_controller.vhd:20]
	Parameter input_clock bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'LCD_Transmitter' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:5' bound to instance 'Inst_lcd' of component 'LCD_Transmitter' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:152]
INFO: [Synth 8-638] synthesizing module 'LCD_Transmitter' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:20]
	Parameter input_clock bound to: 125000000 - type: integer 
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:36' bound to instance 'Inst_i2c_master' of component 'i2c_master' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:76]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (2#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
WARNING: [Synth 8-614] signal 'first_line' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:108]
WARNING: [Synth 8-614] signal 'adc_sel' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:108]
WARNING: [Synth 8-614] signal 'second_line' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:108]
WARNING: [Synth 8-614] signal 'run_clk' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'LCD_Transmitter' (3#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/LCD_Transmitter.vhd:20]
	Parameter ADC_ADDRESS bound to: 7'b1001000 
INFO: [Synth 8-3491] module 'i2c_adc_user' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/i2c_adc_user.vhd:7' bound to instance 'Inst_i2c_adc_user' of component 'i2c_adc_user' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:162]
INFO: [Synth 8-638] synthesizing module 'i2c_adc_user' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/i2c_adc_user.vhd:28]
	Parameter ADC_ADDRESS bound to: 7'b1001000 
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:36' bound to instance 'Inst_i2c_master' of component 'i2c_master' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/i2c_adc_user.vhd:72]
INFO: [Synth 8-638] synthesizing module 'i2c_master__parameterized1' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master__parameterized1' (3#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
WARNING: [Synth 8-3848] Net reset_delayed in module/entity i2c_adc_user does not have driver. [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/i2c_adc_user.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'i2c_adc_user' (4#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/i2c_adc_user.vhd:28]
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/PWM.vhd:5' bound to instance 'Inst_PWM' of component 'PWM' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:174]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/PWM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PWM' (5#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/PWM.vhd:18]
	Parameter CNTR_MAX bound to: 16'b0000000011111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/btn_debounce_toggle.vhd:32' bound to instance 'Inst_state_toggle' of component 'btn_debounce_toggle' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:183]
INFO: [Synth 8-638] synthesizing module 'btn_debounce_toggle' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b0000000011111111 
INFO: [Synth 8-256] done synthesizing module 'btn_debounce_toggle' (6#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/btn_debounce_toggle.vhd:42]
	Parameter CNTR_MAX bound to: 16'b0000000011111111 
INFO: [Synth 8-3491] module 'btn_debounce_toggle' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/btn_debounce_toggle.vhd:32' bound to instance 'Inst_reset_deb' of component 'btn_debounce_toggle' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:192]
INFO: [Synth 8-3491] module 'Reset_Delay' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/reset_delay.vhd:9' bound to instance 'Inst_reset_delay' of component 'reset_delay' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Reset_Delay' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/reset_delay.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Reset_Delay' (7#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Lab2/reset_delay.vhd:17]
INFO: [Synth 8-3491] module 'clock_gen' declared at 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Counter/counter.vhd:5' bound to instance 'Inst_clock_gen' of component 'clock_gen' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:206]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Counter/counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (8#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/imports/Counter/counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top_level' (9#1) [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/sources_1/new/top_level.vhd:28]
WARNING: [Synth 8-3331] design clock_gen has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.871 ; gain = 241.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.871 ; gain = 241.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.871 ; gain = 241.113
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/constrs_1/imports/XDC Files/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/constrs_1/imports/XDC Files/Cora-Z7-07S-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/constrs_1/imports/XDC Files/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1012.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for Inst_i2c_adc_user/reset_h. (constraint file  {C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.srcs/constrs_1/imports/XDC Files/Cora-Z7-07S-Master.xdc}, line 157).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'system_controller'
INFO: [Synth 8-5544] ROM "adc_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5546] ROM "pause_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_adc_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    adc0 |                              001 |                              001
                 adc0clk |                              010 |                              010
                    adc1 |                              011 |                              011
                 adc1clk |                              100 |                              100
                    adc2 |                              101 |                              101
                    adc3 |                              110 |                              110
                 adc3clk |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'system_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
          change_channel |                             0010 |                               10
               busy_high |                             0100 |                               11
                    read |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_adc_user'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 19    
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_controller 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module LCD_Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 7     
Module i2c_master__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module i2c_adc_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module btn_debounce_toggle 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Reset_Delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_lcd/pause_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[0]' (FDE) to 'Inst_lcd/pause_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[1]' (FDE) to 'Inst_lcd/pause_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[2]' (FDE) to 'Inst_lcd/pause_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[3]' (FDE) to 'Inst_lcd/pause_max_reg[15]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[4]' (FDE) to 'Inst_lcd/pause_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[5]' (FDE) to 'Inst_lcd/pause_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[6]' (FDE) to 'Inst_lcd/pause_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[7]' (FDE) to 'Inst_lcd/pause_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[9]' (FDE) to 'Inst_lcd/pause_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[10]' (FDE) to 'Inst_lcd/pause_max_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[11]' (FDE) to 'Inst_lcd/pause_max_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[12]' (FDE) to 'Inst_lcd/pause_max_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[13]' (FDE) to 'Inst_lcd/pause_max_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_lcd/pause_max_reg[16] )
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[17]' (FDE) to 'Inst_lcd/pause_max_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[18]' (FDE) to 'Inst_lcd/pause_max_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[20]' (FDE) to 'Inst_lcd/pause_max_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[21]' (FDE) to 'Inst_lcd/pause_max_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[22]' (FDE) to 'Inst_lcd/pause_max_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/pause_max_reg[23]' (FDE) to 'Inst_lcd/pause_max_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_lcd/pause_max_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_lcd/i2c_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_lcd/i2c_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/data_tx_reg[3]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/data_tx_reg[1]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[5]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[7]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[0]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_lcd/Inst_i2c_master/addr_rw_reg[4] )
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[1]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[2]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_lcd/Inst_i2c_master/addr_rw_reg[3]' (FDE) to 'Inst_lcd/Inst_i2c_master/addr_rw_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_lcd/Inst_i2c_master/addr_rw_reg[6] )
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/i2c_data_reg[7]' (FDE) to 'Inst_i2c_adc_user/i2c_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_i2c_adc_user/i2c_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/i2c_data_reg[5]' (FDE) to 'Inst_i2c_adc_user/i2c_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/i2c_data_reg[4]' (FDE) to 'Inst_i2c_adc_user/i2c_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/i2c_data_reg[3]' (FDE) to 'Inst_i2c_adc_user/i2c_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_i2c_adc_user/i2c_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[7]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[6]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[5]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[4]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[3]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[2]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[6]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[7]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[1]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[2]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[3]' (FDE) to 'Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.773 ; gain = 372.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.816 ; gain = 373.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (Inst_lcd/Inst_i2c_master/FSM_onehot_state_reg[6]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.781 ; gain = 378.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    53|
|3     |LUT1   |    19|
|4     |LUT2   |    95|
|5     |LUT3   |    44|
|6     |LUT4   |    77|
|7     |LUT5   |    42|
|8     |LUT6   |   117|
|9     |MUXF7  |     2|
|10    |FDCE   |    47|
|11    |FDPE   |    12|
|12    |FDRE   |   190|
|13    |FDSE   |     1|
|14    |IBUF   |     3|
|15    |IOBUF  |     3|
|16    |OBUF   |    10|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------------+------+
|      |Instance                 |Module                     |Cells |
+------+-------------------------+---------------------------+------+
|1     |top                      |                           |   717|
|2     |  Inst_PWM               |PWM                        |    24|
|3     |  Inst_clock_gen         |clock_gen                  |   111|
|4     |  Inst_i2c_adc_user      |i2c_adc_user               |   188|
|5     |    Inst_i2c_master      |i2c_master__parameterized1 |   168|
|6     |  Inst_lcd               |LCD_Transmitter            |   264|
|7     |    Inst_i2c_master      |i2c_master                 |   107|
|8     |  Inst_reset_deb         |btn_debounce_toggle        |    28|
|9     |  Inst_reset_delay       |Reset_Delay                |    34|
|10    |  Inst_state_toggle      |btn_debounce_toggle_0      |    33|
|11    |  Inst_system_controller |system_controller          |    17|
+------+-------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.566 ; gain = 251.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.566 ; gain = 382.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1031.543 ; gain = 654.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab3/Lab3/Lab3.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 13:35:18 2022...
