<profile>

<section name = "Vitis HLS Report for 'gemmBufferC_float_2u_2u_10u_s'" level="0">
<item name = "Date">Wed Jun 14 16:04:46 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cemit_replaced</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.121 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28, 28, 93.324 ns, 93.324 ns, 28, 28, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30">gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2, 12, 12, 39.996 ns, 39.996 ns, 12, 12, no</column>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40">gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8, 12, 12, 39.996 ns, 39.996 ns, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 19, 200, -</column>
<column name="Memory">0, -, 64, 66, 0</column>
<column name="Multiplexer">-, -, -, 132, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30">gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2, 0, 0, 12, 130, 0</column>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40">gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8, 0, 0, 7, 70, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="l_bufferC_U">gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W, 0, 32, 33, 0, 5, 32, 1, 160</column>
<column name="l_bufferC_1_U">gemmBufferC_float_2u_2u_10u_s_l_bufferC_RAM_AUTO_1R1W, 0, 32, 33, 0, 5, 32, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="l_bufferC_1_address0">14, 3, 3, 9</column>
<column name="l_bufferC_1_ce0">14, 3, 1, 3</column>
<column name="l_bufferC_1_we0">9, 2, 1, 2</column>
<column name="l_bufferC_address0">14, 3, 3, 9</column>
<column name="l_bufferC_ce0">14, 3, 1, 3</column>
<column name="l_bufferC_we0">9, 2, 1, 2</column>
<column name="l_mat4_write">9, 2, 1, 2</column>
<column name="l_sum3_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_30_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gemmBufferC_float_2u_2u_10u_Pipeline_VITIS_LOOP_131_8_fu_40_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gemmBufferC&lt;float, 2u, 2u, 10u&gt;, return value</column>
<column name="l_sum3_dout">in, 64, ap_fifo, l_sum3, pointer</column>
<column name="l_sum3_num_data_valid">in, 2, ap_fifo, l_sum3, pointer</column>
<column name="l_sum3_fifo_cap">in, 2, ap_fifo, l_sum3, pointer</column>
<column name="l_sum3_empty_n">in, 1, ap_fifo, l_sum3, pointer</column>
<column name="l_sum3_read">out, 1, ap_fifo, l_sum3, pointer</column>
<column name="l_mat4_din">out, 64, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_num_data_valid">in, 2, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_fifo_cap">in, 2, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_full_n">in, 1, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_write">out, 1, ap_fifo, l_mat4, pointer</column>
</table>
</item>
</section>
</profile>
