0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x02
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x002d: mov_imm:
	regs[5] = 0xe5797f80, opcode= 0x0a
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x02
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x006c: mov_imm:
	regs[5] = 0xe723084f, opcode= 0x0a
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x009f: mov_imm:
	regs[5] = 0x1f500a8, opcode= 0x0a
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00d8: mov_imm:
	regs[5] = 0xac84c869, opcode= 0x0a
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0114: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x02
0x011d: mov_imm:
	regs[5] = 0xece187cd, opcode= 0x0a
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x012f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0132: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x013b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0142: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0147: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x014a: mov_imm:
	regs[5] = 0x2fcfd308, opcode= 0x0a
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0153: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x02
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x017d: mov_imm:
	regs[5] = 0x4e2d048e, opcode= 0x0a
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x02
0x018c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x018f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0192: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0195: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0198: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01a1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01a7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01aa: mov_imm:
	regs[5] = 0xdaa14c2a, opcode= 0x0a
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01c8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01dd: mov_imm:
	regs[5] = 0xc2dad6ca, opcode= 0x0a
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0204: mov_imm:
	regs[5] = 0xabe1f29, opcode= 0x0a
0x020a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x020d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0210: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0216: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x021c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x021f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x02
0x022e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x02
0x023a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x023d: mov_imm:
	regs[5] = 0x7ee4ea49, opcode= 0x0a
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x024c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x024f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0252: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x02
0x025b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x025e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0261: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0267: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x026a: mov_imm:
	regs[5] = 0xe9b39291, opcode= 0x0a
0x0270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0273: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0276: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0286: jmp_imm:
	pc += 0x1, opcode= 0x02
0x028b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x028e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x029a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x029d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02a0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02a3: mov_imm:
	regs[5] = 0xeba28f0e, opcode= 0x0a
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02b2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02b5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02c1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02c7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02ca: mov_imm:
	regs[5] = 0xe7d98d9, opcode= 0x0a
0x02d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x02e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02fa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0306: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0309: mov_imm:
	regs[5] = 0x8b0c642, opcode= 0x0a
0x030f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0312: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0315: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0318: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x031b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x031e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0321: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0327: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x032a: mov_imm:
	regs[5] = 0x54d404c5, opcode= 0x0a
0x0330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0333: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x02
0x033c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0342: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0348: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x034b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x034e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x02
0x035a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x035d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0360: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0363: mov_imm:
	regs[5] = 0xee86854f, opcode= 0x0a
0x0369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x036c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x036f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0372: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x02
0x038d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0390: mov_imm:
	regs[5] = 0xe2e797dc, opcode= 0x0a
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x02
0x039c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x039f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03ae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03b1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03c0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03c9: mov_imm:
	regs[5] = 0xeccaad36, opcode= 0x0a
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03de: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03f9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03fc: mov_imm:
	regs[5] = 0xd5e29cf3, opcode= 0x0a
0x0402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x02
0x040e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0420: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0429: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x042c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x042f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0432: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0435: mov_imm:
	regs[5] = 0x3af39e08, opcode= 0x0a
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0444: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x02
0x044d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0450: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0465: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x02
0x046e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0471: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0474: mov_imm:
	regs[5] = 0xd2c2ff3a, opcode= 0x0a
0x047a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x047d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0480: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0486: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0495: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0498: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x049b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x049e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04aa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04b3: mov_imm:
	regs[5] = 0xdad04506, opcode= 0x0a
0x04b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04d1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04da: mov_imm:
	regs[5] = 0xdeab7113, opcode= 0x0a
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04fe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0501: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x02
0x050a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x050d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0510: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0519: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x051c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x051f: mov_imm:
	regs[5] = 0x4c149e0f, opcode= 0x0a
0x0525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0528: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x052e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0531: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0537: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0540: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0543: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0546: mov_imm:
	regs[5] = 0x249dd4b2, opcode= 0x0a
0x054c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x054f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0558: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x055e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0564: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0567: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x056a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x056d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0570: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0573: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0576: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0579: mov_imm:
	regs[5] = 0xf2fced73, opcode= 0x0a
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0585: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0588: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x058b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x058e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x02
0x059a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x059d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05a6: mov_imm:
	regs[5] = 0xf5ea3bf4, opcode= 0x0a
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05b8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x05be: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05c4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05c7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05df: mov_imm:
	regs[5] = 0x94edf813, opcode= 0x0a
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0600: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0603: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0609: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x060c: mov_imm:
	regs[5] = 0xeac18bf3, opcode= 0x0a
0x0612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0624: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0627: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x02
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x064b: mov_imm:
	regs[5] = 0xe531dd8b, opcode= 0x0a
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0672: mov_imm:
	regs[5] = 0xcef0a57b, opcode= 0x0a
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0696: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06ab: mov_imm:
	regs[5] = 0x421cf75a, opcode= 0x0a
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06c6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06cf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06d8: mov_imm:
	regs[5] = 0xa78f2453, opcode= 0x0a
0x06de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06f6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06fc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x06ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0708: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0711: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0714: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x02
0x071d: mov_imm:
	regs[5] = 0x36b9e4e7, opcode= 0x0a
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x072c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x072f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0732: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x02
0x073b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x073e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0744: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x074a: mov_imm:
	regs[5] = 0x3dd6fa3e, opcode= 0x0a
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0753: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0756: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x075c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0762: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0765: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0768: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x076b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x076e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0771: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x02
0x077a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x077d: mov_imm:
	regs[5] = 0xe242cefe, opcode= 0x0a
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0786: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0789: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x078c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x078f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0792: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0795: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x02
0x079e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07a1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07a4: mov_imm:
	regs[5] = 0x3cbbb7ed, opcode= 0x0a
0x07aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07ad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07dd: mov_imm:
	regs[5] = 0xfb8334a1, opcode= 0x0a
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0801: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0804: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x080a: mov_imm:
	regs[5] = 0x8929b050, opcode= 0x0a
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0837: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x083a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0846: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0849: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0855: mov_imm:
	regs[5] = 0x9821deee, opcode= 0x0a
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0861: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0864: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0867: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x086a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x086d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x02
0x087c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0888: mov_imm:
	regs[5] = 0xb0cdda62, opcode= 0x0a
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0894: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08ac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08c4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08ca: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08cd: mov_imm:
	regs[5] = 0xee16973e, opcode= 0x0a
0x08d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08d6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08df: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08e2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08eb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08f1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08f4: mov_imm:
	regs[5] = 0xe3014ed0, opcode= 0x0a
0x08fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08fd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0900: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x02
0x090c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0912: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x02
0x091b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x091e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0921: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0924: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0927: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x092a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x092d: mov_imm:
	regs[5] = 0x8d218437, opcode= 0x0a
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x02
0x093c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0948: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0951: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x02
0x095a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x095d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0966: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x096f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0972: mov_imm:
	regs[5] = 0xf54bc5ad, opcode= 0x0a
0x0978: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x097b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x097e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0984: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x098a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x098d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0990: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0993: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0996: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x099f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09b1: mov_imm:
	regs[5] = 0x80304500, opcode= 0x0a
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09c9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09d2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09e1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09ea: mov_imm:
	regs[5] = 0xb6523fa2, opcode= 0x0a
0x09f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09f9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a02: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a08: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a0e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a11: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a18: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a20: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a35: mov_imm:
	regs[5] = 0xcfb81bd0, opcode= 0x0a
0x0a3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a3e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a41: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a44: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a53: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a5c: mov_imm:
	regs[5] = 0x75260a5a, opcode= 0x0a
0x0a62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a6e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a74: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a7a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a7d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a92: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a95: mov_imm:
	regs[5] = 0x4d8c8012, opcode= 0x0a
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0aa4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0aa7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ab0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ab3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ab6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ab9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0abc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ac0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ac5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ace: mov_imm:
	regs[5] = 0xfa6cb701, opcode= 0x0a
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ada: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0add: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ae0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0aec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0af8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b04: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b0d: mov_imm:
	regs[5] = 0x9c33dacb, opcode= 0x0a
0x0b13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b19: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b1c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b2b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b34: mov_imm:
	regs[5] = 0x739a24f8, opcode= 0x0a
0x0b3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b3d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b40: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b46: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b52: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b55: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b5e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b64: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b67: mov_imm:
	regs[5] = 0x79e9a760, opcode= 0x0a
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b76: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b7f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b82: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b91: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b9d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ba6: mov_imm:
	regs[5] = 0x27d839ff, opcode= 0x0a
0x0bac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0baf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0bb2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bbe: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0bc4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0bc7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bd6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0bdc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bdf: mov_imm:
	regs[5] = 0xbf23caa3, opcode= 0x0a
0x0be5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0beb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0bee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c06: mov_imm:
	regs[5] = 0x35a2a277, opcode= 0x0a
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c24: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c30: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c4e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c51: mov_imm:
	regs[5] = 0xf14d72f6, opcode= 0x0a
0x0c57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c5a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c6f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c7b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c7e: mov_imm:
	regs[5] = 0x3be28e95, opcode= 0x0a
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c88: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c8d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c90: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c9c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ca2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ca5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ca8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cb7: mov_imm:
	regs[5] = 0x43dbe19d, opcode= 0x0a
0x0cbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0cc0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cc3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ce7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cea: mov_imm:
	regs[5] = 0x9e3b80de, opcode= 0x0a
0x0cf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0cf3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cf6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0cfc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d08: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d0b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d2f: mov_imm:
	regs[5] = 0x466fdb57, opcode= 0x0a
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d44: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d47: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d50: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d65: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d6b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d6e: mov_imm:
	regs[5] = 0x81a22f30, opcode= 0x0a
0x0d74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d77: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d80: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d8c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d9b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0da4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0db0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dc2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0dc5: mov_imm:
	regs[5] = 0x1f835a48, opcode= 0x0a
0x0dcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0dce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0dd1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0dd4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0dd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0de0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0dec: mov_imm:
	regs[5] = 0x5138521b, opcode= 0x0a
0x0df2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0df5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dfe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e04: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e0a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e0d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e22: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e2e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e31: mov_imm:
	regs[5] = 0xbd8f8575, opcode= 0x0a
0x0e37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e5b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e64: mov_imm:
	regs[5] = 0x6b50ee4c, opcode= 0x0a
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e7c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0eb5: mov_imm:
	regs[5] = 0x3293e7fa, opcode= 0x0a
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ec1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0eca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ecd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ed0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ed3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ed6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0edf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ee2: mov_imm:
	regs[5] = 0xc3143a6c, opcode= 0x0a
0x0ee8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0eeb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ef4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f18: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f1e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f27: mov_imm:
	regs[5] = 0x9bcbb51b, opcode= 0x0a
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f36: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f3f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f45: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f48: mov_imm:
	regs[5] = 0x5aa82db9, opcode= 0x0a
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f60: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f6c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f7b: mov_imm:
	regs[5] = 0x6280bc9, opcode= 0x0a
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fa8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0fb4: mov_imm:
	regs[5] = 0x4469aeec, opcode= 0x0a
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0fc6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fcc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fd2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fd5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0fd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fde: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fe1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fed: mov_imm:
	regs[5] = 0xe867bdf2, opcode= 0x0a
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ff9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ffc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1005: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x02
0x100e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x02
0x101a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x101d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1026: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1029: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x102c: mov_imm:
	regs[5] = 0x1e6924b0, opcode= 0x0a
0x1032: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1036: jmp_imm:
	pc += 0x1, opcode= 0x02
0x103b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x103e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x02
0x104a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1056: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1059: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x105c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1065: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x02
0x106e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1077: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x107a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x107d: mov_imm:
	regs[5] = 0x1e45ebb5, opcode= 0x0a
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1089: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x108c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x108f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1092: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x02
0x109b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x109e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10a1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10a7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10aa: mov_imm:
	regs[5] = 0x68dee27c, opcode= 0x0a
0x10b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10b3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10ce: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10da: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10f5: mov_imm:
	regs[5] = 0x4c109fce, opcode= 0x0a
0x10fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1104: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x02
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1116: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1119: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x111c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x111f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1122: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x02
0x112b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x112e: mov_imm:
	regs[5] = 0x9d0c3aee, opcode= 0x0a
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x02
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1143: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1146: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x114c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1152: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1155: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x02
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x02
0x116a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1170: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1179: mov_imm:
	regs[5] = 0x5a16258c, opcode= 0x0a
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1194: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1197: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x119a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x119d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11ac: mov_imm:
	regs[5] = 0xf23a5b44, opcode= 0x0a
0x11b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11b8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11be: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11c4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11cd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11eb: mov_imm:
	regs[5] = 0xa7174d9d, opcode= 0x0a
0x11f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11fd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1200: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1203: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1206: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x120f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1212: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x02
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x121e: mov_imm:
	regs[5] = 0x619c41d8, opcode= 0x0a
0x1224: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1227: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x122a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1230: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1236: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1248: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x124b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x124e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1251: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1257: mov_imm:
	regs[5] = 0xcb9838cb, opcode= 0x0a
0x125d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1260: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1263: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1266: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x126f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1272: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1275: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x02
0x127e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1281: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x02
0x128a: mov_imm:
	regs[5] = 0x431138f1, opcode= 0x0a
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12bd: mov_imm:
	regs[5] = 0xa8631093, opcode= 0x0a
0x12c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12cf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12f0: mov_imm:
	regs[5] = 0xf7edba78, opcode= 0x0a
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1305: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1308: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x130e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1314: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1317: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x131a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x131d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1320: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1323: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1326: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1329: mov_imm:
	regs[5] = 0x21095835, opcode= 0x0a
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1341: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x02
0x134a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x134d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1350: mov_imm:
	regs[5] = 0xdb4fc655, opcode= 0x0a
0x1356: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1359: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x135c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x136b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x136e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1371: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1374: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1378: jmp_imm:
	pc += 0x1, opcode= 0x02
0x137d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1380: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1389: mov_imm:
	regs[5] = 0xb6a8447b, opcode= 0x0a
0x138f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1392: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1395: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1398: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13c2: mov_imm:
	regs[5] = 0x78e41864, opcode= 0x0a
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x13d4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x13da: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13e6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13ef: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13fe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1404: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1408: jmp_imm:
	pc += 0x1, opcode= 0x02
0x140d: mov_imm:
	regs[5] = 0x7947e9f8, opcode= 0x0a
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1419: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x141c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1428: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x142b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x142e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1431: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x02
0x143a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x143d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1446: mov_imm:
	regs[5] = 0x825b32d2, opcode= 0x0a
0x144c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1455: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1464: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x146a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x146d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1470: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1473: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1476: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1479: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x147c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x147f: mov_imm:
	regs[5] = 0xcd8cf22d, opcode= 0x0a
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x02
0x148b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1497: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x149a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x149d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14be: mov_imm:
	regs[5] = 0xb5ddd8f9, opcode= 0x0a
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1503: mov_imm:
	regs[5] = 0x33af7c78, opcode= 0x0a
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1521: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1524: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1527: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x152a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x152d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1536: mov_imm:
	regs[5] = 0x4e765c39, opcode= 0x0a
0x153c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1545: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1548: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x155d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x156c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x156f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1572: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1575: mov_imm:
	regs[5] = 0x4a973cbf, opcode= 0x0a
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1581: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1584: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1587: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x158a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x158d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1590: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1593: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1596: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1599: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x159c: mov_imm:
	regs[5] = 0x567b3cb1, opcode= 0x0a
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15d8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x15de: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15e1: mov_imm:
	regs[5] = 0x5826f4c, opcode= 0x0a
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15f3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15f6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1608: mov_imm:
	regs[5] = 0xaef6d73c, opcode= 0x0a
0x160e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1611: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1614: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x161a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1620: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1623: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1626: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1629: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1635: mov_imm:
	regs[5] = 0xdd7095f9, opcode= 0x0a
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1647: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x164a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1659: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x165d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1662: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1665: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x02
0x166e: mov_imm:
	regs[5] = 0xf7784959, opcode= 0x0a
0x1674: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1677: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x167a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1686: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x168c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16b9: mov_imm:
	regs[5] = 0xb01f371a, opcode= 0x0a
0x16bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16e6: mov_imm:
	regs[5] = 0xe1f5f739, opcode= 0x0a
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16fe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1704: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x170a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x170e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1713: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1716: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1719: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x02
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1731: mov_imm:
	regs[5] = 0xe81cd7b, opcode= 0x0a
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x174f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1752: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1755: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1758: mov_imm:
	regs[5] = 0xce9ffe27, opcode= 0x0a
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1768: jmp_imm:
	pc += 0x1, opcode= 0x02
0x176d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1770: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x02
0x177c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1782: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1785: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1797: mov_imm:
	regs[5] = 0x336b941a, opcode= 0x0a
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17be: mov_imm:
	regs[5] = 0x9cd5944c, opcode= 0x0a
0x17c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17c7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17d6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17dc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17e5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17f7: mov_imm:
	regs[5] = 0x3f889408, opcode= 0x0a
0x17fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1800: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1803: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1806: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x180f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1812: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1815: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1818: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x181b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x181e: mov_imm:
	regs[5] = 0xa32781a4, opcode= 0x0a
0x1824: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1827: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x182a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x183f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1842: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1845: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x02
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x02
0x185a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x185d: mov_imm:
	regs[5] = 0x6fc3cfef, opcode= 0x0a
0x1863: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1866: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1869: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x186c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x186f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1872: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1875: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x187e: mov_imm:
	regs[5] = 0x4bc3bab7, opcode= 0x0a
0x1884: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1887: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x188a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18a2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18ba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18c3: mov_imm:
	regs[5] = 0x385d4850, opcode= 0x0a
0x18ca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18d8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18e1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x18ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18ff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1902: mov_imm:
	regs[5] = 0xd949cad9, opcode= 0x0a
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x02
0x190e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1917: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x191a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1926: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x192c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x192f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1932: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1935: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x02
0x193e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1941: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1944: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1947: mov_imm:
	regs[5] = 0x68e1d58b, opcode= 0x0a
0x194d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1950: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1959: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x195c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1965: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1968: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x196b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x196e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1977: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1980: mov_imm:
	regs[5] = 0xf8c0b5f7, opcode= 0x0a
0x1986: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1989: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x02
0x199e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19a4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19c5: mov_imm:
	regs[5] = 0x66dbe5fd, opcode= 0x0a
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19f8: mov_imm:
	regs[5] = 0x8f20fe, opcode= 0x0a
0x19fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a01: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a10: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a16: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a2e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a31: mov_imm:
	regs[5] = 0x6b67ceff, opcode= 0x0a
0x1a37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a3a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a3d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a5e: mov_imm:
	regs[5] = 0xcbb05f55, opcode= 0x0a
0x1a64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a67: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a6a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a70: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a7f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a8e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a9a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a9d: mov_imm:
	regs[5] = 0xb24974c9, opcode= 0x0a
0x1aa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1aa6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1aa9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ab2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ab5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ab8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ac1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ac4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ac7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1aca: mov_imm:
	regs[5] = 0x89c5cb29, opcode= 0x0a
0x1ad0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1adc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ae5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ae8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1aeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1af4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b00: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b03: mov_imm:
	regs[5] = 0x1b577dc2, opcode= 0x0a
0x1b09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b0c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b0f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b18: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b21: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b27: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b30: mov_imm:
	regs[5] = 0x6b4b9b7f, opcode= 0x0a
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b5a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b5d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b6f: mov_imm:
	regs[5] = 0xe370e6b6, opcode= 0x0a
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b78: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b81: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b84: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b8d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b93: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b96: mov_imm:
	regs[5] = 0xdd7b1fd1, opcode= 0x0a
0x1b9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b9f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ba2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bb4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bcf: mov_imm:
	regs[5] = 0x40c5ba33, opcode= 0x0a
0x1bd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1bd8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1be1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1be4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bf0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bf9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c05: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c08: mov_imm:
	regs[5] = 0x9da903df, opcode= 0x0a
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c20: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c26: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c29: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c32: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c38: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c3b: mov_imm:
	regs[5] = 0xfc3cad1a, opcode= 0x0a
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c4a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c4d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c50: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c5f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c74: mov_imm:
	regs[5] = 0x797496c5, opcode= 0x0a
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c8c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c9e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ca1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1caa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cb0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1cb9: mov_imm:
	regs[5] = 0xdad74f88, opcode= 0x0a
0x1cbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1cd7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cdd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ce0: mov_imm:
	regs[5] = 0xa55f3fee, opcode= 0x0a
0x1ce6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ce9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cf8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d07: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d16: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d2b: mov_imm:
	regs[5] = 0xcd5cc96c, opcode= 0x0a
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d64: mov_imm:
	regs[5] = 0xf155e0db, opcode= 0x0a
0x1d6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d6d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d76: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d82: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d88: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1da0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1dac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1daf: mov_imm:
	regs[5] = 0x6996e5bb, opcode= 0x0a
0x1db5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1db8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1dc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dd3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1dd9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ddc: mov_imm:
	regs[5] = 0xb164ee98, opcode= 0x0a
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1de8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e1e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e2d: mov_imm:
	regs[5] = 0x76bc4a07, opcode= 0x0a
0x1e33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e4e: mov_imm:
	regs[5] = 0x80a6f808, opcode= 0x0a
0x1e54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e57: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e60: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e6c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e6f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e73: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e84: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e8d: mov_imm:
	regs[5] = 0xe61d86a2, opcode= 0x0a
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e9c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e9f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ea2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ea5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1eae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ec0: mov_imm:
	regs[5] = 0xc186a8fb, opcode= 0x0a
0x1ec6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ec9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ecc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ed2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ed8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1edb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ede: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ee4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ee7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1eea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1eed: mov_imm:
	regs[5] = 0x497f6f8c, opcode= 0x0a
0x1ef3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ef9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1eff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f05: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f1a: mov_imm:
	regs[5] = 0xd61dce8b, opcode= 0x0a
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f32: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f38: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f3e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f41: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f5c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f5f: mov_imm:
	regs[5] = 0x16d9c091, opcode= 0x0a
0x1f65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f68: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f6b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f7d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f86: mov_imm:
	regs[5] = 0x48a5e800, opcode= 0x0a
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f98: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fa4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fb0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fb3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fbc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fc8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fcb: mov_imm:
	regs[5] = 0xea592728, opcode= 0x0a
0x1fd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fe9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ff8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ffb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ffe: mov_imm:
	regs[5] = 0x48324211, opcode= 0x0a
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x02
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x200d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2028: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x202b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x202e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2031: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x02
0x203a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x203d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2040: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2043: mov_imm:
	regs[5] = 0x2066089a, opcode= 0x0a
0x2049: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x204f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x205b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x205e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2061: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2067: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x206a: mov_imm:
	regs[5] = 0xc0f3538c, opcode= 0x0a
0x2070: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2073: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2076: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x207c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2082: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2085: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2088: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x208b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x208e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2091: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2094: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2097: mov_imm:
	regs[5] = 0x690fdb75, opcode= 0x0a
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20c1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20c4: mov_imm:
	regs[5] = 0xfb19a6ae, opcode= 0x0a
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20d3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2100: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x210c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2115: mov_imm:
	regs[5] = 0xe9daea96, opcode= 0x0a
0x211b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x212d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2130: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2133: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2136: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2139: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2142: mov_imm:
	regs[5] = 0x1deac67f, opcode= 0x0a
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x02
0x214e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2160: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2163: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2166: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2169: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x216c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x216f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2178: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x217b: mov_imm:
	regs[5] = 0x582c34d, opcode= 0x0a
0x2181: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2184: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2187: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x218a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x218d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2190: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2193: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2196: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21a2: mov_imm:
	regs[5] = 0xb7f6faf5, opcode= 0x0a
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21b4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21d2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21d8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x21db: mov_imm:
	regs[5] = 0xfa5675f7, opcode= 0x0a
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21e7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21ff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2202: mov_imm:
	regs[5] = 0xc364d6fc, opcode= 0x0a
0x2208: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x220b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x220e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2214: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2220: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2223: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2226: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x222f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2232: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2235: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x02
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2241: mov_imm:
	regs[5] = 0xf1bc6125, opcode= 0x0a
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x02
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2256: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2259: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x225c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x225f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2262: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x02
0x226b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x226e: mov_imm:
	regs[5] = 0x59e9127a, opcode= 0x0a
0x2274: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2277: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2280: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2286: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2292: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x02
0x229b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x229e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22a4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22aa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22ad: mov_imm:
	regs[5] = 0x4f3bee46, opcode= 0x0a
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x22c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x22cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22dd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x22e0: mov_imm:
	regs[5] = 0xa48b3d0f, opcode= 0x0a
0x22e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x22f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x22f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2301: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2304: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2307: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x230a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2313: mov_imm:
	regs[5] = 0xc047c216, opcode= 0x0a
0x2319: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2322: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2326: jmp_imm:
	pc += 0x1, opcode= 0x02
0x232b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x232e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2334: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2337: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2340: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2349: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2352: mov_imm:
	regs[5] = 0x2e141c6b, opcode= 0x0a
0x2358: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x235b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x235e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x236a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2379: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x237c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x237f: mov_imm:
	regs[5] = 0xd316bd1b, opcode= 0x0a
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2391: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x02
0x239a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23a3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23b2: mov_imm:
	regs[5] = 0x83962249, opcode= 0x0a
0x23b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23bb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23cd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x23d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23e5: mov_imm:
	regs[5] = 0xf4005f29, opcode= 0x0a
0x23eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23ee: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2406: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x240f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2412: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x02
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x241e: mov_imm:
	regs[5] = 0xcd944c09, opcode= 0x0a
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x02
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x02
0x243c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2448: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x244e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2451: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2454: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2457: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2460: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2463: mov_imm:
	regs[5] = 0x8ec425e, opcode= 0x0a
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2478: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x02
0x248d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2490: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2493: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x02
0x249c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24ae: mov_imm:
	regs[5] = 0x24b9f436, opcode= 0x0a
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24bd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24c6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24e7: mov_imm:
	regs[5] = 0x16c1b157, opcode= 0x0a
0x24ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2508: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x250e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2511: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x02
0x251a: mov_imm:
	regs[5] = 0x90360e58, opcode= 0x0a
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x02
0x253e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2547: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2553: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x02
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2565: mov_imm:
	regs[5] = 0x6a6b8178, opcode= 0x0a
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x02
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x257d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x258d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2592: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x02
0x259e: mov_imm:
	regs[5] = 0xff8ba0ff, opcode= 0x0a
0x25a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25bc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25bf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25dd: mov_imm:
	regs[5] = 0x954812d6, opcode= 0x0a
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25f5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2601: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2604: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2607: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x260a: mov_imm:
	regs[5] = 0xdd98441, opcode= 0x0a
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2616: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x261c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x02
0x262e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x02
0x263a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2643: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2646: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2649: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x264c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x264f: mov_imm:
	regs[5] = 0xdfe5936e, opcode= 0x0a
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x02
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x265e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2661: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2664: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2667: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2679: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x267c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2685: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x02
0x268e: mov_imm:
	regs[5] = 0x860bed9, opcode= 0x0a
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x02
0x269a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26a3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26a6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26b2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26b8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26bc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26c1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26d0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26d6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26df: mov_imm:
	regs[5] = 0x937e2430, opcode= 0x0a
0x26e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26ee: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2700: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2703: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x02
0x270c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x270f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2712: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2715: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2718: mov_imm:
	regs[5] = 0xb0af3896, opcode= 0x0a
0x271e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2721: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2724: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x272a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2736: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2739: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x273c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x273f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x02
0x274b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2751: mov_imm:
	regs[5] = 0x51a5feb3, opcode= 0x0a
0x2757: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x275a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x275d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2760: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2763: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x276f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2778: mov_imm:
	regs[5] = 0xc5e927d4, opcode= 0x0a
0x277e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2781: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2784: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x278a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2790: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2799: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x279c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x279f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27ab: mov_imm:
	regs[5] = 0xe36ca5e7, opcode= 0x0a
0x27b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27ba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x27c0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x27c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27de: mov_imm:
	regs[5] = 0x22a0aa9f, opcode= 0x0a
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27ed: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x02
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2826: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x282f: mov_imm:
	regs[5] = 0x30a1ed50, opcode= 0x0a
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2841: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x02
0x284a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x284d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2850: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2853: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2856: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2859: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x285c: mov_imm:
	regs[5] = 0xb4f71a1e, opcode= 0x0a
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x287a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2880: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2883: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2886: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2889: mov_imm:
	regs[5] = 0xfc3ca708, opcode= 0x0a
0x288f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x289e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28b6: mov_imm:
	regs[5] = 0x647ce86a, opcode= 0x0a
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28ce: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28d1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28e9: mov_imm:
	regs[5] = 0xc0a5406c, opcode= 0x0a
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28f2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28fb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2916: mov_imm:
	regs[5] = 0xbda2a556, opcode= 0x0a
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2928: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x02
0x293d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2940: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x02
0x295e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2967: mov_imm:
	regs[5] = 0x6850da82, opcode= 0x0a
0x296d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x02
0x297c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x02
0x298b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x298e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2991: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x02
0x299a: mov_imm:
	regs[5] = 0x5881e8c3, opcode= 0x0a
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29a9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29ac: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29b2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x29b8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29bb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29e5: mov_imm:
	regs[5] = 0x7291c1f9, opcode= 0x0a
0x29eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a03: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a0c: mov_imm:
	regs[5] = 0x5cc0ce58, opcode= 0x0a
0x2a12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a15: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a18: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a1e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a24: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a36: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a42: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a45: mov_imm:
	regs[5] = 0x5d7ef82d, opcode= 0x0a
0x2a4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a4e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a51: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a54: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a5d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a6c: mov_imm:
	regs[5] = 0x98a4a2ad, opcode= 0x0a
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a7b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a9f: mov_imm:
	regs[5] = 0xab39d14c, opcode= 0x0a
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ac0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ac3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2acc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ad2: mov_imm:
	regs[5] = 0x37bfacde, opcode= 0x0a
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2af6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b11: mov_imm:
	regs[5] = 0x8ae49c1, opcode= 0x0a
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b26: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b3b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b3e: mov_imm:
	regs[5] = 0xcfeb3953, opcode= 0x0a
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b5c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b62: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b65: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b74: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b7a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b7d: mov_imm:
	regs[5] = 0x4cb23ba7, opcode= 0x0a
0x2b83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b86: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b89: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b8c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b9b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ba4: mov_imm:
	regs[5] = 0x456f3ece, opcode= 0x0a
0x2baa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2bb0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2bb6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2bbc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2bbf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2bc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bd4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bda: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2bdd: mov_imm:
	regs[5] = 0xce48ffbd, opcode= 0x0a
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2be9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2bef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bf8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c01: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c07: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c0a: mov_imm:
	regs[5] = 0x7fafe47a, opcode= 0x0a
0x2c10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c13: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c2e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c31: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c43: mov_imm:
	regs[5] = 0xa958808a, opcode= 0x0a
0x2c49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c4c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c4f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c52: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c5b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c64: mov_imm:
	regs[5] = 0x3a6fc2ac, opcode= 0x0a
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c7c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c88: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c8e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2caf: mov_imm:
	regs[5] = 0xcd056616, opcode= 0x0a
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cd9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cdc: mov_imm:
	regs[5] = 0x7ad2491f, opcode= 0x0a
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ce8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ceb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2cfa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d00: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d03: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d2d: mov_imm:
	regs[5] = 0x3684cc88, opcode= 0x0a
0x2d33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d36: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d4e: mov_imm:
	regs[5] = 0xfbe405e7, opcode= 0x0a
0x2d54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d5d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d60: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d6c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d75: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d8a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d90: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d93: mov_imm:
	regs[5] = 0x1084e7f3, opcode= 0x0a
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2db7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dcf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2dd2: mov_imm:
	regs[5] = 0x6f71a541, opcode= 0x0a
0x2dd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2de1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2de4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2df0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2df6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2df9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2dfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e08: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e0e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e11: mov_imm:
	regs[5] = 0xea845d14, opcode= 0x0a
0x2e17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e1a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e1d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e35: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e38: mov_imm:
	regs[5] = 0x1c919aca, opcode= 0x0a
0x2e3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e4a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e5c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e68: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e71: mov_imm:
	regs[5] = 0x315b06e7, opcode= 0x0a
0x2e77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e7d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e96: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e9b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e9e: mov_imm:
	regs[5] = 0xcc0dde3d, opcode= 0x0a
0x2ea5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ead: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ed1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ed4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ed7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ee9: mov_imm:
	regs[5] = 0x3946381a, opcode= 0x0a
0x2eef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ef2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ef5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2efe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f10: mov_imm:
	regs[5] = 0xca89dbdb, opcode= 0x0a
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f1f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f3a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f61: mov_imm:
	regs[5] = 0xe8bf57e2, opcode= 0x0a
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f6a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f6d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f76: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f85: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f97: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fa0: mov_imm:
	regs[5] = 0xb980c3ca, opcode= 0x0a
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2faf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fb8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2fbe: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fcd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fe2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fe5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2fe8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2feb: mov_imm:
	regs[5] = 0x1b931e5, opcode= 0x0a
0x2ff1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ffa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ffd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3000: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3009: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x300c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x300f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3012: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x02
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x301e: mov_imm:
	regs[5] = 0x3ff19fff, opcode= 0x0a
0x3024: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3028: jmp_imm:
	pc += 0x1, opcode= 0x02
0x302d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3030: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3036: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x303c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3040: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3045: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3048: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x304b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x304e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3057: mov_imm:
	regs[5] = 0x34c1274c, opcode= 0x0a
0x305d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x02
0x306c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3075: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3078: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x307b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x307e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3082: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3087: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x308a: mov_imm:
	regs[5] = 0xa7ed201e, opcode= 0x0a
0x3090: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3093: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3096: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x30ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30ba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30c3: mov_imm:
	regs[5] = 0xc4204f84, opcode= 0x0a
0x30c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x30d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30f0: mov_imm:
	regs[5] = 0xe45dda10, opcode= 0x0a
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3105: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3108: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3114: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x311a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x311d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3120: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x312f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3138: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x313b: mov_imm:
	regs[5] = 0x6b3955a6, opcode= 0x0a
0x3141: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x02
0x314a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x314d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3150: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x315f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3165: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x02
0x316e: mov_imm:
	regs[5] = 0xd662a275, opcode= 0x0a
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x317a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3180: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3186: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3189: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x318c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31ad: mov_imm:
	regs[5] = 0x4f9c4663, opcode= 0x0a
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31bc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31d1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31d7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31da: mov_imm:
	regs[5] = 0x5b6db44, opcode= 0x0a
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3210: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x02
0x321c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x321f: mov_imm:
	regs[5] = 0x7eed5091, opcode= 0x0a
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x02
0x322b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x322e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3231: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3234: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x323d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3246: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3249: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3252: mov_imm:
	regs[5] = 0x996d5d35, opcode= 0x0a
0x3258: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x325b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x325e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x02
0x326a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3270: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3273: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3276: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3279: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x327c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3288: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3291: mov_imm:
	regs[5] = 0xc769d91f, opcode= 0x0a
0x3297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x329a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x329d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32a0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32b2: mov_imm:
	regs[5] = 0xac1241ea, opcode= 0x0a
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32d6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x32d9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x32dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32e2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32e8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32eb: mov_imm:
	regs[5] = 0x49892bcb, opcode= 0x0a
0x32f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32fa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32fd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3300: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3309: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x330c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x330f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3312: mov_imm:
	regs[5] = 0x3565018b, opcode= 0x0a
0x3318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x02
0x332a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3339: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x333c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x333f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3342: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3348: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x334b: mov_imm:
	regs[5] = 0x5af4509e, opcode= 0x0a
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3354: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3357: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3360: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3369: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x336c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x336f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3372: mov_imm:
	regs[5] = 0x59f0d7de, opcode= 0x0a
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3381: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3384: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x338a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3390: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3393: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3396: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33ab: mov_imm:
	regs[5] = 0xbc02e84e, opcode= 0x0a
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33d2: mov_imm:
	regs[5] = 0xf82d538, opcode= 0x0a
0x33d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x340e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3417: mov_imm:
	regs[5] = 0xba35c59e, opcode= 0x0a
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x02
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x343e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3442: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3447: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3450: mov_imm:
	regs[5] = 0xe51c7e28, opcode= 0x0a
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x02
0x345c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x345f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3468: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3474: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x347a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3483: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x02
0x348c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x348f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3492: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x02
0x349b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34ad: mov_imm:
	regs[5] = 0x9034b4fb, opcode= 0x0a
0x34b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34b6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x34c2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34e0: mov_imm:
	regs[5] = 0xa381a314, opcode= 0x0a
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34e9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34ec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34f2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34fe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3510: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3516: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3519: mov_imm:
	regs[5] = 0x270c882c, opcode= 0x0a
0x351f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3522: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3525: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3528: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3531: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3534: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3537: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x353a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x353d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3540: mov_imm:
	regs[5] = 0xc1ef57b9, opcode= 0x0a
0x3546: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x354f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3558: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x355e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3564: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3567: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3576: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x357f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3582: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3585: mov_imm:
	regs[5] = 0x5ed8520, opcode= 0x0a
0x358b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x358e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3591: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x02
0x359a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x359d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35a3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35b2: mov_imm:
	regs[5] = 0xf345dff, opcode= 0x0a
0x35b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35bb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35ca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35cd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35dc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35df: mov_imm:
	regs[5] = 0xeff6ab92, opcode= 0x0a
0x35e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35e8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35ee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3603: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3609: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x360c: mov_imm:
	regs[5] = 0x187a527b, opcode= 0x0a
0x3612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3615: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3618: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3624: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3630: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3633: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x02
0x363c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3645: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x02
0x364e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3651: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3654: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3657: mov_imm:
	regs[5] = 0x5a7e9ff1, opcode= 0x0a
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3666: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3669: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x366c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x366f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3675: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3681: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x02
0x368a: mov_imm:
	regs[5] = 0xc02a24d0, opcode= 0x0a
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3696: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3699: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x369c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x36a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x36a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x36ab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x36ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36c3: mov_imm:
	regs[5] = 0xcafde991, opcode= 0x0a
0x36c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x36d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x36db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36e1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36f0: mov_imm:
	regs[5] = 0xd97bce48, opcode= 0x0a
0x36f7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3705: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3708: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x370e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3714: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3717: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x371a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x371d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3726: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3729: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x372c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x372f: mov_imm:
	regs[5] = 0x36d045d1, opcode= 0x0a
0x3735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3739: jmp_imm:
	pc += 0x1, opcode= 0x02
0x373e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3741: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x02
0x374a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x374e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3759: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x375c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x375f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3762: mov_imm:
	regs[5] = 0x79284ac9, opcode= 0x0a
0x3768: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x376b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x376e: mov_imm:
	regs[30] = 0x3c20e950, opcode= 0x0a
0x3774: mov_imm:
	regs[31] = 0x1178de79, opcode= 0x0a
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3780: xor_regs:
	regs[0] ^= regs[30], opcode= 0x09
0x3783: xor_regs:
	regs[1] ^= regs[31], opcode= 0x09
max register index:31
