{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738171801394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738171801404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 17:30:01 2025 " "Processing started: Wed Jan 29 17:30:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738171801404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171801404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171801405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738171802593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738171802593 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171812077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:15 Progress: Loading qsys_system/cpu.qsys " "2025.01.29.17:30:15 Progress: Loading qsys_system/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171815927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:16 Progress: Reading input file " "2025.01.29.17:30:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171816880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:16 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.01.29.17:30:16 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171816979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:17 Progress: Parameterizing module clk_0 " "2025.01.29.17:30:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171817777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:17 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.01.29.17:30:17 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171817779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing module cpu " "2025.01.29.17:30:18 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.01.29.17:30:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing module jtag_uart " "2025.01.29.17:30:18 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2025.01.29.17:30:18 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing module sdram " "2025.01.29.17:30:18 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2025.01.29.17:30:18 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing module sys_clk_timer " "2025.01.29.17:30:18 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2025.01.29.17:30:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing module sysid " "2025.01.29.17:30:18 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Building connections " "2025.01.29.17:30:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Parameterizing connections " "2025.01.29.17:30:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:18 Progress: Validating " "2025.01.29.17:30:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171818889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.01.29.17:30:19 Progress: Done reading input file " "2025.01.29.17:30:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171819797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171821176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171821176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171821176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.sysid: Time stamp will be automatically updated when this component is generated. " "Cpu.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171821176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171822309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171830598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171830609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171830609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart' " "Jtag_uart: Done RTL generation for module 'cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'cpu_sdram' " "Sdram: Starting RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0003_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0003_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'cpu_sdram' " "Sdram: Done RTL generation for module 'cpu_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"cpu\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171831629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171832016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"cpu\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171832020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"cpu\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171832033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171839379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171840253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171840958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171841743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171842453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171846948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171846955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171846965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_cpu_cpu' " "Cpu: Starting RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171846988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Parth/AppData/Local/Temp/alt0117_9132034872147974797.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171846989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:47 (*) Starting Nios II generation " "Cpu: # 2025.01.29 17:30:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:47 (*)   Checking for plaintext license. " "Cpu: # 2025.01.29 17:30:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.01.29 17:30:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.01.29 17:30:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.01.29 17:30:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Plaintext license not found. " "Cpu: # 2025.01.29 17:30:49 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.01.29 17:30:49 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.01.29 17:30:49 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.01.29 17:30:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.01.29 17:30:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.01.29 17:30:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.01.29 17:30:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)   Creating all objects for CPU " "Cpu: # 2025.01.29 17:30:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:49 (*)     Testbench " "Cpu: # 2025.01.29 17:30:49 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:50 (*)     Instruction decoding " "Cpu: # 2025.01.29 17:30:50 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:50 (*)       Instruction fields " "Cpu: # 2025.01.29 17:30:50 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:50 (*)       Instruction decodes " "Cpu: # 2025.01.29 17:30:50 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:51 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.01.29 17:30:51 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:51 (*)       Instruction controls " "Cpu: # 2025.01.29 17:30:51 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:51 (*)     Pipeline frontend " "Cpu: # 2025.01.29 17:30:51 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:51 (*)     Pipeline backend " "Cpu: # 2025.01.29 17:30:51 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:55 (*)   Generating RTL from CPU objects " "Cpu: # 2025.01.29 17:30:55 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:57 (*)   Creating encrypted RTL " "Cpu: # 2025.01.29 17:30:57 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.01.29 17:30:58 (*) Done Nios II generation " "Cpu: # 2025.01.29 17:30:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_cpu_cpu' " "Cpu: Done RTL generation for module 'cpu_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171858889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171860859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171862661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171862674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171862683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 35 modules, 61 files " "Cpu: Done \"cpu\" with 35 modules, 61 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171862684 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171863714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sdram " "Found entity 1: pll_sdram" {  } { { "pll_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/pll_sdram.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sdram/pll_sdram_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sdram/pll_sdram_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sdram_0002 " "Found entity 1: pll_sdram_0002" {  } { { "pll_sdram/pll_sdram_0002.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/pll_sdram/pll_sdram_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cpu/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cpu/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpu/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864130 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864153 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864153 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864153 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864153 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171864165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864209 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171864259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu " "Found entity 1: cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171864269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171864269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_ic_data_module " "Found entity 1: cpu_cpu_cpu_ic_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_cpu_cpu_ic_tag_module " "Found entity 2: cpu_cpu_cpu_ic_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_cpu_cpu_bht_module " "Found entity 3: cpu_cpu_cpu_bht_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_cpu_cpu_register_bank_a_module " "Found entity 4: cpu_cpu_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_cpu_cpu_register_bank_b_module " "Found entity 5: cpu_cpu_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_cpu_cpu_dc_tag_module " "Found entity 6: cpu_cpu_cpu_dc_tag_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_cpu_cpu_dc_data_module " "Found entity 7: cpu_cpu_cpu_dc_data_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_cpu_cpu_dc_victim_module " "Found entity 8: cpu_cpu_cpu_dc_victim_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_cpu_cpu_nios2_oci_debug " "Found entity 9: cpu_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_cpu_cpu_nios2_oci_break " "Found entity 10: cpu_cpu_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_cpu_cpu_nios2_oci_xbrk " "Found entity 11: cpu_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_cpu_cpu_nios2_oci_dbrk " "Found entity 12: cpu_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_cpu_cpu_nios2_oci_itrace " "Found entity 13: cpu_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_cpu_cpu_nios2_oci_td_mode " "Found entity 14: cpu_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_cpu_cpu_nios2_oci_dtrace " "Found entity 15: cpu_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_cpu_cpu_nios2_oci_fifo " "Found entity 19: cpu_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_cpu_cpu_nios2_oci_pib " "Found entity 20: cpu_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_cpu_cpu_nios2_oci_im " "Found entity 21: cpu_cpu_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_cpu_cpu_nios2_performance_monitors " "Found entity 22: cpu_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_cpu_cpu_nios2_avalon_reg " "Found entity 23: cpu_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_cpu_cpu_ociram_sp_ram_module " "Found entity 24: cpu_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_cpu_cpu_nios2_ocimem " "Found entity 25: cpu_cpu_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_cpu_cpu_nios2_oci " "Found entity 26: cpu_cpu_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_cpu_cpu " "Found entity 27: cpu_cpu_cpu" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_sysclk " "Found entity 1: cpu_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_tck " "Found entity 1: cpu_cpu_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_debug_slave_wrapper " "Found entity 1: cpu_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cpu_cpu_test_bench " "Found entity 1: cpu_cpu_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865232 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_scfifo_w " "Found entity 2: cpu_jtag_uart_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865232 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865232 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_scfifo_r " "Found entity 4: cpu_jtag_uart_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865232 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart " "Found entity 5: cpu_jtag_uart" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865326 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865337 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865347 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865360 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738171865363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_006_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865372 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_006 " "Found entity 2: cpu_mm_interconnect_0_router_006" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cpu_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_input_efifo_module " "Found entity 1: cpu_sdram_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865426 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_sdram " "Found entity 2: cpu_sdram" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sys_clk_timer " "Found entity 1: cpu_sys_clk_timer" {  } { { "db/ip/cpu/submodules/cpu_sys_clk_timer.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_sysid " "Found entity 1: cpu_sysid" {  } { { "db/ip/cpu/submodules/cpu_sysid.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171865444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171865444 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(318) " "Verilog HDL or VHDL warning at cpu_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1738171865485 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(328) " "Verilog HDL or VHDL warning at cpu_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1738171865485 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(338) " "Verilog HDL or VHDL warning at cpu_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1738171865485 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(682) " "Verilog HDL or VHDL warning at cpu_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1738171865487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738171865951 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oLEDG\[7..0\] " "Pin \"oLEDG\[7..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1738171865969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 64 664 984 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171865990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu cpu:inst\|cpu_cpu:cpu " "Elaborating entity \"cpu_cpu\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\"" {  } { { "db/ip/cpu/cpu.v" "cpu" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171866041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu " "Elaborating entity \"cpu_cpu_cpu\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_cpu.v" "cpu" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171866112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_test_bench cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench " "Elaborating entity \"cpu_cpu_cpu_test_bench\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_test_bench" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 5961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171866769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ic_data_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data " "Elaborating entity \"cpu_cpu_cpu_ic_data_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ic_data" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 6963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171866856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171867475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171867475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ic_tag_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag " "Elaborating entity \"cpu_cpu_cpu_ic_tag_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ic_tag" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 7029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_rkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171867829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171867829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_bht_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht " "Elaborating entity \"cpu_cpu_cpu_bht_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_bht" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 7227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171867971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171868062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171868062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_register_bank_a_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a " "Elaborating entity \"cpu_cpu_cpu_register_bank_a_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_register_bank_a" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 8183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171868317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171868317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_register_bank_b_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b " "Elaborating entity \"cpu_cpu_cpu_register_bank_b_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_register_bank_b" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 8201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_tag_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag " "Elaborating entity \"cpu_cpu_cpu_dc_tag_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_tag" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltb1 " "Found entity 1: altsyncram_ltb1" {  } { { "db/altsyncram_ltb1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_ltb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171868679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171868679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltb1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated " "Elaborating entity \"altsyncram_ltb1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_data_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data " "Elaborating entity \"cpu_cpu_cpu_dc_data_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_data" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171868974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171868974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171868980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_dc_victim_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim " "Elaborating entity \"cpu_cpu_cpu_dc_victim_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_dc_victim" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 9344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171869261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171869261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci " "Elaborating entity \"cpu_cpu_cpu_nios2_oci\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 10123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_debug cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_debug\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_break cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_break\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_break" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_xbrk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_dbrk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_itrace cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_itrace\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_dtrace cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171869984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_td_mode cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace\|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_fifo_cnt_inc cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo\|cpu_cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_pib cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_pib\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_oci_im cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im " "Elaborating entity \"cpu_cpu_cpu_nios2_oci_im\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_im" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_avalon_reg cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_cpu_cpu_nios2_avalon_reg\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_nios2_ocimem cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem " "Elaborating entity \"cpu_cpu_cpu_nios2_ocimem\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_ocimem" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171870912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_ociram_sp_ram_module cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram " "Elaborating entity \"cpu_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "cpu_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171871301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171871301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem\|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_wrapper cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_cpu_cpu_debug_slave_wrapper\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_tck cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck " "Elaborating entity \"cpu_cpu_cpu_debug_slave_tck\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "the_cpu_cpu_cpu_debug_slave_tck" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cpu_cpu_debug_slave_sysclk cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_cpu_cpu_debug_slave_sysclk\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "the_cpu_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" "cpu_cpu_cpu_debug_slave_phy" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171871777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171872822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci\|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171873077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart cpu:inst\|cpu_jtag_uart:jtag_uart " "Elaborating entity \"cpu_jtag_uart\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\"" {  } { { "db/ip/cpu/cpu.v" "jtag_uart" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171873191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_w cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w " "Elaborating entity \"cpu_jtag_uart_scfifo_w\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_w" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171873218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "wfifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171873876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171873892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171873893 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738171873893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171873990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171873990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171874065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171874065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171874142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171874142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171874260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171874406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171874406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171874525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171874525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_scfifo_r cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r " "Elaborating entity \"cpu_jtag_uart_scfifo_r\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_cpu_jtag_uart_scfifo_r" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171874611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "cpu_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171875265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171875265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171875265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738171875265 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738171875265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram cpu:inst\|cpu_sdram:sdram " "Elaborating entity \"cpu_sdram\" for hierarchy \"cpu:inst\|cpu_sdram:sdram\"" {  } { { "db/ip/cpu/cpu.v" "sdram" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sdram_input_efifo_module cpu:inst\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module " "Elaborating entity \"cpu_sdram_input_efifo_module\" for hierarchy \"cpu:inst\|cpu_sdram:sdram\|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module\"" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "the_cpu_sdram_input_efifo_module" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sys_clk_timer cpu:inst\|cpu_sys_clk_timer:sys_clk_timer " "Elaborating entity \"cpu_sys_clk_timer\" for hierarchy \"cpu:inst\|cpu_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/cpu/cpu.v" "sys_clk_timer" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_sysid cpu:inst\|cpu_sysid:sysid " "Elaborating entity \"cpu_sysid\" for hierarchy \"cpu:inst\|cpu_sysid:sysid\"" {  } { { "db/ip/cpu/cpu.v" "sysid" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171875974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu_mm_interconnect_0_router_004\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_004" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_006 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cpu_mm_interconnect_0_router_006\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_006" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_006_default_decode cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_006:router_006\|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171876984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux_002 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738171877597 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738171877600 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738171877600 "|hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_004 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:inst\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:inst\|cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/cpu.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171877994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171878022 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "the_cpu_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1738171879305 "|hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738171880690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.29.17:31:26 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2025.01.29.17:31:26 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171886563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171891437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171891728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171897688 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738171898416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171898722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171898722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171898877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171898877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171898891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171898891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171898995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171898995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171899101 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171899101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171899101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738171899205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171899205 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"cpu:inst\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738171903215 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738171903215 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1738171906769 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1738171906769 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1738171906833 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1738171906833 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1738171906833 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1738171906833 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1738171906834 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738171906842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 442 -1 0 } } { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 352 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 7633 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 2618 -1 0 } } { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 5885 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 7642 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 4038 -1 0 } } { "db/ip/cpu/submodules/cpu_cpu_cpu.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v" 5804 -1 0 } } { "db/ip/cpu/submodules/cpu_sys_clk_timer.v" "" { Text "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738171907115 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738171907115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE VCC " "Pin \"oDRAM_CKE\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 256 360 536 272 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.bdf" { { 392 360 536 408 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738171909402 "|hello_world|oLEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738171909402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171909804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "277 " "277 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738171913275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171913775 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738171914365 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738171914365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171914691 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram 16 " "Ignored 16 assignments for entity \"pll_sdram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171915323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171915323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171915323 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1738171915323 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram_0002 317 " "Ignored 317 assignments for entity \"pll_sdram_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1738171915323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.map.smsg " "Generated suppressed messages file C:/Users/Parth/Downloads/lab4_task1/jtag-uart-test/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171915971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738171919005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738171919005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5199 " "Implemented 5199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738171922052 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738171922052 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1738171922052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4900 " "Implemented 4900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738171922052 ""} { "Info" "ICUT_CUT_TM_RAMS" "247 " "Implemented 247 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738171922052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738171922052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738171922187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 17:32:02 2025 " "Processing ended: Wed Jan 29 17:32:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738171922187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738171922187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738171922187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738171922187 ""}
