// Seed: 3128912395
module module_0 (
    input id_0
    , id_16,
    output id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input reg id_5,
    input supply0 id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    output id_13,
    input id_14,
    input logic id_15
);
  assign id_8 = id_5 - 1;
  logic id_17;
  assign id_2 = 1;
  logic id_18;
  defparam id_19.id_20 = id_5;
  assign id_13[1 : 1'b0] = id_16;
  assign id_4 = id_10;
  assign id_1 = 1'b0;
  type_40(
      1, 1
  );
  logic id_21 = 1 & 1;
  always @(*);
  logic id_22, id_23;
  type_43(
      id_6[1] == id_9, 1
  );
  task id_24;
    logic id_25 = id_0;
    logic id_26 = id_15, id_27;
    id_19 <= 1'b0;
  endtask
  logic id_28, id_29;
endmodule
