###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:36:08 2017
#  Design:            PIF2WB
#  Command:           check_design -all -no_html -out_file /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/design.rpt
###############################################################
Design: PIF2WB

------ Design Summary:
Total Standard Cell Number   (cells) : 625
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 2015.52
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 625
Number of Non-uniquified Insts : 607
Number of Nets                 : 414
Average number of Pins per Net : 2.94
Maximum number of Pins in Net  : 48

------ I/O Port summary

Number of Primary I/O Ports    : 232
Number of Input Ports          : 114
Number of Output Ports         : 118
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0



------------------------------------------------------------
Detail report:


------ I/O Pad/Port Checking

WARN : Port PIReqCNTL[6] is floating in the top design.
WARN : Port PIReqCNTL[5] is floating in the top design.
WARN : Port PIReqCNTL[3] is floating in the top design.
WARN : Port POReqRDY is floating in the top design.
WARN : Port PORespCNTL[7] is floating in the top design.
WARN : Port PORespCNTL[6] is floating in the top design.
WARN : Port PORespCNTL[5] is floating in the top design.
WARN : Port PORespCNTL[4] is floating in the top design.
WARN : Port PORespCNTL[3] is floating in the top design.
WARN : Port PORespCNTL[2] is floating in the top design.
WARN : Port PORespCNTL[1] is floating in the top design.
WARN : Port ERR_I is floating in the top design.
WARN : Port BTE_O[1] is floating in the top design.
WARN : Port BTE_O[0] is floating in the top design.

