# compile vhdl design source files
vhdl xil_defaultlib  "../../../../project_1_conv.srcs/sim_1/imports/Downloads/gen_testbench_no_reset.vhd"
vhdl xil_defaultlib  "../../../../project_1_conv.srcs/sim_1/imports/RetiLogiche/tb_example.vhd"

# Do not sort compile order
nosort
