set verilog_files {\
	determinant.v\
}

set clk clock

set top_des_name determinant

set dont_touch_module_name TSC
