Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DMA_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DMA_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DMA_FPGA"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : DMA_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"remote_sources/_/src/cores/DMA_FPGA_cores"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_synchronizer_flop.v\" into library work
Parsing module <pci_synchronizer_flop>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\blk_mem_16_16_256.v\" into library work
Parsing module <blk_mem_16_16_256>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_tpram.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 100.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_tpram>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_decoder.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 58.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_decoder>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wbw_fifo_control.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 84.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbw_fifo_control>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wbr_fifo_control.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 81.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbr_fifo_control>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_trdy_crit.v\" into library work
Parsing module <pci_target32_trdy_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_stop_crit.v\" into library work
Parsing module <pci_target32_stop_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_devs_crit.v\" into library work
Parsing module <pci_target32_devs_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_clk_en.v\" into library work
Parsing module <pci_target32_clk_en>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pci_tpram.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 100.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_pci_tpram>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pci_decoder.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 56.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_pci_decoder>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pciw_fifo_control.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 56.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_pciw_fifo_control>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pcir_fifo_control.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 85.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_pcir_fifo_control>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_mas_ch_state_crit.v\" into library work
Parsing module <pci_mas_ch_state_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_mas_ad_load_crit.v\" into library work
Parsing module <pci_mas_ad_load_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_mas_ad_en_crit.v\" into library work
Parsing module <pci_mas_ad_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_irdy_out_crit.v\" into library work
Parsing module <pci_irdy_out_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_frame_load_crit.v\" into library work
Parsing module <pci_frame_load_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_frame_en_crit.v\" into library work
Parsing module <pci_frame_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_frame_crit.v\" into library work
Parsing module <pci_frame_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_cbe_en_crit.v\" into library work
Parsing module <pci_cbe_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_async_reset_flop.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 73.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_async_reset_flop>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_slave.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 78.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 79.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_slave>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_master.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 86.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 87.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_master>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_addr_mux.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 60.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_addr_mux>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wbw_wbr_fifos.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 97.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wbw_wbr_fifos>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_sm.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 77.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_target32_sm>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target32_interface.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 80.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 81.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_target32_interface>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_sync_module.v\" into library work
Parsing module <pci_sync_module>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_serr_en_crit.v\" into library work
Parsing module <pci_serr_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_serr_crit.v\" into library work
Parsing module <pci_serr_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_perr_en_crit.v\" into library work
Parsing module <pci_perr_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_perr_crit.v\" into library work
Parsing module <pci_perr_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pciw_pcir_fifos.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 94.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_pciw_pcir_fifos>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_par_crit.v\" into library work
Parsing module <pci_par_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_out_reg.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 56.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_out_reg>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_master32_sm_if.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 68.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 69.
Parsing module <pci_master32_sm_if>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_master32_sm.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 64.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_master32_sm>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_io_mux_ad_load_crit.v\" into library work
Parsing module <pci_io_mux_ad_load_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_io_mux_ad_en_crit.v\" into library work
Parsing module <pci_io_mux_ad_en_crit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_delayed_write_reg.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 56.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_delayed_write_reg>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_delayed_sync.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 71.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 72.
Parsing module <pci_delayed_sync>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_slave_unit.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 83.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_wb_slave_unit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target_unit.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 98.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_target_unit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_rst_int.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 54.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_rst_int>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_parity_check.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 65.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/bus_commands.v" included at line 66.
Parsing module <pci_parity_check>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_io_mux.v\" into library work
Parsing module <pci_io_mux>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_in_reg.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 62.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_in_reg>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_cur_out_reg.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 59.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_cur_out_reg>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_conf_space.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 94.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_conf_space>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_constants.v" included at line 107.
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\/pci_user_constants.v" included at line 60.
Parsing module <pci_bridge32>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\ila_wb.v\" into library work
Parsing module <ila_wb>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\fifo_32_32.v\" into library work
Parsing module <fifo_32_32>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\DMA_merge_fifo_core.v\" into library work
Parsing module <DMA_merge_fifo_core>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\pulse_gen.v\" into library work
Parsing module <pulse_gen>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\PCI_GUEST.v\" into library work
Parsing module <PCI_GUEST>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\fifo_interface.v\" into library work
Parsing module <fifo_interface>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\dma_wb_slave.v\" into library work
Parsing module <dma_wb_slave>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\dma_wb_engine.v\" into library work
Parsing module <dma_wb_engine>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\DMA_merge_fifo.v\" into library work
Parsing module <DMA_merge_fifo>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\debug.v\" into library work
Parsing module <debug>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\DMA_FPGA_ila_bus.v\" into library work
Parsing module <DMA_FPGA_ila_bus>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\DMA_FPGA_icon.v\" into library work
Parsing module <DMA_FPGA_icon>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\clk_gen.v\" into library work
Parsing module <clk_gen>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\monitor_pulse_start_end.v\" into library work
Parsing module <monitor_pulse_start_end>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\down_fifo_interface_debug.v\" into library work
Parsing module <down_fifo_interface_debug>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\DMA_LED_driver.v\" into library work
Parsing module <DMA_LED_driver>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_INTERFACE.vf\" into library work
Parsing module <DMA_INTERFACE>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\DMA_FPGA_IOBUF.v\" into library work
Parsing module <DMA_FPGA_IOBUF>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\DMA_FPGA_icon_wrapper.v\" into library work
Parsing module <DMA_FPGA_icon_wrapper>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FIFOs.vf\" into library work
Parsing module <DMA_FIFOs>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\clk_gen_top.v\" into library work
Parsing module <clk_gen_top>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\bus_slave_debug.v\" into library work
Parsing module <bus_slave_debug>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\BUS\bus_slave.v\" into library work
Parsing module <bus_slave>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FPGA.vf\" into library work
Parsing module <DMA_INTERFACE_MUSER_DMA_FPGA>.
Parsing module <DMA_FIFOs_MUSER_DMA_FPGA>.
Parsing module <DMA_FPGA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DMA_FPGA>.

Elaborating module <down_fifo_interface_debug>.

Elaborating module <DMA_FPGA_ila_bus>.

Elaborating module <bus_slave>.

Elaborating module <clk_gen_top>.

Elaborating module <clk_gen>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=30.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <DMA_FIFOs_MUSER_DMA_FPGA>.

Elaborating module <fifo_interface>.

Elaborating module <fifo_32_32>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\fifo_32_32.v" Line 40: Empty module <fifo_32_32> remains a black box.

Elaborating module <DMA_merge_fifo>.

Elaborating module <DMA_merge_fifo_core>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\DMA_merge_fifo_core.v" Line 40: Empty module <DMA_merge_fifo_core> remains a black box.

Elaborating module <OR2>.

Elaborating module <DMA_FPGA_IOBUF>.

Elaborating module <IBUF>.

Elaborating module <FD(INIT=0)>.

Elaborating module <OBUFT>.

Elaborating module <OBUF>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DMA_INTERFACE_MUSER_DMA_FPGA>.

Elaborating module <OR4>.

Elaborating module <pulse_gen>.

Elaborating module <debug>.

Elaborating module <ila_wb>.

Elaborating module <PCI_GUEST>.

Elaborating module <pci_bridge32>.

Elaborating module <pci_rst_int>.

Elaborating module <pci_out_reg>.

Elaborating module <pci_wb_slave_unit>.

Elaborating module <pci_wb_slave>.

Elaborating module <pci_async_reset_flop>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_slave.v" Line 651: Assignment to conf_wenable ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_slave.v" Line 1010: Result of 36-bit expression is truncated to fit in 32-bit target.

Elaborating module <pci_wbw_wbr_fifos>.

Elaborating module <pci_wb_tpram(aw=8,dw=40)>.

Elaborating module <blk_mem_16_16_256>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\cores\DMA_FPGA_cores\blk_mem_16_16_256.v" Line 40: Empty module <blk_mem_16_16_256> remains a black box.

Elaborating module <pci_wbw_fifo_control(ADDR_LENGTH=8)>.

Elaborating module <pci_synchronizer_flop(width=8,reset_val=0)>.

Elaborating module <pci_synchronizer_flop(width=8,reset_val=3)>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wbw_wbr_fifos.v" Line 510: Assignment to wbw_rallow ignored, since the identifier is never used

Elaborating module <pci_wbr_fifo_control(ADDR_LENGTH=8)>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wbw_wbr_fifos.v" Line 525: Assignment to wbr_rallow ignored, since the identifier is never used

Elaborating module <pci_synchronizer_flop(width=7,reset_val=0)>.

Elaborating module <pci_wb_addr_mux>.

Elaborating module <pci_wb_decoder(decode_len=1)>.

Elaborating module <pci_delayed_sync>.

Elaborating module <pci_synchronizer_flop(width=1,reset_val=0)>.

Elaborating module <pci_delayed_write_reg>.

Elaborating module <pci_master32_sm_if>.

Elaborating module <pci_master32_sm>.

Elaborating module <pci_frame_crit>.

Elaborating module <pci_frame_load_crit>.

Elaborating module <pci_irdy_out_crit>.

Elaborating module <pci_mas_ad_load_crit>.

Elaborating module <pci_mas_ch_state_crit>.

Elaborating module <pci_mas_ad_en_crit>.

Elaborating module <pci_cbe_en_crit>.

Elaborating module <pci_frame_en_crit>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v" Line 1009: Assignment to wbu_conf_wenable_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v" Line 1010: Assignment to wbu_conf_be_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v" Line 1011: Assignment to wbu_conf_data_out ignored, since the identifier is never used

Elaborating module <pci_target_unit>.

Elaborating module <pci_wb_master>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_master.v" Line 305: Assignment to last_data_from_pciw_fifo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_master.v" Line 547: Assignment to retried_write ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_wb_master.v" Line 734: Assignment to wait_for_wb_response ignored, since the identifier is never used

Elaborating module <pci_pciw_pcir_fifos>.

Elaborating module <pci_pci_tpram(aw=8,dw=40)>.

Elaborating module <pci_pciw_fifo_control(ADDR_LENGTH=8)>.

Elaborating module <pci_pcir_fifo_control(ADDR_LENGTH=8)>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_pciw_pcir_fifos.v" Line 545: Assignment to pcir_rallow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_target_unit.v" Line 641: Assignment to del_sync_we_out ignored, since the identifier is never used

Elaborating module <pci_target32_interface>.

Elaborating module <pci_pci_decoder(decode_len=20)>.

Elaborating module <pci_target32_sm>.

Elaborating module <pci_target32_clk_en>.

Elaborating module <pci_target32_trdy_crit>.

Elaborating module <pci_target32_stop_crit>.

Elaborating module <pci_target32_devs_crit>.

Elaborating module <pci_conf_space>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_conf_space.v" Line 2534: Assignment to delete_isr_bit4 ignored, since the identifier is never used

Elaborating module <pci_sync_module>.

Elaborating module <pci_io_mux>.

Elaborating module <pci_io_mux_ad_en_crit>.

Elaborating module <pci_io_mux_ad_load_crit>.

Elaborating module <pci_cur_out_reg>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v" Line 1552: Assignment to out_bckp_mas_ad_en_out ignored, since the identifier is never used

Elaborating module <pci_parity_check>.

Elaborating module <pci_par_crit>.

Elaborating module <pci_perr_crit>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_parity_check.v" Line 218: Assignment to perr ignored, since the identifier is never used

Elaborating module <pci_perr_en_crit>.

Elaborating module <pci_serr_en_crit>.

Elaborating module <pci_serr_crit>.

Elaborating module <pci_in_reg>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\opencores\pci\trunk\rtl\verilog\pci_bridge32.v" Line 1653: Assignment to in_reg_gnt_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FPGA.vf" Line 305: Assignment to WBM_CAB_O ignored, since the identifier is never used

Elaborating module <dma_wb_engine>.

Elaborating module <dma_wb_slave>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\remote_sources\_\src\DMA\dma_wb_slave.v" Line 219: Assignment to cti_i_reg ignored, since the identifier is never used

Elaborating module <GND>.

Elaborating module <OR3>.
WARNING:HDLCompiler:552 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FPGA.vf" Line 386: Input port DMA_fifo_prog_full_A1 is not connected on this instance

Elaborating module <DMA_FPGA_icon_wrapper>.

Elaborating module <DMA_FPGA_icon>.

Elaborating module <monitor_pulse_start_end>.

Elaborating module <bus_slave_debug>.

Elaborating module <DMA_LED_driver>.

Elaborating module <INV>.
WARNING:HDLCompiler:552 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FPGA.vf" Line 1058: Input port r_fifo_prog_empty_i_1 is not connected on this instance
WARNING:HDLCompiler:552 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\DMA_FPGA\DMA_FPGA.vf" Line 1095: Input port r_fifo_prog_empty_i_1 is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DMA_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1>.
    Set property "SLEW = SLOW" for instance <XLXI_1>.
    Set property "DRIVE = 12" for instance <XLXI_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_2>.
    Set property "SLEW = SLOW" for instance <XLXI_2>.
    Set property "DRIVE = 12" for instance <XLXI_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_3>.
    Set property "SLEW = SLOW" for instance <XLXI_3>.
    Set property "DRIVE = 12" for instance <XLXI_3>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_4>.
    Set property "SLEW = SLOW" for instance <XLXI_4>.
    Set property "DRIVE = 12" for instance <XLXI_4>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_7>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_7>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_7>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_8>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_8>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_8>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_9>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_9>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_9>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_10>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_10>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_10>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_13>.
    Set property "SLEW = SLOW" for instance <XLXI_13>.
    Set property "DRIVE = 12" for instance <XLXI_13>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_14>.
    Set property "SLEW = SLOW" for instance <XLXI_14>.
    Set property "DRIVE = 12" for instance <XLXI_14>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_16>.
    Set property "SLEW = SLOW" for instance <XLXI_16>.
    Set property "DRIVE = 12" for instance <XLXI_16>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_17>.
    Set property "SLEW = SLOW" for instance <XLXI_17>.
    Set property "DRIVE = 12" for instance <XLXI_17>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_18>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_18>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_18>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_19>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_19>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_19>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_20>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_20>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_20>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_21>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_21>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_21>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_22>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_22>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_22>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_23>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_23>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_23>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_24>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_24>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_24>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_25>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_25>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_25>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_26>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_26>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_26>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_27>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_27>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_27>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_31>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_31>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_31>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_32>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_32>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_32>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_33>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_33>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_33>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_34>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_34>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_34>.
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_1', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_2', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_1', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_1', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_2', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_2', unconnected in block instance 'u_bus_slave_A', is tied to GND.
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_1', unconnected in block instance 'u_bus_slave_B', is tied to GND.
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_2', unconnected in block instance 'u_bus_slave_B', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_1', unconnected in block instance 'u_bus_slave_B', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_1', unconnected in block instance 'u_bus_slave_B', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_2', unconnected in block instance 'u_bus_slave_B', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_2', unconnected in block instance 'u_bus_slave_B', is tied to GND.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1132: Output port <CLK_OUT1> of the instance <u_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1132: Output port <CLK_OUT2> of the instance <u_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1132: Output port <LOCKED> of the instance <u_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1142: Output port <down_fifo_prog_empty_A1> of the instance <u_DMA_FIFOs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1142: Output port <down_fifo_prog_empty_A2> of the instance <u_DMA_FIFOs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1142: Output port <down_fifo_prog_empty_B1> of the instance <u_DMA_FIFOs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 1142: Output port <down_fifo_prog_empty_B2> of the instance <u_DMA_FIFOs> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DMA_FPGA> synthesized.

Synthesizing Unit <down_fifo_interface_debug>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/down_fifo_interface_debug.v".
    Found 32-bit register for signal <curr_rd_data>.
    Found 32-bit register for signal <prev_rd_data>.
    Found 1-bit register for signal <curr_rd_data_valid>.
    Found 1-bit register for signal <dup_rd>.
    Found 32-bit register for signal <dup_rd_data>.
    Found 32-bit register for signal <curr_wr_data>.
    Found 32-bit register for signal <prev_wr_data>.
    Found 1-bit register for signal <dup_wr>.
    Found 32-bit register for signal <dup_wr_data>.
    Found 66-bit register for signal <bus_reg>.
    Found 32-bit comparator equal for signal <curr_rd_data[31]_prev_rd_data[31]_equal_18_o> created at line 100
    Found 32-bit comparator equal for signal <curr_wr_data[31]_prev_wr_data[31]_equal_31_o> created at line 129
    Summary:
	inferred 261 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <down_fifo_interface_debug> synthesized.

Synthesizing Unit <bus_slave>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/bus/bus_slave.v".
        IDLE = 3'b000
        WRITE_ACK = 3'b001
        READ_ACK = 3'b010
        WRITE_BURST = 3'b011
        READ_BURST = 3'b100
        WAIT = 3'b101
WARNING:Xst:647 - Input <r_fifo_almost_empty_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_prog_empty_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_almost_empty_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_prog_empty_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_full_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_almost_full_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_full_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_almost_full_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <w_fifo_dat_o_2> equivalent to <w_fifo_dat_o_1> has been removed
    Found 1-bit register for signal <req_w_2>.
    Found 1-bit register for signal <req_r_1>.
    Found 1-bit register for signal <req_r_2>.
    Found 32-bit register for signal <w_fifo_dat_o_1>.
    Found 1-bit register for signal <w_fifo_dat_valid_o_1>.
    Found 1-bit register for signal <w_fifo_dat_valid_o_2>.
    Found 1-bit register for signal <s_rdy>.
    Found 1-bit register for signal <r_mode>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <req_w_1>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bus_slave> synthesized.

Synthesizing Unit <clk_gen_top>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/clk_gen_top.v".
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/clk_gen_top.v" line 29: Output port <CLK_VALID> of the instance <u_clk_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CLK_OUT1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CLK_OUT2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <LOCKED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <wb_reset_cnt>.
    Found 8-bit register for signal <dcm_rst_cnt>.
    Found 8-bit adder for signal <dcm_rst_cnt[7]_GND_5_o_add_2_OUT> created at line 49.
    Found 12-bit adder for signal <wb_reset_cnt[11]_GND_5_o_add_8_OUT> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <clk_gen_top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/cores/dma_fpga_cores/clk_gen.v".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <DMA_FIFOs_MUSER_DMA_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf".
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 634: Output port <full> of the instance <u_DMA_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 634: Output port <almost_full> of the instance <u_DMA_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 634: Output port <empty> of the instance <u_DMA_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 634: Output port <almost_empty> of the instance <u_DMA_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 649: Output port <full> of the instance <u_DMA_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 649: Output port <almost_full> of the instance <u_DMA_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 649: Output port <empty> of the instance <u_DMA_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 649: Output port <almost_empty> of the instance <u_DMA_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 664: Output port <full> of the instance <u_DMA_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 664: Output port <almost_full> of the instance <u_DMA_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 664: Output port <empty> of the instance <u_DMA_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 664: Output port <almost_empty> of the instance <u_DMA_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 679: Output port <full> of the instance <u_DMA_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 679: Output port <almost_full> of the instance <u_DMA_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 679: Output port <empty> of the instance <u_DMA_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 679: Output port <almost_empty> of the instance <u_DMA_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 694: Output port <rd_data_count> of the instance <u_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 694: Output port <fifo_rd_dat_valid_o> of the instance <u_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 694: Output port <fifo_full> of the instance <u_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 694: Output port <fifo_almost_full> of the instance <u_fifo_A1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 710: Output port <rd_data_count> of the instance <u_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 710: Output port <fifo_rd_dat_valid_o> of the instance <u_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 710: Output port <fifo_full> of the instance <u_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 710: Output port <fifo_almost_full> of the instance <u_fifo_A2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 726: Output port <rd_data_count> of the instance <u_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 726: Output port <fifo_rd_dat_valid_o> of the instance <u_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 726: Output port <fifo_full> of the instance <u_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 726: Output port <fifo_almost_full> of the instance <u_fifo_B1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 742: Output port <rd_data_count> of the instance <u_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 742: Output port <fifo_rd_dat_valid_o> of the instance <u_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 742: Output port <fifo_full> of the instance <u_fifo_B2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 742: Output port <fifo_almost_full> of the instance <u_fifo_B2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DMA_FIFOs_MUSER_DMA_FPGA> synthesized.

Synthesizing Unit <fifo_interface>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/fifo_interface.v".
    Found 8-bit register for signal <rst_cnt_rd>.
    Found 8-bit register for signal <rst_cnt_wr>.
    Found 8-bit adder for signal <rst_cnt_wr[7]_GND_11_o_add_2_OUT> created at line 51.
    Found 8-bit adder for signal <rst_cnt_rd[7]_GND_11_o_add_8_OUT> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <fifo_interface> synthesized.

Synthesizing Unit <DMA_merge_fifo>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_merge_fifo.v".
    Found 8-bit register for signal <rst_cnt_wr>.
    Found 8-bit register for signal <rst_cnt>.
    Found 8-bit adder for signal <rst_cnt[7]_GND_13_o_add_2_OUT> created at line 57.
    Found 8-bit adder for signal <rst_cnt_wr[7]_GND_13_o_add_8_OUT> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <DMA_merge_fifo> synthesized.

Synthesizing Unit <DMA_FPGA_IOBUF>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_fpga_iobuf.v".
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_IN_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_OUT_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_STB_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_ACK_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_WE_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_REQ_R_1_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_REQ_R_2_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_REQ_W_1_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_REQ_W_2_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_S_RDY_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_ABORT_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_M_RDY_LATCH>.
    Summary:
	no macro.
Unit <DMA_FPGA_IOBUF> synthesized.

Synthesizing Unit <DMA_INTERFACE_MUSER_DMA_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf".
WARNING:Xst:2898 - Port 'DMA_fifo_prog_full_A1', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'DMA_fifo_prog_full_A2', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'DMA_fifo_prog_full_B1', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'DMA_fifo_prog_full_B2', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'fifo_prog_empty_A1', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'fifo_prog_empty_A2', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'fifo_prog_empty_B1', unconnected in block instance 'u_wb_slave', is tied to GND.
WARNING:Xst:2898 - Port 'fifo_prog_empty_B2', unconnected in block instance 'u_wb_slave', is tied to GND.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/dma_fpga.vf" line 281: Output port <WBM_CAB_O> of the instance <u_PCI_GUEST> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DMA_INTERFACE_MUSER_DMA_FPGA> synthesized.

Synthesizing Unit <pulse_gen>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/pulse_gen.v".
    Found 1-bit register for signal <pulse_reg>.
    Found 6-bit register for signal <pulse_cnt>.
    Found 6-bit subtractor for signal <pulse_cnt[5]_GND_24_o_sub_3_OUT> created at line 38.
    Found 6-bit comparator greater for signal <GND_24_o_pulse_cnt[5]_LessThan_9_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pulse_gen> synthesized.

Synthesizing Unit <debug>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/debug.v".
    Found 32-bit register for signal <wb_engine_dat_i_reg>.
    Found 1-bit register for signal <duplication>.
    Found 112-bit register for signal <wb_slave_signals_reg>.
    Found 113-bit register for signal <wb_engine_signals_reg>.
    Found 32-bit comparator equal for signal <wb_engine_dat_i_reg[31]_wb_engine_signals_reg[31]_equal_23_o> created at line 131
    WARNING:Xst:2404 -  FFs/Latches <wb_slave_signals_reg<127:112>> (without init value) have a constant value of 0 in block <debug>.
    WARNING:Xst:2404 -  FFs/Latches <wb_engine_signals_reg<127:113>> (without init value) have a constant value of 0 in block <debug>.
    Summary:
	inferred 258 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debug> synthesized.

Synthesizing Unit <PCI_GUEST>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/pci_guest.v".
WARNING:Xst:647 - Input <WBS_CAB_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/pci_guest.v" line 145: Output port <wb_int_o> of the instance <bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/pci_guest.v" line 145: Output port <pci_rst_o> of the instance <bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/pci_guest.v" line 145: Output port <pci_rst_oe_o> of the instance <bridge> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <WBM_CAB_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <PCI_INTA> created at line 89
    Found 1-bit tristate buffer for signal <PCI_REQ> created at line 93
    Found 1-bit tristate buffer for signal <PCI_FRAME> created at line 97
    Found 1-bit tristate buffer for signal <PCI_IRDY> created at line 101
    Found 1-bit tristate buffer for signal <PCI_DEVSEL> created at line 105
    Found 1-bit tristate buffer for signal <PCI_TRDY> created at line 109
    Found 1-bit tristate buffer for signal <PCI_STOP> created at line 113
    Found 1-bit tristate buffer for signal <PCI_AD<0>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<1>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<2>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<3>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<4>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<5>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<6>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<7>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<8>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<9>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<10>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<11>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<12>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<13>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<14>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<15>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<16>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<17>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<18>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<19>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<20>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<21>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<22>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<23>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<24>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<25>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<26>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<27>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<28>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<29>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<30>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_AD<31>> created at line 120
    Found 1-bit tristate buffer for signal <PCI_CBE<0>> created at line 129
    Found 1-bit tristate buffer for signal <PCI_CBE<1>> created at line 129
    Found 1-bit tristate buffer for signal <PCI_CBE<2>> created at line 129
    Found 1-bit tristate buffer for signal <PCI_CBE<3>> created at line 129
    Found 1-bit tristate buffer for signal <PCI_PAR> created at line 135
    Found 1-bit tristate buffer for signal <PCI_PERR> created at line 139
    Found 1-bit tristate buffer for signal <PCI_SERR> created at line 143
    Summary:
	inferred  46 Tristate(s).
Unit <PCI_GUEST> synthesized.

Synthesizing Unit <pci_bridge32>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 20
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v" line 935: Output port <wbu_conf_be_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v" line 935: Output port <wbu_conf_data_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v" line 935: Output port <wbu_conf_wenable_out> of the instance <wishbone_slave_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v" line 1509: Output port <mas_ad_en_out> of the instance <output_backup> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_bridge32.v" line 1637: Output port <pci_gnt_reg_out> of the instance <input_register> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pci_bridge32> synthesized.

Synthesizing Unit <pci_rst_int>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_rst_int.v".
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_intan_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_rst_int.v" line 147: Output port <dat_out> of the instance <inta> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_rst_int> synthesized.

Synthesizing Unit <pci_out_reg>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_out_reg.v".
    Found 1-bit register for signal <en_out>.
    Found 1-bit register for signal <dat_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pci_out_reg> synthesized.

Synthesizing Unit <pci_wb_slave_unit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_slave_unit.v".
WARNING:Xst:647 - Input <wbu_map_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_pref_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_mrl_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbu_ccyc_addr_in<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_slave_unit.v" line 489: Output port <sample_address_out> of the instance <wishbone_slave> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_wb_slave_unit> synthesized.

Synthesizing Unit <pci_wb_slave>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_slave.v".
        WBR_SEL = 1'b0
        CONF_SEL = 1'b1
        S_IDLE = 3'b000
        S_DEC1 = 3'b001
        S_DEC2 = 3'b010
        S_START = 3'b011
        S_W_ADDR_DATA = 3'b100
        S_READ = 3'b101
        S_CONF_WRITE = 3'b110
        S_CONF_READ = 3'b111
        SEL_ADDR_IN = 1'b1
        SEL_DATA_IN = 1'b0
WARNING:Xst:647 - Input <del_bc_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ccyc_addr_in<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_conf_data_in<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbr_fifo_be_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbr_fifo_control_in<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <del_error_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <d_incoming>.
    Found 5-bit register for signal <img_hit>.
    Found 3-bit register for signal <c_state>.
    Found 1-bit register for signal <img_wallow>.
    Found 1-bit register for signal <wb_conf_hit>.
    Found 1-bit register for signal <do_del_request>.
    Found 1-bit register for signal <del_addr_hit>.
    Found 1-bit register for signal <del_completion_allow>.
    Found 1-bit register for signal <pref_en>.
    Found 1-bit register for signal <mrl_en>.
    Found 1-bit register for signal <map>.
    Found 1-bit register for signal <wbw_data_out_sel_reg>.
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | wb_clock_in (rising_edge)                      |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x4-bit Read Only RAM for signal <CAB_I_PWR_33_o_wide_mux_16_OUT>
    Found 1-bit 6-to-1 multiplexer for signal <ack> created at line 711.
    Found 32-bit comparator equal for signal <wb_del_addr_in[31]_wb_addr_in[31]_equal_6_o> created at line 390
    Found 4-bit comparator equal for signal <SEL_I[3]_wb_del_be_in[3]_equal_7_o> created at line 390
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_wb_slave> synthesized.

Synthesizing Unit <pci_async_reset_flop>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_async_reset_flop.v".
    Found 1-bit register for signal <async_reset_data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_async_reset_flop> synthesized.

Synthesizing Unit <pci_wbw_wbr_fifos>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v".
        WBW_DEPTH = 256
        WBW_ADDR_LENGTH = 8
        WBR_DEPTH = 256
        WBR_ADDR_LENGTH = 8
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v" line 371: Output port <do_a> of the instance <wbw_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v" line 400: Output port <do_a> of the instance <wbr_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v" line 497: Output port <rallow_out> of the instance <wbw_fifo_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_wbr_fifos.v" line 515: Output port <rallow_out> of the instance <wbr_fifo_ctrl> is unconnected or connected to loadless signal.
    Found 7-bit register for signal <pci_clk_inGreyCount>.
    Found 7-bit register for signal <outGreyCount>.
    Found 7-bit register for signal <inGreyCount>.
    Found 7-bit register for signal <wbw_outTransactionCount>.
    Found 7-bit register for signal <wbw_inTransactionCount>.
    Found 7-bit adder for signal <wbw_inTransactionCount[6]_GND_82_o_add_19_OUT> created at line 591.
    Found 7-bit adder for signal <wbw_outTransactionCount[6]_GND_82_o_add_22_OUT> created at line 601.
    Found 7-bit comparator not equal for signal <n0033> created at line 604
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pci_wbw_wbr_fifos> synthesized.

Synthesizing Unit <pci_wb_tpram>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_tpram.v".
        aw = 8
        dw = 40
WARNING:Xst:647 - Input <oe_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pci_wb_tpram> synthesized.

Synthesizing Unit <pci_wbw_fifo_control>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbw_fifo_control.v".
        ADDR_LENGTH = 8
    Found 8-bit register for signal <raddr>.
    Found 8-bit register for signal <rgrey_next>.
    Found 8-bit register for signal <wgrey_next>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <rclk_wgrey_next>.
    Found 8-bit register for signal <rgrey_minus1>.
    Found 8-bit register for signal <wclk_rgrey_minus1>.
    Found 8-bit register for signal <rgrey_addr>.
    Found 8-bit register for signal <wgrey_addr>.
    Found 8-bit register for signal <raddr_plus_one>.
    Found 9-bit subtractor for signal <GND_85_o_GND_85_o_sub_5_OUT> created at line 175.
    Found 9-bit subtractor for signal <PWR_38_o_GND_85_o_sub_6_OUT> created at line 175.
    Found 8-bit adder for signal <raddr_plus_one[7]_GND_85_o_add_8_OUT> created at line 193.
    Found 8-bit adder for signal <waddr[7]_GND_85_o_add_23_OUT> created at line 251.
    Found 8-bit comparator greater for signal <raddr[7]_waddr[7]_LessThan_4_o> created at line 175
    Found 8-bit comparator equal for signal <full_out> created at line 284
    Found 8-bit comparator equal for signal <almost_full_out> created at line 285
    Found 8-bit comparator equal for signal <empty_out> created at line 310
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <pci_wbw_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_1>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_synchronizer_flop.v".
        width = 8
        reset_val = 0
    Found 8-bit register for signal <sync_data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pci_synchronizer_flop_1> synthesized.

Synthesizing Unit <pci_synchronizer_flop_2>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_synchronizer_flop.v".
        width = 8
        reset_val = 3
    Found 8-bit register for signal <sync_data_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pci_synchronizer_flop_2> synthesized.

Synthesizing Unit <pci_wbr_fifo_control>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wbr_fifo_control.v".
        ADDR_LENGTH = 8
    Found 8-bit register for signal <raddr>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <rgrey_addr>.
    Found 8-bit register for signal <wgrey_addr>.
    Found 8-bit register for signal <rclk_wgrey_addr>.
    Found 8-bit register for signal <raddr_plus_one>.
    Found 8-bit adder for signal <raddr_plus_one[7]_GND_90_o_add_5_OUT> created at line 189.
    Found 8-bit adder for signal <waddr[7]_GND_90_o_add_17_OUT> created at line 239.
    Found 8-bit comparator equal for signal <empty> created at line 266
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <pci_wbr_fifo_control> synthesized.

Synthesizing Unit <pci_synchronizer_flop_3>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_synchronizer_flop.v".
        width = 7
        reset_val = 0
    Found 7-bit register for signal <sync_data_out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pci_synchronizer_flop_3> synthesized.

Synthesizing Unit <pci_wb_addr_mux>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_addr_mux.v".
WARNING:Xst:647 - Input <bar0_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar3_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar4_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar5_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am0_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am3_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am4_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <am5_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta0_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta3_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta4_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ta5_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en_in<3:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pci_wb_addr_mux> synthesized.

Synthesizing Unit <pci_wb_decoder>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_decoder.v".
        decode_len = 1
WARNING:Xst:647 - Input <tran_addr<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <hit> created at line 124
    Summary:
	inferred   1 Comparator(s).
Unit <pci_wb_decoder> synthesized.

Synthesizing Unit <pci_delayed_sync>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_delayed_sync.v".
    Found 4-bit register for signal <be_out>.
    Found 17-bit register for signal <comp_cycle_count>.
    Found 32-bit register for signal <addr_out>.
    Found 4-bit register for signal <bc_out>.
    Found 1-bit register for signal <we_out>.
    Found 1-bit register for signal <burst_out>.
    Found 1-bit register for signal <req_req_pending>.
    Found 1-bit register for signal <comp_req_pending>.
    Found 1-bit register for signal <comp_comp_pending>.
    Found 1-bit register for signal <req_comp_pending>.
    Found 1-bit register for signal <req_comp_pending_sample>.
    Found 1-bit register for signal <req_done_reg>.
    Found 1-bit register for signal <comp_done_reg_main>.
    Found 1-bit register for signal <comp_done_reg_clr>.
    Found 1-bit register for signal <comp_rty_exp_reg>.
    Found 1-bit register for signal <req_rty_exp_reg>.
    Found 1-bit register for signal <req_rty_exp_clr>.
    Found 1-bit register for signal <comp_rty_exp_clr>.
    Found 1-bit register for signal <status_out>.
    Found 1-bit register for signal <comp_flush_out>.
    Found 17-bit adder for signal <comp_cycle_count[16]_GND_96_o_add_6_OUT> created at line 452.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <pci_delayed_sync> synthesized.

Synthesizing Unit <pci_synchronizer_flop_4>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_synchronizer_flop.v".
        width = 1
        reset_val = 0
    Found 1-bit register for signal <sync_data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_synchronizer_flop_4> synthesized.

Synthesizing Unit <pci_delayed_write_reg>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_delayed_write_reg.v".
    Found 32-bit register for signal <comp_wdata_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pci_delayed_write_reg> synthesized.

Synthesizing Unit <pci_master32_sm_if>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_master32_sm_if.v".
        DELAYED_WRITE = 1'b1
        POSTED_WRITE = 1'b0
WARNING:Xst:647 - Input <wbw_fifo_control_in<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <be_out>.
    Found 30-bit register for signal <current_dword_address>.
    Found 2-bit register for signal <current_byte_address>.
    Found 8-bit register for signal <read_count>.
    Found 32-bit register for signal <intermediate_data>.
    Found 32-bit register for signal <data_out>.
    Found 4-bit register for signal <intermediate_be>.
    Found 4-bit register for signal <bc_out>.
    Found 1-bit register for signal <tabort_received_out>.
    Found 1-bit register for signal <write_req_int>.
    Found 1-bit register for signal <rdy_out>.
    Found 1-bit register for signal <data_source>.
    Found 1-bit register for signal <read_bound>.
    Found 1-bit register for signal <err_recovery>.
    Found 1-bit register for signal <del_write_req>.
    Found 1-bit register for signal <posted_write_req>.
    Found 1-bit register for signal <del_read_req>.
    Found 1-bit register for signal <intermediate_last>.
    Found 1-bit register for signal <current_last>.
    Found 1-bit register for signal <last_transfered>.
    Found 8-bit subtractor for signal <read_count[7]_GND_100_o_sub_38_OUT> created at line 478.
    Found 30-bit adder for signal <current_dword_address[29]_GND_100_o_add_12_OUT> created at line 392.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <pci_master32_sm_if> synthesized.

Synthesizing Unit <pci_master32_sm>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_master32_sm.v".
        S_IDLE = 4'b0001
        S_ADDRESS = 4'b0010
        S_TRANSFER = 4'b0100
        S_TA_END = 4'b1000
        SEL_ADDR_BC = 2'b01
        SEL_DATA_BE = 2'b00
        SEL_NEXT_DATA_BE = 2'b11
    Found 3-bit register for signal <decode_count>.
    Found 8-bit register for signal <latency_timer>.
    Found 2-bit register for signal <rdata_selector>.
    Found 4-bit register for signal <cur_state>.
    Found 1-bit register for signal <mabort1>.
    Found 1-bit register for signal <mabort2>.
    Found 1-bit register for signal <timeout>.
    Found 1-bit register for signal <transfer>.
    Found finite state machine <FSM_2> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <decode_count[2]_GND_102_o_sub_3_OUT> created at line 280.
    Found 8-bit subtractor for signal <latency_timer[7]_GND_102_o_sub_7_OUT> created at line 306.
    Found 32-bit 3-to-1 multiplexer for signal <pci_ad_out> created at line 586.
    Found 4-bit 3-to-1 multiplexer for signal <pci_cbe_out> created at line 586.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_master32_sm> synthesized.

Synthesizing Unit <pci_frame_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_crit.v".
    Summary:
	no macro.
Unit <pci_frame_crit> synthesized.

Synthesizing Unit <pci_frame_load_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_load_crit.v".
    Summary:
	no macro.
Unit <pci_frame_load_crit> synthesized.

Synthesizing Unit <pci_irdy_out_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_irdy_out_crit.v".
    Summary:
	no macro.
Unit <pci_irdy_out_crit> synthesized.

Synthesizing Unit <pci_mas_ad_load_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ad_load_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ad_load_crit> synthesized.

Synthesizing Unit <pci_mas_ch_state_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ch_state_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ch_state_crit> synthesized.

Synthesizing Unit <pci_mas_ad_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_mas_ad_en_crit.v".
    Summary:
	no macro.
Unit <pci_mas_ad_en_crit> synthesized.

Synthesizing Unit <pci_cbe_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_cbe_en_crit.v".
    Summary:
	no macro.
Unit <pci_cbe_en_crit> synthesized.

Synthesizing Unit <pci_frame_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_frame_en_crit.v".
    Summary:
	no macro.
Unit <pci_frame_en_crit> synthesized.

Synthesizing Unit <pci_target_unit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target_unit.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 20
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target_unit.v" line 566: Output port <pcir_full_out> of the instance <fifos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target_unit.v" line 566: Output port <pcir_transaction_ready_out> of the instance <fifos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target_unit.v" line 623: Output port <we_out> of the instance <del_sync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pci_target_unit> synthesized.

Synthesizing Unit <pci_wb_master>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_wb_master.v".
        S_IDLE = 3'b000
        S_WRITE = 3'b001
        S_WRITE_ERR_RTY = 3'b010
        S_READ = 3'b011
        S_READ_RTY = 3'b100
        S_TURN_ARROUND = 3'b101
    Register <wb_stb_o> equivalent to <wb_cyc_o> has been removed
    Found 8-bit register for signal <read_count>.
    Found 8-bit register for signal <rty_counter>.
    Found 32-bit register for signal <addr_cnt_out>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 32-bit register for signal <pcir_fifo_data_out>.
    Found 4-bit register for signal <bc_register>.
    Found 4-bit register for signal <wb_sel_o>.
    Found 4-bit register for signal <pcir_fifo_control_out>.
    Found 3-bit register for signal <c_state>.
    Found 3-bit register for signal <wb_cti_o>.
    Found 1-bit register for signal <read_bound>.
    Found 1-bit register for signal <addr_into_cnt_reg>.
    Found 1-bit register for signal <retried>.
    Found 1-bit register for signal <burst_chopped>.
    Found 1-bit register for signal <burst_chopped_delayed>.
    Found 1-bit register for signal <first_data_is_burst_reg>.
    Found 1-bit register for signal <wb_cyc_o>.
    Found 1-bit register for signal <wb_we_o>.
    Found 1-bit register for signal <pcir_fifo_wenable_out>.
    Found 1-bit register for signal <wb_read_done_out>.
    Found 1-bit register for signal <w_attempt>.
    Found 1-bit register for signal <first_wb_data_access>.
    Found 1-bit register for signal <reset_rty_cnt>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 18                                             |
    | Outputs            | 6                                              |
    | Clock              | wb_clock_in (rising_edge)                      |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <read_count[7]_GND_113_o_sub_4_OUT> created at line 361.
    Found 8-bit adder for signal <rty_counter[7]_GND_113_o_add_16_OUT> created at line 474.
    Found 32-bit adder for signal <addr_cnt_out[31]_GND_113_o_add_22_OUT> created at line 526.
    WARNING:Xst:2404 -  FFs/Latches <wb_bte_o<1:2>> (without init value) have a constant value of 0 in block <pci_wb_master>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_wb_master> synthesized.

Synthesizing Unit <pci_pciw_pcir_fifos>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_pcir_fifos.v".
        PCIW_DEPTH = 256
        PCIW_ADDR_LENGTH = 8
        PCIR_DEPTH = 256
        PCIR_ADDR_LENGTH = 8
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_pcir_fifos.v" line 388: Output port <do_a> of the instance <pciw_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_pcir_fifos.v" line 417: Output port <do_a> of the instance <pcir_fifo_storage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_pcir_fifos.v" line 532: Output port <rallow_out> of the instance <pcir_fifo_ctrl> is unconnected or connected to loadless signal.
    Found 7-bit register for signal <wb_clk_inGreyCount>.
    Found 7-bit register for signal <outGreyCount>.
    Found 7-bit register for signal <inGreyCount>.
    Found 8-bit register for signal <pciw_outTransactionCount>.
    Found 8-bit register for signal <pciw_inTransactionCount>.
    Found 8-bit adder for signal <pciw_inTransactionCount[7]_GND_115_o_add_19_OUT> created at line 608.
    Found 8-bit adder for signal <pciw_outTransactionCount[7]_GND_115_o_add_22_OUT> created at line 617.
    Found 7-bit comparator not equal for signal <n0033> created at line 620
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pci_pciw_pcir_fifos> synthesized.

Synthesizing Unit <pci_pci_tpram>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pci_tpram.v".
        aw = 8
        dw = 40
WARNING:Xst:647 - Input <oe_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pci_pci_tpram> synthesized.

Synthesizing Unit <pci_pciw_fifo_control>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pciw_fifo_control.v".
        ADDR_LENGTH = 8
    Found 8-bit register for signal <raddr>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <rgrey_minus2>.
    Found 8-bit register for signal <wclk_rgrey_minus2>.
    Found 8-bit register for signal <rgrey_minus1>.
    Found 8-bit register for signal <wgrey_minus1>.
    Found 8-bit register for signal <rgrey_addr>.
    Found 8-bit register for signal <wgrey_addr>.
    Found 8-bit register for signal <rclk_wgrey_addr>.
    Found 8-bit register for signal <rgrey_next>.
    Found 8-bit register for signal <wgrey_next>.
    Found 8-bit register for signal <wgrey_next_plus1>.
    Found 8-bit register for signal <waddr_plus1>.
    Found 8-bit register for signal <raddr_plus_one>.
    Found 8-bit adder for signal <raddr_plus_one[7]_GND_117_o_add_5_OUT> created at line 168.
    Found 8-bit adder for signal <waddr[7]_GND_117_o_add_26_OUT> created at line 248.
    Found 8-bit adder for signal <waddr_plus1[7]_GND_117_o_add_27_OUT> created at line 249.
    Found 8-bit comparator equal for signal <full_out> created at line 284
    Found 8-bit comparator equal for signal <almost_full_out> created at line 285
    Found 8-bit comparator equal for signal <two_left_out> created at line 286
    Found 8-bit comparator equal for signal <three_left_out> created at line 288
    Found 8-bit comparator equal for signal <almost_empty_out> created at line 318
    Found 8-bit comparator equal for signal <empty_out> created at line 319
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pci_pciw_fifo_control> synthesized.

Synthesizing Unit <pci_pcir_fifo_control>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pcir_fifo_control.v".
        ADDR_LENGTH = 8
    Found 8-bit register for signal <raddr>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <rgrey_addr>.
    Found 8-bit register for signal <wgrey_addr>.
    Found 8-bit register for signal <wclk_rgrey_addr>.
    Found 8-bit register for signal <rclk_wgrey_addr>.
    Found 8-bit register for signal <rgrey_next>.
    Found 8-bit register for signal <wgrey_next>.
    Found 8-bit register for signal <raddr_plus_one>.
    Found 8-bit adder for signal <raddr_plus_one[7]_GND_119_o_add_5_OUT> created at line 215.
    Found 8-bit adder for signal <waddr[7]_GND_119_o_add_22_OUT> created at line 278.
    Found 8-bit comparator equal for signal <full> created at line 304
    Found 8-bit comparator equal for signal <almost_empty> created at line 330
    Found 8-bit comparator equal for signal <empty> created at line 331
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <pci_pcir_fifo_control> synthesized.

Synthesizing Unit <pci_target32_interface>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_interface.v".
        pci_ba0_width = 20
        pci_ba1_5_width = 20
        hit0_conf = 1'b1
WARNING:Xst:647 - Input <pcir_fifo_be_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr2_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr3_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr4_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_base_addr5_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask0_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask2_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask3_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask4_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_addr_mask5_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr0_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr2_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr3_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr4_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pci_tran_addr5_in<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <status_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcir_fifo_almost_empty_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_io_addr_space5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pre_fetch_en5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en0_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en2_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en3_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en4_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_tran_en5_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <norm_bc>.
    Found 4-bit register for signal <pcir_fifo_ctrl_reg>.
    Found 4-bit register for signal <pciw_fifo_control_out>.
    Found 4-bit register for signal <pciw_fifo_cbe_out>.
    Found 12-bit register for signal <strd_address>.
    Found 32-bit register for signal <pcir_fifo_data_reg>.
    Found 32-bit register for signal <pciw_fifo_addr_data_out>.
    Found 32-bit register for signal <norm_address>.
    Found 1-bit register for signal <norm_prf_en>.
    Found 1-bit register for signal <same_read_reg>.
    Found 1-bit register for signal <target_rd>.
    Found 1-bit register for signal <keep_desconnect_wo_data_set>.
    Found 1-bit register for signal <pciw_fifo_wenable_out>.
    Found 4x1-bit Read Only RAM for signal <addr_burst_ok>
    Found 1-bit 4-to-1 multiplexer for signal <io_be_ok> created at line 747.
    Found 32-bit comparator equal for signal <address[31]_strd_addr_in[31]_equal_19_o> created at line 732
    Found 4-bit comparator equal for signal <bc_in[3]_strd_bc_in[3]_equal_20_o> created at line 732
    Found 4-bit comparator not equal for signal <n0125> created at line 902
    Summary:
	inferred   1 RAM(s).
	inferred 129 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <pci_target32_interface> synthesized.

Synthesizing Unit <pci_pci_decoder>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_pci_decoder.v".
        decode_len = 20
WARNING:Xst:647 - Input <tran_addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <at_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit comparator equal for signal <addr_hit> created at line 134
    Summary:
	inferred   1 Comparator(s).
Unit <pci_pci_decoder> synthesized.

Synthesizing Unit <pci_target32_sm>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_sm.v".
        S_IDLE = 3'b001
        S_WAIT = 3'b010
        S_TRANSFERE = 3'b100
WARNING:Xst:647 - Input <pci_idsel_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bckp_trdy_reg>.
    Found 3-bit register for signal <c_state>.
    Found 1-bit register for signal <read_completed_reg>.
    Found 1-bit register for signal <rw_cbe0>.
    Found 1-bit register for signal <wr_progress>.
    Found 1-bit register for signal <rd_progress>.
    Found 1-bit register for signal <rd_from_fifo>.
    Found 1-bit register for signal <rd_request>.
    Found 1-bit register for signal <wr_to_fifo>.
    Found 1-bit register for signal <same_read_reg>.
    Found 1-bit register for signal <norm_access_to_conf_reg>.
    Found 1-bit register for signal <cnf_progress>.
    Found 1-bit register for signal <backoff>.
    Found 1-bit register for signal <state_transfere_reg>.
    Found 1-bit register for signal <state_backoff_reg>.
    Found 1-bit register for signal <master_will_request_read>.
    Found 1-bit register for signal <previous_frame>.
    Found finite state machine <FSM_4> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pci_target32_sm> synthesized.

Synthesizing Unit <pci_target32_clk_en>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_clk_en.v".
    Summary:
	no macro.
Unit <pci_target32_clk_en> synthesized.

Synthesizing Unit <pci_target32_trdy_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_trdy_crit.v".
    Summary:
	no macro.
Unit <pci_target32_trdy_crit> synthesized.

Synthesizing Unit <pci_target32_stop_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_stop_crit.v".
    Summary:
	no macro.
Unit <pci_target32_stop_crit> synthesized.

Synthesizing Unit <pci_target32_devs_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_target32_devs_crit.v".
    Summary:
	no macro.
Unit <pci_target32_devs_crit> synthesized.

Synthesizing Unit <pci_conf_space>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_conf_space.v".
        r_status_bit10_9 = 2'b01
        r_status_bit7 = 1'b1
        r_status_bit5 = 1'b0
        r_class_code = 24'b000001101000000000000000
        r_header_type = 8'b00000000
        r_interrupt_pin = 8'b00000001
WARNING:Xst:647 - Input <r_conf_address_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_error_rty_exp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <isr_sys_err_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <isr_par_err_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <command_bit2_0>.
    Found 3-bit register for signal <wb_img_ctrl1_bit2_0>.
    Found 3-bit register for signal <wb_img_ctrl2_bit2_0>.
    Found 3-bit register for signal <icr_bit2_0>.
    Found 8-bit register for signal <latency_timer>.
    Found 8-bit register for signal <cache_line_size_reg>.
    Found 8-bit register for signal <interrupt_line>.
    Found 8-bit register for signal <pci_err_cs_bit31_24>.
    Found 8-bit register for signal <wb_err_cs_bit31_24>.
    Found 2-bit register for signal <pci_img_ctrl1_bit2_1>.
    Found 24-bit register for signal <pci_ba1_bit31_8>.
    Found 24-bit register for signal <pci_ta1>.
    Found 20-bit register for signal <wb_ba1_bit31_12>.
    Found 20-bit register for signal <wb_ta1>.
    Found 20-bit register for signal <wb_ta2>.
    Found 20-bit register for signal <wb_am1>.
    Found 20-bit register for signal <wb_ba2_bit31_12>.
    Found 20-bit register for signal <wb_am2>.
    Found 16-bit register for signal <r_vendor_id>.
    Found 16-bit register for signal <r_subsys_vendor_id>.
    Found 16-bit register for signal <r_device_id>.
    Found 16-bit register for signal <r_subsys_id>.
    Found 8-bit register for signal <r_revision_id>.
    Found 8-bit register for signal <r_max_lat>.
    Found 8-bit register for signal <r_min_gnt>.
    Found 32-bit register for signal <pci_err_addr>.
    Found 32-bit register for signal <pci_err_data>.
    Found 32-bit register for signal <wb_err_addr>.
    Found 32-bit register for signal <wb_err_data>.
    Found 7-bit register for signal <sync_cache_lsize_to_wb_bits>.
    Found 24-bit register for signal <pci_am1>.
    Found 1-bit register for signal <command_bit8>.
    Found 1-bit register for signal <command_bit6>.
    Found 1-bit register for signal <pci_ba0_bit31_8<31>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<30>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<29>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<28>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<27>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<26>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<25>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<24>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<23>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<22>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<21>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<20>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<19>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<18>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<17>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<16>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<15>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<14>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<13>>.
    Found 1-bit register for signal <pci_ba0_bit31_8<12>>.
    Found 1-bit register for signal <pci_err_cs_bit0>.
    Found 1-bit register for signal <wb_ba1_bit0>.
    Found 1-bit register for signal <wb_ba2_bit0>.
    Found 1-bit register for signal <wb_err_cs_bit0>.
    Found 1-bit register for signal <icr_bit31>.
    Found 1-bit register for signal <init_complete>.
    Found 1-bit register for signal <rst_inactive_sync>.
    Found 1-bit register for signal <rst_inactive>.
    Found 1-bit register for signal <status_bit15_11<15>>.
    Found 1-bit register for signal <status_bit15_11<14>>.
    Found 1-bit register for signal <status_bit15_11<13>>.
    Found 1-bit register for signal <status_bit15_11<12>>.
    Found 1-bit register for signal <status_bit15_11<11>>.
    Found 1-bit register for signal <status_bit8>.
    Found 1-bit register for signal <set_pci_err_cs_bit8>.
    Found 1-bit register for signal <pci_err_cs_bit8>.
    Found 1-bit register for signal <pci_err_cs_bit10>.
    Found 1-bit register for signal <pci_err_cs_bit9>.
    Found 1-bit register for signal <wb_err_cs_bit8>.
    Found 1-bit register for signal <wb_err_cs_bit9>.
    Found 1-bit register for signal <isr_bit2_0<1>>.
    Found 1-bit register for signal <set_isr_bit2>.
    Found 1-bit register for signal <isr_bit2_0<2>>.
    Found 1-bit register for signal <isr_bit2_0<0>>.
    Found 1-bit register for signal <interrupt_out>.
    Found 1-bit register for signal <sync_command_bit>.
    Found 1-bit register for signal <wb_init_complete_out>.
    Found 128x57-bit Read Only RAM for signal <_n1587>
    Summary:
	inferred   1 RAM(s).
	inferred 518 D-type flip-flop(s).
	inferred 222 Multiplexer(s).
Unit <pci_conf_space> synthesized.

Synthesizing Unit <pci_sync_module>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_sync_module.v".
    Found 1-bit register for signal <sync_del_bit>.
    Found 1-bit register for signal <delayed_del_bit>.
    Found 1-bit register for signal <sync_bckp_bit>.
    Found 1-bit register for signal <delayed_bckp_bit>.
    Found 1-bit register for signal <del_bit>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <pci_sync_module> synthesized.

Synthesizing Unit <pci_io_mux>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <pci_io_mux> synthesized.

Synthesizing Unit <pci_io_mux_ad_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux_ad_en_crit.v".
    Summary:
	no macro.
Unit <pci_io_mux_ad_en_crit> synthesized.

Synthesizing Unit <pci_io_mux_ad_load_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_io_mux_ad_load_crit.v".
    Summary:
	no macro.
Unit <pci_io_mux_ad_load_crit> synthesized.

Synthesizing Unit <pci_cur_out_reg>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_cur_out_reg.v".
    Found 1-bit register for signal <devsel_out>.
    Found 1-bit register for signal <trdy_out>.
    Found 1-bit register for signal <stop_out>.
    Found 1-bit register for signal <perr_out>.
    Found 1-bit register for signal <serr_out>.
    Found 1-bit register for signal <frame_out>.
    Found 1-bit register for signal <irdy_out>.
    Found 4-bit register for signal <cbe_out>.
    Found 32-bit register for signal <ad_out>.
    Found 1-bit register for signal <frame_en_out>.
    Found 1-bit register for signal <irdy_en_out>.
    Found 1-bit register for signal <mas_ad_en_out>.
    Found 1-bit register for signal <tar_ad_en_out>.
    Found 1-bit register for signal <trdy_en_out>.
    Found 1-bit register for signal <par_out>.
    Found 1-bit register for signal <par_en_out>.
    Found 1-bit register for signal <perr_en_out>.
    Found 1-bit register for signal <serr_en_out>.
    Found 1-bit register for signal <cbe_en_out>.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pci_cur_out_reg> synthesized.

Synthesizing Unit <pci_parity_check>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_parity_check.v".
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_parity_check.v" line 216: Output port <perr_out> of the instance <perr_crit_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <check_for_serr_on_second>.
    Found 1-bit register for signal <check_perr>.
    Found 1-bit register for signal <perr_sampled>.
    Found 1-bit register for signal <master_perr_report>.
    Found 1-bit register for signal <frame_and_irdy_en_prev>.
    Found 1-bit register for signal <frame_and_irdy_en_prev_prev>.
    Found 1-bit register for signal <frame_dec2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pci_parity_check> synthesized.

Synthesizing Unit <pci_par_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_par_crit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <pci_par_crit> synthesized.

Synthesizing Unit <pci_perr_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_perr_crit.v".
    Summary:
Unit <pci_perr_crit> synthesized.

Synthesizing Unit <pci_perr_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_perr_en_crit.v".
    Found 1-bit register for signal <perr_en_reg_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pci_perr_en_crit> synthesized.

Synthesizing Unit <pci_serr_en_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_serr_en_crit.v".
    Summary:
Unit <pci_serr_en_crit> synthesized.

Synthesizing Unit <pci_serr_crit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_serr_crit.v".
    Summary:
Unit <pci_serr_crit> synthesized.

Synthesizing Unit <pci_in_reg>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/opencores/pci/trunk/rtl/verilog/pci_in_reg.v".
    Found 1-bit register for signal <pci_irdy_reg_out>.
    Found 1-bit register for signal <pci_trdy_reg_out>.
    Found 1-bit register for signal <pci_stop_reg_out>.
    Found 1-bit register for signal <pci_devsel_reg_out>.
    Found 1-bit register for signal <pci_gnt_reg_out>.
    Found 32-bit register for signal <pci_ad_reg_out>.
    Found 4-bit register for signal <pci_cbe_reg_out>.
    Found 1-bit register for signal <pci_frame_reg_out>.
    Found 1-bit register for signal <pci_idsel_reg_out>.
    Summary:
	inferred  43 D-type flip-flop(s).
Unit <pci_in_reg> synthesized.

Synthesizing Unit <dma_wb_engine>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_wb_engine.v".
        IDLE = 3'b000
        FETCH_ADDR = 3'b001
        FETCH_LENGTH = 3'b010
        FETCH_POINTER = 3'b011
        WRITE_WB = 3'b100
        END_BURST = 3'b101
        FINISH = 3'b110
        WAIT = 3'b111
WARNING:Xst:647 - Input <ctrl_i<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <watch_dog_cnt_i<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_data_strobe_current_i_A1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_data_strobe_current_i_A2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_data_strobe_current_i_B1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_data_strobe_current_i_B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <interrupt>.
    Found 8-bit register for signal <burst_length_comb>.
    Found 16-bit register for signal <watch_dog_cnt_limit>.
    Found 32-bit register for signal <record_start_addr>.
    Found 32-bit register for signal <record_next_addr>.
    Found 32-bit register for signal <record_length_addr>.
    Found 32-bit register for signal <record_pointer_addr>.
    Found 1-bit register for signal <record_done>.
    Found 1-bit register for signal <burst_done>.
    Found 1-bit register for signal <dma_done>.
    Found 32-bit register for signal <record_length>.
    Found 32-bit register for signal <next_record_addr>.
    Found 1-bit register for signal <record_list_ended>.
    Found 16-bit register for signal <watch_dog_cnt>.
    Found 1-bit register for signal <watch_dog_overflow>.
    Found 8-bit register for signal <burst_length>.
    Found 32-bit register for signal <dma_length>.
    Found 1-bit register for signal <zero_dma_length>.
    Found 1-bit register for signal <just_finish_reg>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <cyc_wb>.
    Found 1-bit register for signal <stb_wb>.
    Found 32-bit register for signal <adr_wb>.
    Found 2-bit register for signal <bte_wb>.
    Found 1-bit register for signal <we_wb>.
    Found 4-bit register for signal <sel_wb>.
    Found 1-bit register for signal <status_reg<7>>.
    Found 1-bit register for signal <status_reg<6>>.
    Found 1-bit register for signal <status_reg<5>>.
    Found 1-bit register for signal <status_reg<4>>.
    Found 1-bit register for signal <status_reg<3>>.
    Found 1-bit register for signal <status_reg<2>>.
    Found 1-bit register for signal <status_reg<1>>.
    Found 1-bit register for signal <status_reg<0>>.
    Found 1-bit register for signal <status_valid_reg>.
    Found 32-bit register for signal <fifo_data_A1>.
    Found 1-bit register for signal <fifo_data_valid_A1>.
    Found 32-bit register for signal <fifo_data_A2>.
    Found 1-bit register for signal <fifo_data_valid_A2>.
    Found 32-bit register for signal <fifo_data_A3>.
    Found 1-bit register for signal <fifo_data_valid_A3>.
    Found 32-bit register for signal <fifo_data_A4>.
    Found 1-bit register for signal <fifo_data_valid_A4>.
    Found 1-bit register for signal <interrupt_enabled_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 32                                             |
    | Inputs             | 14                                             |
    | Outputs            | 18                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i_abort_i_OR_563_o (positive)            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <record_length[31]_GND_150_o_sub_102_OUT> created at line 296.
    Found 8-bit subtractor for signal <burst_length[7]_GND_150_o_sub_133_OUT> created at line 347.
    Found 32-bit subtractor for signal <dma_length[31]_GND_150_o_sub_144_OUT> created at line 360.
    Found 32-bit subtractor for signal <dmalen_i[31]_dma_length[31]_sub_146_OUT> created at line 362.
    Found 32-bit adder for signal <record_start_addr[31]_GND_150_o_add_36_OUT> created at line 225.
    Found 32-bit adder for signal <record_next_addr[31]_GND_150_o_add_49_OUT> created at line 231.
    Found 32-bit adder for signal <dmaadr_i[31]_GND_150_o_add_59_OUT> created at line 241.
    Found 32-bit adder for signal <dmaadr_i[31]_GND_150_o_add_60_OUT> created at line 242.
    Found 32-bit adder for signal <next_record_addr[31]_GND_150_o_add_63_OUT> created at line 244.
    Found 32-bit adder for signal <next_record_addr[31]_GND_150_o_add_64_OUT> created at line 245.
    Found 16-bit adder for signal <watch_dog_cnt[15]_GND_150_o_add_120_OUT> created at line 327.
    Found 4x16-bit Read Only RAM for signal <watch_dog_cnt_i[1]_GND_150_o_wide_mux_23_OUT>
    Found 1-bit 8-to-1 multiplexer for signal <src_rdy> created at line 152.
    Found 1-bit 7-to-1 multiplexer for signal <state[2]_GND_150_o_Mux_257_o> created at line 505.
    Found 1-bit 7-to-1 multiplexer for signal <state[2]_GND_150_o_Mux_258_o> created at line 505.
    Found 32-bit 7-to-1 multiplexer for signal <state[2]_GND_150_o_wide_mux_259_OUT> created at line 505.
    Found 1-bit 7-to-1 multiplexer for signal <state[2]_GND_150_o_Mux_261_o> created at line 505.
    Found 4-bit 7-to-1 multiplexer for signal <state[2]_GND_150_o_wide_mux_262_OUT> created at line 505.
    Found 32-bit 4-to-1 multiplexer for signal <_n0778> created at line 19.
    Found 16-bit comparator greater for signal <watch_dog_cnt[15]_watch_dog_cnt_limit[15]_LessThan_120_o> created at line 326
    Found 16-bit comparator equal for signal <watch_dog_cnt[15]_watch_dog_cnt_limit[15]_equal_127_o> created at line 335
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 462 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  90 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dma_wb_engine> synthesized.

Synthesizing Unit <dma_wb_slave>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_wb_slave.v".
        IDLE = 2'b00
        REQ_SINGLE_RECEIVED = 2'b01
        REQ_BURST_RECEIVED = 2'b10
        REQ_ERROR = 2'b11
WARNING:Xst:647 - Input <adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bte_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_prog_full_A1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_prog_full_A2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_prog_full_B1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMA_fifo_prog_full_B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_prog_empty_A1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_prog_empty_A2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_prog_empty_B1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_prog_empty_B2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <start_end_mon_pipe>.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <dat_i_reg>.
    Found 10-bit register for signal <adr_i_reg>.
    Found 1-bit register for signal <we_i_reg>.
    Found 4-bit register for signal <sel_i_reg>.
    Found 1-bit register for signal <ack_reg>.
    Found 32-bit register for signal <transfered_size_reg>.
    Found 1-bit register for signal <status_reg<7>>.
    Found 1-bit register for signal <status_reg<6>>.
    Found 1-bit register for signal <status_reg<5>>.
    Found 1-bit register for signal <status_reg<4>>.
    Found 1-bit register for signal <status_reg<3>>.
    Found 1-bit register for signal <status_reg<2>>.
    Found 1-bit register for signal <status_reg<1>>.
    Found 1-bit register for signal <status_reg<0>>.
    Found 1-bit register for signal <channel_0_up_reg>.
    Found 1-bit register for signal <channel_1_up_reg>.
    Found 1-bit register for signal <channel_2_up_reg>.
    Found 1-bit register for signal <channel_3_up_reg>.
    Found 4-bit register for signal <bc_reg>.
    Found 1-bit register for signal <control_reg<31>>.
    Found 1-bit register for signal <control_reg<30>>.
    Found 1-bit register for signal <control_reg<29>>.
    Found 1-bit register for signal <control_reg<28>>.
    Found 1-bit register for signal <control_reg<27>>.
    Found 1-bit register for signal <control_reg<26>>.
    Found 1-bit register for signal <control_reg<25>>.
    Found 1-bit register for signal <control_reg<24>>.
    Found 1-bit register for signal <control_reg<23>>.
    Found 1-bit register for signal <control_reg<22>>.
    Found 1-bit register for signal <control_reg<21>>.
    Found 1-bit register for signal <control_reg<20>>.
    Found 1-bit register for signal <control_reg<19>>.
    Found 1-bit register for signal <control_reg<18>>.
    Found 1-bit register for signal <control_reg<17>>.
    Found 1-bit register for signal <control_reg<16>>.
    Found 1-bit register for signal <control_reg<15>>.
    Found 1-bit register for signal <control_reg<14>>.
    Found 1-bit register for signal <control_reg<13>>.
    Found 1-bit register for signal <control_reg<12>>.
    Found 1-bit register for signal <control_reg<11>>.
    Found 1-bit register for signal <control_reg<10>>.
    Found 1-bit register for signal <control_reg<9>>.
    Found 1-bit register for signal <control_reg<8>>.
    Found 1-bit register for signal <control_reg<7>>.
    Found 1-bit register for signal <control_reg<6>>.
    Found 1-bit register for signal <control_reg<5>>.
    Found 1-bit register for signal <control_reg<4>>.
    Found 1-bit register for signal <control_reg<3>>.
    Found 1-bit register for signal <control_reg<2>>.
    Found 1-bit register for signal <control_reg<1>>.
    Found 1-bit register for signal <control_reg<0>>.
    Found 32-bit register for signal <dmaadr_reg>.
    Found 32-bit register for signal <dmalen_reg>.
    Found 32-bit register for signal <DMA_FIFO_ctrl_reg_A1>.
    Found 32-bit register for signal <DMA_FIFO_status_reg_A1>.
    Found 32-bit register for signal <DMA_FIFO_ctrl_reg_A2>.
    Found 32-bit register for signal <DMA_FIFO_status_reg_A2>.
    Found 32-bit register for signal <DMA_FIFO_ctrl_reg_B1>.
    Found 32-bit register for signal <DMA_FIFO_status_reg_B1>.
    Found 32-bit register for signal <DMA_FIFO_ctrl_reg_B2>.
    Found 32-bit register for signal <DMA_FIFO_status_reg_B2>.
    Found 32-bit register for signal <FIFO_A1_ctrl_reg>.
    Found 32-bit register for signal <FIFO_A1_status_reg>.
    Found 32-bit register for signal <FIFO_A2_ctrl_reg>.
    Found 32-bit register for signal <FIFO_A2_status_reg>.
    Found 32-bit register for signal <FIFO_B1_ctrl_reg>.
    Found 32-bit register for signal <FIFO_B1_status_reg>.
    Found 32-bit register for signal <FIFO_B2_ctrl_reg>.
    Found 32-bit register for signal <FIFO_B2_status_reg>.
    Found 1-bit register for signal <MON_reg<7>>.
    Found 1-bit register for signal <MON_reg<6>>.
    Found 1-bit register for signal <MON_reg<5>>.
    Found 1-bit register for signal <MON_reg<4>>.
    Found 1-bit register for signal <MON_reg<3>>.
    Found 1-bit register for signal <MON_reg<2>>.
    Found 1-bit register for signal <MON_reg<1>>.
    Found 1-bit register for signal <MON_reg<0>>.
    Found 2-bit register for signal <MON_reg_pipe>.
    Found 32-bit register for signal <RESET_reg>.
    Found 1-bit register for signal <reset_channel_0>.
    Found 1-bit register for signal <reset_channel_1>.
    Found 1-bit register for signal <reset_channel_2>.
    Found 1-bit register for signal <reset_channel_3>.
    Found 1-bit register for signal <reset_wb_dma>.
    Found 8-bit register for signal <start_end_mon>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <fifo_slots_A1<25:0>> created at line 151.
    Found 26-bit subtractor for signal <fifo_slots_A2<25:0>> created at line 155.
    Found 26-bit subtractor for signal <fifo_slots_B1<25:0>> created at line 159.
    Found 26-bit subtractor for signal <fifo_slots_B2<25:0>> created at line 163.
    Found 4x6-bit Read Only RAM for signal <_n1042>
    Found 4x6-bit Read Only RAM for signal <_n1109>
    Found 32-bit 28-to-1 multiplexer for signal <_n1095> created at line 134.
    Found 28-bit comparator greater for signal <GND_151_o_DMA_fifo_cnt_A1[27]_LessThan_148_o> created at line 448
    Found 28-bit comparator greater for signal <GND_151_o_DMA_fifo_cnt_A2[27]_LessThan_164_o> created at line 490
    Found 28-bit comparator greater for signal <GND_151_o_DMA_fifo_cnt_B1[27]_LessThan_180_o> created at line 532
    Found 28-bit comparator greater for signal <GND_151_o_DMA_fifo_cnt_B2[27]_LessThan_196_o> created at line 574
    Found 28-bit comparator greater for signal <fifo_length_A1[27]_GND_151_o_LessThan_213_o> created at line 617
    Found 28-bit comparator greater for signal <GND_151_o_fifo_length_A1[27]_LessThan_214_o> created at line 622
    Found 28-bit comparator greater for signal <fifo_length_A2[27]_GND_151_o_LessThan_231_o> created at line 661
    Found 28-bit comparator greater for signal <GND_151_o_fifo_length_A2[27]_LessThan_232_o> created at line 666
    Found 28-bit comparator greater for signal <fifo_length_B1[27]_GND_151_o_LessThan_249_o> created at line 705
    Found 28-bit comparator greater for signal <GND_151_o_fifo_length_B1[27]_LessThan_250_o> created at line 710
    Found 28-bit comparator greater for signal <fifo_length_B2[27]_GND_151_o_LessThan_267_o> created at line 749
    Found 28-bit comparator greater for signal <GND_151_o_fifo_length_B2[27]_LessThan_268_o> created at line 754
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 767 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 500 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dma_wb_slave> synthesized.

Synthesizing Unit <DMA_FPGA_icon_wrapper>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_fpga_icon_wrapper.v".
    Summary:
	no macro.
Unit <DMA_FPGA_icon_wrapper> synthesized.

Synthesizing Unit <monitor_pulse_start_end>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/monitor_pulse_start_end.v".
    Found 1-bit register for signal <start_pulse_pipe>.
    Found 1-bit register for signal <start_pulse_posedge>.
    Found 1-bit register for signal <end_pulse_reg>.
    Found 1-bit register for signal <end_pulse_pipe>.
    Found 1-bit register for signal <end_pulse_posedge>.
    Found 8-bit register for signal <cnt_1>.
    Found 8-bit register for signal <cnt_2>.
    Found 16-bit register for signal <cnt_3>.
    Found 1-bit register for signal <time_out>.
    Found 1-bit register for signal <start_end_pulse>.
    Found 1-bit register for signal <start_pulse_o>.
    Found 1-bit register for signal <end_pulse_o>.
    Found 1-bit register for signal <start_end_pulse_o>.
    Found 1-bit register for signal <start_pulse_reg>.
    Found 8-bit adder for signal <cnt_1[7]_GND_156_o_add_6_OUT> created at line 99.
    Found 8-bit adder for signal <cnt_2[7]_GND_156_o_add_13_OUT> created at line 109.
    Found 16-bit adder for signal <cnt_3[15]_GND_156_o_add_21_OUT> created at line 121.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <monitor_pulse_start_end> synthesized.

Synthesizing Unit <bus_slave_debug>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/bus_slave_debug.v".
    Found 32-bit register for signal <dat_i_reg>.
    Found 1-bit register for signal <duplication_m>.
    Found 32-bit register for signal <dat_o_reg>.
    Found 1-bit register for signal <duplication_s>.
    Found 76-bit register for signal <debug_bus_reg>.
    Found 32-bit comparator equal for signal <dat_i_reg[31]_debug_bus_reg[37]_equal_11_o> created at line 79
    Found 32-bit comparator equal for signal <dat_o_reg[31]_debug_bus_reg[69]_equal_18_o> created at line 93
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_reg<95:76>> (without init value) have a constant value of 0 in block <bus_slave_debug>.
    Summary:
	inferred 142 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <bus_slave_debug> synthesized.

Synthesizing Unit <DMA_LED_driver>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/dma_fpga/remote_sources/_/src/dma/dma_led_driver.v".
    Found 1-bit register for signal <dma_in_use_pipe_2>.
    Found 1-bit register for signal <red_reg>.
    Found 26-bit register for signal <blink_red_cnt>.
    Found 1-bit register for signal <green_reg>.
    Found 23-bit register for signal <blink_cnt>.
    Found 26-bit register for signal <blink_valid_cnt>.
    Found 1-bit register for signal <dma_in_use_pipe_1>.
    Found 26-bit adder for signal <blink_red_cnt[25]_GND_158_o_add_4_OUT> created at line 56.
    Found 23-bit adder for signal <blink_cnt[22]_GND_158_o_add_11_OUT> created at line 74.
    Found 26-bit adder for signal <blink_valid_cnt[25]_GND_158_o_add_16_OUT> created at line 83.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
Unit <DMA_LED_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x57-bit single-port Read Only RAM                  : 1
 4x1-bit single-port Read Only RAM                     : 1
 4x16-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x6-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 63
 12-bit adder                                          : 1
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 23-bit adder                                          : 1
 26-bit adder                                          : 2
 26-bit subtractor                                     : 4
 3-bit subtractor                                      : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 6-bit subtractor                                      : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 33
 8-bit subtractor                                      : 4
 9-bit subtractor                                      : 1
# Registers                                            : 648
 1-bit register                                        : 412
 10-bit register                                       : 1
 112-bit register                                      : 1
 113-bit register                                      : 1
 12-bit register                                       : 2
 16-bit register                                       : 9
 17-bit register                                       : 2
 2-bit register                                        : 8
 20-bit register                                       : 6
 23-bit register                                       : 1
 24-bit register                                       : 3
 26-bit register                                       : 2
 3-bit register                                        : 6
 30-bit register                                       : 1
 32-bit register                                       : 69
 36-bit register                                       : 1
 4-bit register                                        : 19
 5-bit register                                        : 1
 6-bit register                                        : 2
 66-bit register                                       : 2
 7-bit register                                        : 12
 76-bit register                                       : 2
 8-bit register                                        : 85
# Comparators                                          : 50
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 2
 28-bit comparator greater                             : 12
 32-bit comparator equal                               : 11
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 1
 6-bit comparator greater                              : 2
 7-bit comparator not equal                            : 2
 8-bit comparator equal                                : 13
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1057
 1-bit 2-to-1 multiplexer                              : 883
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 8
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 78
 32-bit 28-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 26
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 7-to-1 multiplexer                              : 1
 57-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 26
 9-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 46
 1-bit tristate buffer                                 : 46
# FSMs                                                 : 8
# Xors                                                 : 21
 1-bit xor2                                            : 4
 1-bit xor32                                           : 1
 1-bit xor36                                           : 1
 1-bit xor5                                            : 2
 6-bit xor2                                            : 4
 7-bit xor2                                            : 9

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/blk_mem_16_16_256.ngc>.
Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/ila_wb.ngc>.
Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/DMA_FPGA_ila_bus.ngc>.
Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/fifo_32_32.ngc>.
Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/DMA_merge_fifo_core.ngc>.
Reading core <remote_sources/_/src/cores/DMA_FPGA_cores/DMA_FPGA_icon.ngc>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_0>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_1>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_2>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_0>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_1>.
Loading core <blk_mem_16_16_256> for timing and area information for instance <blk_mem_16_16_256_2>.
Loading core <ila_wb> for timing and area information for instance <u_ila_wb_slave>.
Loading core <ila_wb> for timing and area information for instance <u_ila_wb_engine>.
Loading core <DMA_FPGA_ila_bus> for timing and area information for instance <u_DMA_FPGA_ila_bus>.
Loading core <DMA_FPGA_ila_bus> for timing and area information for instance <u_fifo_bus>.
Loading core <fifo_32_32> for timing and area information for instance <u_fifo_32_32>.
Loading core <DMA_merge_fifo_core> for timing and area information for instance <u_DMA_merge_fifo_core>.
Loading core <DMA_FPGA_icon> for timing and area information for instance <u_DMA_FPGA_icon>.
INFO:Xst:2261 - The FF/Latch <start_end_mon_3> in Unit <u_wb_slave> is equivalent to the following 41 FFs/Latches, which will be removed : <start_end_mon_7> <DMA_FIFO_status_reg_A1_0> <DMA_FIFO_status_reg_A1_1> <DMA_FIFO_status_reg_A1_28> <DMA_FIFO_status_reg_A1_29> <DMA_FIFO_status_reg_A1_30> <DMA_FIFO_status_reg_A2_0> <DMA_FIFO_status_reg_A2_1> <DMA_FIFO_status_reg_A2_28> <DMA_FIFO_status_reg_A2_29> <DMA_FIFO_status_reg_A2_30> <DMA_FIFO_status_reg_B1_0> <DMA_FIFO_status_reg_B1_1> <DMA_FIFO_status_reg_B1_28> <DMA_FIFO_status_reg_B1_29> <DMA_FIFO_status_reg_B1_30> <DMA_FIFO_status_reg_B2_0> <DMA_FIFO_status_reg_B2_1> <DMA_FIFO_status_reg_B2_28> <DMA_FIFO_status_reg_B2_29> <DMA_FIFO_status_reg_B2_30> <FIFO_A2_status_reg_0> <FIFO_A2_status_reg_1> <FIFO_A2_status_reg_28> <FIFO_A2_status_reg_29> <FIFO_A2_status_reg_30> <FIFO_A1_status_reg_0> <FIFO_A1_status_reg_1> <FIFO_A1_status_reg_28> <FIFO_A1_status_reg_29> <FIFO_A1_status_reg_30> <FIFO_B1_status_reg_0> <FIFO_B1_status_reg_1> <FIFO_B1_status_reg_28>
   <FIFO_B1_status_reg_29> <FIFO_B1_status_reg_30> <FIFO_B2_status_reg_0> <FIFO_B2_status_reg_1> <FIFO_B2_status_reg_28> <FIFO_B2_status_reg_29> <FIFO_B2_status_reg_30> 
INFO:Xst:2261 - The FF/Latch <start_end_mon_pipe_3> in Unit <u_wb_slave> is equivalent to the following FF/Latch, which will be removed : <start_end_mon_pipe_7> 
INFO:Xst:2261 - The FF/Latch <wb_slave_signals_reg_111> in Unit <u_debug> is equivalent to the following FF/Latch, which will be removed : <wb_engine_signals_reg_111> 
WARNING:Xst:1710 - FF/Latch <r_subsys_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_12> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_2> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_5> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_6> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_7> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_30> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_31> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_2> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_5> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_6> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_7> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_vendor_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_1> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_4> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_max_lat_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_0> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_3> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_min_gnt_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_102> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_103> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_109> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_12> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_subsys_vendor_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_4> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_5> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_6> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_7> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_8> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_11> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_12> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_13> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_14> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_device_id_15> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_0> (without init value) has a constant value of 1 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_1> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_2> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_3> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <start_end_mon_3> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_reg_7> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_7> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_8> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_9> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_10> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_11> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_12> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_13> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_14> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_15> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_16> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_17> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_18> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_19> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_20> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_21> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_22> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_23> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_24> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_25> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_26> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_27> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_28> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_29> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_2> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_3> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_4> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_conf_hit> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_0> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_1> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_2> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_3> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_4> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_5> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_6> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_end_mon_pipe_3> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <strd_address_10> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2677 - Node <strd_address_11> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2404 -  FFs/Latches <start_end_mon<7:7>> (without init value) have a constant value of 0 in block <dma_wb_slave>.
WARNING:Xst:2404 -  FFs/Latches <start_end_mon_pipe<7:7>> (without init value) have a constant value of 0 in block <dma_wb_slave>.

Synthesizing (advanced) Unit <DMA_LED_driver>.
The following registers are absorbed into counter <blink_cnt>: 1 register on signal <blink_cnt>.
The following registers are absorbed into counter <blink_red_cnt>: 1 register on signal <blink_red_cnt>.
The following registers are absorbed into counter <blink_valid_cnt>: 1 register on signal <blink_valid_cnt>.
Unit <DMA_LED_driver> synthesized (advanced).

Synthesizing (advanced) Unit <DMA_merge_fifo>.
The following registers are absorbed into counter <rst_cnt_wr>: 1 register on signal <rst_cnt_wr>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <DMA_merge_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <clk_gen_top>.
The following registers are absorbed into counter <dcm_rst_cnt>: 1 register on signal <dcm_rst_cnt>.
The following registers are absorbed into counter <wb_reset_cnt>: 1 register on signal <wb_reset_cnt>.
Unit <clk_gen_top> synthesized (advanced).

Synthesizing (advanced) Unit <dma_wb_engine>.
The following registers are absorbed into counter <watch_dog_cnt>: 1 register on signal <watch_dog_cnt>.
The following registers are absorbed into counter <burst_length>: 1 register on signal <burst_length>.
INFO:Xst:3231 - The small RAM <Mram_watch_dog_cnt_i[1]_GND_150_o_wide_mux_23_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <watch_dog_cnt_i> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dma_wb_engine> synthesized (advanced).

Synthesizing (advanced) Unit <dma_wb_slave>.
INFO:Xst:3231 - The small RAM <Mram__n1042> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MON_reg_01>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n1109> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MON_reg_02>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dma_wb_slave> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_interface>.
The following registers are absorbed into counter <rst_cnt_rd>: 1 register on signal <rst_cnt_rd>.
The following registers are absorbed into counter <rst_cnt_wr>: 1 register on signal <rst_cnt_wr>.
Unit <fifo_interface> synthesized (advanced).

Synthesizing (advanced) Unit <monitor_pulse_start_end>.
The following registers are absorbed into counter <cnt_1>: 1 register on signal <cnt_1>.
The following registers are absorbed into counter <cnt_3>: 1 register on signal <cnt_3>.
The following registers are absorbed into counter <cnt_2>: 1 register on signal <cnt_2>.
Unit <monitor_pulse_start_end> synthesized (advanced).

Synthesizing (advanced) Unit <pci_conf_space>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1587> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 57-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <w_conf_address_in<8:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pci_conf_space> synthesized (advanced).

Synthesizing (advanced) Unit <pci_delayed_sync>.
The following registers are absorbed into counter <comp_cycle_count>: 1 register on signal <comp_cycle_count>.
Unit <pci_delayed_sync> synthesized (advanced).

Synthesizing (advanced) Unit <pci_master32_sm>.
The following registers are absorbed into counter <latency_timer>: 1 register on signal <latency_timer>.
The following registers are absorbed into counter <decode_count>: 1 register on signal <decode_count>.
Unit <pci_master32_sm> synthesized (advanced).

Synthesizing (advanced) Unit <pci_master32_sm_if>.
The following registers are absorbed into counter <current_dword_address>: 1 register on signal <current_dword_address>.
The following registers are absorbed into counter <read_count>: 1 register on signal <read_count>.
Unit <pci_master32_sm_if> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pcir_fifo_control>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_pcir_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pciw_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <waddr_plus1>: 1 register on signal <waddr_plus1>.
Unit <pci_pciw_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_pciw_pcir_fifos>.
The following registers are absorbed into counter <pciw_outTransactionCount>: 1 register on signal <pciw_outTransactionCount>.
The following registers are absorbed into counter <pciw_inTransactionCount>: 1 register on signal <pciw_inTransactionCount>.
Unit <pci_pciw_pcir_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <pci_target32_interface>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_addr_burst_ok> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <strd_address<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr_burst_ok> |          |
    -----------------------------------------------------------------------
Unit <pci_target32_interface> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wb_master>.
The following registers are absorbed into counter <read_count>: 1 register on signal <read_count>.
The following registers are absorbed into counter <rty_counter>: 1 register on signal <rty_counter>.
Unit <pci_wb_master> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wb_slave>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CAB_I_PWR_33_o_wide_mux_16_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CAB_I_mrl_en_AND_45_o,pref_en)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pci_wb_slave> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbr_fifo_control>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_wbr_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbw_fifo_control>.
The following registers are absorbed into counter <raddr_plus_one>: 1 register on signal <raddr_plus_one>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <pci_wbw_fifo_control> synthesized (advanced).

Synthesizing (advanced) Unit <pci_wbw_wbr_fifos>.
The following registers are absorbed into counter <wbw_inTransactionCount>: 1 register on signal <wbw_inTransactionCount>.
The following registers are absorbed into counter <wbw_outTransactionCount>: 1 register on signal <wbw_outTransactionCount>.
Unit <pci_wbw_wbr_fifos> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_gen>.
The following registers are absorbed into counter <pulse_cnt>: 1 register on signal <pulse_cnt>.
Unit <pulse_gen> synthesized (advanced).
WARNING:Xst:2677 - Node <pci_ta1_8> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ta1_9> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ta1_10> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ta1_11> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ba1_bit31_8_8> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ba1_bit31_8_9> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ba1_bit31_8_10> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_ba1_bit31_8_11> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba1_bit31_12_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta1_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ba2_bit31_12_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_ta2_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am1_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_12> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_13> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_14> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_15> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_16> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_17> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_18> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_19> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_20> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_21> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_22> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_23> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_24> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_25> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_26> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_27> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_28> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_29> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <wb_am2_30> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_am1_8> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_am1_9> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_am1_10> of sequential type is unconnected in block <pci_conf_space>.
WARNING:Xst:2677 - Node <pci_am1_11> of sequential type is unconnected in block <pci_conf_space>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x57-bit single-port distributed Read Only RAM      : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 4x16-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x6-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 15
 26-bit subtractor                                     : 4
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
# Counters                                             : 50
 12-bit up counter                                     : 1
 16-bit up counter                                     : 3
 17-bit up counter                                     : 2
 23-bit up counter                                     : 1
 26-bit up counter                                     : 2
 3-bit down counter                                    : 1
 30-bit up counter                                     : 1
 6-bit down counter                                    : 2
 7-bit up counter                                      : 2
 8-bit down counter                                    : 4
 8-bit up counter                                      : 31
# Registers                                            : 4141
 Flip-Flops                                            : 4141
# Comparators                                          : 50
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 2
 28-bit comparator greater                             : 12
 32-bit comparator equal                               : 11
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 1
 6-bit comparator greater                              : 2
 7-bit comparator not equal                            : 2
 8-bit comparator equal                                : 13
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1088
 1-bit 2-to-1 multiplexer                              : 914
 1-bit 28-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 75
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 23
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 7-to-1 multiplexer                              : 1
 57-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 8
# Xors                                                 : 21
 1-bit xor2                                            : 4
 1-bit xor32                                           : 1
 1-bit xor36                                           : 1
 1-bit xor5                                            : 2
 6-bit xor2                                            : 4
 7-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_en_low_gen>, <ad_en_mlow_gen> of unit <pci_io_mux_ad_en_crit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_en_low_gen>, <ad_en_mhigh_gen> of unit <pci_io_mux_ad_en_crit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_en_low_gen>, <ad_en_high_gen> of unit <pci_io_mux_ad_en_crit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_load_low_gen>, <ad_load_mlow_gen> of unit <pci_io_mux_ad_load_crit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_load_low_gen>, <ad_load_mhigh_gen> of unit <pci_io_mux_ad_load_crit> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pci_io_mux>: instances <ad_load_low_gen>, <ad_load_high_gen> of unit <pci_io_mux_ad_load_crit> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <FIFO_B1_status_reg_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B1_status_reg_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B1_status_reg_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B1_status_reg_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B1_status_reg_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A1_status_reg_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A1_status_reg_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A1_status_reg_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A1_status_reg_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A1_status_reg_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A2_status_reg_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A2_status_reg_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A2_status_reg_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A2_status_reg_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_A2_status_reg_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B2_status_reg_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B2_status_reg_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B2_status_reg_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B2_status_reg_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FIFO_B2_status_reg_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_end_mon_3> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A1_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A1_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A1_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A1_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A1_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A2_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A2_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A2_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A2_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_A2_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B1_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B1_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B1_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B1_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B1_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B2_0> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B2_1> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B2_28> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B2_29> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DMA_FIFO_status_reg_B2_30> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_end_mon_pipe_3> (without init value) has a constant value of 0 in block <dma_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_revision_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_12> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_device_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_min_gnt_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_4> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_max_lat_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_revision_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_5> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_3> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_2> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_1> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_0> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_12> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_7> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_6> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_5> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_2> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_vendor_id_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_7> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_6> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_5> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_4> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_3> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_2> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_1> (without init value) has a constant value of 1 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_vendor_id_0> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_15> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_14> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_13> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_12> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_11> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_10> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_9> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_8> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_7> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_subsys_id_6> (without init value) has a constant value of 0 in block <pci_conf_space>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wb_slave_signals_reg_111> in Unit <debug> is equivalent to the following FF/Latch, which will be removed : <wb_engine_signals_reg_111> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_wb_slave/FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_wb_engine/FSM_5> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 110   | 110
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/wishbone_slave/FSM_1> on signal <c_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 101   | 101
 100   | 100
 111   | 111
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/FSM_2> on signal <cur_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/wishbone_master/FSM_3> on signal <c_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 010
 101   | 011
 010   | 100
 100   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/FSM_4> on signal <c_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_bus_slave_A/FSM_0> on signal <state[1:3]> with user encoding.
Optimizing FSM <u_bus_slave_B/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 101   | 101
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_limit_0> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_1> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_5> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_6> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_7> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_8> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_9> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_10> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_11> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_12> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_13> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_14> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <watch_dog_cnt_limit_15> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_comb_0> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_length_comb_1> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_length_comb_2> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_length_comb_3> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burst_length_comb_4> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pcir_fifo_control_out_2> (without init value) has a constant value of 0 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcir_fifo_control_out_3> (without init value) has a constant value of 0 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_0> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_2> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pcir_fifo_ctrl_reg_3> of sequential type is unconnected in block <pci_target32_interface>.
WARNING:Xst:2677 - Node <pciw_outTransactionCount_7> of sequential type is unconnected in block <pci_pciw_pcir_fifos>.
WARNING:Xst:2677 - Node <pciw_inTransactionCount_7> of sequential type is unconnected in block <pci_pciw_pcir_fifos>.
WARNING:Xst:2677 - Node <rst_cnt_wr_5> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_wr_6> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_wr_7> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_rd_5> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_rd_6> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_rd_7> of sequential type is unconnected in block <fifo_interface>.
WARNING:Xst:2677 - Node <rst_cnt_5> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <rst_cnt_6> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <rst_cnt_7> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <rst_cnt_wr_5> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <rst_cnt_wr_6> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <rst_cnt_wr_7> of sequential type is unconnected in block <DMA_merge_fifo>.
WARNING:Xst:2677 - Node <blink_cnt_22> of sequential type is unconnected in block <DMA_LED_driver>.
INFO:Xst:2261 - The FF/Latch <record_length_addr_1> in Unit <dma_wb_engine> is equivalent to the following FF/Latch, which will be removed : <record_pointer_addr_1> 
INFO:Xst:2261 - The FF/Latch <record_length_addr_0> in Unit <dma_wb_engine> is equivalent to the following FF/Latch, which will be removed : <record_pointer_addr_0> 
INFO:Xst:2261 - The FF/Latch <outGreyCount_0> in Unit <pci_wbw_wbr_fifos> is equivalent to the following FF/Latch, which will be removed : <wbw_outTransactionCount_1> 
INFO:Xst:2261 - The FF/Latch <inGreyCount_0> in Unit <pci_wbw_wbr_fifos> is equivalent to the following FF/Latch, which will be removed : <wbw_inTransactionCount_1> 
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock_INV_50_o:clock_INV_50_o'
Last warning will be issued only once.

Optimizing unit <DMA_FPGA> ...

Optimizing unit <DMA_INTERFACE_MUSER_DMA_FPGA> ...

Optimizing unit <PCI_GUEST> ...

Optimizing unit <pci_async_reset_flop> ...

Optimizing unit <pci_wb_tpram> ...

Optimizing unit <pci_synchronizer_flop_2> ...

Optimizing unit <pci_synchronizer_flop_1> ...

Optimizing unit <pci_synchronizer_flop_3> ...

Optimizing unit <pci_synchronizer_flop_4> ...

Optimizing unit <pci_delayed_write_reg> ...

Optimizing unit <pci_pci_tpram> ...

Optimizing unit <pci_in_reg> ...

Optimizing unit <DMA_FIFOs_MUSER_DMA_FPGA> ...

Optimizing unit <DMA_FPGA_icon_wrapper> ...

Optimizing unit <DMA_FPGA_IOBUF> ...

Optimizing unit <dma_wb_slave> ...

Optimizing unit <dma_wb_engine> ...
WARNING:Xst:1710 - FF/Latch <bte_wb_0> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bte_wb_1> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bte_wb_0> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bte_wb_1> (without init value) has a constant value of 0 in block <dma_wb_engine>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pci_bridge32> ...

Optimizing unit <pci_wb_slave_unit> ...

Optimizing unit <pci_wb_addr_mux> ...

Optimizing unit <pci_wb_decoder> ...

Optimizing unit <pci_wb_slave> ...

Optimizing unit <pci_master32_sm_if> ...

Optimizing unit <pci_master32_sm> ...

Optimizing unit <pci_mas_ad_load_crit> ...

Optimizing unit <pci_mas_ad_en_crit> ...

Optimizing unit <pci_irdy_out_crit> ...

Optimizing unit <pci_frame_load_crit> ...

Optimizing unit <pci_mas_ch_state_crit> ...

Optimizing unit <pci_cbe_en_crit> ...

Optimizing unit <pci_frame_en_crit> ...

Optimizing unit <pci_frame_crit> ...

Optimizing unit <pci_wbw_wbr_fifos> ...

Optimizing unit <pci_wbw_fifo_control> ...

Optimizing unit <pci_wbr_fifo_control> ...

Optimizing unit <pci_delayed_sync> ...

Optimizing unit <pci_target_unit> ...

Optimizing unit <pci_wb_master> ...
WARNING:Xst:1710 - FF/Latch <wb_cti_o_1> (without init value) has a constant value of 1 in block <pci_wb_master>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pci_target32_interface> ...

Optimizing unit <pci_pci_decoder> ...

Optimizing unit <pci_target32_sm> ...

Optimizing unit <pci_target32_clk_en> ...

Optimizing unit <pci_target32_trdy_crit> ...

Optimizing unit <pci_target32_stop_crit> ...

Optimizing unit <pci_target32_devs_crit> ...

Optimizing unit <pci_pciw_pcir_fifos> ...

Optimizing unit <pci_pciw_fifo_control> ...

Optimizing unit <pci_pcir_fifo_control> ...

Optimizing unit <pci_conf_space> ...

Optimizing unit <pci_sync_module> ...

Optimizing unit <pci_rst_int> ...

Optimizing unit <pci_out_reg> ...

Optimizing unit <pci_io_mux> ...

Optimizing unit <pci_io_mux_ad_en_crit> ...

Optimizing unit <pci_io_mux_ad_load_crit> ...

Optimizing unit <pci_cur_out_reg> ...

Optimizing unit <pci_parity_check> ...

Optimizing unit <pci_par_crit> ...

Optimizing unit <pci_perr_en_crit> ...

Optimizing unit <pci_perr_crit> ...

Optimizing unit <pci_serr_en_crit> ...

Optimizing unit <pci_serr_crit> ...

Optimizing unit <pulse_gen> ...

Optimizing unit <debug> ...

Optimizing unit <clk_gen_top> ...

Optimizing unit <clk_gen> ...

Optimizing unit <bus_slave> ...

Optimizing unit <bus_slave_debug> ...

Optimizing unit <monitor_pulse_start_end> ...

Optimizing unit <down_fifo_interface_debug> ...

Optimizing unit <fifo_interface> ...

Optimizing unit <DMA_merge_fifo> ...

Optimizing unit <DMA_LED_driver> ...
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_14> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_13> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_12> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_11> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_10> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_9> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_8> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_7> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_6> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_5> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_4> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_3> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_2> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_1> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_0> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bc_out_0> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_conf_hit> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_4> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_3> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <img_hit_2> (without init value) has a constant value of 0 in block <wishbone_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_engine_signals_reg_103> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_engine_signals_reg_102> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_109> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_103> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_102> (without init value) has a constant value of 0 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_signals_reg_100> (without init value) has a constant value of 1 in block <u_debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pci_err_cs_bit9> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pci_err_cs_bit10> (without init value) has a constant value of 0 in block <configuration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <retried> (without init value) has a constant value of 0 in block <wishbone_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_31> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_30> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_29> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_28> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_27> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_26> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_25> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_24> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_23> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_22> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_21> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_20> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_19> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_18> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_17> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_16> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_wdata_out_15> (without init value) has a constant value of 0 in block <delayed_write_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A1_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_reg_7> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B2_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_24> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_23> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_22> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_21> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_20> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_19> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_18> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_17> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_16> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_15> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_B1_14> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_27> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_26> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DMA_FIFO_status_reg_A2_25> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <status_out> of sequential type is unconnected in block <del_sync>.
WARNING:Xst:2677 - Node <we_out> of sequential type is unconnected in block <del_sync>.
WARNING:Xst:2677 - Node <status_out> of sequential type is unconnected in block <del_sync>.
WARNING:Xst:2677 - Node <strd_address_10> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2677 - Node <strd_address_11> of sequential type is unconnected in block <pci_target_if>.
WARNING:Xst:2677 - Node <pci_gnt_reg_out> of sequential type is unconnected in block <input_register>.
WARNING:Xst:2677 - Node <dat_out> of sequential type is unconnected in block <inta>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <first_wb_data_access> is unconnected in block <wishbone_master>.
WARNING:Xst:1290 - Hierarchical block <delayed_write_data> is unconnected in block <wishbone_slave_unit>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <reset_rty_cnt> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_0> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_1> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_2> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_3> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_4> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_5> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_6> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:2677 - Node <rty_counter_7> of sequential type is unconnected in block <wishbone_master>.
WARNING:Xst:1710 - FF/Latch <FIFO_B1_status_reg_13> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FIFO_A1_status_reg_13> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FIFO_A2_status_reg_13> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FIFO_B2_status_reg_13> (without init value) has a constant value of 0 in block <u_wb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_5> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_6> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_7> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_8> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_9> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_10> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_11> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_12> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_13> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_14> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <watch_dog_cnt_15> (without init value) has a constant value of 0 in block <u_wb_engine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comp_rty_exp_reg> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_rty_exp_reg> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync_data_out_0> (without init value) has a constant value of 0 in block <rty_exp_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <req_rty_exp_clr> is unconnected in block <del_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sync_data_out_0> is unconnected in block <rty_exp_back_prop_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <comp_rty_exp_clr> is unconnected in block <del_sync>.
WARNING:Xst:1290 - Hierarchical block <rty_exp_back_prop_sync> is unconnected in block <del_sync>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rty_exp_sync> is unconnected in block <del_sync>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <comp_rty_exp_reg> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_rty_exp_reg> (without init value) has a constant value of 0 in block <del_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync_data_out_0> (without init value) has a constant value of 0 in block <rty_exp_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <req_rty_exp_clr> is unconnected in block <del_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sync_data_out_0> is unconnected in block <rty_exp_back_prop_sync>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <comp_rty_exp_clr> is unconnected in block <del_sync>.
WARNING:Xst:1290 - Hierarchical block <rty_exp_back_prop_sync> is unconnected in block <del_sync>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rty_exp_sync> is unconnected in block <del_sync>.
   It will be removed from the design.
WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL0<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_DMA_INTERFACE/u_debug/CONTROL1<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_B/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_slave_debug_A/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_bus_A_debug/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge down_fifo_dma_A_debug/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL0<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL1<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL2<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL3<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL4<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_icon/CONTROL5<3> has no source ports and will not be translated to ABC.INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_0> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_0> <DMA_FIFO_ctrl_reg_B1_0> <DMA_FIFO_ctrl_reg_B2_0> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_1> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_1> <DMA_FIFO_ctrl_reg_B1_1> <DMA_FIFO_ctrl_reg_B2_1> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_2> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_2> <DMA_FIFO_ctrl_reg_B1_2> <DMA_FIFO_ctrl_reg_B2_2> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_3> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_3> <DMA_FIFO_ctrl_reg_B1_3> <DMA_FIFO_ctrl_reg_B2_3> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_4> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_4> <DMA_FIFO_ctrl_reg_B1_4> <DMA_FIFO_ctrl_reg_B2_4> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_5> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_5> <DMA_FIFO_ctrl_reg_B1_5> <DMA_FIFO_ctrl_reg_B2_5> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_6> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_6> <DMA_FIFO_ctrl_reg_B1_6> <DMA_FIFO_ctrl_reg_B2_6> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_7> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_7> <DMA_FIFO_ctrl_reg_B1_7> <DMA_FIFO_ctrl_reg_B2_7> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_8> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_8> <DMA_FIFO_ctrl_reg_B1_8> <DMA_FIFO_ctrl_reg_B2_8> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_9> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_9> <DMA_FIFO_ctrl_reg_B1_9> <DMA_FIFO_ctrl_reg_B2_9> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_10> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_10> <DMA_FIFO_ctrl_reg_B1_10> <DMA_FIFO_ctrl_reg_B2_10> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_11> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_11> <DMA_FIFO_ctrl_reg_B1_11> <DMA_FIFO_ctrl_reg_B2_11> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_12> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_12> <DMA_FIFO_ctrl_reg_B1_12> <DMA_FIFO_ctrl_reg_B2_12> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_13> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_13> <DMA_FIFO_ctrl_reg_B1_13> <DMA_FIFO_ctrl_reg_B2_13> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_14> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_14> <DMA_FIFO_ctrl_reg_B1_14> <DMA_FIFO_ctrl_reg_B2_14> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_15> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_15> <DMA_FIFO_ctrl_reg_B1_15> <DMA_FIFO_ctrl_reg_B2_15> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_20> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_20> <DMA_FIFO_ctrl_reg_B1_20> <DMA_FIFO_ctrl_reg_B2_20> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_16> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_16> <DMA_FIFO_ctrl_reg_B1_16> <DMA_FIFO_ctrl_reg_B2_16> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_21> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_21> <DMA_FIFO_ctrl_reg_B1_21> <DMA_FIFO_ctrl_reg_B2_21> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_17> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_17> <DMA_FIFO_ctrl_reg_B1_17> <DMA_FIFO_ctrl_reg_B2_17> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_22> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_22> <DMA_FIFO_ctrl_reg_B1_22> <DMA_FIFO_ctrl_reg_B2_22> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_18> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_18> <DMA_FIFO_ctrl_reg_B1_18> <DMA_FIFO_ctrl_reg_B2_18> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_23> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_23> <DMA_FIFO_ctrl_reg_B1_23> <DMA_FIFO_ctrl_reg_B2_23> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_19> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_19> <DMA_FIFO_ctrl_reg_B1_19> <DMA_FIFO_ctrl_reg_B2_19> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_24> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_24> <DMA_FIFO_ctrl_reg_B1_24> <DMA_FIFO_ctrl_reg_B2_24> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_25> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_25> <DMA_FIFO_ctrl_reg_B1_25> <DMA_FIFO_ctrl_reg_B2_25> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_30> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_30> <DMA_FIFO_ctrl_reg_B1_30> <DMA_FIFO_ctrl_reg_B2_30> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_26> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_26> <DMA_FIFO_ctrl_reg_B1_26> <DMA_FIFO_ctrl_reg_B2_26> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_31> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_31> <DMA_FIFO_ctrl_reg_B1_31> <DMA_FIFO_ctrl_reg_B2_31> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_27> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_27> <DMA_FIFO_ctrl_reg_B1_27> <DMA_FIFO_ctrl_reg_B2_27> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_28> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_28> <DMA_FIFO_ctrl_reg_B1_28> <DMA_FIFO_ctrl_reg_B2_28> 
INFO:Xst:2261 - The FF/Latch <DMA_FIFO_ctrl_reg_A2_29> in Unit <u_wb_slave> is equivalent to the following 3 FFs/Latches, which will be removed : <DMA_FIFO_ctrl_reg_A1_29> <DMA_FIFO_ctrl_reg_B1_29> <DMA_FIFO_ctrl_reg_B2_29> 
INFO:Xst:2261 - The FF/Latch <cyc_wb> in Unit <u_wb_engine> is equivalent to the following 5 FFs/Latches, which will be removed : <stb_wb> <sel_wb_0> <sel_wb_1> <sel_wb_2> <sel_wb_3> 
INFO:Xst:2261 - The FF/Latch <cur_state_FSM_FFd1> in Unit <pci_initiator_sm> is equivalent to the following FF/Latch, which will be removed : <rdata_selector_1> 
INFO:Xst:2261 - The FF/Latch <waddr_1> in Unit <wbw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_next_0> 
INFO:Xst:2261 - The FF/Latch <rgrey_next_0> in Unit <wbw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_1> 
INFO:Xst:2261 - The FF/Latch <rgrey_next_1> in Unit <wbw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_plus_one_2> 
INFO:Xst:2261 - The FF/Latch <raddr_2> in Unit <wbw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rgrey_addr_1> 
INFO:Xst:2261 - The FF/Latch <wgrey_addr_1> in Unit <wbw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <waddr_2> 
INFO:Xst:3203 - The FF/Latch <rgrey_next_0> in Unit <wbw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <rgrey_minus1_0> 
INFO:Xst:3203 - The FF/Latch <raddr_0> in Unit <wbw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <raddr_plus_one_0> 
INFO:Xst:3203 - The FF/Latch <raddr_plus_one_1> in Unit <wbw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <rgrey_addr_0> 
INFO:Xst:2261 - The FF/Latch <waddr_1> in Unit <wbr_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_addr_0> 
INFO:Xst:2261 - The FF/Latch <rgrey_addr_0> in Unit <wbr_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_1> 
INFO:Xst:2261 - The FF/Latch <rgrey_addr_1> in Unit <wbr_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_plus_one_2> 
INFO:Xst:3203 - The FF/Latch <raddr_plus_one_0> in Unit <wbr_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <raddr_0> 
INFO:Xst:2261 - The FF/Latch <wb_cti_o_0> in Unit <wishbone_master> is equivalent to the following FF/Latch, which will be removed : <wb_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <pciw_outTransactionCount_1> in Unit <fifos> is equivalent to the following FF/Latch, which will be removed : <outGreyCount_0> 
INFO:Xst:2261 - The FF/Latch <pciw_inTransactionCount_1> in Unit <fifos> is equivalent to the following FF/Latch, which will be removed : <inGreyCount_0> 
INFO:Xst:2261 - The FF/Latch <waddr_plus1_1> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_next_plus1_0> 
INFO:Xst:2261 - The FF/Latch <waddr_plus1_2> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_next_1> 
INFO:Xst:2261 - The FF/Latch <waddr_2> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_addr_1> 
INFO:Xst:2261 - The FF/Latch <rgrey_addr_1> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_2> 
INFO:Xst:2261 - The FF/Latch <raddr_1> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rgrey_next_0> 
INFO:Xst:2261 - The FF/Latch <wgrey_next_plus1_7> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <waddr_7> 
INFO:Xst:2261 - The FF/Latch <raddr_plus_one_2> in Unit <pciw_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rgrey_next_1> 
INFO:Xst:3203 - The FF/Latch <waddr_plus1_0> in Unit <pciw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <waddr_0> 
INFO:Xst:3203 - The FF/Latch <waddr_plus1_1> in Unit <pciw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <wgrey_addr_0> 
INFO:Xst:3203 - The FF/Latch <rgrey_addr_0> in Unit <pciw_fifo_ctrl> is the opposite to the following 2 FFs/Latches, which will be removed : <rgrey_minus2_0> <raddr_plus_one_1> 
INFO:Xst:3203 - The FF/Latch <raddr_0> in Unit <pciw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <raddr_plus_one_0> 
INFO:Xst:3203 - The FF/Latch <raddr_1> in Unit <pciw_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <rgrey_minus1_0> 
INFO:Xst:2261 - The FF/Latch <waddr_1> in Unit <pcir_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_next_0> 
INFO:Xst:2261 - The FF/Latch <waddr_2> in Unit <pcir_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <wgrey_addr_1> 
INFO:Xst:2261 - The FF/Latch <rgrey_addr_1> in Unit <pcir_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <raddr_2> 
INFO:Xst:2261 - The FF/Latch <raddr_plus_one_2> in Unit <pcir_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rgrey_next_1> 
INFO:Xst:3203 - The FF/Latch <rgrey_addr_0> in Unit <pcir_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <raddr_plus_one_1> 
INFO:Xst:3203 - The FF/Latch <raddr_plus_one_0> in Unit <pcir_fifo_ctrl> is the opposite to the following FF/Latch, which will be removed : <raddr_0> 

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DMA_FPGA, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_32_32> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_fifo_32_32> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_DMA_merge_fifo_core> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_DMA_merge_fifo_core> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <XLXI_11> :
	Found 2-bit shift register for signal <dma_in_use_pipe_2>.
Unit <XLXI_11> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4173
 Flip-Flops                                            : 4173
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DMA_FPGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10708
#      BUF                         : 7
#      GND                         : 167
#      INV                         : 216
#      LUT1                        : 672
#      LUT2                        : 1194
#      LUT3                        : 1421
#      LUT4                        : 1002
#      LUT5                        : 667
#      LUT6                        : 1620
#      MUXCY                       : 1489
#      MUXCY_L                     : 675
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 126
#      MUXF8                       : 28
#      OR2                         : 5
#      OR3                         : 1
#      OR4                         : 2
#      VCC                         : 99
#      XORCY                       : 1314
# FlipFlops/Latches                : 9530
#      FD                          : 2060
#      FDC                         : 1512
#      FDCE                        : 1553
#      FDE                         : 338
#      FDP                         : 1469
#      FDPE                        : 124
#      FDR                         : 954
#      FDRE                        : 1313
#      FDS                         : 71
#      FDSE                        : 128
#      LDC                         : 6
#      ODDR2                       : 2
# RAMS                             : 100
#      RAMB16BWER                  : 78
#      RAMB8BWER                   : 22
# Shift Registers                  : 1165
#      SRL16                       : 640
#      SRL16E                      : 6
#      SRLC16E                     : 123
#      SRLC32E                     : 396
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 226
#      IBUF                        : 91
#      IBUFG                       : 1
#      IOBUF                       : 43
#      OBUF                        : 24
#      OBUFT                       : 67
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 3
#      BSCAN_SPARTAN6              : 1
#      TIMESPEC                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            9318  out of  54576    17%  
 Number of Slice LUTs:                 7957  out of  27288    29%  
    Number used as Logic:              6792  out of  27288    24%  
    Number used as Memory:             1165  out of   6408    18%  
       Number used as SRL:             1165

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13405
   Number with an unused Flip Flop:    4087  out of  13405    30%  
   Number with an unused LUT:          5448  out of  13405    40%  
   Number of fully used LUT-FF pairs:  3870  out of  13405    28%  
   Number of unique control sets:       653

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 155  out of    316    49%  
    IOB Flip Flops/Latches:             212

Specific Feature Utilization:
 Number of Block RAM/FIFO:               89  out of    116    76%  
    Number using Block RAM only:         89
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)                             | Load  |
-------------------------------------------------------------+---------------------------------------------------+-------+
PCLK                                                         | dcm_sp_inst:CLK2X                                 | 3684  |
PCLK                                                         | dcm_sp_inst:CLK0                                  | 6245  |
u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL| BUFG                                              | 27    |
u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT                        | NONE(u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD)| 1     |
-------------------------------------------------------------+---------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 20.649ns (Maximum Frequency: 48.428MHz)
   Minimum input arrival time before clock: 10.598ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 139 / 32
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.042ns
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.042ns
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.700ns
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.300ns (Levels of Logic = 1)
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 6.095ns (frequency: 164.069MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Delay:                  -23.905ns
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Data Path Delay:      6.095ns (Levels of Logic = 3)
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF) to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.525   1.485  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O           13   0.254   1.326  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCOMMAND_SEL<0>)
     LUT4:I1->O            1   0.235   0.681  U0/U_ICON/U_STAT/U_STATCMD (U0/U_ICON/U_STAT/iSTATCMD_CE)
     INV:I->O              6   0.255   0.875  U0/U_ICON/U_STAT/U_STATCMD_n (U0/U_ICON/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    ----------------------------------------
    Total                      6.095ns (1.728ns logic, 4.367ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 0 / 0
  Number of failed paths / ports: 0 (-1.#J%) / 0 (-1.#J%)
-------------------------------------------------------------------------
Delay:                  -12.042ns
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCLK           |   20.649|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
u_icon/u_DMA_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.095|         |         |         |
u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT                        |    2.958|         |         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT|    2.300|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 60.02 secs
 
--> 

Total memory usage is 176236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1065 (   0 filtered)
Number of infos    :  273 (   0 filtered)

