{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679065490803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679065490803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BUS_8bit 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"BUS_8bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679065490820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679065490875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679065490875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679065491525 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679065491533 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679065492536 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679065492678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679065492678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679065492678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679065492678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679065492678 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679065492700 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679065492700 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679065492700 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679065492700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679065492800 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679065492934 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 37 " "No exact pin location assignment(s) for 1 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679065493787 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679065495385 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1679065495385 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1679065495385 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1679065495385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BUS_8bit.sdc " "Synopsys Design Constraints File file not found: 'BUS_8bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679065495406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX_CLK " "Node: MAX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DFF_led2\[1\] MAX_CLK " "Register DFF_led2\[1\] is being clocked by MAX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679065495410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679065495410 "|BUS_8bit|MAX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst2\[0\] " "Node: inst2\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst9\[7\] inst2\[0\] " "Register inst9\[7\] is being clocked by inst2\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679065495410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679065495410 "|BUS_8bit|inst2[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679065495410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1679065495410 "|BUS_8bit|auto_stp_external_clock_0"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679065495411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1679065495411 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679065495418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1679065495418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1679065495418 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1679065495418 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679065495418 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679065495418 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1679065495418 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1679065495418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495588 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 72 296 464 88 "MAX_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2272w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2272w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 168 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2282w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2282w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 169 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2292w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2292w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 170 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2326w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode2326w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 174 14 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode240w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode240w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 182 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode250w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode250w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 193 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode73w\[3\]  " "Automatically promoted node lpm_decode:inst5\|decode_2qf:auto_generated\|w_anode73w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "db/decode_2qf.tdf" "" { Text "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/db/decode_2qf.tdf" 298 12 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679065495589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679065495589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 1743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679065495589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679065495589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679065495589 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679065495589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679065496231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679065496234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679065496234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679065496238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679065496241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679065496245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679065496245 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679065496247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679065496293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679065496295 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679065496295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679065496488 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679065496632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679065498669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679065499068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679065499157 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679065499733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679065499733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679065500348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679065502226 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679065502226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679065502494 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1679065502494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679065502494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679065502496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679065502827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679065502862 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1679065502863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679065503576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679065503576 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1679065503576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679065504117 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679065504675 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1679065505004 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_CLK 3.3-V LVTTL Y7 " "Pin EX_CLK uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { EX_CLK } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_CLK" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 48 296 464 64 "EX_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX_CLK 3.3-V LVTTL N14 " "Pin MAX_CLK uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { MAX_CLK } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CLK" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 72 296 464 88 "MAX_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 792 400 568 808 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[7\] 3.3-V LVTTL W7 " "Pin INPUTY\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[7] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[7\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[6\] 3.3-V LVTTL V7 " "Pin INPUTY\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[6] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[6\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[5\] 3.3-V LVTTL W8 " "Pin INPUTY\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[5] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[5\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[4\] 3.3-V LVTTL V8 " "Pin INPUTY\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[4] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[4\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[3\] 3.3-V LVTTL W9 " "Pin INPUTY\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[3] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[3\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[2\] 3.3-V LVTTL V9 " "Pin INPUTY\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[2] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[2\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[1\] 3.3-V LVTTL W10 " "Pin INPUTY\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[1] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[1\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[0\] 3.3-V LVTTL V10 " "Pin INPUTY\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[0] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[0\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[15\] 3.3-V LVTTL Y11 " "Pin INPUTY\[15\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[15] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[15\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[13\] 3.3-V LVTTL AB13 " "Pin INPUTY\[13\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[13] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[13\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[11\] 3.3-V LVTTL W13 " "Pin INPUTY\[11\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[11] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[11\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[10\] 3.3-V LVTTL AA14 " "Pin INPUTY\[10\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[10] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[10\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[14\] 3.3-V LVTTL AB12 " "Pin INPUTY\[14\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[14] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[14\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[12\] 3.3-V LVTTL W12 " "Pin INPUTY\[12\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[12] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[12\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[9\] 3.3-V LVTTL AA15 " "Pin INPUTY\[9\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[9] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[9\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INPUTY\[8\] 3.3-V LVTTL W5 " "Pin INPUTY\[8\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { INPUTY[8] } } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INPUTY\[8\]" } } } } { "BUS_8bit.bdf" "" { Schematic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/BUS_8bit.bdf" { { 304 128 304 320 "INPUTY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1679065505054 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1679065505054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/output_files/BUS_8bit.fit.smsg " "Generated suppressed messages file C:/Users/macie/Desktop/Studia/STMgeek/mag_8bitFPGA/BUS_8bit/output_files/BUS_8bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679065505287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5638 " "Peak virtual memory: 5638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679065506630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 16:05:06 2023 " "Processing ended: Fri Mar 17 16:05:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679065506630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679065506630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679065506630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679065506630 ""}
