<HTML>
<HEAD>
<TITLE>Map Resource Usage</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
</PRE><pre>
#Map Resource Utilization Report file generated by Lattice Radiant Software (64-bit) 2024.1.0.34.2
#Generated on 09/20/24 09:22:03
#DESIGN = soc_golden_gsrd
#DEVICE = LAV-AT-E70ES1
#PACKAGE = LFG1156
#OPERATING = Commercial
#PERFORMANCEGRADE = 1
</pre>
<table id="res_usage_table">
<thead><tr>
<th></th>
<th>LUT4<br>Logic</th>
<th>LUT4<br>Distributed RAM</th>
<th>LUT4<br>Ripple Logic</th>
<th>PFU Registers</th>
<th>IO Registers</th>
<th>IO Buffers</th>
<th>DSP MULT</th>
<th>EBR</th>
</tr></thead>
<tbody>
<tr data-tt-id="soc_golden_gsrd" data-tt-parent-id="">
<td>soc_golden_gsrd</td><td>33759(12)</td><td>13296(0)</td><td>4682(0)</td><td>33550(2)</td><td>2(0)</td><td>91(30)</td><td>6(0)</td><td>96(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>apb_interconnect0_inst</td><td>111(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst" data-tt-parent-id="apb_interconnect0_inst">
<td>lscc_apb_interconnect_inst</td><td>111(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst">
<td>apb_bus.u_lscc_apb_bus</td><td>111(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_decoder</td><td>23(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[0].u_lscc_apb_decoder_sel</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[1].u_lscc_apb_decoder_sel</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[2].u_lscc_apb_decoder_sel</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[3].u_lscc_apb_decoder_sel</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[4].u_lscc_apb_decoder_sel</td><td>8(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor" data-tt-parent-id="apb_interconnect0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_multiplexor</td><td>88(88)</td><td>0(0)</td><td>0(0)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi2apb0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>axi2apb0_inst</td><td>243(0)</td><td>0(0)</td><td>54(0)</td><td>197(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi2apb0_inst.lscc_axi2apb_inst" data-tt-parent-id="axi2apb0_inst">
<td>lscc_axi2apb_inst</td><td>243(243)</td><td>0(0)</td><td>54(54)</td><td>197(197)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi4_interconnect0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>axi4_interconnect0_inst</td><td>5702(0)</td><td>3714(0)</td><td>358(0)</td><td>6390(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi4_interconnect0_inst.lscc_axi_interconnect_inst" data-tt-parent-id="axi4_interconnect0_inst">
<td>lscc_axi_interconnect_inst</td><td>5702(5702)</td><td>3714(3714)</td><td>358(358)</td><td>6390(6390)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi4_interconnect1_inst" data-tt-parent-id="soc_golden_gsrd">
<td>axi4_interconnect1_inst</td><td>2164(0)</td><td>1764(0)</td><td>90(0)</td><td>2954(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi4_interconnect1_inst.lscc_axi_interconnect_inst" data-tt-parent-id="axi4_interconnect1_inst">
<td>lscc_axi_interconnect_inst</td><td>2164(2164)</td><td>1764(1764)</td><td>90(90)</td><td>2954(2954)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_register_slice0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>axi_register_slice0_inst</td><td>159(1)</td><td>0(0)</td><td>0(0)</td><td>293(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_register_slice0_inst.axi_register_slice_top_inst" data-tt-parent-id="axi_register_slice0_inst">
<td>axi_register_slice_top_inst</td><td>158(158)</td><td>0(0)</td><td>0(0)</td><td>293(293)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="cpu0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>cpu0_inst</td><td>5076(0)</td><td>252(0)</td><td>1258(0)</td><td>3298(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>15(0)</td></tr>
<tr data-tt-id="cpu0_inst.riscvrtos_inst" data-tt-parent-id="cpu0_inst">
<td>riscvrtos_inst</td><td>5076(5076)</td><td>252(252)</td><td>1258(1258)</td><td>3298(3298)</td><td>0(0)</td><td>0(0)</td><td>6(6)</td><td>15(15)</td></tr>
<tr data-tt-id="gpio0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>gpio0_inst</td><td>110(0)</td><td>0(0)</td><td>0(0)</td><td>97(0)</td><td>0(0)</td><td>8(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gpio0_inst.lscc_gpio_inst" data-tt-parent-id="gpio0_inst">
<td>lscc_gpio_inst</td><td>110(0)</td><td>0(0)</td><td>0(0)</td><td>97(0)</td><td>0(0)</td><td>8(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0" data-tt-parent-id="gpio0_inst.lscc_gpio_inst">
<td>genblk1.lscc_gpio_lmmi_0</td><td>100(100)</td><td>0(0)</td><td>0(0)</td><td>72(72)</td><td>0(0)</td><td>8(8)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0" data-tt-parent-id="gpio0_inst.lscc_gpio_inst">
<td>genblk2.lscc_apb2lmmi_0</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>25(25)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>lpddr4_mc_contr0_inst</td><td>7772(0)</td><td>1470(0)</td><td>1056(0)</td><td>8882(0)</td><td>0(0)</td><td>49(0)</td><td>0(0)</td><td>25(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst" data-tt-parent-id="lpddr4_mc_contr0_inst">
<td>lscc_mc_avant_inst</td><td>7772(1)</td><td>1470(0)</td><td>1056(0)</td><td>8882(12)</td><td>0(0)</td><td>49(0)</td><td>0(0)</td><td>25(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst">
<td>AXI_BI.u_axi_if</td><td>866(0)</td><td>1008(0)</td><td>48(0)</td><td>1923(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if">
<td>u_rd</td><td>150(64)</td><td>474(0)</td><td>20(8)</td><td>764(108)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd">
<td>ASYNC.u_ctrl_fifo</td><td>29(0)</td><td>78(0)</td><td>0(0)</td><td>80(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo.u_fifo_dc" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_ctrl_fifo">
<td>u_fifo_dc</td><td>29(29)</td><td>78(78)</td><td>0(0)</td><td>80(80)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd">
<td>u_rd_rsp</td><td>57(4)</td><td>396(0)</td><td>12(0)</td><td>576(262)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp">
<td>u_data_fifo</td><td>53(0)</td><td>396(0)</td><td>12(0)</td><td>314(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.genblk1.u_fwft" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo">
<td>genblk1.u_fwft</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo.u_fifo_dc" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp.u_data_fifo">
<td>u_fifo_dc</td><td>52(52)</td><td>396(396)</td><td>12(12)</td><td>313(313)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if">
<td>u_wr</td><td>716(359)</td><td>534(0)</td><td>28(8)</td><td>1159(646)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr">
<td>ASYNC.u_ctrl_fifo</td><td>39(0)</td><td>78(0)</td><td>0(0)</td><td>80(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo.u_fifo_dc" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_ctrl_fifo">
<td>u_fifo_dc</td><td>39(39)</td><td>78(78)</td><td>0(0)</td><td>80(80)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr">
<td>ASYNC.u_data_fifo</td><td>69(0)</td><td>438(0)</td><td>12(0)</td><td>342(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo.u_fifo_dc" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_data_fifo">
<td>u_fifo_dc</td><td>69(69)</td><td>438(438)</td><td>12(12)</td><td>342(342)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr">
<td>ASYNC.u_resp_fifo</td><td>37(0)</td><td>6(0)</td><td>0(0)</td><td>41(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo.u_fifo_dc" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_resp_fifo">
<td>u_fifo_dc</td><td>37(37)</td><td>6(6)</td><td>0(0)</td><td>41(41)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr">
<td>u_int_fifo</td><td>212(0)</td><td>12(0)</td><td>8(0)</td><td>50(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.genblk1.u_fwft" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo">
<td>genblk1.u_fwft</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo.u_fifo" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fifo">
<td>u_fifo</td><td>210(210)</td><td>12(12)</td><td>8(8)</td><td>49(49)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ctrl_wrap" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst">
<td>u_ctrl_wrap</td><td>5262(0)</td><td>270(0)</td><td>896(0)</td><td>5749(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ctrl_wrap.u_ctrl" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ctrl_wrap">
<td>u_ctrl</td><td>5262(5262)</td><td>270(270)</td><td>896(896)</td><td>5749(5749)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(9)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst">
<td>u_ddrphy</td><td>1643(5)</td><td>192(0)</td><td>112(0)</td><td>1198(7)</td><td>0(0)</td><td>49(49)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.PHY_INIT.i_mrw_zq_cal" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>PHY_INIT.i_mrw_zq_cal</td><td>43(43)</td><td>0(0)</td><td>0(0)</td><td>18(18)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>i_cpu_grp</td><td>1266(0)</td><td>192(0)</td><td>84(0)</td><td>780(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>apb_inst_1x3_inst</td><td>68(0)</td><td>0(0)</td><td>0(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst">
<td>lscc_apb_interconnect_inst</td><td>68(0)</td><td>0(0)</td><td>0(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst">
<td>apb_bus.u_lscc_apb_bus</td><td>68(0)</td><td>0(0)</td><td>0(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_decoder</td><td>9(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[0].u_lscc_apb_decoder_sel</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[1].u_lscc_apb_decoder_sel</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.apb_inst_1x3_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_multiplexor</td><td>59(59)</td><td>0(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>i_ahbl2apb</td><td>176(0)</td><td>0(0)</td><td>0(0)</td><td>104(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb.lscc_ahbl2apb_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb">
<td>lscc_ahbl2apb_inst</td><td>176(176)</td><td>0(0)</td><td>0(0)</td><td>104(104)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>i_apb_int_2x1</td><td>67(0)</td><td>0(0)</td><td>0(0)</td><td>9(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1.u_lscc_apb_arbmux" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1">
<td>u_lscc_apb_arbmux</td><td>67(52)</td><td>0(0)</td><td>0(0)</td><td>9(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1.u_lscc_apb_arbmux.u_lscc_apb_arbiter" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_2x1.u_lscc_apb_arbmux">
<td>u_lscc_apb_arbiter</td><td>15(15)</td><td>0(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>i_cpu</td><td>824(0)</td><td>192(0)</td><td>84(0)</td><td>625(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu">
<td>i_cpu</td><td>824(791)</td><td>192(192)</td><td>84(84)</td><td>625(594)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu.IBusSimplePlugin_rspJoin_rspBuffer_c" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cpu">
<td>IBusSimplePlugin_rspJoin_rspBuffer_c</td><td>33(33)</td><td>0(0)</td><td>0(0)</td><td>31(31)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>i_iahbl_int_1x2</td><td>82(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2">
<td>lscc_ahbl_interconnect_inst</td><td>82(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst">
<td>ahb_lite_bus.u_lscc_ahbl_bus</td><td>82(0)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus">
<td>u_lscc_ahbl_decoder</td><td>8(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[0].ahbl_dec_prim.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.ahbl_int_1x2[1].ahbl_dec_prim.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_default_slv" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus">
<td>u_lscc_ahbl_default_slv</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_int_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus">
<td>u_lscc_ahbl_multiplexor</td><td>72(72)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp">
<td>sys_mem_inst</td><td>49(0)</td><td>0(0)</td><td>0(0)</td><td>33(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst">
<td>lscc_sys_mem_inst</td><td>49(0)</td><td>0(0)</td><td>0(0)</td><td>33(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst">
<td>LP4MEM0.u_mem0</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0">
<td>lscc_ram_dp_true_inst</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst">
<td>mem_main</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main">
<td>uinst_0</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>16(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.LP4MEM0.u_mem0.lscc_ram_dp_true_inst.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.bridge_s0" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst">
<td>bridge_s0</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_inst.lscc_sys_mem_inst">
<td>bridge_s1.bridge_s1</td><td>39(39)</td><td>0(0)</td><td>0(0)</td><td>29(29)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>i_csr</td><td>202(202)</td><td>0(0)</td><td>20(20)</td><td>317(317)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>pll_inst</td><td>39(1)</td><td>0(0)</td><td>8(0)</td><td>52(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_apb" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst">
<td>gen_apb.u_apb</td><td>38(38)</td><td>0(0)</td><td>8(8)</td><td>52(52)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_apb_blkr" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>u_apb_blkr</td><td>46(46)</td><td>0(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_mem_sync" data-tt-parent-id="lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy">
<td>u_mem_sync</td><td>42(42)</td><td>0(0)</td><td>0(0)</td><td>17(17)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="mbconfig0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>mbconfig0_inst</td><td>14(0)</td><td>0(0)</td><td>0(0)</td><td>64(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="mbconfig0_inst.fpga_multiboot_config_inst" data-tt-parent-id="mbconfig0_inst">
<td>fpga_multiboot_config_inst</td><td>14(14)</td><td>0(0)</td><td>0(0)</td><td>64(64)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="mpmc0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>mpmc0_inst</td><td>3000(0)</td><td>702(0)</td><td>350(0)</td><td>4161(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>18(0)</td></tr>
<tr data-tt-id="mpmc0_inst.lscc_mpmc_axi_inst" data-tt-parent-id="mpmc0_inst">
<td>lscc_mpmc_axi_inst</td><td>3000(3000)</td><td>702(702)</td><td>350(350)</td><td>4161(4161)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>18(18)</td></tr>
<tr data-tt-id="osc0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>osc0_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="osc0_inst.lscc_osc_inst" data-tt-parent-id="osc0_inst">
<td>lscc_osc_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="pll0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>pll0_inst</td><td>22(0)</td><td>0(0)</td><td>0(0)</td><td>15(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="pll0_inst.lscc_pll_inst" data-tt-parent-id="pll0_inst">
<td>lscc_pll_inst</td><td>22(0)</td><td>0(0)</td><td>0(0)</td><td>15(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="pll0_inst.lscc_pll_inst.u_pll_init_bw" data-tt-parent-id="pll0_inst.lscc_pll_inst">
<td>u_pll_init_bw</td><td>22(13)</td><td>0(0)</td><td>0(0)</td><td>15(15)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="pll0_inst.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux" data-tt-parent-id="pll0_inst.lscc_pll_inst.u_pll_init_bw">
<td>gen_bw_init.u_pll_lmmi_mux</td><td>9(9)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="qspi0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>qspi0_inst</td><td>3219(0)</td><td>0(0)</td><td>344(0)</td><td>2170(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="qspi0_inst.lscc_qspi_flash_controller_inst" data-tt-parent-id="qspi0_inst">
<td>lscc_qspi_flash_controller_inst</td><td>3219(3219)</td><td>0(0)</td><td>344(344)</td><td>2170(2170)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="rst_sync0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>rst_sync0_inst</td><td>43(0)</td><td>0(0)</td><td>32(0)</td><td>36(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="rst_sync0_inst.rst_sync_inst" data-tt-parent-id="rst_sync0_inst">
<td>rst_sync_inst</td><td>43(43)</td><td>0(0)</td><td>32(32)</td><td>36(36)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="sgdma0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>sgdma0_inst</td><td>1546(0)</td><td>0(0)</td><td>538(0)</td><td>2076(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td></tr>
<tr data-tt-id="sgdma0_inst.sgdmac_core_inst" data-tt-parent-id="sgdma0_inst">
<td>sgdmac_core_inst</td><td>1546(1546)</td><td>0(0)</td><td>538(538)</td><td>2076(2076)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td></tr>
<tr data-tt-id="sysmem0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>sysmem0_inst</td><td>567(0)</td><td>0(0)</td><td>106(0)</td><td>340(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst" data-tt-parent-id="sysmem0_inst">
<td>lscc_sys_mem_inst</td><td>567(0)</td><td>0(0)</td><td>106(0)</td><td>340(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.AXI4_ARB.u_arbiter" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst">
<td>AXI4_ARB.u_arbiter</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst">
<td>CORE_MEMORY.genblk1.u_lscc_mem0</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0">
<td>intf_AXI4.ebr.u_mem</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem">
<td>mem_main</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main">
<td>uinst_0</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[16].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[16].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[17].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[17].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[18].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[18].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[19].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[19].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[20].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[20].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[21].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[21].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[22].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[22].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[23].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[23].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[24].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[24].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[25].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[25].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[26].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[26].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[27].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[27].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[28].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[28].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[29].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[29].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[30].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[30].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[31].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[31].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0.prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AXI4.ebr.u_mem.mem_main.uinst_0">
<td>prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0" data-tt-parent-id="sysmem0_inst.lscc_sys_mem_inst">
<td>bridge_s0.genblk1.bridge_s0</td><td>563(563)</td><td>0(0)</td><td>106(106)</td><td>339(339)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_mac0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>tse_mac0_inst</td><td>2735(0)</td><td>3840(0)</td><td>412(0)</td><td>1842(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td></tr>
<tr data-tt-id="tse_mac0_inst.mac_phy_top_inst" data-tt-parent-id="tse_mac0_inst">
<td>mac_phy_top_inst</td><td>2735(0)</td><td>3840(0)</td><td>412(0)</td><td>1842(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td></tr>
<tr data-tt-id="tse_mac0_inst.mac_phy_top_inst.genblk1.tse_mac" data-tt-parent-id="tse_mac0_inst.mac_phy_top_inst">
<td>genblk1.tse_mac</td><td>2735(2735)</td><td>3840(3840)</td><td>412(412)</td><td>1842(1842)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>tse_to_rgmii_bridge0_inst</td><td>619(0)</td><td>1554(0)</td><td>36(0)</td><td>119(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst" data-tt-parent-id="tse_to_rgmii_bridge0_inst">
<td>tse_to_rgmii_bridge_inst</td><td>619(13)</td><td>1554(18)</td><td>36(0)</td><td>119(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst">
<td>lpddr4_mc_async_fifo_inst</td><td>606(0)</td><td>1536(0)</td><td>36(0)</td><td>113(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst">
<td>lscc_fifo_dc_inst</td><td>606(0)</td><td>1536(0)</td><td>36(0)</td><td>113(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst">
<td>fifo_dc0</td><td>601(0)</td><td>1536(0)</td><td>36(0)</td><td>109(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0">
<td>_FABRIC.u_fifo</td><td>601(601)</td><td>1536(1536)</td><td>36(36)</td><td>109(107)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.wrst_rdclk_sync_inst" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo">
<td>wrst_rdclk_sync_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst.u_fwft" data-tt-parent-id="tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fifo_inst.lscc_fifo_dc_inst">
<td>u_fwft</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst" data-tt-parent-id="soc_golden_gsrd">
<td>uart0_inst</td><td>645(0)</td><td>0(0)</td><td>48(0)</td><td>608(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst" data-tt-parent-id="uart0_inst">
<td>lscc_uart_inst</td><td>645(0)</td><td>0(0)</td><td>48(0)</td><td>608(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface" data-tt-parent-id="uart0_inst.lscc_uart_inst">
<td>u_intface</td><td>197(61)</td><td>0(0)</td><td>0(0)</td><td>230(42)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_intface">
<td>tx_fifo_inst.TX_FIFO</td><td>136(0)</td><td>0(0)</td><td>0(0)</td><td>188(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO">
<td>genblk1.tx_fifo_inst</td><td>136(0)</td><td>0(0)</td><td>0(0)</td><td>188(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst.u_mem0" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst">
<td>u_mem0</td><td>136(0)</td><td>0(0)</td><td>0(0)</td><td>188(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst.u_mem0.fifo0" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst.u_mem0">
<td>fifo0</td><td>136(0)</td><td>0(0)</td><td>0(0)</td><td>188(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst.u_mem0.fifo0._FABRIC.u_fifo" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fifo_inst.u_mem0.fifo0">
<td>_FABRIC.u_fifo</td><td>136(136)</td><td>0(0)</td><td>0(0)</td><td>188(188)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver" data-tt-parent-id="uart0_inst.lscc_uart_inst">
<td>u_rxcver</td><td>368(81)</td><td>0(0)</td><td>32(26)</td><td>333(61)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_rxcver">
<td>genblk2.RX_FIFO</td><td>287(127)</td><td>0(0)</td><td>6(0)</td><td>272(61)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO">
<td>genblk1.rx_fifo_inst</td><td>160(0)</td><td>0(0)</td><td>6(0)</td><td>211(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst.u_mem0" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst">
<td>u_mem0</td><td>160(0)</td><td>0(0)</td><td>6(0)</td><td>211(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst.u_mem0.fifo0" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst.u_mem0">
<td>fifo0</td><td>160(0)</td><td>0(0)</td><td>6(0)</td><td>211(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst.u_mem0.fifo0._FABRIC.u_fifo" data-tt-parent-id="uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_inst.u_mem0.fifo0">
<td>_FABRIC.u_fifo</td><td>160(160)</td><td>0(0)</td><td>6(6)</td><td>211(211)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="uart0_inst.lscc_uart_inst.u_txmitt" data-tt-parent-id="uart0_inst.lscc_uart_inst">
<td>u_txmitt</td><td>80(80)</td><td>0(0)</td><td>16(16)</td><td>45(45)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
</tbody>
</table>

<script src="file:///C:/lscc/radiant/2024.1/data/theme/js/jquery-3.3.1.min.js"> </script>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/screen.css" rel="stylesheet" type="text/css" media="screen" />
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.css" rel="stylesheet" type="text/css" />
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.theme.default.css" rel="stylesheet" type="text/css" />
<script src="file:///C:/lscc/radiant/2024.1/data/theme/js/jquery.treetable.js"> </script>
<script>
$("#res_usage_table").treetable({ expandable: true, initialState : "expanded" });
$("#res_usage_table tbody").on("mousedown", "tr", function(){
$(".selected").not(this).removeClass("selected");
$(this).toggleClass("selected");
})
</script>

<PRE></PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

