// Seed: 147445715
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    output tri1 id_6
    , id_14,
    input tri1 id_7,
    input tri1 module_0,
    output tri1 id_9
    , id_15,
    input wand id_10,
    input tri0 id_11,
    output tri0 id_12
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wor  id_4,
    input  tri0 id_5
);
  uwire id_7 = 1;
  tri1  id_8 = id_1 || 1'b0;
  assign id_0 = -1;
  wire id_9 = (id_3);
  parameter [1 : 1] id_10 = 1;
  initial $clog2(60);
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_1,
      id_4,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  assign id_7 = -1'b0;
endmodule
