git clone --depth 1 --no-tags https://github.com/Shreyast27/DPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758088097
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758364295
git clone --depth 1 --no-tags https://github.com/rabbitrace/NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760236593
git clone --depth 1 --no-tags https://github.com/alikhawja/lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752756816
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/Lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760095345
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-APB-RAM-using-sv-and-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762611008
git clone --depth 1 --no-tags https://github.com/Siris-Limx/3d_diffusion_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766609022
git clone --depth 1 --no-tags https://github.com/Ibrahim-Hussain1/Single-cycle-MIPS-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766850150
git clone --depth 1 --no-tags https://github.com/parvathy10/universal-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756652572
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767090662
git clone --depth 1 --no-tags https://github.com/umamah2004/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767098910
git clone --depth 1 --no-tags https://github.com/AdanShahid119/Digital-System-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753096848
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767332302
git clone --depth 1 --no-tags https://github.com/justinsim02/UVM-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767356625
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-Virtual-Memory-Address-Translation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765620734
git clone --depth 1 --no-tags https://github.com/Naderatef10/System-verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767809647
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/128-x-256-b-SRAM-Memory-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762874640
git clone --depth 1 --no-tags https://github.com/davidz1234567890/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764197642
git clone --depth 1 --no-tags https://github.com/thomaspoike/ooo-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766096385
git clone --depth 1 --no-tags https://github.com/brundamarpadaga/SV-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766702645
git clone --depth 1 --no-tags https://github.com/vpandhare1/ECE571-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763238340
git clone --depth 1 --no-tags https://github.com/kass-andra-go/proc_riscv_kass_andra_go.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758476530
git clone --depth 1 --no-tags https://github.com/Rohan2198/cis5710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749947852
git clone --depth 1 --no-tags https://github.com/fraktal-luk/SV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767187971
git clone --depth 1 --no-tags https://github.com/FloriCristea0/Laborator_TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762748635
git clone --depth 1 --no-tags https://github.com/JarcauCristian/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761015064
git clone --depth 1 --no-tags https://github.com/MaracineanuConstantin/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051603
git clone --depth 1 --no-tags https://github.com/JA1TYE/tt06-TYE-tiny-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750405570
git clone --depth 1 --no-tags https://github.com/Dragon-Git/win-handler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749307872
git clone --depth 1 --no-tags https://github.com/EuJin-1234/8-bit-multiplier_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748671916
git clone --depth 1 --no-tags https://github.com/panostom/embedded_systems_pico_blaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749792613
git clone --depth 1 --no-tags https://github.com/Vishal2020Raja/LFAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750309412
git clone --depth 1 --no-tags https://github.com/joaopmarinho/Risc-v-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752000987
git clone --depth 1 --no-tags https://github.com/jeffdi/mest-hdl-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752491661
git clone --depth 1 --no-tags https://github.com/berfinduman/riscv_superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754107804
git clone --depth 1 --no-tags https://github.com/GlennWilliam/TugOfWar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759185100
git clone --depth 1 --no-tags https://github.com/celcius-plus-273/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752329531
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/sr_latch_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757253510
git clone --depth 1 --no-tags https://github.com/Maani02/sr_ff_uvm_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757258463
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/SR_COVERAGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757254818
git clone --depth 1 --no-tags https://github.com/Rakesh2916728272727/UVM_SR_LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757290001
git clone --depth 1 --no-tags https://github.com/weilincao/verilog_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756958653
git clone --depth 1 --no-tags https://github.com/mohdUsman-6508/verilog-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756963164
git clone --depth 1 --no-tags https://github.com/manchii/ejemplos-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756905659
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759928535
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759935847
git clone --depth 1 --no-tags https://github.com/AlexEduardo-zip/TP2_ISL_Multiplicador_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760235188
git clone --depth 1 --no-tags https://github.com/umamah2004/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760011108
git clone --depth 1 --no-tags https://github.com/nafeesanawar/Baccarat-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761545944
git clone --depth 1 --no-tags https://github.com/sreemanvitha/Team-8-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752127056
git clone --depth 1 --no-tags https://github.com/rasannakumar/amp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763801261
git clone --depth 1 --no-tags https://github.com/albchi/TrafficGenAi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763831632
git clone --depth 1 --no-tags https://github.com/cuongdp2k2/AXI_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766830379
git clone --depth 1 --no-tags https://github.com/gk2000/CSCE-714-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766732969
git clone --depth 1 --no-tags https://github.com/AhmedibnaNaveed/task4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767349892
git clone --depth 1 --no-tags https://github.com/belenosb/Memory-Controller-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767344058
git clone --depth 1 --no-tags https://github.com/parvathy10/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755102359
git clone --depth 1 --no-tags https://github.com/ninjasnigel/AI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750239872
git clone --depth 1 --no-tags https://github.com/aHarry01/ECSE6680-Adv-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760068919
git clone --depth 1 --no-tags https://github.com/rakshita-20/SystemVerilog_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761109720
git clone --depth 1 --no-tags https://github.com/tomrsae/pico-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763484856
git clone --depth 1 --no-tags https://github.com/Maaaaark001/my_FPAG_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761033393
git clone --depth 1 --no-tags https://github.com/AugustoRGomez/sv-for-sim-and-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763801047
git clone --depth 1 --no-tags https://github.com/2022ee134/Digital-system-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753293858
git clone --depth 1 --no-tags https://github.com/drandyhaas/qts_qsfp_sdi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752794306
git clone --depth 1 --no-tags https://github.com/singh-rozer/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752147477
git clone --depth 1 --no-tags https://github.com/achellasamy/Matrix_Multiplier_Accelerator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763839578
git clone --depth 1 --no-tags https://github.com/DenizBianca09/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763074127
git clone --depth 1 --no-tags https://github.com/aghasukerim/ELEC_422_Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763726807
git clone --depth 1 --no-tags https://github.com/qqwert0/swRDMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765541659
git clone --depth 1 --no-tags https://github.com/isa-gr9/verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767754590
git clone --depth 1 --no-tags https://github.com/karlami/CE4302-P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764429301
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/100_days_of_RTl_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761718448
git clone --depth 1 --no-tags https://github.com/flaviens/yosys-b2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748644681
git clone --depth 1 --no-tags https://github.com/RAKESHKVS09/UVM-Universal-Verification-Methodology-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750216128
git clone --depth 1 --no-tags https://github.com/harnoor381/CPEN211-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748943185
git clone --depth 1 --no-tags https://github.com/NavaneethNarK/Router-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750892796
git clone --depth 1 --no-tags https://github.com/SalmanAslam07/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752200101
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754079333
git clone --depth 1 --no-tags https://github.com/UrfanoEllris/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752449545
git clone --depth 1 --no-tags https://github.com/atsanak/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753885097
git clone --depth 1 --no-tags https://github.com/perlindgren/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757347708
git clone --depth 1 --no-tags https://github.com/Omar-farhan1084/covg_sr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757277956
git clone --depth 1 --no-tags https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751625446
git clone --depth 1 --no-tags https://github.com/uqasha524m/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758165556
git clone --depth 1 --no-tags https://github.com/wasey299/Team9_ECE593W24_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750615038
git clone --depth 1 --no-tags https://github.com/jagan191/process-and-process-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759919147
git clone --depth 1 --no-tags https://github.com/Hammad1341/Lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759924263
git clone --depth 1 --no-tags https://github.com/parvathy10/interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760069230
git clone --depth 1 --no-tags https://github.com/vignathajasti/practice_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761189305
git clone --depth 1 --no-tags https://github.com/kronk99/Lgonzalez_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755760544
git clone --depth 1 --no-tags https://github.com/AraRox/PUMED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760317183
git clone --depth 1 --no-tags https://github.com/jmbert/risci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760147111
git clone --depth 1 --no-tags https://github.com/malthus4619/Shubham-Axi4-stream-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758402039
git clone --depth 1 --no-tags https://github.com/anirudhl0/-afs-asu.edu-users-a-l-a-alaksh26-eee598sdm-old_homework01-.git-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764997823
git clone --depth 1 --no-tags https://github.com/aleighwood/system_verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763079203
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/old_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765365804
git clone --depth 1 --no-tags https://github.com/look4raghav/major_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761741446
git clone --depth 1 --no-tags https://github.com/jmbert/vlsiw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766487283
