Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design proj5_Memory_Interface.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proj5_Memory_Interface.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Display_Controller/Mcompar_count_cmp_ge0000_lut<7 : 1> on block
   proj5_Memory_Interface is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus write<15 : 1> on block
   proj5_Memory_Interface is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file proj5_Memory_Interface.edif ...
ngc2edif: Total memory usage is 80372 kilobytes

