<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Knowledge based method and apparatus for designing integrated circuits using functional specifications"><meta name="DC.contributor" content="Hideaki Kobayashi" scheme="inventor"><meta name="DC.contributor" content="Masahiro Shindo" scheme="inventor"><meta name="DC.contributor" content="International Chip Corporation" scheme="assignee"><meta name="DC.contributor" content="Ricoh Company, Ltd." scheme="assignee"><meta name="DC.date" content="1988-1-13" scheme="dateSubmitted"><meta name="DC.description" content="The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent specifications into the detailed information needed for directly producing the integrated circuit. The functional architecture independent specifications of the desired integrated circuit can be defined at the functional architecture independent level in a flowchart format. From the flowchart, the system and method uses artificial intelligence and expert systems technology to generate a system controller, to select the necessary integrated circuit hardware cells needed to achieve the functional specifications, and to generate data and control paths for operation of the integrated circuit. This list of hardware cells and their interconnection requirements is set forth in a netlist. From the netlist it is possible using known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level topological information (mask data) required to produce the particular application specific integrated circuit."><meta name="DC.date" content="1990-5-1" scheme="issued"><meta name="DC.relation" content="GB:1445914" scheme="references"><meta name="DC.relation" content="US:4635208" scheme="references"><meta name="DC.relation" content="US:4638442" scheme="references"><meta name="DC.relation" content="US:4648044" scheme="references"><meta name="DC.relation" content="US:4651284" scheme="references"><meta name="DC.relation" content="US:4656603" scheme="references"><meta name="DC.relation" content="US:4658370" scheme="references"><meta name="DC.relation" content="US:4675829" scheme="references"><meta name="DC.relation" content="US:4700317" scheme="references"><meta name="DC.relation" content="US:4703435" scheme="references"><meta name="DC.relation" content="US:4803636" scheme="references"><meta name="citation_reference" content="&quot;A Front End Graphic Interface to First Silicon Compiler&quot;, by J. H. Nash, EDA 84, Mar. 1984."><meta name="citation_reference" content="&quot;A New Look at Logic Synthesis&quot;, by J. A. Darringer et al., IEEE 17th D. A. Conference 1980, pp. 543-548."><meta name="citation_reference" content="&quot;An Overview of Logic Synthesis System&quot;, by L. Trevillyan, 24th ACM/IEEE Design Automation Conference, 1978, pp. 166-172."><meta name="citation_reference" content="&quot;CAD System for IC Design&quot;, by M. E. Daniel et al., IEEE Trans. on Computer-Aided Design of Integrated Circuits &amp; Systems, vol. CAD-1, No. 1, Jan. 1982, pp. 2-12."><meta name="citation_reference" content="&quot;Experiments in Logic Synthesis&quot;, by J. A. Darringer, IEEE ICCC, 1980."><meta name="citation_reference" content="&quot;Methods Used in an Automatic Logic Design Generator&quot;, by T. D. Friedman et al., IEEE Trans. on Computers, vol. C-18, No. 7, Jul. 1969, pp. 593-613."><meta name="citation_reference" content="&quot;quality of Designs from An Automatic Logic Generator&quot;, by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89."><meta name="citation_reference" content="&quot;Verifying Compiled Silicon&quot;, by E. K. cheng, VLSI Design, Oct. 1984, pp. 1-4."><meta name="citation_reference" content="A Front End Graphic Interface to First Silicon Compiler , by J. H. Nash, EDA 84, Mar. 1984."><meta name="citation_reference" content="A New Look at Logic Synthesis , by J. A. Darringer et al., IEEE 17th D. A. Conference 1980, pp. 543 548."><meta name="citation_reference" content="An Engineering Approach to Digital Design, William I. Fletcher, Prentice Hall, Inc., pp. 491 505."><meta name="citation_reference" content="An Engineering Approach to Digital Design, William I. Fletcher, Prentice-Hall, Inc., pp. 491-505."><meta name="citation_reference" content="An Overview of Logic Synthesis System , by L. Trevillyan, 24th ACM/IEEE Design Automation Conference, 1978, pp. 166 172."><meta name="citation_reference" content="CAD System for IC Design , by M. E. Daniel et al., IEEE Trans. on Computer Aided Design of Integrated Circuits &amp; Systems, vol. CAD 1, No. 1, Jan. 1982, pp. 2 12."><meta name="citation_reference" content="Experiments in Logic Synthesis , by J. A. Darringer, IEEE ICCC, 1980."><meta name="citation_reference" content="Methods Used in an Automatic Logic Design Generator , by T. D. Friedman et al., IEEE Trans. on Computers, vol. C 18, No. 7, Jul. 1969, pp. 593 613."><meta name="citation_reference" content="Parker et al., The CMU Design Automation System An Example of Automated Data Path Design, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nev., 1979, pp. 73 80."><meta name="citation_reference" content="Parker et al., The CMU Design Automation System--An Example of Automated Data Path Design, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nev., 1979, pp. 73-80."><meta name="citation_reference" content="Quality of Designs from An Automatic Logic Generator , by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89."><meta name="citation_reference" content="Trevillyan Trickey, H., Flamel: A High Level Hardware Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269."><meta name="citation_reference" content="Trevillyan--Trickey, H., Flamel: A High Level Hardward Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269."><meta name="citation_reference" content="Verifying Compiled Silicon , by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4."><meta name="citation_patent_number" content="US:4922432"><meta name="citation_patent_application_number" content="US:07/143,821"><link rel="canonical" href="http://www.google.com/patents/US4922432"/><meta property="og:url" content="http://www.google.com/patents/US4922432"/><meta name="title" content="Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using functional specifications"/><meta name="description" content="The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent specifications into the detailed information needed for directly producing the integrated circuit. The functional architecture independent specifications of the desired integrated circuit can be defined at the functional architecture independent level in a flowchart format. From the flowchart, the system and method uses artificial intelligence and expert systems technology to generate a system controller, to select the necessary integrated circuit hardware cells needed to achieve the functional specifications, and to generate data and control paths for operation of the integrated circuit. This list of hardware cells and their interconnection requirements is set forth in a netlist. From the netlist it is possible using known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level topological information (mask data) required to produce the particular application specific integrated circuit."/><meta property="og:title" content="Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using functional specifications"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("wo3tU9CoM5ORgwTUkYHwDA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("wo3tU9CoM5ORgwTUkYHwDA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us4922432?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US4922432"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=kUQtBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS4922432&amp;usg=AFQjCNH095Wf2KfPpR-6ZZzu0pput6-9yQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US4922432.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US4922432.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US4922432" style="display:none"><span itemprop="description">The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent specifications...</span><span itemprop="url">http://www.google.com/patents/US4922432?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using functional specifications</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using functional specifications" title="Patent US4922432 - Knowledge based method and apparatus for designing integrated circuits using functional specifications"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US4922432 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 07/143,821</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 1, 1990</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 13, 1988</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 13, 1988</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE3900750A1">DE3900750A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">07143821, </span><span class="patent-bibdata-value">143821, </span><span class="patent-bibdata-value">US 4922432 A, </span><span class="patent-bibdata-value">US 4922432A, </span><span class="patent-bibdata-value">US-A-4922432, </span><span class="patent-bibdata-value">US4922432 A, </span><span class="patent-bibdata-value">US4922432A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Hideaki+Kobayashi%22">Hideaki Kobayashi</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Masahiro+Shindo%22">Masahiro Shindo</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22International+Chip+Corporation%22">International Chip Corporation</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Ricoh+Company,+Ltd.%22">Ricoh Company, Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US4922432.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4922432.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US4922432.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (22),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (173),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (9),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/4922432&usg=AFQjCNFvVBQKUNz5a8m8GqaRUgALQskBNQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D4922432&usg=AFQjCNEPITPTm9Qn0EdQnbh5ETHukGEGzw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D4922432A%26KC%3DA%26FT%3DD&usg=AFQjCNEvLP57iw1629LewkjkRlr4bq_PJQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT53460503" lang="EN" load-source="patent-office">Knowledge based method and apparatus for designing integrated circuits using functional specifications</invention-title></span><br><span class="patent-number">US 4922432 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA36931053" lang="EN" load-source="patent-office"> <div class="abstract">The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent specifications into the detailed information needed for directly producing the integrated circuit. The functional architecture independent specifications of the desired integrated circuit can be defined at the functional architecture independent level in a flowchart format. From the flowchart, the system and method uses artificial intelligence and expert systems technology to generate a system controller, to select the necessary integrated circuit hardware cells needed to achieve the functional specifications, and to generate data and control paths for operation of the integrated circuit. This list of hardware cells and their interconnection requirements is set forth in a netlist. From the netlist it is possible using known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level topological information (mask data) required to produce the particular application specific integrated circuit.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(12)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-11.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-11.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US4922432-12.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US4922432-12.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(20)</span></span></div><div class="patent-text"><div mxw-id="PCLM4308842" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>That which I claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A computer-aided design system for designing an application specific integrated circuit directly from architecture independent functional specifications for the integrated circuit, comprising<div class="claim-text">a macro library defining a set of architecture independent operations comprised of actions and conditions;</div> <div class="claim-text">input specification means operable by a user for defining architecture independent functional specifications for the integrated circuit, said functional specifications being comprised of a series of operations comprised of actions and conditions, said input specification means including means to permit the user to specify for each operation a macro selected from said macro library;</div> <div class="claim-text">a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library;</div> <div class="claim-text">cell selection means for selecting from said cell library for each macro specified by said input specification means, appropriate hardware cells for performing the operation defined by the specified macro, said cell selection means comprising an expert system including a knowledge base containing rules for. selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said cell library in accordance with the rules of said knowledge base; and</div> <div class="claim-text">netlist generator means cooperating with said cell selection means for generating as output from the system a netlist defining the hardware cells which are needed to achieve the functional requirements of the integrated circuit and the connections therebetween.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The system as defined in claim 1 wherein said input means comprises means specification for receiving user input of a list defining the series of actions and conditions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The system as defined in claim 1 additionally including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The system as defined in claim 1 wherein said input means comprises flowchart editor means specification for creating a flowchart having elements representing said series of actions and conditions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The system as defined in claim 4 additionally including flowchart simulator means for simulating the functions defined in the flowchart to enable the user to verify the operation of the integrated circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The system as defined in claim 1 additionally including data path generator means cooperating with said cell selection means for generating data paths for the hardware cells selected by said cell selection means.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The system as defined in claim 6 wherein said data path generator means comprises a knowledge base containing rules for selecting data paths between hardware cells and inference engine means for selecting data paths between the hardware cells selected by said cell selection means in accordance with the rules of said knowledge base and the arguments of the specified macros.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The system as defined in claim 6 additionally including control generator means for generating a controller and control paths for the hardware cells selected by said cell selection means.</div>
    </div>
    </div> <div class="claim"> <div num="9" class="claim">
      <div class="claim-text">9. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining architecture independent functional requirements of the integrated circuit comprising<div class="claim-text">a marco library defining a set of architecture independent operations comprised of actions and conditions;</div> <div class="claim-text">flowchart editor means operable by a user for creating a flowchart having elements representing said architecture independent operations;</div> <div class="claim-text">said flowchart editor means including macro specification means for permitting the user to specify for each operation represented in the flowchart a macro selected from said macro library;</div> <div class="claim-text">a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library;</div> <div class="claim-text">cell selection means for selecting form said cell library for each specified macro, appropriate hardware cells for performing the operation defined by the specified macro, said cell selection means comprising an expert system including a knowledge base containing rules for selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said cell library in accordance with the rules of said knowledge base; and</div> <div class="claim-text">data path generator means cooperating with said cell selection means for generating data paths for the hardware cells selected by said cell selector means, said data path generator means comprising a knowledge base containing rules for selecting data paths between hardware cells and inference engine means for selecting data paths between hardware cells selected by said cell selection means in accordance with the rules of said knowledge base and the arguments of the specified macros.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The system as defined in claim 9 additionally including control generator means for generating a controller and control paths for the hardware cells selected by said cell selection means.</div>
    </div>
    </div> <div class="claim"> <div num="11" class="claim">
      <div class="claim-text">11. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining architecture independent functional requirements of the integrated circuit, comprising<div class="claim-text">flowchart editor means operable by a user for creating a flowchart having boxes representing architecture independent actions, diamonds representing architecture independent conditions, and lines with arrows representing transitions between actions and condition and including means for specifying for each box or diamond, a particular action or condition to be performed;</div> <div class="claim-text">a cell library defining a set of available integrated circuit hardware cells for performing actions and conditions;</div> <div class="claim-text">a knowledge base containing rules for selecting hardware cells from said cell library and for generating data and control paths for hardware cells; and</div> <div class="claim-text">expert system means operable with said knowledge base for translating the flowchart defined by said flowchart editor means into a netlist defining the necessary hardware cells and data and control paths required in an integrated circuit having the specified functional requirements.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The system as defined in claim 11 including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.</div>
    </div>
    </div> <div class="claim"> <div num="13" class="claim">
      <div class="claim-text">13. A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising<div class="claim-text">storing a set of definitions of architecture independent actions and conditions;</div> <div class="claim-text">storing data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set;</div> <div class="claim-text">storing in an expert system knowledge base a set of rules for selecting hardware cells to perform the actions and conditions;</div> <div class="claim-text">describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions;</div> <div class="claim-text">specifying for each described action and condition of the series one of said stored definitions which corresponds to the desired action or condition to be performed; and</div> <div class="claim-text">selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit, said step of selecting a hardware cell comprising applying to the specified definition of the action or condition to be performed, a set of cell selection rules stored in said expert system knowledge base and generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. A process as defined in claim 13, including generating from the netlist the mask data required to produce an integrated circuit having the desired function.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. A process as defined in claim 13 including the further step of generating data paths for the selected integrated circuit hardware cells.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. A process as defined in claim 15 wherein said step of generating data paths comprises applying to the selected cells a set of data path rules stored in a knowledge base and generating the data paths therefrom.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. A process as defined in claim 16 including the further step of generating control paths for the selected integrated circuit hardware cells.</div>
    </div>
    </div> <div class="claim"> <div num="18" class="claim">
      <div class="claim-text">18. A knowledge based design process for designing an application specific integrated circuit which will perform a desired function comprising<div class="claim-text">storing in a macro library a set of macros defining architecture independent actions and conditions;</div> <div class="claim-text">storing in a cell library a set of available integrated circuit hardware cells for performing the actions and conditions;</div> <div class="claim-text">storing in a knowledge base set of rules for selecting hardware cells from said cell library to perform the actions and conditions defined by the stored macros;</div> <div class="claim-text">describing for a proposed application specific integrated circuit a flowchart comprised of elements representing a series of architecture independent actions and conditions which carry out the function to be performed by the integrated circuit;</div> <div class="claim-text">specifying for each described action and condition of said series a macro selected from the macro library which corresponds to the action or condition; and</div> <div class="claim-text">applying rules of said knowledge base to the specified macros to select from said cell library the hardware cells required for performing the desired function of the application specific integrated circuit and generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. A process as defined in claim 18 also including the steps of<div class="claim-text">storing in said knowledge base a set of rules for creating data paths between hardware cells, and</div> <div class="claim-text">applying rules of said knowledge base to the specified means to create data paths for the selected hardware cells.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. A process as defined in claim 19 also including the steps of generating a controller and generating control paths for the selected hardware cells.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES65972399" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD AND BACKGROUND OF THE INVENTION</heading> <p>This invention relates to the design of integrated circuits, and more particularly relates to a computer-aided method and apparatus for designing integrated circuits.</p>
    <p>An application specific integrated circuit (ASIC) is an integrated circuit chip designed to perform a specific function, as distinguished from standard, general purpose integrated circuit chips, such as microprocessors, memory chips, etc. A highly skilled design engineer having specialized knowledge in VLSI circuit design is ordinarily required to design a ASIC. In the design process, the VLSI design engineer will consider the particular objectives to be accomplished and tasks to be performed by the integrated circuit and will create structural level design specifications which define the various hardware components required to perform the desired function, as well as the interconnection requirements between these components. A system controller must also be designed for synchronizing the operations of these components. This requires an extensive and all encompassing knowledge of the various hardware components required to achieve the desired objectives, as well as their interconnection requirements, signal level compatibility, timing compatibility, physical layout, etc. At each design step, the designer must do tedious analysis. The design specifications created by the VLSI design engineer may, for example, be in the form of circuit schematics, parameters or specialized hardware description languages (HDLs).</p>
    <p>From the structural level design specifications, the description of the hardware components and interconnections is converted to a physical chip layout level description which describes the actual topological characteristics of the integrated circuit chip. This physical chip layout level description provides the mask data needed for fabricating the chip.</p>
    <p>Due to the tremendous advances in very large scale integration (VLSI) technology, highly complex circuit systems are being built on a single chip. With their complexity and the demand to design custom chips at a faster rate, in large quantities, and for an ever increasing number of specific applications, computer-aided design (CAD) techniques need to be used. CAD techniques have been used with success in design and verification of integrated circuits, at both the structural level and at the physical layout level. For example, CAD systems have been developed for assisting in converting VLSI structural level descriptions of integrated circuits into the physical layout level topological mask data required for actually producing the chip. Although the presently available computer-aided design systems greatly facilitate the design process, the current practice still requires highly skilled VLSI design engineers to create the necessary structural level hardware descriptions.</p>
    <p>There is only a small number of VLSI designers who possess the highly specialized skills needed to create structural level integrated circuit hardware descriptions. Even with the assistance of available VLSI CAD tools, the design process is time consuming and the probability of error is also high because of human involvements. There is a very significant need for a better and more cost effective way to design custom integrated circuits.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>In accordance with the present invention a CAD (computer-aided design) system and method is provided which enables a user to define the functional requirements for a desired target integrated circuit, using an easily understood functional architecture independent level representation, and which generates therefrom the detailed information needed for directly producing an application specific integrated circuit (ASIC) to carry out those specific functions. Thus, the present invention, for the first time, opens the possibility for the design and production of ASICs by designers, engineers and technicians who may not possess the specialized expert knowledge of a highly skilled VLSI design engineer.</p>
    <p>The functional architecture independent specifications of the desired ASIC can be defined in a suitable manner, such as in list form or preferably in a flowchart format. The flowchart is a highly effective means of describing a sequence of logical operations, and is well understood by software and hardware designers of varying levels of expertise and training. From the flowchart (or other functional specifications), the system and method of the present invention translates the functional architecture independent specifications into structural an architecture specific level definition of an integrated circuit, which can be used directly to produce the ASIC. The structural level definition includes a list of the integrated circuit hardware cells needed to achieve the functional specifications. These cells are selected from a cell library of previously designed hardware cells of various functions and technical specifications. The system also generates data paths among the selected hardware cells. In addition, the present invention generates a system controller and control paths for the selected integrated circuit hardware cells. The list of hardware cells and their interconnection requirements may be represented in the form of a netlist. From the netlist it is possible using either known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level geometrical information (e.g. mask data) required to produce the particular application specific integrated circuit in chip form.</p>
    <p>The preferred embodiment of the system and method of the present invention which is described more fully hereinafter is referred to as a Knowledge Based Silicon Compiler (KBSC). The KBSC is an ASIC design methodology based upon artificial intelligence and expert systems technology. The user interface of KBSC is a flowchart editor which allows the designer to represent VLSI systems in the form of a flowchart. The KBSC utilizes a knowledge based expert system, with a knowledge base extracted from expert ASIC designers with a high level of expertise in VLSI design to generate from the flowchart a netlist which describes the selected hardware cells and their interconnection requirements.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention will be better understood by reference to the detailed description which follows, taken in connection with the accompanying drawings, in which</p>
    <p>FIG. 1a illustrates a functional level design representation of a portion of a desired target circuit, shown in the form of a flowchart;</p>
    <p>FIG. 1b illustrates a structural level design representation of an integrated circuit;</p>
    <p>FIG. 1c illustrates a design representation of a circuit at a physical layout level, such as would be utilized in the fabrication of an integrated circuit chip;</p>
    <p>FIG. 2 is a block schematic diagram showing how integrated circuit mask data is created from flowchart descriptions by the KBSC system of the present invention;</p>
    <p>FIG. 3 is a somewhat more detailed schematic illustration showing the primary components of the KBSC system;</p>
    <p>FIG. 4 is a schematic illustration showing how the ASIC design system of the present invention draws upon selected predefined integrated circuit hardware cells from a cell library;</p>
    <p>FIG. 5 is an example flowchart defining a sequence of functional operations to be performed by an integrated circuit;</p>
    <p>FIG. 6 is a structural representation showing the hardware blocks and interconnection requirements for the integrated circuit defined in FIG. 5;</p>
    <p>FIG. 7 is an illustration of the flowchart editor window;</p>
    <p>FIG. 8 is an illustration of the flowchart simulator window;</p>
    <p>FIG. 9 is an illustration of the steps involved in cell list generation;</p>
    <p>FIG. 10 is an example flowchart for a vending machine system;</p>
    <p>FIG. 11 illustrates the hardware components which correspond to each of the three macros used in the flowchart of FIG. 10;</p>
    <p>FIG. 12 is an initial block diagram showing the hardware components for an integrated circuit as defined in the flowchart of FIG. 10;</p>
    <p>FIG. 13 is a block diagram corresponding to FIG. 12 showing the interconnections between blocks;</p>
    <p>FIG. 14 is a block diagram corresponding to FIG. 13 after register optimization; and</p>
    <p>FIG. 15 is a block diagram corresponding to FIG. 14 after further optimization.</p>
    <heading>DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS</heading> <p>FIGS. 1a, 1b and 1c illustrate three different levels of representing the design of an integrated circuit. FIG. 1a shows a functional (or behavioral) representation architecture independent in the form of a flowchart. A flowchart is a graphic representation of an algorithm and consists of two kinds of blocks or states, namely actions and conditions (decisions). Actions are conventionally represented in the flowchart by a rectangle or box, and conditions are represented by a diamond. Transitions between actions and conditions are represented by lines with arrows. FIG. 1b illustrates a structural (or logic) level representation of an integrated circuit. In this representation, blocks are used to represent integrated architecture specific circuit hardware components for performing various functions, and the lines interconnecting the blocks represent paths for the flow of data or control signals between the blocks. The blocks may, for example, represent hardware components such as adders, comparators, registers, system controllers, etc. FIG. 1c illustrates a physical layout level representation of an integrated circuit design, which provides the detailed mask data necessary to actually manufacture the devices and conductors which together comprise integrated circuit.</p>
    <p>As noted earlier, the design of an integrated circuit at the structural level requires a design engineer with highly specialized skills and expertise in VLSI design. In the KBSC system of the present invention, however, integrated circuits can be designed at a functional level because the expertise in VLSI design is provided and applied by the invention. Allowing the designer to work with flowcharts instead of logic circuit schematics simplifies the task of designing custom integrated circuits, making it quicker, less expensive and more reliable. The designer deals with an algorithm using simple flowcharts at an architecture independent functional (behavioral) level, and needs to know only the necessary logical steps to complete a task, rather than the specific means for accomplishing the task. Designing with flowcharts requires less work in testing because flowcharts allow the designer to work much closer to the algorithm. On the other hand, previously existing VLSI design tools require the designer to represent an algorithm with complex circuit schematics at a structural level, therefore requiring more work in testing. Circuit schematics make it harder for the designer to cope with the algorithm function which needs to be incorporated into the target design because they intermix the hardware and functional considerations. Using flowcharts to design custom integrated circuits will allow a large number of system designers to access VLSI technology, where previously only a small number of designers had the knowledge and skills to create the necessary structural level hardware descriptions.</p>
    <p>The overall system flow is illustrated in FIG. 2. The user enters the functional specifications of the circuit into the knowledge based silicon compiler (KBSC) 10 in the form of a flowchart 11. The KBSC 10 then generates a netlist 15 from the flowchart. The netlist 15 includes a custom generated system controller, all other hardware cells required to implement the necessary operations, and interconnection information for connecting the hardware cells and the system controller. The netlist can be used as input to any existing VLSI layout and routing tool 16 to create mask data 18 for geometrical layout.</p>
    <heading>System Overview</heading> <p>The primary elements or modules which comprise the KBSC system are shown in FIG. 3. In the embodiment illustrated and described herein, these elements or modules are in the form of software programs, although persons skilled in the appropriate art will recognize that these elements can easily be embodied in other forms, such as in hardware.</p>
    <p>Referring more particularly to FIG. 3, it will be seen that the KBSC system 10 includes a program 20 called EDSIM, which comprises a flowchart editor 21 for creating and editing flowcharts and a flowchart simulator 22 for simulation and verification of flowcharts. Actions to be performed by each of the rectangles represented in the flowchart are selected from a macro library 23. A program 30 called PSCS (path synthesizer and cell selector) includes a data and control path synthesizer module 31, which is a knowledge based system for data and control path synthesis. PSCS also includes a cell selector 32 for selecting the cells required for system design. The cell selector 32 selects from a cell library 34 of previously designed hardware cells the appropriate cell or cells required to perform each action and condition represented in the flowchart. A controller generator 33 generates a custom designed system controller for controlling the operations of the other hardware cells. The knowledge base 35 contains ASIC design expert knowledge required for data path synthesis and cell selection. Thus, with a functional flowchart input, PSCS generates a system controller, selects all other hardware cells, generates data and control paths, and generates a netlist describing all of this design information.</p>
    <p>The KBSC system employs a hierarchal cell selection ASIC design approach, as is illustrated in FIG. 4. Rather than generating every required hardware cell from scratch, the system draws upon a cell library 34 of previously designed, tested and proven hardware cells of various types and of various functional capabilities with a given type. The macro library 23 contains a set of macros defining various actions which can be specified in the flowchart. For each macro function in the macro library 23 there may be several hardware cells in the cell library 34 of differing geometry and characteristics capable of performing the specified function. Using a rule based expert system with a knowledge base 35 extracted from expert ASIC designers, the KBSC system selects from the cell library 34 the optimum cell for carrying out the desired function.</p>
    <p>Referring again to FIG. 3, the cells selected by the cell selector 32, the controller information generated by the controller generator 33 and the data and control paths generated by the data/control path synthesizer 31 are all utilized by the PSCS program 30 to generate the netlist 15. The netlist is a list which identifies each block in the circuit and the interconnections between the respective inputs and outputs of each block. The netlist provides all the necessary information required to produce the integrated circuit. Computer-aided design systems for cell placement and routing are commercially available which will receive netlist data as input and will lay out the respective cells in the chip, generate the necessary routing, and produce mask data which can be directly used by a chip foundry in the fabrication of integrated circuits.</p>
    <heading>System Requirements</heading> <p>The KBSC system can be operated on a suitable programed general purpose digital computer. By way of example, one embodiment of the system is operated in a work station environment such as Sun3 and VAXStation-II/GPX Running UNIX Operating System and X Window Manager. The work station requires a minimum of 8 megabytes of main storage and 20 megabytes of hard disk space. The monitor used is a color screen with 8-bit planes. The software uses C programming language and INGRES relational data base.</p>
    <p>The human interface is mainly done by the use of pop up menus, buttons, and a special purpose command language. The permanent data of the integrated circuit design are stored in the data base for easy retrieval and update. Main memory stores the next data temporarily, executable code, design data (flowchart, logic, etc.), data base (cell library), and knowledge base. The CPU performs the main tasks of creating and simulating flowcharts and the automatic synthesis of the design.</p>
    <heading>Flowchart Example</heading> <p>To describe the mapping of a flowchart to a netlist, consider an example flowchart shown in FIG. 5, which is of part of a larger overall system. In this illustrative flowchart, two variables, VAL1 and VAL2 are compared and if they are equal, they are added together. In this instance, the first action (Action 1) involves moving the value of variable VALI to register A. The second action comprises moving the value of variable VAL2 to register B. Condition 1 comprises comparing the values in registers A and B. Action 3 comprises adding the values of registers A and B and storing the result in register C.</p>
    <p>In producing an integrated circuit to carry out the function defined in FIG. 5, the KBSC maps the flowchart description of the behavior of the system to interconnection requirements between hardware cells. The hardware cells are controlled by a system controller which generates all control signals. There are two types of variables involved in a system controller:</p>
    <p>(1) Input variables: These are generated by hardware cells, and/or are external input to the controller. These correspond to conditions in the flowchart.</p>
    <p>(2) Output variables: These are generated by the system controller and correspond to actions in the flowchart.</p>
    <p>FIG. 6 illustrates the results of mapping the flowchart of FIG. 5 onto hardware cells. The actions and the conditions in the flowchart are used for cell selection and data and control path synthesis. The VALI register and VAL2 register and the data paths leading therefrom have already been allocated in actions occurring before Action 1 in our example. Action 1 causes generation of the data register A. Similarly, Action 2 causes the allocation of data register B. The comparator is allocated as a result of the comparison operation in Condition 1. The comparison operation is accomplished by (1) selecting a comparator cell, (2) mapping the inputs of the comparator cell to registers A and B, (3) generating data paths to connect the comparator with the registers A and B and (4) generating input variables corresponding to equal to, greater than, and less than for the system controller. Similarly the add operation in Action 3 causes selection of the adder cell, mapping of the adder parameters to the registers and creating the data paths.</p>
    <p>Following this methodology, a block list can be generated for a given flowchart. This block list consists of a system controller and as many other blocks as may be required for performing the necessary operations. The blocks are connected with data paths, and the blocks are controlled by the system controller through control paths. These blocks can be mapped to the cells selected from a cell library to produce a cell list.</p>
    <heading>Interactive Flowchart Editor and Simulator</heading> <p>The creation and verification of the flowchart is the first step in the VLSI design methodology. The translation from an algorithm to an equivalent flowchart is performed with the Flowchart Editor 21 (FIG. 3). The verification of the edited flowchart is performed by the Flowchart Simulator 22 The Flowchart Editor and Simulator are integrated into one working environment for interactive flowchart editing, with a designer friendly interface.</p>
    <p>EDSIM is the program which contains the Flowchart Editor 21 and the Flowchart Simulator 22. It also provides functions such as loading and saving flowcharts. EDSIM will generate an intermediate file, called a statelist, for each flowchart. This file is then used by the PSCS program 30 to generate a netlist.</p>
    <heading>Flowchart Editor</heading> <p>The Flowchart Editor 21 is a software module used for displaying, creating, and editing the flowchart. This module is controlled through the flowchart editing window illustrated in FIG. 7. Along with editing functions the Flowchart Editor also provides checking of design errors.</p>
    <p>The following is a description of the operations of the Flowchart Editor. The main editing functions include, create, edit, and delete states, conditions, and transitions. The create operation allows the designer to add a new state, condition, or transitions to a flowchart. Edit allows the designer to change the position of a state, condition or transition, and delete allows the designer to remove a state, condition or transition from the current flowchart. States which contain actions are represented by boxes, conditions are represented by diamonds, and transitions are represented by lines with arrows showing the direction of the transition.</p>
    <p>Edit actions allows the designer to assign actions to each box. These actions are made up of macro names and arguments. An example of arguments is the setting and clearing of external signals. A list of basic macros available in the macro library 23 is shown in Table 1.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 1______________________________________Macro         Description______________________________________ADD (A,B,C)   C = A + BSUB (A,B,C)   C = A - BMULT (A,B,C)  C = A * BDIV (A,B,C)   C = A div BDECR (A)      A = A - 1INCR (A)      A = A + 1CLR (A)       A = 0REG (A,B)     B = ACMP (A,B)     Compare A to B and set EQ,LT,GT         signalsCMP0 (A)      Compare A to 0 and set EQ,LT,GT         signalsNEGATE (A)    A = NOT (A)MOD (A,B,C)   C = A Modulus BPOW (A,B,C)   C = A BDC2 (A,S1,S2,S3,S4)         Decode A into S1,S2,S3,S4EC2 (S1,S2,S3,S4,A)         Encode S1,S2,S3,S4 into AMOVE (A,B)    B = ACALL sub-flowchart         Call a sub-flowchart. Pass A,B . . .(A,B, . . .)START (A,B, . . .)         Beginning state of a sub-flowchartSTOP (A,B . . .)         Ending state of a sub-flowchart______________________________________</pre>
    
    <p>The Flowchart Editor also provides a graphical display of the flowchart as the Flowchart Simulator simulates the flowchart. This graphical display consists of boxes, diamonds, and lines as shown in FIG. 7. All are drawn on the screen and look like a traditional flowchart. By displaying the flowchart on the screen during simulation it allows the designer to design and verify the flowchart at the same time.</p>
    <heading>Flowchart Simulator</heading> <p>The Flowchart Simulator 22 is a software module used for simulating flowcharts. This module is controlled through the simulator window illustrated in FIG. 8. The Flowchart Simulator simulates the transitions between states and conditions in a flowchart. The following is a list of the operations of the Flowchart Simulator:</p>
    <p>edit data--Change the value of a register or memory.</p>
    <p>set state--Set the next state to be simulated.</p>
    <p>set detail or summary display--Display summary or detail information during simulation.</p>
    <p>set breaks--Set a breakpoint.</p>
    <p>clear breaks--Clear all breakpoints.</p>
    <p>show breaks--Display current breakpoints.</p>
    <p>step--Step through one transition.</p>
    <p>execute--Execute the flowchart.</p>
    <p>stop--Stop executing of the flowchart. history ON or history OFF--Set history recording on or off.</p>
    <p>cancel--Cancel current operation.</p>
    <p>help--Display help screen.</p>
    <p>close--Close the simulator window.</p>
    <p>The results of the simulation are displayed within the simulator window. Also the editor window will track the flowchart as it is being simulated. This tracking of the flowchart makes it easy to edit the flowchart when an error is found.</p>
    <heading>Cell Selection</heading> <p>The Cell Selector 32 is a knowledge based system for selecting a set of optimum cells from the cell library 34 to implement a VLSI system. The selection is based on functional descriptions in the flowchart, as specified by the macros assigned to each action represented in the flowchart. The cells selected for implementing a VLSI system depend on factors such as cell function, fabrication technology used, power limitations, time delays etc. The cell selector uses a knowledge base extracted from VLSI design experts to make the cell selection.</p>
    <p>To design a VLSI system from a flowchart description of a user application, it is necessary to match the functions in a flowchart with cells from a cell library. This mapping needs the use of artificial intelligence techniques because the cell selection process is complicated and is done on the basis of a number of design parameters and constraints. The concept used for cell selection is analogous to that used in software compilation. In software compilation a number of subroutines are linked from libraries. In the design of VLSI systems, a functional macro can be mapped to library cell.</p>
    <p>FIG. 4 illustrates the concept of hierarchical cell selection. The cell selection process is performed in two steps:</p>
    <p>(1) selection of functional macros</p>
    <p>(2) selection of geometrical cells</p>
    <p>A set of basic macros is shown in Table 1. A macro corresponds to an action in the flowchart. As an example, consider the operation of adding A and B and storing the result in C. This function is mapped to the addition macro ADD(X, Y, Z). The flowchart editor and flowchart simulator are used to draw the rectangles, diamonds and lines of the flowchart, to assign a macro selected from the macro library 23 to each action represented in the flowchart, and to verify the functions in flowcharts. The flowchart is converted into an intermediate form (statelist) and input to the Cell Selector.</p>
    <p>The Cell Selector uses a rule based expert system to select the appropriate cell or cells to perform each action. If the cell library has a number of cells with different geometries for performing the operation specified by the macro, then an appropriate cell can be selected on the basis of factors such as cell function, process technology used, time delay, power consumption, etc.</p>
    <p>The knowledge base of Cell Selector 32 contains information (rules) relating to:</p>
    <p>(1) selection of macros</p>
    <p>(2) merging two macros</p>
    <p>(3) mapping of macros to cells</p>
    <p>(4) merging two cells</p>
    <p>(5) error diagnostics</p>
    <p>The above information is stored in the knowledge base 35 as rules.</p>
    <heading>Cell List Generation</heading> <p>FIG. 9 shows the cell list generation steps. The first step of cell list generation is the transformation of the flowchart description into a structure that can be used by the Cell Selector. This structure is called the statelist. The blocklist is generated from the statelist by the inference engine. The blocklist contains a list of the functional blocks to be used in the integrated circuit. Rules of the following type are applied during this stage.</p>
    <p>map arguments to data paths</p>
    <p>map actions to macros</p>
    <p>connect these blocks</p>
    <p>Rules also provide for optimization and error diagnostics at this level.</p>
    <p>The cell selector maps the blocks to cells selected from the cell library 34. It selects an optimum cell for a block. This involves the formulation of rules for selecting appropriate cells from the cell library. Four types of information are stored for each cell. These are:</p>
    <p>(1) functional level information: description of the cell at the register transfer level.</p>
    <p>(2) logic level information: description in terms of flip-flops and gates.</p>
    <p>(3) circuit level information: description at the transistor level.</p>
    <p>(4) Layout level information: geometrical mask level specification.</p>
    <p>The attributes of a cell are:</p>
    <p>cell name</p>
    <p>description</p>
    <p>function</p>
    <p>width</p>
    <p>height</p>
    <p>status</p>
    <p>technology</p>
    <p>minimum delay</p>
    <p>typical delay</p>
    <p>maximum delay</p>
    <p>power</p>
    <p>file</p>
    <p>designer</p>
    <p>date</p>
    <p>comment</p>
    <p>inspector</p>
    <p>In the cell selection process, the above information can be used. Some parameters that can be used to map macros to cells are:</p>
    <p>(1) name of macro</p>
    <p>(2) function to be performed</p>
    <p>(3) complexity of the chip</p>
    <p>(4) fabrication technology</p>
    <p>(5) delay time allowed</p>
    <p>(6) power consumption</p>
    <p>(7) bit size of macro data paths</p>
    <heading>Netlist Generation</heading> <p>The netlist is generated after the cells have been selected by PSCS. PSCS also uses the macro definitions for connecting the cell terminals to other cells. PSCS uses the state-to-state transition information from an intermediate form representation of a flowchart (i.e. the statelist) to generate a netlist. PSCS contains the following knowledge for netlist generation:</p>
    <p>(1) Data path synthesis</p>
    <p>(2) Data path optimization</p>
    <p>(3) Macro definitions</p>
    <p>(4) Cell library</p>
    <p>(5) Error detection and correction</p>
    <p>The above information is stored in the knowledge base 35 as rules. Knowledge engineers help in the formulation of these rules from ASIC design experts. The macro library 23 and the cell library 34 are stored in a database of KBSC.</p>
    <p>A number of operations are performed by PSCS. The following is a top level description of PSCS operations:</p>
    <p>(1) Read the flowchart intermediate file and build a statelist.</p>
    <p>(2) current<sub>--</sub> context=START</p>
    <p>(3) Start the inference engine and load the current context rules.</p>
    <p>(4) Perform one of the following operations depending upon current<sub>--</sub> context:</p>
    <p>(a) Modify the statelist for correct implementation.</p>
    <p>(b) Create blocklist, macrolist and data paths.</p>
    <p>(c) Optimize blocklist and datapath list and perform error checks.</p>
    <p>(d) Convert blocks to cells.</p>
    <p>(e) Optimize cell list and perform error checks.</p>
    <p>(f) Generate netlist.</p>
    <p>(g) Optimize netlist and perform error checks and upon completion Goto 7.</p>
    <p>(5) If current<sub>--</sub> context has changed, load new context rules.</p>
    <p>(6) Goto 4.</p>
    <p>(7) Output netlist file and stf files and Stop.</p>
    <p>In the following sections, operations mentioned in step 4 are described. The Rule Language and PSCS display are also described.</p>
    <heading>Rule Language</heading> <p>The rule language of PSCS is designed to be declarative and to facilitate rule editing. In order to make the expert understand the structure of the knowledge base, the rule language provides means for knowledge representation. This will enable the format of data structures to be stated in the rule base, which will enable the expert to refer to them and understand the various structures used by the system. For example, the expert can analyze the structure of wire and determine its components. The expert can then refer these components into rules. If a new object has to be defined, then the expert can declare a new structure and modify some existing structure to link to this new structure. In this way, the growth of the data structures can be visualized better by the expert. This in turn helps the designer to update and append rules.</p>
    <p>The following features are included in the rule language:</p>
    <p>(i) Knowledge representation in the form of a record structure.</p>
    <p>(ii) Conditional expressions in the antecedent of a rule.</p>
    <p>(iii) Facility to create and destroy structure in rule actions.</p>
    <p>(iv) The assignment statement in the action of a rule.</p>
    <p>(v) Facility for input and output in rule actions.</p>
    <p>(vi) Provide facility to invoke C functions from rule actions.</p>
    <p>The rule format to be used is as follows:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________The rule format to be used is as follows:______________________________________Rule  &lt;number&gt; &lt;context&gt;If { &lt;if-clause&gt;Then  { &lt;then-clause&gt;}where &lt;number&gt;         rule number &lt;context&gt;        context in which this rule is                  active &lt;if-clause&gt;      the condition part of the rule &lt;then-clause&gt;    the action part of the rule______________________________________</pre>
    
    <heading>Inference Strategy</heading> <p>The inference strategy is based on a fast pattern matching algorithm. The rules are stored in a network and the requirement to iterate through the rules is avoided. This speeds up the execution. The conflict resolution strategy to be used is based on the following:</p>
    <p>(1) The rule containing the most recent data is selected.</p>
    <p>(2) The rule which has the most complex condition is selected.</p>
    <p>(3) The rule declared first is selected.</p>
    <heading>Rule Editor</heading> <p>PSCS provides an interactive rule editor which enables the expert to update the rule set. The rules are stored in a database so that editing capabilities of the database package can be used for rule editing. To perform this operation the expert needs to be familiar with the various knowledge structures and the inferencing process. If this is not possible, then the help of a knowledge engineer is needed.</p>
    <p>PSCS provides a menu from which various options can be set. Mechanisms are provided for setting various debugging flags and display options, and for the overall control of PSCS.</p>
    <p>Facility is provided to save and display the blocklist created by the user. The blocklist configuration created by the user can be saved in a file and later be printed with a plotter. Also the PSCS display can be reset to restart the display process.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________PSCS Example Rules:______________________________________Rule  1 IF       no blocks exist THEN     generate a system controller.Rule  2 IF       a state exists which has a macro AND          this macro has not been mapped to a block THEN     find a corresponding macro in the library          and generate a block for this macro.Rule  3 IF       there is a transition between two          states AND there are macros in these          states using the same argument THEN     make a connection from a register          corresponding to the first macro to          another register corresponding to the          second macro.Rule  4 IF       a register has only a single connection          from another register THEN     combine these registers into          a single register.Rule  5 IF       there are two comparators AND          input data widths are of the same size AND          one input of these is same AND          the outputs of the comparators are used to          perform the same operation. THEN     combine these comparators into          a single comparator.Rule  6 IF       there is a data without a register THEN     allocate a register for this data.Rule  7 IF       all the blocks have been interconnected AND          a block has a few terminals not connected THEN     remove the block and its terminals, or          issue an error message.Rule  8 IF       memory is to be used, but a block has not          been created for it THEN     create a memory block with data,          address, read and write data and          control terminals.Rule  9 IF       a register has a single connection to          a counter THEN     combine the register and the counter;          remove the register and its terminals.Rule  10 IF       there are connections to a terminal of          a block from many different blocks THEN     insert a multiplexor;          remove the connections to the terminals and          connect them to the input of the multiplexor;          connect the output of the          multiplexor to the input of the block.______________________________________</pre>
    
    <p>Additional rules address the following points:</p>
    <p>remove cell(s) that can be replaced by using the outputs of other cell(s)</p>
    <p>reduce multiplexor trees</p>
    <p>use fan-out from the cells, etc.</p>
    <heading>Soft Drink Vending Machine Controller Design Example</heading> <p>The following example illustrates how the previously described features of the present invention are employed in the design of an application specific integrated circuit (ASIC). In this illustrative example the ASIC is designed for use as a vending machine controller. The vending machine controller receives a signal each time a coin has been deposited in a coin receiver. The coin value is recorded and when coins totalling the correct amount are received, the controller generates a signal to dispense a soft drink. When coins totalling more than the cost of the soft drink are received, the controller dispenses change in the correct amount.</p>
    <p>This vending machine controller example is patterned after a textbook example used in teaching digital system controller design. See Fletcher, William I., An Enqineering Approach to Digital Design, Prentice-Hall, Inc., pp. 491-505. Reference may be made to this textbook example for a more complete explanation of this vending machine controller requirements, and for an understanding and appreciation of the complex design procedures prior to the present invention for designing the hardware components for a controller.</p>
    <p>FIG. 10 illustrates a flowchart for the vending machine controller system. This flowchart would be entered into the KBSC system by the user through the flowchart editor. Briefly reviewing the flowchart, the controller receives a coin present signal when a coin is received in the coin receiver. State0 and cond0 define a waiting state awaiting deposit of a coin. The symbol CP represents "coin present" and the symbol -CP represents "coin not present". Statel and condI determine when the coin has cleared the coin receiver. At state20, after receipt of a coin, the macro instruction ADD3.1 (lc, cv, sum) instructs the system to add lc (last coin) and cv (coin value) and store the result as sum. The macro instruction associated with state21 moves the value in the register sum to cv. The macro CMP.1 at state22 compares the value of cv with PR (price of soft drink) and returns signals EQ, GT and LT. The condition cond2 tests the result of the compare operation CMP.1. If the result is "not greater than" (-GT.CMP.1), then the condition cond3 tests to see whether the result is "equal" (EQ.CMP.1). If the result is "not equal" (-EQ.CMP.1), then control is returned to state0 awaiting the deposit of another coin. If cond3 is EQ, then state4 generates a control signal to dispense a soft drink (droppop) and the macro instruction CLR.1(cv) resets cv to zero awaiting another customer.</p>
    <p>If the total coins deposited exceed the price, then state30 produces the action "returncoin". Additionally, the macro DECR.1 (cv) reduces the value of cv by the amount of the returned coin. At state31 cv and PR are again compared. If cv is still greater than PR, then control passes to state30 for return of another coin. The condition cond5 tests whether the result of CMP.2 is EQ and will result in either dispensing a drink (droppop) true or branching to state0 awaiting deposit of another coin. The macros associated with the states shown in FIG. 10 correspond to those defined in Table 1 above and define the particular actions which are to be performed at the respective states.</p>
    <p>Appendix A shows the intermediate file or "statelist" produced from the flowchart of FIG. 10. This statelist is produced as output from the EDSIM program 20 and is used as input to the PSCS program 30 (FIG. 3).</p>
    <p>FIG. 11 illustrates for each of the macros used in the flowchart of FIG. 10, the corresponding hardware blocks. It will be seen that the comparison macro CMP (A,B) results in the generation of a register for storing value A, a register for storing value B, and a comparator block and also produces control paths to the system controller for the EQ, LT, and GT signals generated as a result of the comparison operation. The addition macro ADD (A,B,C) results in the generation of a register for each of the input values A and B, a register for the output value C, and in the generation of an adder block. The macro DECR (A) results in the generation of a counter block. The PSCS program 30 maps each of the macros used in the flowchart of FIG. 10 to the corresponding hardware components results in the generation of the hardware blocks shown in FIG. 12. In generating the illustrated blocks, the PSCS program 30 relied upon rules 1 and 2 of the above listed example rules.</p>
    <p>FIG. 13 illustrates the interconnection of the block of FIG. 12 with data paths and control paths. Rule 3 was used by the data/control path synthesizer program 31 in mapping the data and control paths.</p>
    <p>FIG. 14 shows the result of optimizing the circuit by applying rule 4 to eliminate redundant registers. As a result of application of this rule, the registers R2, R3, R7, R8, and R9 in FIG. 13 were removed. FIG. 15 shows the block diagram after further optimization in which redundant comparators are consolidated. This optimization is achieved in the PSCS program 30 by application of rule 5.</p>
    <p>Having now defined the system controller block, the other necessary hardware blocks and the data and control paths for the integrated circuit, the PSCS program 30 now generates a netlist 15 defining these hardware components and their interconnection requirements. From this netlist the mask data for producing the integrated circuit can be directly produced using available VLSI CAD tools.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________name rpop;data path @ic&lt;0:5&gt;, cv&lt;0:5&gt;, sum&lt;0:5&gt;, @pr&lt;0:5&gt;;state4 : state0;state30 : state31;state21 : state22;state20 : state21;state0 :. !cp state0;state0 :. cp state1;state1 :. cp state1;state1 :. !cp state20;state22 :. GT.CMP.1 state30;state22 :. !GT.CMP.1*EQ.CMP.1 state4;state22 :. !GT.CMP.1*!EQ.CMP.1 state0;state31 :. GT.CMP.2 state30;state31 :. !GT.CMP.2*EQ.CMP.2 state4;state31 :. !GT.CMP.2*!EQ.CMP.2 state0;state30 :: returncoin;state30 :: DECR.1(cv);state4 :: droppop;state4 :: CLR.1(cv);state31 :: CMP.2(cv,pr);state22 :: CMP.1(cv,pr);state21 :: MOVE.1(sum,cv);state20 :: ADD3.1(ic,cv,sum);}______________________________________</pre>
    
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4635208">US4635208</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 18, 1985</td><td class="patent-data-table-td patent-date-value">Jan 6, 1987</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Computer-aided design of systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4638442">US4638442</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 6, 1984</td><td class="patent-data-table-td patent-date-value">Jan 20, 1987</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Computer aided design method and apparatus comprising means for automatically generating pin-to-pin interconnection lists between respective discrete electrical component circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4648044">US4648044</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1984</td><td class="patent-data-table-td patent-date-value">Mar 3, 1987</td><td class="patent-data-table-td ">Teknowledge, Inc.</td><td class="patent-data-table-td ">Basic expert system tool</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4651284">US4651284</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 26, 1985</td><td class="patent-data-table-td patent-date-value">Mar 17, 1987</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Method and system of circuit pattern understanding and layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4656603">US4656603</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1984</td><td class="patent-data-table-td patent-date-value">Apr 7, 1987</td><td class="patent-data-table-td ">The Cadware Group, Ltd.</td><td class="patent-data-table-td ">Schematic diagram generating system using library of general purpose interactively selectable graphic primitives to create special applications icons</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4658370">US4658370</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1984</td><td class="patent-data-table-td patent-date-value">Apr 14, 1987</td><td class="patent-data-table-td ">Teknowledge, Inc.</td><td class="patent-data-table-td ">Knowledge engineering tool</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4675829">US4675829</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 27, 1984</td><td class="patent-data-table-td patent-date-value">Jun 23, 1987</td><td class="patent-data-table-td ">Intellicorp Corporation</td><td class="patent-data-table-td ">Method and apparatus for building knowledge-based systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4700317">US4700317</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 28, 1984</td><td class="patent-data-table-td patent-date-value">Oct 13, 1987</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Automatic layout planner and a method for automatically creating a layout plan</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4703435">US4703435</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 1984</td><td class="patent-data-table-td patent-date-value">Oct 27, 1987</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Logic Synthesizer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4803636">US4803636</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 1986</td><td class="patent-data-table-td patent-date-value">Feb 7, 1989</td><td class="patent-data-table-td ">Hitachi Ltd.</td><td class="patent-data-table-td ">Circuit translator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=kUQtBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DGB%26NR%3D1445914A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFPy2K4WqLPII4Rb-7xVNY-n-sSyA">GB1445914A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="A+Front+End+Graphic+Interface+to+First+Silicon+Compiler"'>A Front End Graphic Interface to First Silicon Compiler</a>", by J. H. Nash, EDA 84, Mar. 1984.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="A+New+Look+at+Logic+Synthesis"'>A New Look at Logic Synthesis</a>", by J. A. Darringer et al., IEEE 17th D. A. Conference 1980, pp. 543-548.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="An+Overview+of+Logic+Synthesis+System"'>An Overview of Logic Synthesis System</a>", by L. Trevillyan, 24th ACM/IEEE Design Automation Conference, 1978, pp. 166-172.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="CAD+System+for+IC+Design"'>CAD System for IC Design</a>", by M. E. Daniel et al., IEEE Trans. on Computer-Aided Design of Integrated Circuits &amp; Systems, vol. CAD-1, No. 1, Jan. 1982, pp. 2-12.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Experiments+in+Logic+Synthesis"'>Experiments in Logic Synthesis</a>", by J. A. Darringer, IEEE ICCC, 1980.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Methods+Used+in+an+Automatic+Logic+Design+Generator"'>Methods Used in an Automatic Logic Design Generator</a>", by T. D. Friedman et al., IEEE Trans. on Computers, vol. C-18, No. 7, Jul. 1969, pp. 593-613.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="quality+of+Designs+from+An+Automatic+Logic+Generator"'>quality of Designs from An Automatic Logic Generator</a>", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Verifying+Compiled+Silicon"'>Verifying Compiled Silicon</a>", by E. K. cheng, VLSI Design, Oct. 1984, pp. 1-4.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">A Front End Graphic Interface to First Silicon Compiler , by J. H. Nash, EDA 84, Mar. 1984.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">A New Look at Logic Synthesis , by J. A. Darringer et al., IEEE 17th D. A. Conference 1980, pp. 543 548.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">An Engineering Approach to Digital Design, William I. Fletcher, Prentice Hall, Inc., pp. 491 505.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">An Engineering Approach to Digital Design, William I. Fletcher, Prentice-Hall, Inc., pp. 491-505.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">An Overview of Logic Synthesis System , by L. Trevillyan, 24th ACM/IEEE Design Automation Conference, 1978, pp. 166 172.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">CAD System for IC Design , by M. E. Daniel et al., IEEE Trans. on Computer Aided Design of Integrated Circuits &amp; Systems, vol. CAD 1, No. 1, Jan. 1982, pp. 2 12.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Experiments in Logic Synthesis , by J. A. Darringer, IEEE ICCC, 1980.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Methods Used in an Automatic Logic Design Generator , by T. D. Friedman et al., IEEE Trans. on Computers, vol. C 18, No. 7, Jul. 1969, pp. 593 613.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Parker et al., The CMU Design Automation System An Example of Automated Data Path Design, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nev., 1979, pp. 73 80.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Parker et al., The CMU Design Automation System--An Example of Automated Data Path Design, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nev., 1979, pp. 73-80.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Quality of Designs from An Automatic Logic Generator , by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Trevillyan Trickey, H., Flamel: A High Level Hardware Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Trevillyan--Trickey, H., Flamel: A High Level Hardward Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Verifying Compiled Silicon , by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5065335">US5065335</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 1989</td><td class="patent-data-table-td patent-date-value">Nov 12, 1991</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Decoding type select logic generating method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5084824">US5084824</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1990</td><td class="patent-data-table-td patent-date-value">Jan 28, 1992</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Simulation model generation from a physical data base of a combinatorial circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5095441">US5095441</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1989</td><td class="patent-data-table-td patent-date-value">Mar 10, 1992</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Rule inference and localization during synthesis of logic circuit designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5140526">US5140526</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 6, 1989</td><td class="patent-data-table-td patent-date-value">Aug 18, 1992</td><td class="patent-data-table-td ">Minc Incorporated</td><td class="patent-data-table-td ">Partitioning of Boolean logic equations into physical logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5150308">US5150308</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1989</td><td class="patent-data-table-td patent-date-value">Sep 22, 1992</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Parameter and rule creation and modification mechanism for use by a procedure for synthesis of logic circuit designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5151867">US5151867</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1989</td><td class="patent-data-table-td patent-date-value">Sep 29, 1992</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Method of minimizing sum-of-product cases in a heterogeneous data base environment for circuit synthesis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5173864">US5173864</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 26, 1991</td><td class="patent-data-table-td patent-date-value">Dec 22, 1992</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Standard cell and standard-cell-type integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5187671">US5187671</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 24, 1990</td><td class="patent-data-table-td patent-date-value">Feb 16, 1993</td><td class="patent-data-table-td ">Microelectronics And Computer Technology Corporation</td><td class="patent-data-table-td ">Automated interconnect routing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5187784">US5187784</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 13, 1989</td><td class="patent-data-table-td patent-date-value">Feb 16, 1993</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Integrated circuit placement method using netlist and predetermined ordering constraints to produce a human readable integrated circuit schematic diagram</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5197016">US5197016</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 14, 1989</td><td class="patent-data-table-td patent-date-value">Mar 23, 1993</td><td class="patent-data-table-td ">International Chip Corporation</td><td class="patent-data-table-td ">Integrated silicon-software compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5197116">US5197116</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 5, 1990</td><td class="patent-data-table-td patent-date-value">Mar 23, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Method of resolution for rule conflict in a knowledge based system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208768">US5208768</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 30, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Expert system including arrangement for acquiring redesign knowledge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212650">US5212650</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1989</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Procedure and data structure for synthesis and transformation of logic circuit designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5222030">US5222030</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 6, 1990</td><td class="patent-data-table-td patent-date-value">Jun 22, 1993</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5231590">US5231590</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 1989</td><td class="patent-data-table-td patent-date-value">Jul 27, 1993</td><td class="patent-data-table-td ">Zilog, Inc.</td><td class="patent-data-table-td ">Technique for modifying an integrated circuit layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5241656">US5241656</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 1991</td><td class="patent-data-table-td patent-date-value">Aug 31, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Depth buffer clipping for window management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5243538">US5243538</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 7, 1990</td><td class="patent-data-table-td patent-date-value">Sep 7, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Comparison and verification system for logic circuits and method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5258919">US5258919</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1990</td><td class="patent-data-table-td patent-date-value">Nov 2, 1993</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Structured logic design method using figures of merit and a flowchart methodology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5278769">US5278769</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 12, 1991</td><td class="patent-data-table-td patent-date-value">Jan 11, 1994</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Automatic logic model generation from schematic data base</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5283857">US5283857</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 8, 1993</td><td class="patent-data-table-td patent-date-value">Feb 1, 1994</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Expert system including arrangement for acquiring redesign knowledge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5303161">US5303161</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 1990</td><td class="patent-data-table-td patent-date-value">Apr 12, 1994</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">Technology independent integrated circuit mask artwork generator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5311442">US5311442</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1991</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Technology mapping apparatus for a combination circuit for use in automatically synthesizing an LSI logic circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5329470">US5329470</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 1993</td><td class="patent-data-table-td patent-date-value">Jul 12, 1994</td><td class="patent-data-table-td ">Quickturn Systems, Inc.</td><td class="patent-data-table-td ">Reconfigurable hardware emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5337255">US5337255</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1991</td><td class="patent-data-table-td patent-date-value">Aug 9, 1994</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for implementing set/reset synchronously or asynchronously in a programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5347465">US5347465</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 12, 1992</td><td class="patent-data-table-td patent-date-value">Sep 13, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of integrated circuit chips design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5359539">US5359539</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 20, 1993</td><td class="patent-data-table-td patent-date-value">Oct 25, 1994</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Logic design system and circuit transformation rule compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5367468">US5367468</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 21, 1991</td><td class="patent-data-table-td patent-date-value">Nov 22, 1994</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Design aid method and design aid apparatus for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5371683">US5371683</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 1991</td><td class="patent-data-table-td patent-date-value">Dec 6, 1994</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">LSI design support system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5377122">US5377122</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1993</td><td class="patent-data-table-td patent-date-value">Dec 27, 1994</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Logic compiler for design of circuit models</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5384710">US5384710</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 1993</td><td class="patent-data-table-td patent-date-value">Jan 24, 1995</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Circuit level netlist generation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5386558">US5386558</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 24, 1992</td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td ">Adapsys, Inc.</td><td class="patent-data-table-td ">Method and apparatus for executing control system functions in a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5388054">US5388054</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 1991</td><td class="patent-data-table-td patent-date-value">Feb 7, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor integrated circuit fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5388055">US5388055</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 6, 1991</td><td class="patent-data-table-td patent-date-value">Feb 7, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor integrated circuit having polycell structure and method of designing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5406497">US5406497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 5, 1990</td><td class="patent-data-table-td patent-date-value">Apr 11, 1995</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Methods of operating cell libraries and of realizing large scale integrated circuits using a programmed compiler including a cell library</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5412591">US5412591</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 9, 1990</td><td class="patent-data-table-td patent-date-value">May 2, 1995</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Schematic compiler for a multi-format high speed multiplier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5416718">US5416718</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 3, 1992</td><td class="patent-data-table-td patent-date-value">May 16, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Circuit design support system and circuit producing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5416719">US5416719</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 1992</td><td class="patent-data-table-td patent-date-value">May 16, 1995</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Computerized generation of truth tables for sequential and combinatorial cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5418976">US5418976</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 1992</td><td class="patent-data-table-td patent-date-value">May 23, 1995</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Processing system having a storage set with data designating operation state from operation states in instruction memory set with application specific block</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5428550">US5428550</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 4, 1992</td><td class="patent-data-table-td patent-date-value">Jun 27, 1995</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Hierarchical hardware flowchart using symbolic macros</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448493">US5448493</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 1989</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Structure and method for manually controlling automatic configuration in an integrated circuit logic block array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448494">US5448494</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 12, 1994</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Mask data processing apparatus for integrated circuit production</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448496">US5448496</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1994</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogrammable logic devices in a logic emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5452227">US5452227</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 1991</td><td class="patent-data-table-td patent-date-value">Sep 19, 1995</td><td class="patent-data-table-td ">Westinghouse Elec. Corp.</td><td class="patent-data-table-td ">Method and apparatus for converting a programmable logic device designed into a selectable target gate array design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5452231">US5452231</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td patent-date-value">Sep 19, 1995</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Hierarchically connected reconfigurable logic assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5463562">US5463562</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 1994</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">International Computers Limited</td><td class="patent-data-table-td ">Design automation method for digital electronic circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5463563">US5463563</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 1993</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Automatic logic model generation from schematic data base</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5465204">US5465204</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1992</td><td class="patent-data-table-td patent-date-value">Nov 7, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">For use with a computer-aided design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5465216">US5465216</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 2, 1993</td><td class="patent-data-table-td patent-date-value">Nov 7, 1995</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Automatic design verification</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5471398">US5471398</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1991</td><td class="patent-data-table-td patent-date-value">Nov 28, 1995</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">MTOL software tool for converting an RTL behavioral model into layout information comprising bounding boxes and an associated interconnect netlist</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473546">US5473546</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 1991</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method for flattening hierarchical design descriptions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5477475">US5477475</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1994</td><td class="patent-data-table-td patent-date-value">Dec 19, 1995</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5481475">US5481475</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 1993</td><td class="patent-data-table-td patent-date-value">Jan 2, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of semiconductor device representation for fast and inexpensive simulations of semiconductor device manufacturing processes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5487018">US5487018</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 13, 1993</td><td class="patent-data-table-td patent-date-value">Jan 23, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Electronic design automation apparatus and method utilizing a physical information database</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5487134">US5487134</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 23, 1995</td><td class="patent-data-table-td patent-date-value">Jan 23, 1996</td><td class="patent-data-table-td ">Reticular Systems, Inc.</td><td class="patent-data-table-td ">Real-time rule based processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5490082">US5490082</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 1990</td><td class="patent-data-table-td patent-date-value">Feb 6, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method of graphically designing circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5491640">US5491640</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 8, 1994</td><td class="patent-data-table-td patent-date-value">Feb 13, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for synthesizing datapaths for integrated circuit design and fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5502645">US5502645</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1993</td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td ">Nec Usa, Inc.</td><td class="patent-data-table-td ">Behavioral synthesis for reconfigurable datapath structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5515302">US5515302</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 1994</td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for identifying excessive power consumption sites within a circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5517421">US5517421</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 1993</td><td class="patent-data-table-td patent-date-value">May 14, 1996</td><td class="patent-data-table-td ">Dai Nippon Printing Co., Ltd.</td><td class="patent-data-table-td ">System for managing LSI design part data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5519627">US5519627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 1994</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Datapath synthesis method and apparatus utilizing a structured cell library</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5519633">US5519633</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 1993</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for the cross-sectional design of multi-layer printed circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5521836">US5521836</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 1994</td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method for determining instance placements in circuit layouts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5526277">US5526277</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 1994</td><td class="patent-data-table-td patent-date-value">Jun 11, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">ECAD system for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic descriptions thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5526517">US5526517</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 1992</td><td class="patent-data-table-td patent-date-value">Jun 11, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Concurrently operating design tools in an electronic computer aided design system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5530843">US5530843</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td patent-date-value">Jun 25, 1996</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Logic description conversion apparatus and a logic description conversion method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5535134">US5535134</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 3, 1994</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Object placement aid</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5537330">US5537330</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1994</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for mapping in logic synthesis by logic classification</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5541849">US5541849</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5544066">US5544066</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Aug 6, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5544067">US5544067</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Aug 6, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">In an ecad system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5546321">US5546321</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 23, 1995</td><td class="patent-data-table-td patent-date-value">Aug 13, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for the cross-sectional design of multi-layer printed circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5550714">US5550714</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 6, 1989</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co. Ltd.</td><td class="patent-data-table-td ">Method of assigning a level to a node of a net diagram</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5551014">US5551014</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1995</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Fujitsu Ltd.</td><td class="patent-data-table-td ">Method and apparatus for designing integrated circuits according to master slice approach</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5553001">US5553001</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 1994</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for optimizing resource allocation starting from a high level</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5553002">US5553002</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5555201">US5555201</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 10, 1994</td><td class="patent-data-table-td patent-date-value">Sep 10, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5557531">US5557531</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Sep 17, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5557532">US5557532</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 1992</td><td class="patent-data-table-td patent-date-value">Sep 17, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Parameterized generic compiler</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5563800">US5563800</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 24, 1995</td><td class="patent-data-table-td patent-date-value">Oct 8, 1996</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Automated logic circuit design system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5566079">US5566079</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 1992</td><td class="patent-data-table-td patent-date-value">Oct 15, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Parameterized generic multiplier complier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572436">US5572436</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 2, 1994</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572437">US5572437</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 20, 1994</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5574655">US5574655</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 1995</td><td class="patent-data-table-td patent-date-value">Nov 12, 1996</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method of allocating logic using general function components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5586047">US5586047</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 7, 1994</td><td class="patent-data-table-td patent-date-value">Dec 17, 1996</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">System for creating datapath circuit layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5586319">US5586319</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 27, 1994</td><td class="patent-data-table-td patent-date-value">Dec 17, 1996</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Netlist editor allowing for direct, interactive low-level editing of netlists</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5587914">US5587914</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 17, 1995</td><td class="patent-data-table-td patent-date-value">Dec 24, 1996</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Apparatus and method for computer-aided design of sheet metal fabricated parts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5594657">US5594657</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Jan 14, 1997</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">For optimizing a circuit implementation in a field programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5598344">US5598344</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 1994</td><td class="patent-data-table-td patent-date-value">Jan 28, 1997</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating, validating, and scaling structural description of electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5610828">US5610828</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Mar 11, 1997</td><td class="patent-data-table-td ">National Instruments Corporation</td><td class="patent-data-table-td ">Graphical system for modelling a process and associated method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5610833">US5610833</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 1995</td><td class="patent-data-table-td patent-date-value">Mar 11, 1997</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Computer-aided design methods and apparatus for multilevel interconnect technologies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5612891">US5612891</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td patent-date-value">Mar 18, 1997</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Hardware logic emulation system with memory capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5613102">US5613102</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 19, 1995</td><td class="patent-data-table-td patent-date-value">Mar 18, 1997</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Method of compressing data for use in performing VLSI mask layout verification</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5617327">US5617327</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 30, 1993</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for entering state flow diagrams using schematic editor programs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5617328">US5617328</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 1994</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">Winbond Electronics Corporation</td><td class="patent-data-table-td ">Automatic code pattern generator for repetitious patterns in an integrated circuit layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5623417">US5623417</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 23, 1994</td><td class="patent-data-table-td patent-date-value">Apr 22, 1997</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Method and apparatus for functional level data interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5623418">US5623418</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 1993</td><td class="patent-data-table-td patent-date-value">Apr 22, 1997</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">System and method for creating and validating structural description of electronic system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5629860">US5629860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 1994</td><td class="patent-data-table-td patent-date-value">May 13, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for determining timing delays associated with placement and routing of an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5638493">US5638493</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 1995</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">Reticular Systems, Inc.</td><td class="patent-data-table-td ">Net list generation for a rule base</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5644515">US5644515</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Jul 1, 1997</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5646862">US5646862</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 1994</td><td class="patent-data-table-td patent-date-value">Jul 8, 1997</td><td class="patent-data-table-td ">Ford Motor Company</td><td class="patent-data-table-td ">Vendor-neutral integrated vehicle electrical design and analysis system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5657241">US5657241</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Routing methods for use in a logic emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5691912">US5691912</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Nov 25, 1997</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for entering state flow diagrams using schematic editor programs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5699310">US5699310</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1994</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Dynasty Technologies, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a fully inherited object-oriented computer system for generating source code from user-entered specifications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5713034">US5713034</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 30, 1991</td><td class="patent-data-table-td patent-date-value">Jan 27, 1998</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">CAE system for preparing transmission network and analyzing load in mechanical system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5720006">US5720006</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 1995</td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td ">Reticular Systems, Inc.</td><td class="patent-data-table-td ">Expert system inference circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5734581">US5734581</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 19, 1996</td><td class="patent-data-table-td patent-date-value">Mar 31, 1998</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">In an electronic circuit system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5737234">US5737234</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 1996</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">Xilinx Inc</td><td class="patent-data-table-td ">Method of optimizing resource allocation starting from a high level block diagram</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5737497">US5737497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 1995</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">Reticular Systems, Inc.</td><td class="patent-data-table-td ">Test system with inference circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5740070">US5740070</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 1992</td><td class="patent-data-table-td patent-date-value">Apr 14, 1998</td><td class="patent-data-table-td ">Mega Chips Corporation</td><td class="patent-data-table-td ">Apparatus for automatically generating logic circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5748943">US5748943</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 4, 1995</td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td ">Ford Global Technologies, Inc.</td><td class="patent-data-table-td ">Intelligent CAD process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5751592">US5751592</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 27, 1995</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Apparatus and method of supporting functional design of logic circuit and apparatus and method of verifying functional design of logic circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5754441">US5754441</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 3, 1996</td><td class="patent-data-table-td patent-date-value">May 19, 1998</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">LSI Automated design system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5796623">US5796623</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 19, 1996</td><td class="patent-data-table-td patent-date-value">Aug 18, 1998</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Apparatus and method for performing computations with electrically reconfigurable logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5799293">US5799293</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 4, 1996</td><td class="patent-data-table-td patent-date-value">Aug 25, 1998</td><td class="patent-data-table-td ">Ford Global Technologies, Inc.</td><td class="patent-data-table-td ">Method for optimizing the design of a product using knowledge-based engineering techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801958">US5801958</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 1996</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5812414">US5812414</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 19, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method for performing simulation using a hardware logic emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5812416">US5812416</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 18, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Integrated circuit design decomposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5841967">US5841967</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 1996</td><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for design verification using emulation and simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5867180">US5867180</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 13, 1997</td><td class="patent-data-table-td patent-date-value">Feb 2, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5867399">US5867399</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 1997</td><td class="patent-data-table-td patent-date-value">Feb 2, 1999</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5870308">US5870308</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1996</td><td class="patent-data-table-td patent-date-value">Feb 9, 1999</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low-level description of electronic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5870588">US5870588</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 23, 1996</td><td class="patent-data-table-td patent-date-value">Feb 9, 1999</td><td class="patent-data-table-td ">Interuniversitair Micro-Elektronica Centrum(Imec Vzw)</td><td class="patent-data-table-td ">Design environment and a design method for hardware/software co-design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5883814">US5883814</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 13, 1997</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System-on-chip layout compilation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884066">US5884066</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 1997</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a trace buffer in an emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5892681">US5892681</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1993</td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td ">Minc, Incorporated</td><td class="patent-data-table-td ">Partitioning of Boolean logic equations into physical logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5894420">US5894420</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 14, 1997</td><td class="patent-data-table-td patent-date-value">Apr 13, 1999</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Method for spawning two independent states in a state flow diagram</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5896521">US5896521</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 2, 1996</td><td class="patent-data-table-td patent-date-value">Apr 20, 1999</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Processor synthesis system and processor synthesis method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5901304">US5901304</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 13, 1997</td><td class="patent-data-table-td patent-date-value">May 4, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Emulating quasi-synchronous DRAM with asynchronous DRAM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5903886">US5903886</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 1997</td><td class="patent-data-table-td patent-date-value">May 11, 1999</td><td class="patent-data-table-td ">Smartlynx, Inc.</td><td class="patent-data-table-td ">Hierarchical adaptive state machine for emulating and augmenting software</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5933356">US5933356</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td patent-date-value">Aug 3, 1999</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5943485">US5943485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 1996</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for testing and for generating a mapping for an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5956257">US5956257</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1993</td><td class="patent-data-table-td patent-date-value">Sep 21, 1999</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Automated optimization of hierarchical netlists</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5960191">US5960191</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 1997</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Emulation system with time-multiplexed interconnect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963454">US5963454</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 1996</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963735">US5963735</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 29, 1997</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Hardware logic emulation system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5970240">US5970240</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1997</td><td class="patent-data-table-td patent-date-value">Oct 19, 1999</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for configurable memory emulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6009256">US6009256</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 2, 1997</td><td class="patent-data-table-td patent-date-value">Dec 28, 1999</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Simulation/emulation system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6026230">US6026230</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 5, 1998</td><td class="patent-data-table-td patent-date-value">Feb 15, 2000</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Memory simulation system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6058492">US6058492</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 1998</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for design verification using emulation and simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6134516">US6134516</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 5, 1998</td><td class="patent-data-table-td patent-date-value">Oct 17, 2000</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Simulation server system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6178494">US6178494</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 1996</td><td class="patent-data-table-td patent-date-value">Jan 23, 2001</td><td class="patent-data-table-td ">Virtual Computer Corporation</td><td class="patent-data-table-td ">Modular, hybrid processor and method for producing a modular, hybrid processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6182020">US6182020</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 13, 1994</td><td class="patent-data-table-td patent-date-value">Jan 30, 2001</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Design verification method for programmable logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216252">US6216252</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 1996</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating, validating, and scaling structural description of electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6272671">US6272671</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 1998</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Extractor and schematic viewer for a design representation, and associated method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6292764">US6292764</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1995</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Hyundai Electronics America, Inc.</td><td class="patent-data-table-td ">Tunable architecture for device adapter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6321366">US6321366</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 1998</td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Timing-insensitive glitch-free logic system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6324678">US6324678</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 1996</td><td class="patent-data-table-td patent-date-value">Nov 27, 2001</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating and validating low level description of electronic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6377912">US6377912</a></td><td class="patent-data-table-td patent-date-value">Aug 13, 1999</td><td class="patent-data-table-td patent-date-value">Apr 23, 2002</td><td class="patent-data-table-td ">Quickturn Design Systems, Inc.</td><td class="patent-data-table-td ">Emulation system with time-multiplexed interconnect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6389379">US6389379</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 1998</td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td ">Axis Systems, Inc.</td><td class="patent-data-table-td ">Converification system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6421251">US6421251</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 1998</td><td class="patent-data-table-td patent-date-value">Jul 16, 2002</td><td class="patent-data-table-td ">Axis Systems Inc</td><td class="patent-data-table-td ">Array board interconnect system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6470482">US6470482</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1996</td><td class="patent-data-table-td patent-date-value">Oct 22, 2002</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6601221">US6601221</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 25, 2000</td><td class="patent-data-table-td patent-date-value">Jul 29, 2003</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Design verification method for programmable logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6609238">US6609238</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 15, 2001</td><td class="patent-data-table-td patent-date-value">Aug 19, 2003</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method of control cell placement to minimize connection length and cell delay</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6654945">US6654945</a></td><td class="patent-data-table-td patent-date-value">Feb 17, 1999</td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Storage medium in which data for designing an integrated circuit is stored and method of fabricating an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6668360">US6668360</a></td><td class="patent-data-table-td patent-date-value">Jan 8, 2001</td><td class="patent-data-table-td patent-date-value">Dec 23, 2003</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company</td><td class="patent-data-table-td ">Automatic integrated circuit design kit qualification service provided through the internet</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6832182">US6832182</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2000</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Transim Technology Corporation</td><td class="patent-data-table-td ">Circuit simulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6910200">US6910200</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1997</td><td class="patent-data-table-td patent-date-value">Jun 21, 2005</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Method and apparatus for associating selected circuit instances and for performing a group operation thereon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6999907">US6999907</a></td><td class="patent-data-table-td patent-date-value">Sep 19, 2001</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Draftlogic System, Inc.</td><td class="patent-data-table-td ">System and process for client-driven automated computer-aided drafting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7043408">US7043408</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2001</td><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">Virtual Supply Chain Engineering, Inc.</td><td class="patent-data-table-td ">Computer-aided design neutral graphical data interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7068270">US7068270</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 1994</td><td class="patent-data-table-td patent-date-value">Jun 27, 2006</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Design of integrated circuit package using parametric solids modeller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7071952">US7071952</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 1998</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Actcon Control Ab</td><td class="patent-data-table-td ">Method for inserting objects into a working area in a computer application</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7164355">US7164355</a></td><td class="patent-data-table-td patent-date-value">May 19, 2004</td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">Rosemount Inc.</td><td class="patent-data-table-td ">Process transmitter with a plurality of operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7398483">US7398483</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 6, 2003</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Design verification method for programmable logic design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7454550">US7454550</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 2006</td><td class="patent-data-table-td patent-date-value">Nov 18, 2008</td><td class="patent-data-table-td ">Xtremedata, Inc.</td><td class="patent-data-table-td ">Systems and methods for providing co-processors to computing systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7603573">US7603573</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">System and method for optimizing computational density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7801361">US7801361</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2007</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">Definiens Ag</td><td class="patent-data-table-td ">Analyzing pixel data using image, thematic and object layers of a computer-implemented network structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7873223">US7873223</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 28, 2006</td><td class="patent-data-table-td patent-date-value">Jan 18, 2011</td><td class="patent-data-table-td ">Definiens Ag</td><td class="patent-data-table-td ">Cognition integrator and language</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8594410">US8594410</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2011</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Definiens Ag</td><td class="patent-data-table-td ">Context driven image mining to generate image-based biomarkers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1156523A1?cl=en">EP1156523A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 17, 1999</td><td class="patent-data-table-td patent-date-value">Nov 21, 2001</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Storage medium and method of fabricating semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1994015311A1?cl=en">WO1994015311A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1993</td><td class="patent-data-table-td patent-date-value">Jul 7, 1994</td><td class="patent-data-table-td ">Xilinx Inc</td><td class="patent-data-table-td ">Method for entering state flow diagrams using schematic editor programs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1995005637A1?cl=en">WO1995005637A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 25, 1994</td><td class="patent-data-table-td patent-date-value">Feb 23, 1995</td><td class="patent-data-table-td ">Vlsi Technology Inc</td><td class="patent-data-table-td ">Electronic design automation apparatus and method utilizing a physical information database</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1998016881A1?cl=en">WO1998016881A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 13, 1997</td><td class="patent-data-table-td patent-date-value">Apr 23, 1998</td><td class="patent-data-table-td ">Motorola Inc</td><td class="patent-data-table-td ">Method for testing and for generating a mapping for an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1999057661A1?cl=en">WO1999057661A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 6, 1998</td><td class="patent-data-table-td patent-date-value">Nov 11, 1999</td><td class="patent-data-table-td ">Dmitry Vladimirovich Kursov</td><td class="patent-data-table-td ">A system for modelling memory business parameters</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc716/defs716.htm&usg=AFQjCNEBZ0UpwQHOk7_RzdKU5K1MUftbBg#C716S102000">716/102</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc345/defs345.htm&usg=AFQjCNF0b52M2HqQQp5rThx3mQ75nwjbGg#C345S441000">345/441</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc716/defs716.htm&usg=AFQjCNEBZ0UpwQHOk7_RzdKU5K1MUftbBg#C716S104000">716/104</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc716/defs716.htm&usg=AFQjCNEBZ0UpwQHOk7_RzdKU5K1MUftbBg#C716S106000">716/106</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0017500000">G06F17/50</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/5045">G06F17/5045</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=kUQtBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F17/5068">G06F17/5068</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F17/50L</span>, <span class="nested-value">G06F17/50D</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jul 19, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-20 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080328</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060117</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICOH COMPANY, LTD., JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KNOWLEDGE BASED SILICON CORPORATION;REEL/FRAME:012333/0522</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20011012</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICOH COMPANY, LTD. OHTA-KU 3-6, 1-CHOME NAKAMAGOM</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KNOWLEDGE BASED SILICON CORPORATION /AR;REEL/FRAME:012333/0522</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 27, 2001</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 22, 1997</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 20, 1995</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KNOWLEDGE BASED SILICON CORPORATION</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL CHIP CORPORATION;REEL/FRAME:007411/0318</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19910723</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 18, 1993</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 14, 1992</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 13, 1988</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL CHIP CORPORATION, COLUMBIA, SOUTH CA</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICOH COMPANY, LTD.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:KOBAYASHI, HIDEAKI;SHINDO, MASAHIRO;REEL/FRAME:004836/0017</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19880112</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICOH COMPANY, LTD.,STATELESS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOBAYASHI, HIDEAKI;SHINDO, MASAHIRO;REEL/FRAME:4836/17</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL CHIP CORPORATION,  A CORP. OF SC,SOU</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RICOH COMPANY, LTD., STATELESS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOBAYASHI, HIDEAKI;SHINDO, MASAHIRO;REEL/FRAME:004836/0017</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL CHIP CORPORATION,  A CORP. OF SC, SO</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3ET4_fUjNlV92gSaZtHsfavTDDDg\u0026id=kUQtBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U12DInkj1WO_VYkmvPTRJqSSg75DA\u0026id=kUQtBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0wn4Fi3GG9Ng4dvr8p-Greyhm8Lw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Knowledge_based_method_and_apparatus_for.pdf?id=kUQtBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2d78Hj1MWefe_ZPSS9jKn42YT6aQ"},"sample_url":"http://www.google.com/patents/reader?id=kUQtBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>