This repository is a clone of yosys (``Yosys Open SYnthesis Suite'')
extended with a command `cirkit` that allows integrating logic
optimisations of `mockturtle` in RTL synthesis.

For further information, see
* mockturtle: C++ logic network library, https://github.com/lsils/mockturtle
* cirkit: a circuit toolkit (serves as frontend for `mockturtle`), https://github.com/msoeken/cirkit
* yosys: a framework for RTL synthesis, http://www.clifford.at/yosys/