INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/Dlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dlatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sim_1/new/tb_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
