
# Verilog logic modules

## Run

```shell
    make
```

## Tasks 

- [x] ADDition
- [x] IMPLication  
- [x] NOT IMPLication
- [x] PIERCE arrow  
- [x] SHEFFER stroke
- [x] test benches
- [x] Makefile
- [ ] CI
- [ ] * Yolo
- [ ] * code quote
