/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [10:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_1z : in_data[123];
  assign celloutsig_0_9z = celloutsig_0_7z[7] ? celloutsig_0_5z[0] : celloutsig_0_1z;
  assign celloutsig_0_20z = celloutsig_0_7z[9] ? celloutsig_0_13z[8] : celloutsig_0_1z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[175]);
  assign celloutsig_1_17z = ~(celloutsig_1_16z & celloutsig_1_8z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_15z[7] & celloutsig_0_4z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_1_16z = ~((celloutsig_1_7z[5] | celloutsig_1_9z[5]) & celloutsig_1_2z);
  assign celloutsig_0_6z = in_data[84] | ~(celloutsig_0_2z[1]);
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[126];
  assign celloutsig_0_21z = celloutsig_0_19z ^ celloutsig_0_15z[2];
  assign celloutsig_0_38z = ~(celloutsig_0_20z ^ celloutsig_0_16z[2]);
  assign celloutsig_0_13z = { celloutsig_0_5z[9], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[11:10], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[143:141] == in_data[146:144];
  assign celloutsig_1_19z = { celloutsig_1_8z[15:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_17z } == { celloutsig_1_7z[9:0], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[3:0] == celloutsig_0_5z[5:2];
  assign celloutsig_1_18z = { celloutsig_1_5z[20:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_6z } <= { celloutsig_1_5z[17:16], celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_43z = celloutsig_0_7z[9:3] && { celloutsig_0_4z[4:3], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[75:60] < in_data[48:33];
  assign celloutsig_1_5z = celloutsig_1_1z ? { celloutsig_1_3z[10:2], celloutsig_1_2z, celloutsig_1_4z, 1'h1, celloutsig_1_3z } : in_data[118:96];
  assign celloutsig_0_12z = { celloutsig_0_4z[4:1], celloutsig_0_3z } != { in_data[56:53], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[4:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } | in_data[78:69];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z } | celloutsig_0_0z;
  assign celloutsig_0_2z = in_data[54:52] | in_data[47:45];
  assign celloutsig_0_24z = | celloutsig_0_7z[7:4];
  assign celloutsig_0_14z = ~^ { in_data[51:37], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } >> { in_data[67:64], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_5z[10:9], celloutsig_0_1z } >> celloutsig_0_5z[12:10];
  assign celloutsig_1_8z = { in_data[142:133], celloutsig_1_7z } << { in_data[186:178], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_5z[11:2], celloutsig_0_3z } - { celloutsig_0_5z[6:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[118:109], celloutsig_1_2z } ~^ in_data[173:163];
  assign celloutsig_0_4z = { celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[110:97], celloutsig_1_4z } ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[48:44];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_42z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_42z = { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_3z, celloutsig_0_9z };
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_7z = celloutsig_1_3z;
  assign celloutsig_0_3z = ~((in_data[14] & in_data[62]) | (celloutsig_0_0z[2] & celloutsig_0_2z[2]));
  assign celloutsig_1_10z = ~((in_data[190] & celloutsig_1_4z) | (celloutsig_1_9z[2] & celloutsig_1_8z[14]));
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
