#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000042235e0 .scope module, "decoder" "decoder" 2 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
o000000000427ca08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000000000421ae70_0 .net "in", 3 0, o000000000427ca08;  0 drivers
v000000000421bb90_0 .var "out", 6 0;
E_00000000042666d0 .event edge, v000000000421ae70_0;
S_000000000291edb0 .scope module, "processor" "processor" 3 21;
 .timescale -9 -11;
v00000000042db510_0 .net "ALUControlOutput", 3 0, v000000000421c310_0;  1 drivers
v00000000042dc5f0_0 .net "ALUPCPlus4Output", 31 0, v000000000421b190_0;  1 drivers
v00000000042db1f0_0 .net "ALUSrcOutput", 31 0, v000000000421b910_0;  1 drivers
v00000000042dc9b0_0 .net "CSignal_ALUOp", 1 0, L_00000000042dfdf0;  1 drivers
v00000000042dcaf0_0 .net "CSignal_ALUOp_HazardMUX", 1 0, L_00000000042dfb70;  1 drivers
v00000000042dc410_0 .net "CSignal_ALUSrc", 0 0, v00000000042d3d20_0;  1 drivers
v00000000042dc050_0 .net "CSignal_ALUSrc_HazardMUX", 0 0, v00000000042dc0f0_0;  1 drivers
v00000000042dc370_0 .net "CSignal_Branch", 0 0, v00000000042d2c40_0;  1 drivers
v00000000042db290_0 .net "CSignal_Branch_HazardMUX", 0 0, v00000000042dcb90_0;  1 drivers
v00000000042dc550_0 .net "CSignal_ForwardingMUX_ALUi0", 1 0, v00000000042d3280_0;  1 drivers
v00000000042dca50_0 .net "CSignal_ForwardingMUX_ALUi1", 1 0, v00000000042d33c0_0;  1 drivers
v00000000042db650_0 .net "CSignal_MemRead", 0 0, v00000000042d3be0_0;  1 drivers
v00000000042dccd0_0 .net "CSignal_MemRead_HazardMUX", 0 0, v00000000042dbb50_0;  1 drivers
v00000000042dceb0_0 .net "CSignal_MemWrite", 0 0, v00000000042d31e0_0;  1 drivers
v00000000042db470_0 .net "CSignal_MemWrite_HazardMUX", 0 0, v00000000042dcf50_0;  1 drivers
v00000000042db5b0_0 .net "CSignal_MemtoReg", 0 0, v00000000042d2240_0;  1 drivers
v00000000042d89f0_0 .net "CSignal_MemtoReg_HazardMUX", 0 0, v00000000042db8d0_0;  1 drivers
v00000000042ddac0_0 .net "CSignal_RegDst", 0 0, v00000000042d2380_0;  1 drivers
v00000000042ddfc0_0 .net "CSignal_RegDst_HazardMUX", 0 0, v00000000042dc910_0;  1 drivers
v00000000042dd2a0_0 .net "CSignal_RegWrite", 0 0, v00000000042d2ec0_0;  1 drivers
v00000000042dd160_0 .net "CSignal_RegWrite_HazardMUX", 0 0, v00000000042dc690_0;  1 drivers
v00000000042de560_0 .net "IF_ID_Write", 0 0, v00000000042dc190_0;  1 drivers
v00000000042de740_0 .net "MUX_ID_EX_Write", 0 0, v00000000042db790_0;  1 drivers
v00000000042dea60_0 .net "PCOutput", 31 0, v00000000042d9df0_0;  1 drivers
v00000000042dd840_0 .net "PCSrcInput", 31 0, v00000000042d9990_0;  1 drivers
v00000000042de240_0 .net "PCWrite", 0 0, v00000000042dce10_0;  1 drivers
v00000000042de600_0 .net "PIPE_EXMEM_OUT_BranchALUOutput", 31 0, v00000000042d3a00_0;  1 drivers
v00000000042dec40_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_Branch", 0 0, v00000000042d3dc0_0;  1 drivers
v00000000042dd660_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MRead", 0 0, v00000000042d2740_0;  1 drivers
v00000000042dd7a0_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MWrite", 0 0, v00000000042d2060_0;  1 drivers
v00000000042ddb60_0 .net "PIPE_EXMEM_OUT_CSignal_WB_MemtoReg", 0 0, v00000000042d2e20_0;  1 drivers
v00000000042deb00_0 .net "PIPE_EXMEM_OUT_CSignal_WB_RegWrite", 0 0, v00000000042d29c0_0;  1 drivers
v00000000042def60_0 .net "PIPE_EXMEM_OUT_MainALUOutput", 31 0, v00000000042d3e60_0;  1 drivers
v00000000042ddf20_0 .net "PIPE_EXMEM_OUT_ReadData2", 31 0, v00000000042d27e0_0;  1 drivers
v00000000042de380_0 .net "PIPE_EXMEM_OUT_RegDstOutput", 4 0, v00000000042d3640_0;  1 drivers
v00000000042dd520_0 .net "PIPE_EXMEM_OUT_Zero", 0 0, v00000000042d2880_0;  1 drivers
v00000000042dd480_0 .net "PIPE_IDEX_OUT_ALUPCPlus4Output", 31 0, v00000000042d6d00_0;  1 drivers
v00000000042ddca0_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUOp", 1 0, v00000000042d78e0_0;  1 drivers
v00000000042de100_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUSrc", 0 0, v00000000042d7700_0;  1 drivers
v00000000042de1a0_0 .net "PIPE_IDEX_OUT_CSignal_EX_RegDst", 0 0, v00000000042d6da0_0;  1 drivers
v00000000042deba0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_Branch", 0 0, v00000000042d75c0_0;  1 drivers
v00000000042de4c0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MRead", 0 0, v00000000042d6ee0_0;  1 drivers
v00000000042de6a0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MWrite", 0 0, v00000000042d6300_0;  1 drivers
v00000000042de7e0_0 .net "PIPE_IDEX_OUT_CSignal_WB_MemtoReg", 0 0, v00000000042d6c60_0;  1 drivers
v00000000042dece0_0 .net "PIPE_IDEX_OUT_CSignal_WB_RegWrite", 0 0, v00000000042d7020_0;  1 drivers
v00000000042dd980_0 .net "PIPE_IDEX_OUT_RD", 4 0, v00000000042d6f80_0;  1 drivers
v00000000042dd200_0 .net "PIPE_IDEX_OUT_RS", 4 0, v00000000042d7980_0;  1 drivers
v00000000042de880_0 .net "PIPE_IDEX_OUT_RT", 4 0, v00000000042d63a0_0;  1 drivers
v00000000042dd700_0 .net "PIPE_IDEX_OUT_ReadData1", 31 0, v00000000042d7a20_0;  1 drivers
v00000000042dd8e0_0 .net "PIPE_IDEX_OUT_ReadData2", 31 0, v00000000042d72a0_0;  1 drivers
v00000000042de920_0 .net "PIPE_IDEX_OUT_SignExt", 31 0, v00000000042d66c0_0;  1 drivers
v00000000042deec0_0 .net "PIPE_IFID_ALUPCPlus4Output", 31 0, v00000000042d7ac0_0;  1 drivers
v00000000042ded80_0 .net "PIPE_IFID_Instruction", 31 0, v00000000042d77a0_0;  1 drivers
v00000000042dee20_0 .net "PIPE_MEMWB_DataMemoryOutput", 31 0, v00000000042d61c0_0;  1 drivers
v00000000042ddc00_0 .net "PIPE_MEMWB_MainALUOutput", 31 0, v00000000042d6580_0;  1 drivers
v00000000042de2e0_0 .net "PIPE_MEMWB_OUT_CSignal_MemtoReg", 0 0, v00000000042d6760_0;  1 drivers
v00000000042de9c0_0 .net "PIPE_MEMWB_OUT_CSignal_RegWrite", 0 0, v00000000042d68a0_0;  1 drivers
v00000000042dd0c0_0 .net "PIPE_MEMWB_RegDstOutput", 4 0, v00000000042d6620_0;  1 drivers
v00000000042dd340_0 .net "branchALUOutput", 31 0, v00000000042d9c10_0;  1 drivers
v00000000042dde80_0 .net "branchGateOutput", 0 0, v00000000042d88b0_0;  1 drivers
v00000000042dd3e0_0 .var "clk", 0 0;
v00000000042dd5c0_0 .net "dataMemoryOutput", 31 0, v00000000042d81d0_0;  1 drivers
v00000000042ddd40_0 .var/i "f", 31 0;
v00000000042dda20_0 .net "forwardingMUXALUi0", 31 0, v0000000002919350_0;  1 drivers
v00000000042de420_0 .net "forwardingMUXALUi1", 31 0, v00000000042d3f00_0;  1 drivers
v00000000042ddde0_0 .net "instruction", 31 0, v00000000042d64e0_0;  1 drivers
v00000000042de060_0 .net "mainALUOutput", 31 0, v00000000042dbc90_0;  1 drivers
v00000000042dff30_0 .net "memtoRegOutput", 31 0, v00000000042d90d0_0;  1 drivers
v00000000042e0e30_0 .var "pcInManual", 31 0;
v00000000042df3f0_0 .net "readData1", 31 0, v00000000042d9a30_0;  1 drivers
v00000000042df2b0_0 .net "readData2", 31 0, v00000000042d8270_0;  1 drivers
v00000000042df7b0_0 .net "regDstOutput", 4 0, v00000000042dbdd0_0;  1 drivers
v00000000042dffd0_0 .var "resetManual", 0 0;
v00000000042e09d0_0 .net "signExtendOutput", 31 0, v00000000042d9490_0;  1 drivers
v00000000042df350_0 .net "sllOutput", 31 0, v00000000042d9f30_0;  1 drivers
v00000000042dfc10_0 .net "zero", 0 0, L_00000000042df170;  1 drivers
L_00000000042e0070 .part v00000000042d77a0_0, 21, 5;
L_00000000042df490 .part v00000000042d77a0_0, 16, 5;
L_00000000042e0250 .part v00000000042d77a0_0, 26, 6;
L_00000000042dfdf0 .concat8 [ 1 1 0 0], v00000000042d21a0_0, v00000000042d3c80_0;
L_00000000042df990 .part L_00000000042dfdf0, 1, 1;
L_00000000042e0ed0 .part L_00000000042dfdf0, 0, 1;
L_00000000042dfb70 .concat8 [ 1 1 0 0], v00000000042d8a90_0, v00000000042d8f90_0;
L_00000000042e0570 .part v00000000042d77a0_0, 21, 5;
L_00000000042e0430 .part v00000000042d77a0_0, 16, 5;
L_00000000042df0d0 .part v00000000042d77a0_0, 0, 16;
L_00000000042e0f70 .part v00000000042d77a0_0, 21, 5;
L_00000000042e0110 .part v00000000042d77a0_0, 16, 5;
L_00000000042dfcb0 .part v00000000042d77a0_0, 11, 5;
L_00000000042df530 .part v00000000042d66c0_0, 0, 6;
S_000000000289afc0 .scope module, "ALUControl" "alu_control" 3 230, 4 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
v000000000421ac90_0 .net "ALUOp", 1 0, v00000000042d78e0_0;  alias, 1 drivers
v000000000421c310_0 .var "aluCtrlOut", 3 0;
v000000000421c810_0 .var "dontcare", 3 0;
v000000000421c130_0 .net "funcCode", 5 0, L_00000000042df530;  1 drivers
E_0000000004266290 .event edge, v000000000421c130_0, v000000000421ac90_0;
S_000000000289b140 .scope module, "ALUPCPlus4" "arithmeticlogicunit" 3 130, 5 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000421c1d0_0 .net "A", 31 0, v00000000042d9df0_0;  alias, 1 drivers
L_00000000042e10e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000421ad30_0 .net "B", 31 0, L_00000000042e10e0;  1 drivers
L_00000000042e1128 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000421b730_0 .net "OP", 3 0, L_00000000042e1128;  1 drivers
v000000000421b190_0 .var "OUT", 31 0;
L_00000000042e1098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000421b4b0_0 .net/2u *"_s0", 31 0, L_00000000042e1098;  1 drivers
v000000000421b2d0_0 .var "dontcare", 31 0;
v000000000421ba50_0 .net "zero", 0 0, L_00000000042e04d0;  1 drivers
E_0000000004266810 .event edge, v000000000421b730_0, v000000000421ad30_0, v000000000421c1d0_0;
L_00000000042e04d0 .cmp/eq 32, v000000000421b190_0, L_00000000042e1098;
S_000000000289cbe0 .scope module, "ALUSrcMux" "multiplexorALUSrc" 3 226, 6 16 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v000000000421baf0_0 .net "control", 0 0, v00000000042d7700_0;  alias, 1 drivers
v000000000421b550_0 .net "i0", 31 0, v00000000042d3f00_0;  alias, 1 drivers
v000000000421b7d0_0 .net "i1", 31 0, v00000000042d66c0_0;  alias, 1 drivers
v000000000421b910_0 .var "out", 31 0;
E_0000000004266c50 .event edge, v000000000421baf0_0, v000000000421b7d0_0, v000000000421b550_0;
S_000000000289cd60 .scope module, "ALUi0" "mainALUForwardingMUX" 3 222, 6 62 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 32 "i2"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v000000000421bc30_0 .net "control", 1 0, v00000000042d3280_0;  alias, 1 drivers
v000000000421bff0_0 .net "i0", 31 0, v00000000042d7a20_0;  alias, 1 drivers
v000000000421c090_0 .net "i1", 31 0, v00000000042d90d0_0;  alias, 1 drivers
v0000000002919030_0 .net "i2", 31 0, v00000000042d3e60_0;  alias, 1 drivers
v0000000002919350_0 .var "out", 31 0;
E_00000000042662d0 .event edge, v000000000421bc30_0, v000000000421bff0_0, v000000000421c090_0, v0000000002919030_0;
S_0000000002891370 .scope module, "ALUi1" "mainALUForwardingMUX" 3 224, 6 62 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 32 "i2"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v00000000042d24c0_0 .net "control", 1 0, v00000000042d33c0_0;  alias, 1 drivers
v00000000042d3b40_0 .net "i0", 31 0, v00000000042d72a0_0;  alias, 1 drivers
v00000000042d2b00_0 .net "i1", 31 0, v00000000042d90d0_0;  alias, 1 drivers
v00000000042d38c0_0 .net "i2", 31 0, v00000000042d3e60_0;  alias, 1 drivers
v00000000042d3f00_0 .var "out", 31 0;
E_0000000004266890 .event edge, v00000000042d24c0_0, v00000000042d3b40_0, v000000000421c090_0, v0000000002919030_0;
S_00000000028914f0 .scope module, "ControlUnit" "maincontrolunit" 3 146, 7 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v00000000042d21a0_0 .var "ALUOp0", 0 0;
v00000000042d3c80_0 .var "ALUOp1", 0 0;
v00000000042d3d20_0 .var "ALUSrc", 0 0;
v00000000042d2c40_0 .var "branch", 0 0;
v00000000042d26a0_0 .var "dontcare", 0 0;
v00000000042d3be0_0 .var "memRead", 0 0;
v00000000042d31e0_0 .var "memWrite", 0 0;
v00000000042d2240_0 .var "memtoReg", 0 0;
v00000000042d22e0_0 .net "op", 5 0, L_00000000042e0250;  1 drivers
v00000000042d2380_0 .var "regDst", 0 0;
v00000000042d2ec0_0 .var "regWrite", 0 0;
E_0000000004266a10 .event edge, v00000000042d22e0_0;
S_0000000002890350 .scope module, "EX_MEM" "PIPE_EX_MEM" 3 234, 8 80 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 2 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 3 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 5 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 6 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 7 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 8 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 9 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 11 /INPUT 32 "PIPEIN_BranchALUOutput"
    .port_info 12 /INPUT 1 "PIPEIN_Zero"
    .port_info 13 /INPUT 32 "PIPEIN_ALUResult"
    .port_info 14 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 15 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 16 /OUTPUT 32 "PIPEOUT_BranchALUOutput"
    .port_info 17 /OUTPUT 1 "PIPEOUT_Zero"
    .port_info 18 /OUTPUT 32 "PIPEOUT_ALUResult"
    .port_info 19 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 20 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v00000000042d2560_0 .net "PIPEIN_ALUResult", 31 0, v00000000042dbc90_0;  alias, 1 drivers
v00000000042d2420_0 .net "PIPEIN_BranchALUOutput", 31 0, v00000000042d9c10_0;  alias, 1 drivers
v00000000042d36e0_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000042d75c0_0;  alias, 1 drivers
v00000000042d3460_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000042d6ee0_0;  alias, 1 drivers
v00000000042d2600_0 .net "PIPEIN_MEM_MWrite", 0 0, v00000000042d6300_0;  alias, 1 drivers
v00000000042d2d80_0 .net "PIPEIN_ReadData2", 31 0, v00000000042d72a0_0;  alias, 1 drivers
v00000000042d2100_0 .net "PIPEIN_RegDstOutput", 4 0, v00000000042dbdd0_0;  alias, 1 drivers
v00000000042d2920_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042d6c60_0;  alias, 1 drivers
v00000000042d3320_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042d7020_0;  alias, 1 drivers
v00000000042d2ba0_0 .net "PIPEIN_Zero", 0 0, L_00000000042df170;  alias, 1 drivers
v00000000042d3e60_0 .var "PIPEOUT_ALUResult", 31 0;
v00000000042d3a00_0 .var "PIPEOUT_BranchALUOutput", 31 0;
v00000000042d3dc0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000042d2740_0 .var "PIPEOUT_MEM_MRead", 0 0;
v00000000042d2060_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v00000000042d27e0_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000042d3640_0 .var "PIPEOUT_RegDstOutput", 4 0;
v00000000042d2e20_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042d29c0_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042d2880_0 .var "PIPEOUT_Zero", 0 0;
v00000000042d2a60_0 .net "clk", 0 0, v00000000042dd3e0_0;  1 drivers
E_0000000004266a50 .event edge, v00000000042d2a60_0;
S_000000000287e0f0 .scope module, "ForwardingUnit" "forwarding_unit" 3 264, 9 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 3 /INPUT 5 "ID_EX_Rs"
    .port_info 4 /INPUT 5 "ID_EX_Rt"
    .port_info 5 /INPUT 5 "EX_MEM_Rd"
    .port_info 6 /INPUT 5 "MEM_WB_Rd"
    .port_info 7 /OUTPUT 2 "ForwardA"
    .port_info 8 /OUTPUT 2 "ForwardB"
v00000000042d3aa0_0 .net "EX_MEM_Rd", 4 0, v00000000042d3640_0;  alias, 1 drivers
v00000000042d2f60_0 .net "EX_MEM_RegWrite", 0 0, v00000000042d29c0_0;  alias, 1 drivers
v00000000042d3280_0 .var "ForwardA", 1 0;
v00000000042d33c0_0 .var "ForwardB", 1 0;
v00000000042d3500_0 .net "ID_EX_Rs", 4 0, v00000000042d7980_0;  alias, 1 drivers
v00000000042d3000_0 .net "ID_EX_Rt", 4 0, v00000000042d63a0_0;  alias, 1 drivers
v00000000042d30a0_0 .net "MEM_WB_Rd", 4 0, v00000000042d6620_0;  alias, 1 drivers
v00000000042d3140_0 .net "MEM_WB_RegWrite", 0 0, v00000000042d68a0_0;  alias, 1 drivers
v00000000042d3780_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
S_000000000287e270 .scope module, "ID_EX" "PIPE_ID_EX" 3 175, 8 19 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_EX_ALUSrc"
    .port_info 2 /INPUT 2 "PIPEIN_EX_ALUOp"
    .port_info 3 /INPUT 1 "PIPEIN_EX_RegDst"
    .port_info 4 /OUTPUT 1 "PIPEOUT_EX_ALUSrc"
    .port_info 5 /OUTPUT 2 "PIPEOUT_EX_ALUOp"
    .port_info 6 /OUTPUT 1 "PIPEOUT_EX_RegDst"
    .port_info 7 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 8 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 9 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 11 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 12 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 13 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 14 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 15 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 16 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 17 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 18 /INPUT 32 "PIPEIN_ReadData1"
    .port_info 19 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 20 /INPUT 32 "PIPEIN_SignExt"
    .port_info 21 /INPUT 5 "PIPEIN_RS"
    .port_info 22 /INPUT 5 "PIPEIN_RT"
    .port_info 23 /INPUT 5 "PIPEIN_RD"
    .port_info 24 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 25 /OUTPUT 32 "PIPEOUT_ReadData1"
    .port_info 26 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 27 /OUTPUT 32 "PIPEOUT_SignExt"
    .port_info 28 /OUTPUT 5 "PIPEOUT_RS"
    .port_info 29 /OUTPUT 5 "PIPEOUT_RT"
    .port_info 30 /OUTPUT 5 "PIPEOUT_RD"
v00000000042d35a0_0 .net "PIPEIN_EX_ALUOp", 1 0, L_00000000042dfb70;  alias, 1 drivers
v00000000042d3820_0 .net "PIPEIN_EX_ALUSrc", 0 0, v00000000042dc0f0_0;  alias, 1 drivers
v00000000042d3960_0 .net "PIPEIN_EX_RegDst", 0 0, v00000000042dc910_0;  alias, 1 drivers
v00000000042d6a80_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000042dcb90_0;  alias, 1 drivers
v00000000042d7480_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000042dbb50_0;  alias, 1 drivers
v00000000042d73e0_0 .net "PIPEIN_MEM_MWrite", 0 0, v00000000042dcf50_0;  alias, 1 drivers
v00000000042d70c0_0 .net "PIPEIN_PCPlus4", 31 0, v00000000042d7ac0_0;  alias, 1 drivers
v00000000042d7660_0 .net "PIPEIN_RD", 4 0, L_00000000042dfcb0;  1 drivers
v00000000042d6e40_0 .net "PIPEIN_RS", 4 0, L_00000000042e0f70;  1 drivers
v00000000042d6bc0_0 .net "PIPEIN_RT", 4 0, L_00000000042e0110;  1 drivers
v00000000042d7520_0 .net "PIPEIN_ReadData1", 31 0, v00000000042d9a30_0;  alias, 1 drivers
v00000000042d6800_0 .net "PIPEIN_ReadData2", 31 0, v00000000042d8270_0;  alias, 1 drivers
v00000000042d7ca0_0 .net "PIPEIN_SignExt", 31 0, v00000000042d9490_0;  alias, 1 drivers
v00000000042d7200_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042db8d0_0;  alias, 1 drivers
v00000000042d6080_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042dc690_0;  alias, 1 drivers
v00000000042d78e0_0 .var "PIPEOUT_EX_ALUOp", 1 0;
v00000000042d7700_0 .var "PIPEOUT_EX_ALUSrc", 0 0;
v00000000042d6da0_0 .var "PIPEOUT_EX_RegDst", 0 0;
v00000000042d75c0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000042d6ee0_0 .var "PIPEOUT_MEM_MRead", 0 0;
v00000000042d6300_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v00000000042d6d00_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000042d6f80_0 .var "PIPEOUT_RD", 4 0;
v00000000042d7980_0 .var "PIPEOUT_RS", 4 0;
v00000000042d63a0_0 .var "PIPEOUT_RT", 4 0;
v00000000042d7a20_0 .var "PIPEOUT_ReadData1", 31 0;
v00000000042d72a0_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000042d66c0_0 .var "PIPEOUT_SignExt", 31 0;
v00000000042d6c60_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042d7020_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042d7160_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
S_0000000002884d60 .scope module, "IF_ID" "PIPE_IF_ID" 3 132, 8 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "IF_ID_Write"
    .port_info 2 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 3 /INPUT 32 "PIPEIN_InsMemory"
    .port_info 4 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 5 /OUTPUT 32 "PIPEOUT_InsMemory"
v00000000042d6120_0 .net "IF_ID_Write", 0 0, v00000000042dc190_0;  alias, 1 drivers
v00000000042d7f20_0 .net "PIPEIN_InsMemory", 31 0, v00000000042d64e0_0;  alias, 1 drivers
v00000000042d6440_0 .net "PIPEIN_PCPlus4", 31 0, v000000000421b190_0;  alias, 1 drivers
v00000000042d77a0_0 .var "PIPEOUT_InsMemory", 31 0;
v00000000042d7ac0_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000042d7de0_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
S_00000000028816b0 .scope module, "InstructionMemory" "instructionmemory" 3 128, 10 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v00000000042d7840_0 .net "addr", 31 0, v00000000042d9df0_0;  alias, 1 drivers
v00000000042d64e0_0 .var "instruction", 31 0;
v00000000042d7340 .array "memory", 63 0, 31 0;
E_0000000004266ad0 .event edge, v000000000421c1d0_0;
S_0000000002881830 .scope module, "MEM_WB" "PIPE_MEM_WB" 3 281, 8 128 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 2 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 3 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 5 /INPUT 32 "PIPEIN_DataMemoryOutput"
    .port_info 6 /INPUT 32 "PIPEIN_MainALUOutput"
    .port_info 7 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 8 /OUTPUT 32 "PIPEOUT_DataMemoryOutput"
    .port_info 9 /OUTPUT 32 "PIPEOUT_MainALUOutput"
    .port_info 10 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v00000000042d7b60_0 .net "PIPEIN_DataMemoryOutput", 31 0, v00000000042d81d0_0;  alias, 1 drivers
v00000000042d7c00_0 .net "PIPEIN_MainALUOutput", 31 0, v00000000042d3e60_0;  alias, 1 drivers
v00000000042d7d40_0 .net "PIPEIN_RegDstOutput", 4 0, v00000000042d3640_0;  alias, 1 drivers
v00000000042d7e80_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042d2e20_0;  alias, 1 drivers
v00000000042d6260_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042d29c0_0;  alias, 1 drivers
v00000000042d61c0_0 .var "PIPEOUT_DataMemoryOutput", 31 0;
v00000000042d6580_0 .var "PIPEOUT_MainALUOutput", 31 0;
v00000000042d6620_0 .var "PIPEOUT_RegDstOutput", 4 0;
v00000000042d6760_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042d68a0_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042d6940_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
S_000000000287ffc0 .scope module, "MemtoReg" "multiplexorMemtoReg" 3 302, 6 32 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000042d69e0_0 .net "control", 0 0, v00000000042d6760_0;  alias, 1 drivers
v00000000042d6b20_0 .net "i0", 31 0, v00000000042d6580_0;  alias, 1 drivers
v00000000042d9210_0 .net "i1", 31 0, v00000000042d61c0_0;  alias, 1 drivers
v00000000042d90d0_0 .var "out", 31 0;
E_0000000004267a90 .event edge, v00000000042d6760_0, v00000000042d61c0_0, v00000000042d6580_0;
S_0000000002880140 .scope module, "PC" "programcounter" 3 126, 11 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "PCWrite"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "out"
v00000000042d9710_0 .net "PCWrite", 0 0, v00000000042dce10_0;  alias, 1 drivers
v00000000042d83b0_0 .net "clock", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
v00000000042d97b0_0 .net "in", 31 0, v00000000042e0e30_0;  1 drivers
v00000000042d9df0_0 .var "out", 31 0;
v00000000042d98f0_0 .net "reset", 0 0, v00000000042dffd0_0;  1 drivers
E_0000000004267ad0 .event edge, v00000000042d9710_0, v00000000042d2a60_0;
S_0000000002886c20 .scope module, "PCSrc" "multiplexorPCSrc" 3 124, 6 47 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000042d9170_0 .net "control", 0 0, v00000000042d88b0_0;  alias, 1 drivers
v00000000042d9850_0 .net "i0", 31 0, v000000000421b190_0;  alias, 1 drivers
v00000000042d92b0_0 .net "i1", 31 0, v00000000042d3a00_0;  alias, 1 drivers
v00000000042d9990_0 .var "out", 31 0;
E_0000000004267290 .event edge, v00000000042d9170_0, v00000000042d3a00_0, v000000000421b190_0;
S_00000000042da0a0 .scope module, "RegisterFile" "registerfile" 3 170, 12 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "writeRegister"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v00000000042d86d0_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
v00000000042d8d10_0 .net "reg1addr", 4 0, L_00000000042e0570;  1 drivers
v00000000042d9a30_0 .var "reg1content", 31 0;
v00000000042d9ad0_0 .net "reg2addr", 4 0, L_00000000042e0430;  1 drivers
v00000000042d8270_0 .var "reg2content", 31 0;
v00000000042d9b70_0 .net "regWrite", 0 0, v00000000042d68a0_0;  alias, 1 drivers
v00000000042d8810 .array "registers", 31 0, 31 0;
v00000000042d9e90_0 .var "update", 0 0;
v00000000042d8bd0_0 .net "writeData", 31 0, v00000000042d90d0_0;  alias, 1 drivers
v00000000042d8770_0 .net "writeRegister", 4 0, v00000000042d6620_0;  alias, 1 drivers
E_0000000004267390 .event edge, v00000000042d9e90_0, v00000000042d9ad0_0;
E_0000000004266ed0 .event edge, v00000000042d8d10_0;
S_00000000042da9a0 .scope module, "SLL" "shiftlogicalleft" 3 218, 13 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
v00000000042d8450_0 .net "i0", 31 0, v00000000042d66c0_0;  alias, 1 drivers
v00000000042d9f30_0 .var "out", 31 0;
E_0000000004267110 .event edge, v000000000421b7d0_0;
S_00000000042da520 .scope module, "SignExt" "signext" 3 172, 14 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v00000000042d8090_0 .var "dontcare", 31 0;
v00000000042d9530_0 .net "i0", 15 0, L_00000000042df0d0;  1 drivers
v00000000042d9490_0 .var "out", 31 0;
E_0000000004267090 .event edge, v00000000042d9530_0;
S_00000000042da820 .scope module, "branchALU" "arithmeticlogicunit" 3 220, 5 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042d95d0_0 .net "A", 31 0, v00000000042d6d00_0;  alias, 1 drivers
v00000000042d9350_0 .net "B", 31 0, v00000000042d9f30_0;  alias, 1 drivers
L_00000000042e11b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000042d8130_0 .net "OP", 3 0, L_00000000042e11b8;  1 drivers
v00000000042d9c10_0 .var "OUT", 31 0;
L_00000000042e1170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042d8db0_0 .net/2u *"_s0", 31 0, L_00000000042e1170;  1 drivers
v00000000042d8950_0 .var "dontcare", 31 0;
v00000000042d8ef0_0 .net "zero", 0 0, L_00000000042df210;  1 drivers
E_00000000042672d0 .event edge, v00000000042d8130_0, v00000000042d9f30_0, v00000000042d6d00_0;
L_00000000042df210 .cmp/eq 32, v00000000042d9c10_0, L_00000000042e1170;
S_00000000042da220 .scope module, "datamem" "datamemory" 3 279, 15 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
v00000000042d9cb0_0 .net "addr", 31 0, v00000000042d3e60_0;  alias, 1 drivers
v00000000042d93f0_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
v00000000042d8c70_0 .var "dontcare", 31 0;
v00000000042d9d50_0 .net "memRead", 0 0, v00000000042d2740_0;  alias, 1 drivers
v00000000042d9670_0 .net "memWrite", 0 0, v00000000042d2060_0;  alias, 1 drivers
v00000000042d8310 .array "memory", 63 0, 31 0;
v00000000042d81d0_0 .var "readData", 31 0;
v00000000042d84f0_0 .net "writeData", 31 0, v00000000042d27e0_0;  alias, 1 drivers
E_00000000042677d0 .event edge, v00000000042d2740_0, v00000000042d27e0_0, v0000000002919030_0;
S_00000000042da3a0 .scope module, "gate" "andgate" 3 277, 16 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v00000000042d8590_0 .net "i0", 0 0, v00000000042d3dc0_0;  alias, 1 drivers
v00000000042d8630_0 .net "i1", 0 0, v00000000042d2880_0;  alias, 1 drivers
v00000000042d88b0_0 .var "out", 0 0;
E_0000000004267b10 .event edge, v00000000042d2880_0, v00000000042d3dc0_0;
S_00000000042da6a0 .scope module, "hazardMUX" "controlMUX" 3 148, 6 78 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "control"
    .port_info 1 /INPUT 1 "regDstIn"
    .port_info 2 /INPUT 1 "ALUSrcIn"
    .port_info 3 /INPUT 1 "memtoRegIn"
    .port_info 4 /INPUT 1 "regWriteIn"
    .port_info 5 /INPUT 1 "memReadIn"
    .port_info 6 /INPUT 1 "memWriteIn"
    .port_info 7 /INPUT 1 "branchIn"
    .port_info 8 /INPUT 1 "ALUOp1In"
    .port_info 9 /INPUT 1 "ALUOp0In"
    .port_info 10 /OUTPUT 1 "regDstOut"
    .port_info 11 /OUTPUT 1 "ALUSrcOut"
    .port_info 12 /OUTPUT 1 "memtoRegOut"
    .port_info 13 /OUTPUT 1 "regWriteOut"
    .port_info 14 /OUTPUT 1 "memReadOut"
    .port_info 15 /OUTPUT 1 "memWriteOut"
    .port_info 16 /OUTPUT 1 "branchOut"
    .port_info 17 /OUTPUT 1 "ALUOp1Out"
    .port_info 18 /OUTPUT 1 "ALUOp0Out"
v00000000042d8e50_0 .net "ALUOp0In", 0 0, L_00000000042e0ed0;  1 drivers
v00000000042d8a90_0 .var "ALUOp0Out", 0 0;
v00000000042d8b30_0 .net "ALUOp1In", 0 0, L_00000000042df990;  1 drivers
v00000000042d8f90_0 .var "ALUOp1Out", 0 0;
v00000000042d9030_0 .net "ALUSrcIn", 0 0, v00000000042d3d20_0;  alias, 1 drivers
v00000000042dc0f0_0 .var "ALUSrcOut", 0 0;
v00000000042db330_0 .net "branchIn", 0 0, v00000000042d2c40_0;  alias, 1 drivers
v00000000042dcb90_0 .var "branchOut", 0 0;
v00000000042db3d0_0 .net "control", 0 0, v00000000042db790_0;  alias, 1 drivers
v00000000042db970_0 .net "memReadIn", 0 0, v00000000042d3be0_0;  alias, 1 drivers
v00000000042dbb50_0 .var "memReadOut", 0 0;
v00000000042dc730_0 .net "memWriteIn", 0 0, v00000000042d31e0_0;  alias, 1 drivers
v00000000042dcf50_0 .var "memWriteOut", 0 0;
v00000000042dc2d0_0 .net "memtoRegIn", 0 0, v00000000042d2240_0;  alias, 1 drivers
v00000000042db8d0_0 .var "memtoRegOut", 0 0;
v00000000042dc7d0_0 .net "regDstIn", 0 0, v00000000042d2380_0;  alias, 1 drivers
v00000000042dc910_0 .var "regDstOut", 0 0;
v00000000042dc4b0_0 .net "regWriteIn", 0 0, v00000000042d2ec0_0;  alias, 1 drivers
v00000000042dc690_0 .var "regWriteOut", 0 0;
E_0000000004267c90/0 .event edge, v00000000042db3d0_0, v00000000042d2380_0, v00000000042d3d20_0, v00000000042d2240_0;
E_0000000004267c90/1 .event edge, v00000000042d2ec0_0, v00000000042d3be0_0, v00000000042d31e0_0, v00000000042d2c40_0;
E_0000000004267c90/2 .event edge, v00000000042d8b30_0, v00000000042d8e50_0;
E_0000000004267c90 .event/or E_0000000004267c90/0, E_0000000004267c90/1, E_0000000004267c90/2;
S_00000000042dae20 .scope module, "hazardUnit" "hazard_detection_unit" 3 135, 17 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ID_EX_MemRead"
    .port_info 2 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 3 /INPUT 5 "IF_ID_RegisterRs"
    .port_info 4 /INPUT 5 "IF_ID_RegisterRt"
    .port_info 5 /OUTPUT 1 "PCWrite"
    .port_info 6 /OUTPUT 1 "IF_ID_Write"
    .port_info 7 /OUTPUT 1 "MUX_ID_EX_Write"
v00000000042dbf10_0 .net "ID_EX_MemRead", 0 0, v00000000042d6ee0_0;  alias, 1 drivers
v00000000042db150_0 .net "ID_EX_RegisterRt", 4 0, v00000000042d63a0_0;  alias, 1 drivers
v00000000042db830_0 .net "IF_ID_RegisterRs", 4 0, L_00000000042e0070;  1 drivers
v00000000042db6f0_0 .net "IF_ID_RegisterRt", 4 0, L_00000000042df490;  1 drivers
v00000000042dc190_0 .var "IF_ID_Write", 0 0;
v00000000042db790_0 .var "MUX_ID_EX_Write", 0 0;
v00000000042dce10_0 .var "PCWrite", 0 0;
v00000000042dba10_0 .net "clk", 0 0, v00000000042dd3e0_0;  alias, 1 drivers
E_00000000042670d0/0 .event edge, v00000000042db6f0_0, v00000000042db830_0, v00000000042d3000_0, v00000000042d3460_0;
E_00000000042670d0/1 .event edge, v00000000042d2a60_0;
E_00000000042670d0 .event/or E_00000000042670d0/0, E_00000000042670d0/1;
S_00000000042dab20 .scope module, "mainALU" "arithmeticlogicunit" 3 228, 5 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042dbab0_0 .net "A", 31 0, v0000000002919350_0;  alias, 1 drivers
v00000000042dcc30_0 .net "B", 31 0, v000000000421b910_0;  alias, 1 drivers
v00000000042dbbf0_0 .net "OP", 3 0, v000000000421c310_0;  alias, 1 drivers
v00000000042dbc90_0 .var "OUT", 31 0;
L_00000000042e1200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042dbfb0_0 .net/2u *"_s0", 31 0, L_00000000042e1200;  1 drivers
v00000000042dc230_0 .var "dontcare", 31 0;
v00000000042dc870_0 .net "zero", 0 0, L_00000000042df170;  alias, 1 drivers
E_0000000004267050 .event edge, v000000000421c310_0, v000000000421b910_0, v0000000002919350_0;
L_00000000042df170 .cmp/eq 32, v00000000042dbc90_0, L_00000000042e1200;
S_00000000042daca0 .scope module, "regDstMUX" "multiplexorRegDst" 3 232, 6 1 0, S_000000000291edb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
v00000000042dbd30_0 .net "control", 0 0, v00000000042d6da0_0;  alias, 1 drivers
v00000000042dcd70_0 .net "i0", 4 0, v00000000042d63a0_0;  alias, 1 drivers
v00000000042db0b0_0 .net "i1", 4 0, v00000000042d6f80_0;  alias, 1 drivers
v00000000042dbdd0_0 .var "out", 4 0;
E_00000000042679d0 .event edge, v00000000042d6da0_0, v00000000042d6f80_0, v00000000042d3000_0;
    .scope S_00000000042235e0;
T_0 ;
    %wait E_00000000042666d0;
    %load/vec4 v000000000421ae70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000000000421bb90_0, 0, 7;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002886c20;
T_1 ;
    %wait E_0000000004267290;
    %load/vec4 v00000000042d9170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000042d9990_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v00000000042d9850_0;
    %assign/vec4 v00000000042d9990_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v00000000042d92b0_0;
    %assign/vec4 v00000000042d9990_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002880140;
T_2 ;
    %wait E_0000000004267ad0;
    %load/vec4 v00000000042d9710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000042d98f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000000042d97b0_0;
    %assign/vec4 v00000000042d9df0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000042d9df0_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000028816b0;
T_3 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042d7340, 0, 4;
    %pushi/vec4 34244642, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042d7340, 0, 4;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042d7340, 0, 4;
    %pushi/vec4 38901792, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042d7340, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000000028816b0;
T_4 ;
    %wait E_0000000004266ad0;
    %ix/getv 4, v00000000042d7840_0;
    %load/vec4a v00000000042d7340, 4;
    %store/vec4 v00000000042d64e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000289b140;
T_5 ;
    %wait E_0000000004266810;
    %load/vec4 v000000000421b730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %load/vec4 v000000000421b2d0_0;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000000000421c1d0_0;
    %load/vec4 v000000000421ad30_0;
    %and;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000000000421c1d0_0;
    %load/vec4 v000000000421ad30_0;
    %or;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000000000421c1d0_0;
    %load/vec4 v000000000421ad30_0;
    %add;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000000000421c1d0_0;
    %load/vec4 v000000000421ad30_0;
    %sub;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000000000421c1d0_0;
    %load/vec4 v000000000421ad30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000421b190_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002884d60;
T_6 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d6120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000042d6440_0;
    %assign/vec4 v00000000042d7ac0_0, 0;
    %load/vec4 v00000000042d7f20_0;
    %assign/vec4 v00000000042d77a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000042dae20;
T_7 ;
    %wait E_00000000042670d0;
    %load/vec4 v00000000042dbf10_0;
    %load/vec4 v00000000042db6f0_0;
    %load/vec4 v00000000042db150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042db830_0;
    %load/vec4 v00000000042db150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dc190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042db790_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dce10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dc190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042db790_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000028914f0;
T_8 ;
    %wait E_0000000004266a10;
    %load/vec4 v00000000042d22e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d2380_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d3d20_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d2240_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d2ec0_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d3be0_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d31e0_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d2c40_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d3c80_0, 0;
    %load/vec4 v00000000042d26a0_0;
    %assign/vec4 v00000000042d21a0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d21a0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d3d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d2240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d2ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d21a0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d21a0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d2c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d3c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042d21a0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000042da6a0;
T_9 ;
    %wait E_0000000004267c90;
    %load/vec4 v00000000042db3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dc910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dc0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042db8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dc690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dcf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042dcb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d8f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d8a90_0, 0;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v00000000042dc7d0_0;
    %assign/vec4 v00000000042dc910_0, 0;
    %load/vec4 v00000000042d9030_0;
    %assign/vec4 v00000000042dc0f0_0, 0;
    %load/vec4 v00000000042dc2d0_0;
    %assign/vec4 v00000000042db8d0_0, 0;
    %load/vec4 v00000000042dc4b0_0;
    %assign/vec4 v00000000042dc690_0, 0;
    %load/vec4 v00000000042db970_0;
    %assign/vec4 v00000000042dbb50_0, 0;
    %load/vec4 v00000000042dc730_0;
    %store/vec4 v00000000042dcf50_0, 0, 1;
    %load/vec4 v00000000042db330_0;
    %assign/vec4 v00000000042dcb90_0, 0;
    %load/vec4 v00000000042d8b30_0;
    %assign/vec4 v00000000042d8f90_0, 0;
    %load/vec4 v00000000042d8e50_0;
    %assign/vec4 v00000000042d8a90_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000042da0a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042d8810, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042d8810, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042d8810, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042d8810, 4, 0;
    %pushi/vec4 132, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042d8810, 4, 0;
    %end;
    .thread T_10;
    .scope S_00000000042da0a0;
T_11 ;
    %wait E_0000000004266ed0;
    %load/vec4 v00000000042d8d10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000042d8810, 4;
    %assign/vec4 v00000000042d9a30_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000042da0a0;
T_12 ;
    %wait E_0000000004267390;
    %load/vec4 v00000000042d9ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000042d8810, 4;
    %assign/vec4 v00000000042d8270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042d9e90_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000042da0a0;
T_13 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d9b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000000042d8bd0_0;
    %load/vec4 v00000000042d8770_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000042d8810, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042d9e90_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000042da520;
T_14 ;
    %wait E_0000000004267090;
    %load/vec4 v00000000042d9530_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v00000000042d8090_0;
    %store/vec4 v00000000042d9490_0, 0, 32;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042d9490_0, 0, 32;
    %load/vec4 v00000000042d9530_0;
    %pad/u 32;
    %store/vec4 v00000000042d9490_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000042d9490_0, 4, 16;
    %load/vec4 v00000000042d9530_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000042d9490_0, 4, 16;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000287e270;
T_15 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d3820_0;
    %assign/vec4 v00000000042d7700_0, 0;
    %load/vec4 v00000000042d35a0_0;
    %assign/vec4 v00000000042d78e0_0, 0;
    %load/vec4 v00000000042d3960_0;
    %assign/vec4 v00000000042d6da0_0, 0;
    %load/vec4 v00000000042d6a80_0;
    %assign/vec4 v00000000042d75c0_0, 0;
    %load/vec4 v00000000042d7480_0;
    %assign/vec4 v00000000042d6ee0_0, 0;
    %load/vec4 v00000000042d73e0_0;
    %assign/vec4 v00000000042d6300_0, 0;
    %load/vec4 v00000000042d6080_0;
    %assign/vec4 v00000000042d7020_0, 0;
    %load/vec4 v00000000042d7200_0;
    %assign/vec4 v00000000042d6c60_0, 0;
    %load/vec4 v00000000042d70c0_0;
    %assign/vec4 v00000000042d6d00_0, 0;
    %load/vec4 v00000000042d7520_0;
    %assign/vec4 v00000000042d7a20_0, 0;
    %load/vec4 v00000000042d6800_0;
    %assign/vec4 v00000000042d72a0_0, 0;
    %load/vec4 v00000000042d7ca0_0;
    %assign/vec4 v00000000042d66c0_0, 0;
    %load/vec4 v00000000042d6e40_0;
    %assign/vec4 v00000000042d7980_0, 0;
    %load/vec4 v00000000042d6bc0_0;
    %assign/vec4 v00000000042d63a0_0, 0;
    %load/vec4 v00000000042d7660_0;
    %assign/vec4 v00000000042d6f80_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000042da9a0;
T_16 ;
    %wait E_0000000004267110;
    %load/vec4 v00000000042d8450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000042d9f30_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000042da820;
T_17 ;
    %wait E_00000000042672d0;
    %load/vec4 v00000000042d8130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v00000000042d8950_0;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v00000000042d95d0_0;
    %load/vec4 v00000000042d9350_0;
    %and;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v00000000042d95d0_0;
    %load/vec4 v00000000042d9350_0;
    %or;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v00000000042d95d0_0;
    %load/vec4 v00000000042d9350_0;
    %add;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v00000000042d95d0_0;
    %load/vec4 v00000000042d9350_0;
    %sub;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v00000000042d95d0_0;
    %load/vec4 v00000000042d9350_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042d9c10_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000289cd60;
T_18 ;
    %wait E_00000000042662d0;
    %load/vec4 v000000000421bc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000000002919350_0, 0;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v000000000421bff0_0;
    %assign/vec4 v0000000002919350_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v000000000421c090_0;
    %assign/vec4 v0000000002919350_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0000000002919030_0;
    %assign/vec4 v0000000002919350_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000002891370;
T_19 ;
    %wait E_0000000004266890;
    %load/vec4 v00000000042d24c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000042d3f00_0, 0;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v00000000042d3b40_0;
    %assign/vec4 v00000000042d3f00_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v00000000042d2b00_0;
    %assign/vec4 v00000000042d3f00_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v00000000042d38c0_0;
    %assign/vec4 v00000000042d3f00_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000289cbe0;
T_20 ;
    %wait E_0000000004266c50;
    %load/vec4 v000000000421baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000000000421b910_0, 0;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v000000000421b550_0;
    %assign/vec4 v000000000421b910_0, 0;
    %jmp T_20.3;
T_20.1 ;
    %load/vec4 v000000000421b7d0_0;
    %assign/vec4 v000000000421b910_0, 0;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000042dab20;
T_21 ;
    %wait E_0000000004267050;
    %load/vec4 v00000000042dbbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %load/vec4 v00000000042dc230_0;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v00000000042dbab0_0;
    %load/vec4 v00000000042dcc30_0;
    %and;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v00000000042dbab0_0;
    %load/vec4 v00000000042dcc30_0;
    %or;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v00000000042dbab0_0;
    %load/vec4 v00000000042dcc30_0;
    %add;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v00000000042dbab0_0;
    %load/vec4 v00000000042dcc30_0;
    %sub;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v00000000042dbab0_0;
    %load/vec4 v00000000042dcc30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042dbc90_0, 0, 32;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000289afc0;
T_22 ;
    %wait E_0000000004266290;
    %load/vec4 v000000000421ac90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v000000000421c810_0;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v000000000421c130_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %jmp T_22.10;
T_22.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.10;
T_22.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.10;
T_22.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.10;
T_22.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000421c310_0, 0, 4;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000042daca0;
T_23 ;
    %wait E_00000000042679d0;
    %load/vec4 v00000000042dbd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v00000000042dbdd0_0, 0;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v00000000042dcd70_0;
    %assign/vec4 v00000000042dbdd0_0, 0;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v00000000042db0b0_0;
    %assign/vec4 v00000000042dbdd0_0, 0;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000002890350;
T_24 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d36e0_0;
    %assign/vec4 v00000000042d3dc0_0, 0;
    %load/vec4 v00000000042d3460_0;
    %assign/vec4 v00000000042d2740_0, 0;
    %load/vec4 v00000000042d2600_0;
    %assign/vec4 v00000000042d2060_0, 0;
    %load/vec4 v00000000042d3320_0;
    %assign/vec4 v00000000042d29c0_0, 0;
    %load/vec4 v00000000042d2920_0;
    %assign/vec4 v00000000042d2e20_0, 0;
    %load/vec4 v00000000042d2420_0;
    %assign/vec4 v00000000042d3a00_0, 0;
    %load/vec4 v00000000042d2ba0_0;
    %assign/vec4 v00000000042d2880_0, 0;
    %load/vec4 v00000000042d2560_0;
    %assign/vec4 v00000000042d3e60_0, 0;
    %load/vec4 v00000000042d2d80_0;
    %assign/vec4 v00000000042d27e0_0, 0;
    %load/vec4 v00000000042d2100_0;
    %assign/vec4 v00000000042d3640_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000287e0f0;
T_25 ;
    %wait E_0000000004266a50;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000042d3280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000042d33c0_0, 0;
    %delay 1000, 0;
    %load/vec4 v00000000042d2f60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042d3aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000000042d3aa0_0;
    %load/vec4 v00000000042d3500_0;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042d3280_0, 0;
T_25.2 ;
    %load/vec4 v00000000042d3aa0_0;
    %load/vec4 v00000000042d3000_0;
    %cmp/e;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000042d33c0_0, 0;
T_25.4 ;
T_25.0 ;
    %load/vec4 v00000000042d3140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042d30a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v00000000042d2f60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042d3aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v00000000042d3aa0_0;
    %load/vec4 v00000000042d3500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v00000000042d30a0_0;
    %load/vec4 v00000000042d3500_0;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000042d3280_0, 0;
T_25.10 ;
T_25.8 ;
    %load/vec4 v00000000042d2f60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000042d3aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v00000000042d3aa0_0;
    %load/vec4 v00000000042d3000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v00000000042d30a0_0;
    %load/vec4 v00000000042d3000_0;
    %cmp/e;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000042d33c0_0, 0;
T_25.14 ;
T_25.12 ;
T_25.6 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000000042da3a0;
T_26 ;
    %wait E_0000000004267b10;
    %load/vec4 v00000000042d8590_0;
    %load/vec4 v00000000042d8630_0;
    %and;
    %store/vec4 v00000000042d88b0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000000042da220;
T_27 ;
    %wait E_00000000042677d0;
    %load/vec4 v00000000042d9d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 4, v00000000042d9cb0_0;
    %load/vec4a v00000000042d8310, 4;
    %assign/vec4 v00000000042d81d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000042d8c70_0;
    %assign/vec4 v00000000042d81d0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000042da220;
T_28 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000000042d84f0_0;
    %ix/getv 3, v00000000042d9cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042d8310, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000002881830;
T_29 ;
    %wait E_0000000004266a50;
    %load/vec4 v00000000042d6260_0;
    %assign/vec4 v00000000042d68a0_0, 0;
    %load/vec4 v00000000042d7e80_0;
    %assign/vec4 v00000000042d6760_0, 0;
    %load/vec4 v00000000042d7b60_0;
    %assign/vec4 v00000000042d61c0_0, 0;
    %load/vec4 v00000000042d7c00_0;
    %assign/vec4 v00000000042d6580_0, 0;
    %load/vec4 v00000000042d7d40_0;
    %assign/vec4 v00000000042d6620_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000287ffc0;
T_30 ;
    %wait E_0000000004267a90;
    %load/vec4 v00000000042d69e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000042d90d0_0, 0;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v00000000042d6b20_0;
    %assign/vec4 v00000000042d90d0_0, 0;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v00000000042d9210_0;
    %assign/vec4 v00000000042d90d0_0, 0;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000291edb0;
T_31 ;
    %vpi_func 3 311 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v00000000042ddd40_0, 0, 32;
    %vpi_call 3 312 "$fclose", v00000000042ddd40_0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000000000291edb0;
T_32 ;
    %wait E_0000000004266a50;
    %delay 5000, 0;
    %vpi_func 3 317 "$fopen" 32, "output.txt", "a" {0 0 0};
    %store/vec4 v00000000042ddd40_0, 0, 32;
    %vpi_call 3 319 "$fwrite", v00000000042ddd40_0, "\012******************************************************************\012" {0 0 0};
    %vpi_call 3 320 "$fwrite", v00000000042ddd40_0, "ForwardingUnit      :        ForwardA      | %b\012", v00000000042dc550_0 {0 0 0};
    %vpi_call 3 321 "$fwrite", v00000000042ddd40_0, "ForwardingUnit      :        ForwardB      | %b\012\012", v00000000042dca50_0 {0 0 0};
    %vpi_call 3 322 "$fwrite", v00000000042ddd40_0, "Clock               :          Clock       | %b\012", v00000000042dd3e0_0 {0 0 0};
    %vpi_call 3 323 "$fwrite", v00000000042ddd40_0, "Stage IF:           :           PC         | %b\012", v00000000042dea60_0 {0 0 0};
    %vpi_call 3 324 "$fwrite", v00000000042ddd40_0, "Stage IF:           :         PC + 4       | %b\012", v00000000042dc5f0_0 {0 0 0};
    %vpi_call 3 325 "$fwrite", v00000000042ddd40_0, "Stage IF:           :       Instruction    | %b\012\012", v00000000042ddde0_0 {0 0 0};
    %vpi_call 3 327 "$fwrite", v00000000042ddd40_0, "Stage ID:           :        PC Write      | %b\012", v00000000042de240_0 {0 0 0};
    %vpi_call 3 328 "$fwrite", v00000000042ddd40_0, "Stage ID:           :       IFID Write     | %b\012", v00000000042de560_0 {0 0 0};
    %vpi_call 3 329 "$fwrite", v00000000042ddd40_0, "Stage ID:           :        hazardMux OP  | %b\012", v00000000042de740_0 {0 0 0};
    %vpi_call 3 330 "$fwrite", v00000000042ddd40_0, "Stage ID:           :         PC + 4       | %b\012", v00000000042deec0_0 {0 0 0};
    %vpi_call 3 331 "$fwrite", v00000000042ddd40_0, "Stage ID:           :       Instruction    | %b\012", v00000000042ded80_0 {0 0 0};
    %vpi_call 3 332 "$fwrite", v00000000042ddd40_0, "Stage ID:           :       Read Data 1    | %b\012", v00000000042df3f0_0 {0 0 0};
    %vpi_call 3 333 "$fwrite", v00000000042ddd40_0, "Stage ID:           :       Read Data 2    | %b\012", v00000000042df2b0_0 {0 0 0};
    %vpi_call 3 334 "$fwrite", v00000000042ddd40_0, "Stage ID:           :       Sign Extend    | %b\012", v00000000042e09d0_0 {0 0 0};
    %vpi_call 3 335 "$fwrite", v00000000042ddd40_0, "Stage ID:           :            RS        | %b\012", &PV<v00000000042ded80_0, 21, 5> {0 0 0};
    %vpi_call 3 336 "$fwrite", v00000000042ddd40_0, "Stage ID:           :            RT        | %b\012", &PV<v00000000042ded80_0, 16, 5> {0 0 0};
    %vpi_call 3 337 "$fwrite", v00000000042ddd40_0, "Stage ID:           :            RD        | %b\012", &PV<v00000000042ded80_0, 11, 5> {0 0 0};
    %vpi_call 3 338 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal RegDst   | %b\012", v00000000042ddac0_0 {0 0 0};
    %vpi_call 3 339 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal ALUSrc   | %b\012", v00000000042dc410_0 {0 0 0};
    %vpi_call 3 340 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal MemtoReg | %b\012", v00000000042db5b0_0 {0 0 0};
    %vpi_call 3 341 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal RegWrite | %b\012", v00000000042dd2a0_0 {0 0 0};
    %vpi_call 3 342 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal MemRead  | %b\012", v00000000042db650_0 {0 0 0};
    %vpi_call 3 343 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal MemWrite | %b\012", v00000000042dceb0_0 {0 0 0};
    %vpi_call 3 344 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal Branch   | %b\012", v00000000042dc370_0 {0 0 0};
    %vpi_call 3 345 "$fwrite", v00000000042ddd40_0, "Stage ID:           :    C_Signal ALUOp    | %b\012\012", v00000000042dc9b0_0 {0 0 0};
    %vpi_call 3 347 "$fwrite", v00000000042ddd40_0, "Stage EX:           :         PC + 4       | %b\012", v00000000042dd480_0 {0 0 0};
    %vpi_call 3 348 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       ReadData1      | %b\012", v00000000042dd700_0 {0 0 0};
    %vpi_call 3 349 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       ReadData2      | %b\012", v00000000042dd8e0_0 {0 0 0};
    %vpi_call 3 350 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       SignExtend     | %b\012", v00000000042de920_0 {0 0 0};
    %vpi_call 3 351 "$fwrite", v00000000042ddd40_0, "Stage EX:           :           RS         | %b\012", v00000000042dd200_0 {0 0 0};
    %vpi_call 3 352 "$fwrite", v00000000042ddd40_0, "Stage EX:           :           RT         | %b\012", v00000000042de880_0 {0 0 0};
    %vpi_call 3 353 "$fwrite", v00000000042ddd40_0, "Stage EX:           :           RD         | %b\012", v00000000042dd980_0 {0 0 0};
    %vpi_call 3 354 "$fwrite", v00000000042ddd40_0, "Stage EX:           :           SLL        | %b\012", v00000000042df350_0 {0 0 0};
    %vpi_call 3 355 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       Branch ALU     | %b\012", v00000000042dd340_0 {0 0 0};
    %vpi_call 3 356 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       MUX ALU Src    | %b\012", v00000000042db1f0_0 {0 0 0};
    %vpi_call 3 357 "$fwrite", v00000000042ddd40_0, "Stage EX:           :     MUX Forward i0   | %b\012", v00000000042dda20_0 {0 0 0};
    %vpi_call 3 358 "$fwrite", v00000000042ddd40_0, "Stage EX:           :     MUX Forward i1   | %b\012", v00000000042de420_0 {0 0 0};
    %vpi_call 3 359 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       Main ALU       | %b\012", v00000000042de060_0 {0 0 0};
    %vpi_call 3 360 "$fwrite", v00000000042ddd40_0, "Stage EX:           :          Zero        | %b\012", v00000000042dfc10_0 {0 0 0};
    %vpi_call 3 361 "$fwrite", v00000000042ddd40_0, "Stage EX:           :  ALU Control Output  | %b\012", v00000000042db510_0 {0 0 0};
    %vpi_call 3 362 "$fwrite", v00000000042ddd40_0, "Stage EX:           :       MUX RegDst     | %b\012", v00000000042df7b0_0 {0 0 0};
    %vpi_call 3 363 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal RegDst    | %b\012", v00000000042de1a0_0 {0 0 0};
    %vpi_call 3 364 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal ALUSrc    | %b\012", v00000000042de100_0 {0 0 0};
    %vpi_call 3 365 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal MemtoReg  | %b\012", v00000000042de7e0_0 {0 0 0};
    %vpi_call 3 366 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal RegWrite  | %b\012", v00000000042dece0_0 {0 0 0};
    %vpi_call 3 367 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal MemRead   | %b\012", v00000000042de4c0_0 {0 0 0};
    %vpi_call 3 368 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal MemWrite  | %b\012", v00000000042de6a0_0 {0 0 0};
    %vpi_call 3 369 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal Branch    | %b\012", v00000000042deba0_0 {0 0 0};
    %vpi_call 3 370 "$fwrite", v00000000042ddd40_0, "Stage EX:           :   C_Signal ALUOp     | %b\012\012", v00000000042ddca0_0 {0 0 0};
    %vpi_call 3 372 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   C_Signal MemtoReg  | %b\012", v00000000042ddb60_0 {0 0 0};
    %vpi_call 3 373 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   C_Signal RegWrite  | %b\012", v00000000042deb00_0 {0 0 0};
    %vpi_call 3 374 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   C_Signal MemRead   | %b\012", v00000000042dd660_0 {0 0 0};
    %vpi_call 3 375 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   C_Signal MemWrite  | %b\012", v00000000042dd7a0_0 {0 0 0};
    %vpi_call 3 376 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   C_Signal Branch    | %b\012", v00000000042dec40_0 {0 0 0};
    %vpi_call 3 377 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   BranchALUOutput    | %b\012", v00000000042de600_0 {0 0 0};
    %vpi_call 3 378 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   Zero               | %b\012", v00000000042dd520_0 {0 0 0};
    %vpi_call 3 379 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   MainALUOutput      | %b\012", v00000000042def60_0 {0 0 0};
    %vpi_call 3 380 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   ReadData2          | %b\012", v00000000042ddf20_0 {0 0 0};
    %vpi_call 3 381 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   RegDstOutput       | %b\012", v00000000042de380_0 {0 0 0};
    %vpi_call 3 382 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   Data Memory Output | %b\012", v00000000042dd5c0_0 {0 0 0};
    %vpi_call 3 383 "$fwrite", v00000000042ddd40_0, "Stage MEM:           :   Branch Gate Output | %b\012\012", v00000000042dde80_0 {0 0 0};
    %vpi_call 3 385 "$fwrite", v00000000042ddd40_0, "Stage WB:           :   C_Signal MemtoReg   | %b\012", v00000000042de2e0_0 {0 0 0};
    %vpi_call 3 386 "$fwrite", v00000000042ddd40_0, "Stage WB:           :   C_Signal RegWrite   | %b\012", v00000000042de9c0_0 {0 0 0};
    %vpi_call 3 387 "$fwrite", v00000000042ddd40_0, "Stage WB:           :   Data Memory Output  | %b\012", v00000000042dee20_0 {0 0 0};
    %vpi_call 3 388 "$fwrite", v00000000042ddd40_0, "Stage WB:           :     Main ALU Result   | %b\012", v00000000042ddc00_0 {0 0 0};
    %vpi_call 3 389 "$fwrite", v00000000042ddd40_0, "Stage WB:           :     Reg Dst Output    | %b\012", v00000000042dd0c0_0 {0 0 0};
    %vpi_call 3 390 "$fwrite", v00000000042ddd40_0, "Stage WB:           :   Mem to Reg Output   | %b\012\012", v00000000042dff30_0 {0 0 0};
    %vpi_call 3 392 "$fclose", v00000000042ddd40_0 {0 0 0};
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000291edb0;
T_33 ;
    %vpi_call 3 397 "$dumpfile", "Testing_Forwarding.vcd" {0 0 0};
    %vpi_call 3 398 "$dumpvars" {0 0 0};
    %end;
    .thread T_33;
    .scope S_000000000291edb0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dffd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042e0e30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000042e0e30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000042e0e30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000000042e0e30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000042e0e30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042dd3e0_0, 0, 1;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "processor.v";
    "./alu_control.v";
    "./arithmeticlogicunit.v";
    "./multiplexor.v";
    "./maincontrolunit.v";
    "./pipelinestages.v";
    "./forwarding_unit.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./sll.v";
    "./signext.v";
    "./datamemory.v";
    "./andgate.v";
    "./hazard_detection_unit.v";
