<def f='include/linux/cyclades.h' l='161' ll='180'/>
<size>72</size>
<doc f='include/linux/cyclades.h' l='155'>/*
 *	CUSTOM_REG - Cyclom-Z/PCI Custom Registers Set. The driver
 *	normally will access only interested on the fpga_id, fpga_version,
 *	start_cpu and stop_cpu.
 */</doc>
<mbr r='CUSTOM_REG::fpga_id' o='0' t='__u32'/>
<mbr r='CUSTOM_REG::fpga_version' o='32' t='__u32'/>
<mbr r='CUSTOM_REG::cpu_start' o='64' t='__u32'/>
<mbr r='CUSTOM_REG::cpu_stop' o='96' t='__u32'/>
<mbr r='CUSTOM_REG::misc_reg' o='128' t='__u32'/>
<mbr r='CUSTOM_REG::idt_mode' o='160' t='__u32'/>
<mbr r='CUSTOM_REG::uart_irq_status' o='192' t='__u32'/>
<mbr r='CUSTOM_REG::clear_timer0_irq' o='224' t='__u32'/>
<mbr r='CUSTOM_REG::clear_timer1_irq' o='256' t='__u32'/>
<mbr r='CUSTOM_REG::clear_timer2_irq' o='288' t='__u32'/>
<mbr r='CUSTOM_REG::test_register' o='320' t='__u32'/>
<mbr r='CUSTOM_REG::test_count' o='352' t='__u32'/>
<mbr r='CUSTOM_REG::timer_select' o='384' t='__u32'/>
<mbr r='CUSTOM_REG::pr_uart_irq_status' o='416' t='__u32'/>
<mbr r='CUSTOM_REG::ram_wait_state' o='448' t='__u32'/>
<mbr r='CUSTOM_REG::uart_wait_state' o='480' t='__u32'/>
<mbr r='CUSTOM_REG::timer_wait_state' o='512' t='__u32'/>
<mbr r='CUSTOM_REG::ack_wait_state' o='544' t='__u32'/>
