
TRACES_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009384  0c000200  0c000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  0c009584  0c009584  00019584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c009830  0c009830  0002e060  2**0
                  CONTENTS
  4 .ARM          00000008  0c009830  0c009830  00019830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c009838  0c009838  0002e060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c009838  0c009838  00019838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c00983c  0c00983c  0001983c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .cfa_data     00000000  0e002000  0e002000  0002e060  2**0
                  CONTENTS
  9 .data         000000d4  30000000  0c009840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .gnu.sgstubs  00000060  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          000003e0  300000d4  300000d4  000300d4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  300004b4  300004b4  000300d4  2**0
                  ALLOC
 13 .ARM.attributes 00000036  00000000  00000000  0002e060  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ebe6  00000000  00000000  0002e096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002a01  00000000  00000000  0003cc7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e50  00000000  00000000  0003f680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000d38  00000000  00000000  000404d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002b287  00000000  00000000  00041208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010f38  00000000  00000000  0006c48f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010e670  00000000  00000000  0007d3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018ba37  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003904  00000000  00000000  0018ba88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c000200 <__do_global_dtors_aux>:
 c000200:	b510      	push	{r4, lr}
 c000202:	4c05      	ldr	r4, [pc, #20]	; (c000218 <__do_global_dtors_aux+0x18>)
 c000204:	7823      	ldrb	r3, [r4, #0]
 c000206:	b933      	cbnz	r3, c000216 <__do_global_dtors_aux+0x16>
 c000208:	4b04      	ldr	r3, [pc, #16]	; (c00021c <__do_global_dtors_aux+0x1c>)
 c00020a:	b113      	cbz	r3, c000212 <__do_global_dtors_aux+0x12>
 c00020c:	4804      	ldr	r0, [pc, #16]	; (c000220 <__do_global_dtors_aux+0x20>)
 c00020e:	e000      	b.n	c000212 <__do_global_dtors_aux+0x12>
 c000210:	bf00      	nop
 c000212:	2301      	movs	r3, #1
 c000214:	7023      	strb	r3, [r4, #0]
 c000216:	bd10      	pop	{r4, pc}
 c000218:	300000d4 	.word	0x300000d4
 c00021c:	00000000 	.word	0x00000000
 c000220:	0c00956c 	.word	0x0c00956c

0c000224 <frame_dummy>:
 c000224:	b508      	push	{r3, lr}
 c000226:	4b03      	ldr	r3, [pc, #12]	; (c000234 <frame_dummy+0x10>)
 c000228:	b11b      	cbz	r3, c000232 <frame_dummy+0xe>
 c00022a:	4903      	ldr	r1, [pc, #12]	; (c000238 <frame_dummy+0x14>)
 c00022c:	4803      	ldr	r0, [pc, #12]	; (c00023c <frame_dummy+0x18>)
 c00022e:	e000      	b.n	c000232 <frame_dummy+0xe>
 c000230:	bf00      	nop
 c000232:	bd08      	pop	{r3, pc}
 c000234:	00000000 	.word	0x00000000
 c000238:	300000d8 	.word	0x300000d8
 c00023c:	0c00956c 	.word	0x0c00956c

0c000240 <strcmp>:
 c000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 c000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 c000248:	2a01      	cmp	r2, #1
 c00024a:	bf28      	it	cs
 c00024c:	429a      	cmpcs	r2, r3
 c00024e:	d0f7      	beq.n	c000240 <strcmp>
 c000250:	1ad0      	subs	r0, r2, r3
 c000252:	4770      	bx	lr

0c000254 <__gnu_cmse_nonsecure_call>:
 c000254:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c000258:	4627      	mov	r7, r4
 c00025a:	46a0      	mov	r8, r4
 c00025c:	46a1      	mov	r9, r4
 c00025e:	46a2      	mov	sl, r4
 c000260:	46a3      	mov	fp, r4
 c000262:	46a4      	mov	ip, r4
 c000264:	ed2d 8b10 	vpush	{d8-d15}
 c000268:	f04f 0500 	mov.w	r5, #0
 c00026c:	ec45 5b18 	vmov	d8, r5, r5
 c000270:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000274:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c000278:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c00027c:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000280:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000284:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c000288:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c00028c:	eef1 5a10 	vmrs	r5, fpscr
 c000290:	f64f 7660 	movw	r6, #65376	; 0xff60
 c000294:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c000298:	4035      	ands	r5, r6
 c00029a:	eee1 5a10 	vmsr	fpscr, r5
 c00029e:	f384 8800 	msr	CPSR_f, r4
 c0002a2:	4625      	mov	r5, r4
 c0002a4:	4626      	mov	r6, r4
 c0002a6:	47a4      	blxns	r4
 c0002a8:	ecbd 8b10 	vpop	{d8-d15}
 c0002ac:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c0002b0 <__aeabi_uldivmod>:
 c0002b0:	b953      	cbnz	r3, c0002c8 <__aeabi_uldivmod+0x18>
 c0002b2:	b94a      	cbnz	r2, c0002c8 <__aeabi_uldivmod+0x18>
 c0002b4:	2900      	cmp	r1, #0
 c0002b6:	bf08      	it	eq
 c0002b8:	2800      	cmpeq	r0, #0
 c0002ba:	bf1c      	itt	ne
 c0002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 c0002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 c0002c4:	f000 b982 	b.w	c0005cc <__aeabi_idiv0>
 c0002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 c0002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c0002d0:	f000 f806 	bl	c0002e0 <__udivmoddi4>
 c0002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0002dc:	b004      	add	sp, #16
 c0002de:	4770      	bx	lr

0c0002e0 <__udivmoddi4>:
 c0002e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 c0002e6:	4604      	mov	r4, r0
 c0002e8:	460f      	mov	r7, r1
 c0002ea:	2b00      	cmp	r3, #0
 c0002ec:	d148      	bne.n	c000380 <__udivmoddi4+0xa0>
 c0002ee:	428a      	cmp	r2, r1
 c0002f0:	4694      	mov	ip, r2
 c0002f2:	d961      	bls.n	c0003b8 <__udivmoddi4+0xd8>
 c0002f4:	fab2 f382 	clz	r3, r2
 c0002f8:	b143      	cbz	r3, c00030c <__udivmoddi4+0x2c>
 c0002fa:	f1c3 0120 	rsb	r1, r3, #32
 c0002fe:	409f      	lsls	r7, r3
 c000300:	fa02 fc03 	lsl.w	ip, r2, r3
 c000304:	409c      	lsls	r4, r3
 c000306:	fa20 f101 	lsr.w	r1, r0, r1
 c00030a:	430f      	orrs	r7, r1
 c00030c:	ea4f 411c 	mov.w	r1, ip, lsr #16
 c000310:	fa1f fe8c 	uxth.w	lr, ip
 c000314:	0c22      	lsrs	r2, r4, #16
 c000316:	fbb7 f6f1 	udiv	r6, r7, r1
 c00031a:	fb01 7716 	mls	r7, r1, r6, r7
 c00031e:	fb06 f00e 	mul.w	r0, r6, lr
 c000322:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 c000326:	4290      	cmp	r0, r2
 c000328:	d908      	bls.n	c00033c <__udivmoddi4+0x5c>
 c00032a:	eb1c 0202 	adds.w	r2, ip, r2
 c00032e:	f106 37ff 	add.w	r7, r6, #4294967295	; 0xffffffff
 c000332:	d202      	bcs.n	c00033a <__udivmoddi4+0x5a>
 c000334:	4290      	cmp	r0, r2
 c000336:	f200 8137 	bhi.w	c0005a8 <__udivmoddi4+0x2c8>
 c00033a:	463e      	mov	r6, r7
 c00033c:	1a12      	subs	r2, r2, r0
 c00033e:	b2a4      	uxth	r4, r4
 c000340:	fbb2 f0f1 	udiv	r0, r2, r1
 c000344:	fb01 2210 	mls	r2, r1, r0, r2
 c000348:	fb00 fe0e 	mul.w	lr, r0, lr
 c00034c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 c000350:	45a6      	cmp	lr, r4
 c000352:	d908      	bls.n	c000366 <__udivmoddi4+0x86>
 c000354:	eb1c 0404 	adds.w	r4, ip, r4
 c000358:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 c00035c:	d202      	bcs.n	c000364 <__udivmoddi4+0x84>
 c00035e:	45a6      	cmp	lr, r4
 c000360:	f200 811c 	bhi.w	c00059c <__udivmoddi4+0x2bc>
 c000364:	4610      	mov	r0, r2
 c000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 c00036a:	eba4 040e 	sub.w	r4, r4, lr
 c00036e:	2600      	movs	r6, #0
 c000370:	b11d      	cbz	r5, c00037a <__udivmoddi4+0x9a>
 c000372:	40dc      	lsrs	r4, r3
 c000374:	2300      	movs	r3, #0
 c000376:	e9c5 4300 	strd	r4, r3, [r5]
 c00037a:	4631      	mov	r1, r6
 c00037c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000380:	428b      	cmp	r3, r1
 c000382:	d909      	bls.n	c000398 <__udivmoddi4+0xb8>
 c000384:	2d00      	cmp	r5, #0
 c000386:	f000 80fd 	beq.w	c000584 <__udivmoddi4+0x2a4>
 c00038a:	2600      	movs	r6, #0
 c00038c:	e9c5 0100 	strd	r0, r1, [r5]
 c000390:	4630      	mov	r0, r6
 c000392:	4631      	mov	r1, r6
 c000394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000398:	fab3 f683 	clz	r6, r3
 c00039c:	2e00      	cmp	r6, #0
 c00039e:	d14b      	bne.n	c000438 <__udivmoddi4+0x158>
 c0003a0:	428b      	cmp	r3, r1
 c0003a2:	f0c0 80f2 	bcc.w	c00058a <__udivmoddi4+0x2aa>
 c0003a6:	4282      	cmp	r2, r0
 c0003a8:	f240 80ef 	bls.w	c00058a <__udivmoddi4+0x2aa>
 c0003ac:	4630      	mov	r0, r6
 c0003ae:	2d00      	cmp	r5, #0
 c0003b0:	d0e3      	beq.n	c00037a <__udivmoddi4+0x9a>
 c0003b2:	e9c5 4700 	strd	r4, r7, [r5]
 c0003b6:	e7e0      	b.n	c00037a <__udivmoddi4+0x9a>
 c0003b8:	b902      	cbnz	r2, c0003bc <__udivmoddi4+0xdc>
 c0003ba:	deff      	udf	#255	; 0xff
 c0003bc:	fab2 f382 	clz	r3, r2
 c0003c0:	2b00      	cmp	r3, #0
 c0003c2:	f040 809d 	bne.w	c000500 <__udivmoddi4+0x220>
 c0003c6:	1a89      	subs	r1, r1, r2
 c0003c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 c0003cc:	b297      	uxth	r7, r2
 c0003ce:	2601      	movs	r6, #1
 c0003d0:	0c20      	lsrs	r0, r4, #16
 c0003d2:	fbb1 f2fe 	udiv	r2, r1, lr
 c0003d6:	fb0e 1112 	mls	r1, lr, r2, r1
 c0003da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c0003de:	fb07 f002 	mul.w	r0, r7, r2
 c0003e2:	4288      	cmp	r0, r1
 c0003e4:	d90f      	bls.n	c000406 <__udivmoddi4+0x126>
 c0003e6:	eb1c 0101 	adds.w	r1, ip, r1
 c0003ea:	f102 38ff 	add.w	r8, r2, #4294967295	; 0xffffffff
 c0003ee:	bf2c      	ite	cs
 c0003f0:	f04f 0901 	movcs.w	r9, #1
 c0003f4:	f04f 0900 	movcc.w	r9, #0
 c0003f8:	4288      	cmp	r0, r1
 c0003fa:	d903      	bls.n	c000404 <__udivmoddi4+0x124>
 c0003fc:	f1b9 0f00 	cmp.w	r9, #0
 c000400:	f000 80cf 	beq.w	c0005a2 <__udivmoddi4+0x2c2>
 c000404:	4642      	mov	r2, r8
 c000406:	1a09      	subs	r1, r1, r0
 c000408:	b2a4      	uxth	r4, r4
 c00040a:	fbb1 f0fe 	udiv	r0, r1, lr
 c00040e:	fb0e 1110 	mls	r1, lr, r0, r1
 c000412:	fb00 f707 	mul.w	r7, r0, r7
 c000416:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 c00041a:	42a7      	cmp	r7, r4
 c00041c:	d908      	bls.n	c000430 <__udivmoddi4+0x150>
 c00041e:	eb1c 0404 	adds.w	r4, ip, r4
 c000422:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 c000426:	d202      	bcs.n	c00042e <__udivmoddi4+0x14e>
 c000428:	42a7      	cmp	r7, r4
 c00042a:	f200 80b4 	bhi.w	c000596 <__udivmoddi4+0x2b6>
 c00042e:	4608      	mov	r0, r1
 c000430:	1be4      	subs	r4, r4, r7
 c000432:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 c000436:	e79b      	b.n	c000370 <__udivmoddi4+0x90>
 c000438:	f1c6 0720 	rsb	r7, r6, #32
 c00043c:	40b3      	lsls	r3, r6
 c00043e:	fa01 f406 	lsl.w	r4, r1, r6
 c000442:	fa22 fc07 	lsr.w	ip, r2, r7
 c000446:	40f9      	lsrs	r1, r7
 c000448:	40b2      	lsls	r2, r6
 c00044a:	ea4c 0c03 	orr.w	ip, ip, r3
 c00044e:	fa20 f307 	lsr.w	r3, r0, r7
 c000452:	ea4f 491c 	mov.w	r9, ip, lsr #16
 c000456:	431c      	orrs	r4, r3
 c000458:	fa1f fe8c 	uxth.w	lr, ip
 c00045c:	fa00 f306 	lsl.w	r3, r0, r6
 c000460:	0c20      	lsrs	r0, r4, #16
 c000462:	fbb1 f8f9 	udiv	r8, r1, r9
 c000466:	fb09 1118 	mls	r1, r9, r8, r1
 c00046a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c00046e:	fb08 f00e 	mul.w	r0, r8, lr
 c000472:	4288      	cmp	r0, r1
 c000474:	d90f      	bls.n	c000496 <__udivmoddi4+0x1b6>
 c000476:	eb1c 0101 	adds.w	r1, ip, r1
 c00047a:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 c00047e:	bf2c      	ite	cs
 c000480:	f04f 0b01 	movcs.w	fp, #1
 c000484:	f04f 0b00 	movcc.w	fp, #0
 c000488:	4288      	cmp	r0, r1
 c00048a:	d903      	bls.n	c000494 <__udivmoddi4+0x1b4>
 c00048c:	f1bb 0f00 	cmp.w	fp, #0
 c000490:	f000 808d 	beq.w	c0005ae <__udivmoddi4+0x2ce>
 c000494:	46d0      	mov	r8, sl
 c000496:	1a09      	subs	r1, r1, r0
 c000498:	b2a4      	uxth	r4, r4
 c00049a:	fbb1 f0f9 	udiv	r0, r1, r9
 c00049e:	fb09 1110 	mls	r1, r9, r0, r1
 c0004a2:	fb00 fe0e 	mul.w	lr, r0, lr
 c0004a6:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 c0004aa:	458e      	cmp	lr, r1
 c0004ac:	d907      	bls.n	c0004be <__udivmoddi4+0x1de>
 c0004ae:	eb1c 0101 	adds.w	r1, ip, r1
 c0004b2:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 c0004b6:	d201      	bcs.n	c0004bc <__udivmoddi4+0x1dc>
 c0004b8:	458e      	cmp	lr, r1
 c0004ba:	d87f      	bhi.n	c0005bc <__udivmoddi4+0x2dc>
 c0004bc:	4620      	mov	r0, r4
 c0004be:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 c0004c2:	eba1 010e 	sub.w	r1, r1, lr
 c0004c6:	fba0 9802 	umull	r9, r8, r0, r2
 c0004ca:	4541      	cmp	r1, r8
 c0004cc:	464c      	mov	r4, r9
 c0004ce:	46c6      	mov	lr, r8
 c0004d0:	d302      	bcc.n	c0004d8 <__udivmoddi4+0x1f8>
 c0004d2:	d106      	bne.n	c0004e2 <__udivmoddi4+0x202>
 c0004d4:	454b      	cmp	r3, r9
 c0004d6:	d204      	bcs.n	c0004e2 <__udivmoddi4+0x202>
 c0004d8:	3801      	subs	r0, #1
 c0004da:	ebb9 0402 	subs.w	r4, r9, r2
 c0004de:	eb68 0e0c 	sbc.w	lr, r8, ip
 c0004e2:	2d00      	cmp	r5, #0
 c0004e4:	d070      	beq.n	c0005c8 <__udivmoddi4+0x2e8>
 c0004e6:	1b1a      	subs	r2, r3, r4
 c0004e8:	eb61 010e 	sbc.w	r1, r1, lr
 c0004ec:	fa22 f306 	lsr.w	r3, r2, r6
 c0004f0:	fa01 f707 	lsl.w	r7, r1, r7
 c0004f4:	40f1      	lsrs	r1, r6
 c0004f6:	2600      	movs	r6, #0
 c0004f8:	431f      	orrs	r7, r3
 c0004fa:	e9c5 7100 	strd	r7, r1, [r5]
 c0004fe:	e73c      	b.n	c00037a <__udivmoddi4+0x9a>
 c000500:	fa02 fc03 	lsl.w	ip, r2, r3
 c000504:	f1c3 0020 	rsb	r0, r3, #32
 c000508:	fa01 f203 	lsl.w	r2, r1, r3
 c00050c:	fa21 f600 	lsr.w	r6, r1, r0
 c000510:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 c000514:	fa24 f100 	lsr.w	r1, r4, r0
 c000518:	fa1f f78c 	uxth.w	r7, ip
 c00051c:	409c      	lsls	r4, r3
 c00051e:	4311      	orrs	r1, r2
 c000520:	fbb6 f0fe 	udiv	r0, r6, lr
 c000524:	0c0a      	lsrs	r2, r1, #16
 c000526:	fb0e 6610 	mls	r6, lr, r0, r6
 c00052a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 c00052e:	fb00 f607 	mul.w	r6, r0, r7
 c000532:	4296      	cmp	r6, r2
 c000534:	d90e      	bls.n	c000554 <__udivmoddi4+0x274>
 c000536:	eb1c 0202 	adds.w	r2, ip, r2
 c00053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 c00053e:	bf2c      	ite	cs
 c000540:	f04f 0901 	movcs.w	r9, #1
 c000544:	f04f 0900 	movcc.w	r9, #0
 c000548:	4296      	cmp	r6, r2
 c00054a:	d902      	bls.n	c000552 <__udivmoddi4+0x272>
 c00054c:	f1b9 0f00 	cmp.w	r9, #0
 c000550:	d031      	beq.n	c0005b6 <__udivmoddi4+0x2d6>
 c000552:	4640      	mov	r0, r8
 c000554:	1b92      	subs	r2, r2, r6
 c000556:	b289      	uxth	r1, r1
 c000558:	fbb2 f6fe 	udiv	r6, r2, lr
 c00055c:	fb0e 2216 	mls	r2, lr, r6, r2
 c000560:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c000564:	fb06 f207 	mul.w	r2, r6, r7
 c000568:	428a      	cmp	r2, r1
 c00056a:	d907      	bls.n	c00057c <__udivmoddi4+0x29c>
 c00056c:	eb1c 0101 	adds.w	r1, ip, r1
 c000570:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 c000574:	d201      	bcs.n	c00057a <__udivmoddi4+0x29a>
 c000576:	428a      	cmp	r2, r1
 c000578:	d823      	bhi.n	c0005c2 <__udivmoddi4+0x2e2>
 c00057a:	4646      	mov	r6, r8
 c00057c:	1a89      	subs	r1, r1, r2
 c00057e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 c000582:	e725      	b.n	c0003d0 <__udivmoddi4+0xf0>
 c000584:	462e      	mov	r6, r5
 c000586:	4628      	mov	r0, r5
 c000588:	e6f7      	b.n	c00037a <__udivmoddi4+0x9a>
 c00058a:	1a84      	subs	r4, r0, r2
 c00058c:	eb61 0303 	sbc.w	r3, r1, r3
 c000590:	2001      	movs	r0, #1
 c000592:	461f      	mov	r7, r3
 c000594:	e70b      	b.n	c0003ae <__udivmoddi4+0xce>
 c000596:	4464      	add	r4, ip
 c000598:	3802      	subs	r0, #2
 c00059a:	e749      	b.n	c000430 <__udivmoddi4+0x150>
 c00059c:	4464      	add	r4, ip
 c00059e:	3802      	subs	r0, #2
 c0005a0:	e6e1      	b.n	c000366 <__udivmoddi4+0x86>
 c0005a2:	3a02      	subs	r2, #2
 c0005a4:	4461      	add	r1, ip
 c0005a6:	e72e      	b.n	c000406 <__udivmoddi4+0x126>
 c0005a8:	3e02      	subs	r6, #2
 c0005aa:	4462      	add	r2, ip
 c0005ac:	e6c6      	b.n	c00033c <__udivmoddi4+0x5c>
 c0005ae:	f1a8 0802 	sub.w	r8, r8, #2
 c0005b2:	4461      	add	r1, ip
 c0005b4:	e76f      	b.n	c000496 <__udivmoddi4+0x1b6>
 c0005b6:	3802      	subs	r0, #2
 c0005b8:	4462      	add	r2, ip
 c0005ba:	e7cb      	b.n	c000554 <__udivmoddi4+0x274>
 c0005bc:	3802      	subs	r0, #2
 c0005be:	4461      	add	r1, ip
 c0005c0:	e77d      	b.n	c0004be <__udivmoddi4+0x1de>
 c0005c2:	3e02      	subs	r6, #2
 c0005c4:	4461      	add	r1, ip
 c0005c6:	e7d9      	b.n	c00057c <__udivmoddi4+0x29c>
 c0005c8:	462e      	mov	r6, r5
 c0005ca:	e6d6      	b.n	c00037a <__udivmoddi4+0x9a>

0c0005cc <__aeabi_idiv0>:
 c0005cc:	4770      	bx	lr
 c0005ce:	bf00      	nop

0c0005d0 <load32>:
  uint16_t x;
  memcpy(&x, b, 2);
  return x;
}

inline static uint32_t load32(uint8_t *b) {
 c0005d0:	b480      	push	{r7}
 c0005d2:	b085      	sub	sp, #20
 c0005d4:	af00      	add	r7, sp, #0
 c0005d6:	6078      	str	r0, [r7, #4]
 c0005d8:	687b      	ldr	r3, [r7, #4]
 c0005da:	681b      	ldr	r3, [r3, #0]
  uint32_t x;
  memcpy(&x, b, 4);
 c0005dc:	60fb      	str	r3, [r7, #12]
  return x;
 c0005de:	68fb      	ldr	r3, [r7, #12]
}
 c0005e0:	4618      	mov	r0, r3
 c0005e2:	3714      	adds	r7, #20
 c0005e4:	46bd      	mov	sp, r7
 c0005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0005ea:	4770      	bx	lr

0c0005ec <store32>:
  return x;
}

inline static void store16(uint8_t *b, uint16_t i) { memcpy(b, &i, 2); }

inline static void store32(uint8_t *b, uint32_t i) { memcpy(b, &i, 4); }
 c0005ec:	b480      	push	{r7}
 c0005ee:	b083      	sub	sp, #12
 c0005f0:	af00      	add	r7, sp, #0
 c0005f2:	6078      	str	r0, [r7, #4]
 c0005f4:	6039      	str	r1, [r7, #0]
 c0005f6:	683a      	ldr	r2, [r7, #0]
 c0005f8:	687b      	ldr	r3, [r7, #4]
 c0005fa:	601a      	str	r2, [r3, #0]
 c0005fc:	bf00      	nop
 c0005fe:	370c      	adds	r7, #12
 c000600:	46bd      	mov	sp, r7
 c000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000606:	4770      	bx	lr

0c000608 <store64>:

inline static void store64(uint8_t *b, uint64_t i) { memcpy(b, &i, 8); }
 c000608:	b580      	push	{r7, lr}
 c00060a:	b084      	sub	sp, #16
 c00060c:	af00      	add	r7, sp, #0
 c00060e:	60f8      	str	r0, [r7, #12]
 c000610:	e9c7 2300 	strd	r2, r3, [r7]
 c000614:	463b      	mov	r3, r7
 c000616:	2208      	movs	r2, #8
 c000618:	4619      	mov	r1, r3
 c00061a:	68f8      	ldr	r0, [r7, #12]
 c00061c:	f007 ff4a 	bl	c0084b4 <memcpy>
 c000620:	bf00      	nop
 c000622:	3710      	adds	r7, #16
 c000624:	46bd      	mov	sp, r7
 c000626:	bd80      	pop	{r7, pc}

0c000628 <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes>:

#include "Hacl_SHA2_256.h"

static void
Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes(uint32_t *output, uint8_t *input, uint32_t len)
{
 c000628:	b580      	push	{r7, lr}
 c00062a:	b088      	sub	sp, #32
 c00062c:	af00      	add	r7, sp, #0
 c00062e:	60f8      	str	r0, [r7, #12]
 c000630:	60b9      	str	r1, [r7, #8]
 c000632:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c000634:	2300      	movs	r3, #0
 c000636:	61fb      	str	r3, [r7, #28]
 c000638:	e021      	b.n	c00067e <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes+0x56>
  {
    uint8_t *x0 = input + (uint32_t)4U * i;
 c00063a:	69fb      	ldr	r3, [r7, #28]
 c00063c:	009b      	lsls	r3, r3, #2
 c00063e:	68ba      	ldr	r2, [r7, #8]
 c000640:	4413      	add	r3, r2
 c000642:	61bb      	str	r3, [r7, #24]
    uint32_t inputi = load32_be(x0);
 c000644:	69b8      	ldr	r0, [r7, #24]
 c000646:	f7ff ffc3 	bl	c0005d0 <load32>
 c00064a:	6178      	str	r0, [r7, #20]
 c00064c:	697b      	ldr	r3, [r7, #20]
 c00064e:	0e1a      	lsrs	r2, r3, #24
 c000650:	697b      	ldr	r3, [r7, #20]
 c000652:	0a1b      	lsrs	r3, r3, #8
 c000654:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c000658:	431a      	orrs	r2, r3
 c00065a:	697b      	ldr	r3, [r7, #20]
 c00065c:	021b      	lsls	r3, r3, #8
 c00065e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000662:	431a      	orrs	r2, r3
 c000664:	697b      	ldr	r3, [r7, #20]
 c000666:	061b      	lsls	r3, r3, #24
 c000668:	4313      	orrs	r3, r2
 c00066a:	613b      	str	r3, [r7, #16]
    output[i] = inputi;
 c00066c:	69fb      	ldr	r3, [r7, #28]
 c00066e:	009b      	lsls	r3, r3, #2
 c000670:	68fa      	ldr	r2, [r7, #12]
 c000672:	4413      	add	r3, r2
 c000674:	693a      	ldr	r2, [r7, #16]
 c000676:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c000678:	69fb      	ldr	r3, [r7, #28]
 c00067a:	3301      	adds	r3, #1
 c00067c:	61fb      	str	r3, [r7, #28]
 c00067e:	69fa      	ldr	r2, [r7, #28]
 c000680:	687b      	ldr	r3, [r7, #4]
 c000682:	429a      	cmp	r2, r3
 c000684:	d3d9      	bcc.n	c00063a <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes+0x12>
  }
}
 c000686:	bf00      	nop
 c000688:	bf00      	nop
 c00068a:	3720      	adds	r7, #32
 c00068c:	46bd      	mov	sp, r7
 c00068e:	bd80      	pop	{r7, pc}

0c000690 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes>:

static void
Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes(uint8_t *output, uint32_t *input, uint32_t len)
{
 c000690:	b580      	push	{r7, lr}
 c000692:	b088      	sub	sp, #32
 c000694:	af00      	add	r7, sp, #0
 c000696:	60f8      	str	r0, [r7, #12]
 c000698:	60b9      	str	r1, [r7, #8]
 c00069a:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c00069c:	2300      	movs	r3, #0
 c00069e:	61fb      	str	r3, [r7, #28]
 c0006a0:	e022      	b.n	c0006e8 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes+0x58>
  {
    uint32_t hd1 = input[i];
 c0006a2:	69fb      	ldr	r3, [r7, #28]
 c0006a4:	009b      	lsls	r3, r3, #2
 c0006a6:	68ba      	ldr	r2, [r7, #8]
 c0006a8:	4413      	add	r3, r2
 c0006aa:	681b      	ldr	r3, [r3, #0]
 c0006ac:	61bb      	str	r3, [r7, #24]
    uint8_t *x0 = output + (uint32_t)4U * i;
 c0006ae:	69fb      	ldr	r3, [r7, #28]
 c0006b0:	009b      	lsls	r3, r3, #2
 c0006b2:	68fa      	ldr	r2, [r7, #12]
 c0006b4:	4413      	add	r3, r2
 c0006b6:	617b      	str	r3, [r7, #20]
    store32_be(x0, hd1);
 c0006b8:	69bb      	ldr	r3, [r7, #24]
 c0006ba:	613b      	str	r3, [r7, #16]
 c0006bc:	693b      	ldr	r3, [r7, #16]
 c0006be:	0e1a      	lsrs	r2, r3, #24
 c0006c0:	693b      	ldr	r3, [r7, #16]
 c0006c2:	0a1b      	lsrs	r3, r3, #8
 c0006c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c0006c8:	431a      	orrs	r2, r3
 c0006ca:	693b      	ldr	r3, [r7, #16]
 c0006cc:	021b      	lsls	r3, r3, #8
 c0006ce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c0006d2:	431a      	orrs	r2, r3
 c0006d4:	693b      	ldr	r3, [r7, #16]
 c0006d6:	061b      	lsls	r3, r3, #24
 c0006d8:	4313      	orrs	r3, r2
 c0006da:	4619      	mov	r1, r3
 c0006dc:	6978      	ldr	r0, [r7, #20]
 c0006de:	f7ff ff85 	bl	c0005ec <store32>
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c0006e2:	69fb      	ldr	r3, [r7, #28]
 c0006e4:	3301      	adds	r3, #1
 c0006e6:	61fb      	str	r3, [r7, #28]
 c0006e8:	69fa      	ldr	r2, [r7, #28]
 c0006ea:	687b      	ldr	r3, [r7, #4]
 c0006ec:	429a      	cmp	r2, r3
 c0006ee:	d3d8      	bcc.n	c0006a2 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes+0x12>
  }
}
 c0006f0:	bf00      	nop
 c0006f2:	bf00      	nop
 c0006f4:	3720      	adds	r7, #32
 c0006f6:	46bd      	mov	sp, r7
 c0006f8:	bd80      	pop	{r7, pc}
	...

0c0006fc <Hacl_Impl_SHA2_256_init>:

static void Hacl_Impl_SHA2_256_init(uint32_t *state)
{
 c0006fc:	b480      	push	{r7}
 c0006fe:	b0a3      	sub	sp, #140	; 0x8c
 c000700:	af00      	add	r7, sp, #0
 c000702:	6078      	str	r0, [r7, #4]
  uint32_t *k1 = state;
 c000704:	687b      	ldr	r3, [r7, #4]
 c000706:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t *h_01 = state + (uint32_t)128U;
 c00070a:	687b      	ldr	r3, [r7, #4]
 c00070c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c000710:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t *p10 = k1;
 c000714:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000718:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t *p20 = k1 + (uint32_t)16U;
 c00071a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c00071e:	3340      	adds	r3, #64	; 0x40
 c000720:	67bb      	str	r3, [r7, #120]	; 0x78
  uint32_t *p3 = k1 + (uint32_t)32U;
 c000722:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000726:	3380      	adds	r3, #128	; 0x80
 c000728:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t *p4 = k1 + (uint32_t)48U;
 c00072a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c00072e:	33c0      	adds	r3, #192	; 0xc0
 c000730:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t *p11 = p10;
 c000732:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 c000734:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t *p21 = p10 + (uint32_t)8U;
 c000736:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 c000738:	3320      	adds	r3, #32
 c00073a:	66bb      	str	r3, [r7, #104]	; 0x68
  uint32_t *p12 = p11;
 c00073c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00073e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t *p22 = p11 + (uint32_t)4U;
 c000740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c000742:	3310      	adds	r3, #16
 c000744:	663b      	str	r3, [r7, #96]	; 0x60
  p12[0U] = (uint32_t)0x428a2f98U;
 c000746:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c000748:	4a8d      	ldr	r2, [pc, #564]	; (c000980 <Hacl_Impl_SHA2_256_init+0x284>)
 c00074a:	601a      	str	r2, [r3, #0]
  p12[1U] = (uint32_t)0x71374491U;
 c00074c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c00074e:	3304      	adds	r3, #4
 c000750:	4a8c      	ldr	r2, [pc, #560]	; (c000984 <Hacl_Impl_SHA2_256_init+0x288>)
 c000752:	601a      	str	r2, [r3, #0]
  p12[2U] = (uint32_t)0xb5c0fbcfU;
 c000754:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c000756:	3308      	adds	r3, #8
 c000758:	4a8b      	ldr	r2, [pc, #556]	; (c000988 <Hacl_Impl_SHA2_256_init+0x28c>)
 c00075a:	601a      	str	r2, [r3, #0]
  p12[3U] = (uint32_t)0xe9b5dba5U;
 c00075c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c00075e:	330c      	adds	r3, #12
 c000760:	4a8a      	ldr	r2, [pc, #552]	; (c00098c <Hacl_Impl_SHA2_256_init+0x290>)
 c000762:	601a      	str	r2, [r3, #0]
  p22[0U] = (uint32_t)0x3956c25bU;
 c000764:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c000766:	4a8a      	ldr	r2, [pc, #552]	; (c000990 <Hacl_Impl_SHA2_256_init+0x294>)
 c000768:	601a      	str	r2, [r3, #0]
  p22[1U] = (uint32_t)0x59f111f1U;
 c00076a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c00076c:	3304      	adds	r3, #4
 c00076e:	4a89      	ldr	r2, [pc, #548]	; (c000994 <Hacl_Impl_SHA2_256_init+0x298>)
 c000770:	601a      	str	r2, [r3, #0]
  p22[2U] = (uint32_t)0x923f82a4U;
 c000772:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c000774:	3308      	adds	r3, #8
 c000776:	4a88      	ldr	r2, [pc, #544]	; (c000998 <Hacl_Impl_SHA2_256_init+0x29c>)
 c000778:	601a      	str	r2, [r3, #0]
  p22[3U] = (uint32_t)0xab1c5ed5U;
 c00077a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c00077c:	330c      	adds	r3, #12
 c00077e:	4a87      	ldr	r2, [pc, #540]	; (c00099c <Hacl_Impl_SHA2_256_init+0x2a0>)
 c000780:	601a      	str	r2, [r3, #0]
  uint32_t *p13 = p21;
 c000782:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 c000784:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t *p23 = p21 + (uint32_t)4U;
 c000786:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 c000788:	3310      	adds	r3, #16
 c00078a:	65bb      	str	r3, [r7, #88]	; 0x58
  p13[0U] = (uint32_t)0xd807aa98U;
 c00078c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c00078e:	4a84      	ldr	r2, [pc, #528]	; (c0009a0 <Hacl_Impl_SHA2_256_init+0x2a4>)
 c000790:	601a      	str	r2, [r3, #0]
  p13[1U] = (uint32_t)0x12835b01U;
 c000792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c000794:	3304      	adds	r3, #4
 c000796:	4a83      	ldr	r2, [pc, #524]	; (c0009a4 <Hacl_Impl_SHA2_256_init+0x2a8>)
 c000798:	601a      	str	r2, [r3, #0]
  p13[2U] = (uint32_t)0x243185beU;
 c00079a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c00079c:	3308      	adds	r3, #8
 c00079e:	4a82      	ldr	r2, [pc, #520]	; (c0009a8 <Hacl_Impl_SHA2_256_init+0x2ac>)
 c0007a0:	601a      	str	r2, [r3, #0]
  p13[3U] = (uint32_t)0x550c7dc3U;
 c0007a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c0007a4:	330c      	adds	r3, #12
 c0007a6:	4a81      	ldr	r2, [pc, #516]	; (c0009ac <Hacl_Impl_SHA2_256_init+0x2b0>)
 c0007a8:	601a      	str	r2, [r3, #0]
  p23[0U] = (uint32_t)0x72be5d74U;
 c0007aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007ac:	4a80      	ldr	r2, [pc, #512]	; (c0009b0 <Hacl_Impl_SHA2_256_init+0x2b4>)
 c0007ae:	601a      	str	r2, [r3, #0]
  p23[1U] = (uint32_t)0x80deb1feU;
 c0007b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007b2:	3304      	adds	r3, #4
 c0007b4:	4a7f      	ldr	r2, [pc, #508]	; (c0009b4 <Hacl_Impl_SHA2_256_init+0x2b8>)
 c0007b6:	601a      	str	r2, [r3, #0]
  p23[2U] = (uint32_t)0x9bdc06a7U;
 c0007b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007ba:	3308      	adds	r3, #8
 c0007bc:	4a7e      	ldr	r2, [pc, #504]	; (c0009b8 <Hacl_Impl_SHA2_256_init+0x2bc>)
 c0007be:	601a      	str	r2, [r3, #0]
  p23[3U] = (uint32_t)0xc19bf174U;
 c0007c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007c2:	330c      	adds	r3, #12
 c0007c4:	4a7d      	ldr	r2, [pc, #500]	; (c0009bc <Hacl_Impl_SHA2_256_init+0x2c0>)
 c0007c6:	601a      	str	r2, [r3, #0]
  uint32_t *p14 = p20;
 c0007c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c0007ca:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t *p24 = p20 + (uint32_t)8U;
 c0007cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c0007ce:	3320      	adds	r3, #32
 c0007d0:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t *p15 = p14;
 c0007d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c0007d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t *p25 = p14 + (uint32_t)4U;
 c0007d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c0007d8:	3310      	adds	r3, #16
 c0007da:	64bb      	str	r3, [r7, #72]	; 0x48
  p15[0U] = (uint32_t)0xe49b69c1U;
 c0007dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007de:	4a78      	ldr	r2, [pc, #480]	; (c0009c0 <Hacl_Impl_SHA2_256_init+0x2c4>)
 c0007e0:	601a      	str	r2, [r3, #0]
  p15[1U] = (uint32_t)0xefbe4786U;
 c0007e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007e4:	3304      	adds	r3, #4
 c0007e6:	4a77      	ldr	r2, [pc, #476]	; (c0009c4 <Hacl_Impl_SHA2_256_init+0x2c8>)
 c0007e8:	601a      	str	r2, [r3, #0]
  p15[2U] = (uint32_t)0x0fc19dc6U;
 c0007ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007ec:	3308      	adds	r3, #8
 c0007ee:	4a76      	ldr	r2, [pc, #472]	; (c0009c8 <Hacl_Impl_SHA2_256_init+0x2cc>)
 c0007f0:	601a      	str	r2, [r3, #0]
  p15[3U] = (uint32_t)0x240ca1ccU;
 c0007f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007f4:	330c      	adds	r3, #12
 c0007f6:	4a75      	ldr	r2, [pc, #468]	; (c0009cc <Hacl_Impl_SHA2_256_init+0x2d0>)
 c0007f8:	601a      	str	r2, [r3, #0]
  p25[0U] = (uint32_t)0x2de92c6fU;
 c0007fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c0007fc:	4a74      	ldr	r2, [pc, #464]	; (c0009d0 <Hacl_Impl_SHA2_256_init+0x2d4>)
 c0007fe:	601a      	str	r2, [r3, #0]
  p25[1U] = (uint32_t)0x4a7484aaU;
 c000800:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c000802:	3304      	adds	r3, #4
 c000804:	4a73      	ldr	r2, [pc, #460]	; (c0009d4 <Hacl_Impl_SHA2_256_init+0x2d8>)
 c000806:	601a      	str	r2, [r3, #0]
  p25[2U] = (uint32_t)0x5cb0a9dcU;
 c000808:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c00080a:	3308      	adds	r3, #8
 c00080c:	4a72      	ldr	r2, [pc, #456]	; (c0009d8 <Hacl_Impl_SHA2_256_init+0x2dc>)
 c00080e:	601a      	str	r2, [r3, #0]
  p25[3U] = (uint32_t)0x76f988daU;
 c000810:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c000812:	330c      	adds	r3, #12
 c000814:	4a71      	ldr	r2, [pc, #452]	; (c0009dc <Hacl_Impl_SHA2_256_init+0x2e0>)
 c000816:	601a      	str	r2, [r3, #0]
  uint32_t *p16 = p24;
 c000818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00081a:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t *p26 = p24 + (uint32_t)4U;
 c00081c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00081e:	3310      	adds	r3, #16
 c000820:	643b      	str	r3, [r7, #64]	; 0x40
  p16[0U] = (uint32_t)0x983e5152U;
 c000822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c000824:	4a6e      	ldr	r2, [pc, #440]	; (c0009e0 <Hacl_Impl_SHA2_256_init+0x2e4>)
 c000826:	601a      	str	r2, [r3, #0]
  p16[1U] = (uint32_t)0xa831c66dU;
 c000828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c00082a:	3304      	adds	r3, #4
 c00082c:	4a6d      	ldr	r2, [pc, #436]	; (c0009e4 <Hacl_Impl_SHA2_256_init+0x2e8>)
 c00082e:	601a      	str	r2, [r3, #0]
  p16[2U] = (uint32_t)0xb00327c8U;
 c000830:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c000832:	3308      	adds	r3, #8
 c000834:	4a6c      	ldr	r2, [pc, #432]	; (c0009e8 <Hacl_Impl_SHA2_256_init+0x2ec>)
 c000836:	601a      	str	r2, [r3, #0]
  p16[3U] = (uint32_t)0xbf597fc7U;
 c000838:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c00083a:	330c      	adds	r3, #12
 c00083c:	4a6b      	ldr	r2, [pc, #428]	; (c0009ec <Hacl_Impl_SHA2_256_init+0x2f0>)
 c00083e:	601a      	str	r2, [r3, #0]
  p26[0U] = (uint32_t)0xc6e00bf3U;
 c000840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000842:	4a6b      	ldr	r2, [pc, #428]	; (c0009f0 <Hacl_Impl_SHA2_256_init+0x2f4>)
 c000844:	601a      	str	r2, [r3, #0]
  p26[1U] = (uint32_t)0xd5a79147U;
 c000846:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000848:	3304      	adds	r3, #4
 c00084a:	4a6a      	ldr	r2, [pc, #424]	; (c0009f4 <Hacl_Impl_SHA2_256_init+0x2f8>)
 c00084c:	601a      	str	r2, [r3, #0]
  p26[2U] = (uint32_t)0x06ca6351U;
 c00084e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000850:	3308      	adds	r3, #8
 c000852:	4a69      	ldr	r2, [pc, #420]	; (c0009f8 <Hacl_Impl_SHA2_256_init+0x2fc>)
 c000854:	601a      	str	r2, [r3, #0]
  p26[3U] = (uint32_t)0x14292967U;
 c000856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000858:	330c      	adds	r3, #12
 c00085a:	4a68      	ldr	r2, [pc, #416]	; (c0009fc <Hacl_Impl_SHA2_256_init+0x300>)
 c00085c:	601a      	str	r2, [r3, #0]
  uint32_t *p17 = p3;
 c00085e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000860:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t *p27 = p3 + (uint32_t)8U;
 c000862:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000864:	3320      	adds	r3, #32
 c000866:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t *p18 = p17;
 c000868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 c00086a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t *p28 = p17 + (uint32_t)4U;
 c00086c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 c00086e:	3310      	adds	r3, #16
 c000870:	633b      	str	r3, [r7, #48]	; 0x30
  p18[0U] = (uint32_t)0x27b70a85U;
 c000872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c000874:	4a62      	ldr	r2, [pc, #392]	; (c000a00 <Hacl_Impl_SHA2_256_init+0x304>)
 c000876:	601a      	str	r2, [r3, #0]
  p18[1U] = (uint32_t)0x2e1b2138U;
 c000878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c00087a:	3304      	adds	r3, #4
 c00087c:	4a61      	ldr	r2, [pc, #388]	; (c000a04 <Hacl_Impl_SHA2_256_init+0x308>)
 c00087e:	601a      	str	r2, [r3, #0]
  p18[2U] = (uint32_t)0x4d2c6dfcU;
 c000880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c000882:	3308      	adds	r3, #8
 c000884:	4a60      	ldr	r2, [pc, #384]	; (c000a08 <Hacl_Impl_SHA2_256_init+0x30c>)
 c000886:	601a      	str	r2, [r3, #0]
  p18[3U] = (uint32_t)0x53380d13U;
 c000888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c00088a:	330c      	adds	r3, #12
 c00088c:	4a5f      	ldr	r2, [pc, #380]	; (c000a0c <Hacl_Impl_SHA2_256_init+0x310>)
 c00088e:	601a      	str	r2, [r3, #0]
  p28[0U] = (uint32_t)0x650a7354U;
 c000890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c000892:	4a5f      	ldr	r2, [pc, #380]	; (c000a10 <Hacl_Impl_SHA2_256_init+0x314>)
 c000894:	601a      	str	r2, [r3, #0]
  p28[1U] = (uint32_t)0x766a0abbU;
 c000896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c000898:	3304      	adds	r3, #4
 c00089a:	4a5e      	ldr	r2, [pc, #376]	; (c000a14 <Hacl_Impl_SHA2_256_init+0x318>)
 c00089c:	601a      	str	r2, [r3, #0]
  p28[2U] = (uint32_t)0x81c2c92eU;
 c00089e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c0008a0:	3308      	adds	r3, #8
 c0008a2:	4a5d      	ldr	r2, [pc, #372]	; (c000a18 <Hacl_Impl_SHA2_256_init+0x31c>)
 c0008a4:	601a      	str	r2, [r3, #0]
  p28[3U] = (uint32_t)0x92722c85U;
 c0008a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c0008a8:	330c      	adds	r3, #12
 c0008aa:	4a5c      	ldr	r2, [pc, #368]	; (c000a1c <Hacl_Impl_SHA2_256_init+0x320>)
 c0008ac:	601a      	str	r2, [r3, #0]
  uint32_t *p19 = p27;
 c0008ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c0008b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t *p29 = p27 + (uint32_t)4U;
 c0008b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c0008b4:	3310      	adds	r3, #16
 c0008b6:	62bb      	str	r3, [r7, #40]	; 0x28
  p19[0U] = (uint32_t)0xa2bfe8a1U;
 c0008b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008ba:	4a59      	ldr	r2, [pc, #356]	; (c000a20 <Hacl_Impl_SHA2_256_init+0x324>)
 c0008bc:	601a      	str	r2, [r3, #0]
  p19[1U] = (uint32_t)0xa81a664bU;
 c0008be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008c0:	3304      	adds	r3, #4
 c0008c2:	4a58      	ldr	r2, [pc, #352]	; (c000a24 <Hacl_Impl_SHA2_256_init+0x328>)
 c0008c4:	601a      	str	r2, [r3, #0]
  p19[2U] = (uint32_t)0xc24b8b70U;
 c0008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008c8:	3308      	adds	r3, #8
 c0008ca:	4a57      	ldr	r2, [pc, #348]	; (c000a28 <Hacl_Impl_SHA2_256_init+0x32c>)
 c0008cc:	601a      	str	r2, [r3, #0]
  p19[3U] = (uint32_t)0xc76c51a3U;
 c0008ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008d0:	330c      	adds	r3, #12
 c0008d2:	4a56      	ldr	r2, [pc, #344]	; (c000a2c <Hacl_Impl_SHA2_256_init+0x330>)
 c0008d4:	601a      	str	r2, [r3, #0]
  p29[0U] = (uint32_t)0xd192e819U;
 c0008d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008d8:	4a55      	ldr	r2, [pc, #340]	; (c000a30 <Hacl_Impl_SHA2_256_init+0x334>)
 c0008da:	601a      	str	r2, [r3, #0]
  p29[1U] = (uint32_t)0xd6990624U;
 c0008dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008de:	3304      	adds	r3, #4
 c0008e0:	4a54      	ldr	r2, [pc, #336]	; (c000a34 <Hacl_Impl_SHA2_256_init+0x338>)
 c0008e2:	601a      	str	r2, [r3, #0]
  p29[2U] = (uint32_t)0xf40e3585U;
 c0008e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008e6:	3308      	adds	r3, #8
 c0008e8:	4a53      	ldr	r2, [pc, #332]	; (c000a38 <Hacl_Impl_SHA2_256_init+0x33c>)
 c0008ea:	601a      	str	r2, [r3, #0]
  p29[3U] = (uint32_t)0x106aa070U;
 c0008ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008ee:	330c      	adds	r3, #12
 c0008f0:	4a52      	ldr	r2, [pc, #328]	; (c000a3c <Hacl_Impl_SHA2_256_init+0x340>)
 c0008f2:	601a      	str	r2, [r3, #0]
  uint32_t *p110 = p4;
 c0008f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c0008f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t *p210 = p4 + (uint32_t)8U;
 c0008f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c0008fa:	3320      	adds	r3, #32
 c0008fc:	623b      	str	r3, [r7, #32]
  uint32_t *p1 = p110;
 c0008fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000900:	61fb      	str	r3, [r7, #28]
  uint32_t *p211 = p110 + (uint32_t)4U;
 c000902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000904:	3310      	adds	r3, #16
 c000906:	61bb      	str	r3, [r7, #24]
  p1[0U] = (uint32_t)0x19a4c116U;
 c000908:	69fb      	ldr	r3, [r7, #28]
 c00090a:	4a4d      	ldr	r2, [pc, #308]	; (c000a40 <Hacl_Impl_SHA2_256_init+0x344>)
 c00090c:	601a      	str	r2, [r3, #0]
  p1[1U] = (uint32_t)0x1e376c08U;
 c00090e:	69fb      	ldr	r3, [r7, #28]
 c000910:	3304      	adds	r3, #4
 c000912:	4a4c      	ldr	r2, [pc, #304]	; (c000a44 <Hacl_Impl_SHA2_256_init+0x348>)
 c000914:	601a      	str	r2, [r3, #0]
  p1[2U] = (uint32_t)0x2748774cU;
 c000916:	69fb      	ldr	r3, [r7, #28]
 c000918:	3308      	adds	r3, #8
 c00091a:	4a4b      	ldr	r2, [pc, #300]	; (c000a48 <Hacl_Impl_SHA2_256_init+0x34c>)
 c00091c:	601a      	str	r2, [r3, #0]
  p1[3U] = (uint32_t)0x34b0bcb5U;
 c00091e:	69fb      	ldr	r3, [r7, #28]
 c000920:	330c      	adds	r3, #12
 c000922:	4a4a      	ldr	r2, [pc, #296]	; (c000a4c <Hacl_Impl_SHA2_256_init+0x350>)
 c000924:	601a      	str	r2, [r3, #0]
  p211[0U] = (uint32_t)0x391c0cb3U;
 c000926:	69bb      	ldr	r3, [r7, #24]
 c000928:	4a49      	ldr	r2, [pc, #292]	; (c000a50 <Hacl_Impl_SHA2_256_init+0x354>)
 c00092a:	601a      	str	r2, [r3, #0]
  p211[1U] = (uint32_t)0x4ed8aa4aU;
 c00092c:	69bb      	ldr	r3, [r7, #24]
 c00092e:	3304      	adds	r3, #4
 c000930:	4a48      	ldr	r2, [pc, #288]	; (c000a54 <Hacl_Impl_SHA2_256_init+0x358>)
 c000932:	601a      	str	r2, [r3, #0]
  p211[2U] = (uint32_t)0x5b9cca4fU;
 c000934:	69bb      	ldr	r3, [r7, #24]
 c000936:	3308      	adds	r3, #8
 c000938:	4a47      	ldr	r2, [pc, #284]	; (c000a58 <Hacl_Impl_SHA2_256_init+0x35c>)
 c00093a:	601a      	str	r2, [r3, #0]
  p211[3U] = (uint32_t)0x682e6ff3U;
 c00093c:	69bb      	ldr	r3, [r7, #24]
 c00093e:	330c      	adds	r3, #12
 c000940:	4a46      	ldr	r2, [pc, #280]	; (c000a5c <Hacl_Impl_SHA2_256_init+0x360>)
 c000942:	601a      	str	r2, [r3, #0]
  uint32_t *p111 = p210;
 c000944:	6a3b      	ldr	r3, [r7, #32]
 c000946:	617b      	str	r3, [r7, #20]
  uint32_t *p212 = p210 + (uint32_t)4U;
 c000948:	6a3b      	ldr	r3, [r7, #32]
 c00094a:	3310      	adds	r3, #16
 c00094c:	613b      	str	r3, [r7, #16]
  p111[0U] = (uint32_t)0x748f82eeU;
 c00094e:	697b      	ldr	r3, [r7, #20]
 c000950:	4a43      	ldr	r2, [pc, #268]	; (c000a60 <Hacl_Impl_SHA2_256_init+0x364>)
 c000952:	601a      	str	r2, [r3, #0]
  p111[1U] = (uint32_t)0x78a5636fU;
 c000954:	697b      	ldr	r3, [r7, #20]
 c000956:	3304      	adds	r3, #4
 c000958:	4a42      	ldr	r2, [pc, #264]	; (c000a64 <Hacl_Impl_SHA2_256_init+0x368>)
 c00095a:	601a      	str	r2, [r3, #0]
  p111[2U] = (uint32_t)0x84c87814U;
 c00095c:	697b      	ldr	r3, [r7, #20]
 c00095e:	3308      	adds	r3, #8
 c000960:	4a41      	ldr	r2, [pc, #260]	; (c000a68 <Hacl_Impl_SHA2_256_init+0x36c>)
 c000962:	601a      	str	r2, [r3, #0]
  p111[3U] = (uint32_t)0x8cc70208U;
 c000964:	697b      	ldr	r3, [r7, #20]
 c000966:	330c      	adds	r3, #12
 c000968:	4a40      	ldr	r2, [pc, #256]	; (c000a6c <Hacl_Impl_SHA2_256_init+0x370>)
 c00096a:	601a      	str	r2, [r3, #0]
  p212[0U] = (uint32_t)0x90befffaU;
 c00096c:	693b      	ldr	r3, [r7, #16]
 c00096e:	4a40      	ldr	r2, [pc, #256]	; (c000a70 <Hacl_Impl_SHA2_256_init+0x374>)
 c000970:	601a      	str	r2, [r3, #0]
  p212[1U] = (uint32_t)0xa4506cebU;
 c000972:	693b      	ldr	r3, [r7, #16]
 c000974:	3304      	adds	r3, #4
 c000976:	4a3f      	ldr	r2, [pc, #252]	; (c000a74 <Hacl_Impl_SHA2_256_init+0x378>)
 c000978:	601a      	str	r2, [r3, #0]
  p212[2U] = (uint32_t)0xbef9a3f7U;
 c00097a:	693b      	ldr	r3, [r7, #16]
 c00097c:	e07c      	b.n	c000a78 <Hacl_Impl_SHA2_256_init+0x37c>
 c00097e:	bf00      	nop
 c000980:	428a2f98 	.word	0x428a2f98
 c000984:	71374491 	.word	0x71374491
 c000988:	b5c0fbcf 	.word	0xb5c0fbcf
 c00098c:	e9b5dba5 	.word	0xe9b5dba5
 c000990:	3956c25b 	.word	0x3956c25b
 c000994:	59f111f1 	.word	0x59f111f1
 c000998:	923f82a4 	.word	0x923f82a4
 c00099c:	ab1c5ed5 	.word	0xab1c5ed5
 c0009a0:	d807aa98 	.word	0xd807aa98
 c0009a4:	12835b01 	.word	0x12835b01
 c0009a8:	243185be 	.word	0x243185be
 c0009ac:	550c7dc3 	.word	0x550c7dc3
 c0009b0:	72be5d74 	.word	0x72be5d74
 c0009b4:	80deb1fe 	.word	0x80deb1fe
 c0009b8:	9bdc06a7 	.word	0x9bdc06a7
 c0009bc:	c19bf174 	.word	0xc19bf174
 c0009c0:	e49b69c1 	.word	0xe49b69c1
 c0009c4:	efbe4786 	.word	0xefbe4786
 c0009c8:	0fc19dc6 	.word	0x0fc19dc6
 c0009cc:	240ca1cc 	.word	0x240ca1cc
 c0009d0:	2de92c6f 	.word	0x2de92c6f
 c0009d4:	4a7484aa 	.word	0x4a7484aa
 c0009d8:	5cb0a9dc 	.word	0x5cb0a9dc
 c0009dc:	76f988da 	.word	0x76f988da
 c0009e0:	983e5152 	.word	0x983e5152
 c0009e4:	a831c66d 	.word	0xa831c66d
 c0009e8:	b00327c8 	.word	0xb00327c8
 c0009ec:	bf597fc7 	.word	0xbf597fc7
 c0009f0:	c6e00bf3 	.word	0xc6e00bf3
 c0009f4:	d5a79147 	.word	0xd5a79147
 c0009f8:	06ca6351 	.word	0x06ca6351
 c0009fc:	14292967 	.word	0x14292967
 c000a00:	27b70a85 	.word	0x27b70a85
 c000a04:	2e1b2138 	.word	0x2e1b2138
 c000a08:	4d2c6dfc 	.word	0x4d2c6dfc
 c000a0c:	53380d13 	.word	0x53380d13
 c000a10:	650a7354 	.word	0x650a7354
 c000a14:	766a0abb 	.word	0x766a0abb
 c000a18:	81c2c92e 	.word	0x81c2c92e
 c000a1c:	92722c85 	.word	0x92722c85
 c000a20:	a2bfe8a1 	.word	0xa2bfe8a1
 c000a24:	a81a664b 	.word	0xa81a664b
 c000a28:	c24b8b70 	.word	0xc24b8b70
 c000a2c:	c76c51a3 	.word	0xc76c51a3
 c000a30:	d192e819 	.word	0xd192e819
 c000a34:	d6990624 	.word	0xd6990624
 c000a38:	f40e3585 	.word	0xf40e3585
 c000a3c:	106aa070 	.word	0x106aa070
 c000a40:	19a4c116 	.word	0x19a4c116
 c000a44:	1e376c08 	.word	0x1e376c08
 c000a48:	2748774c 	.word	0x2748774c
 c000a4c:	34b0bcb5 	.word	0x34b0bcb5
 c000a50:	391c0cb3 	.word	0x391c0cb3
 c000a54:	4ed8aa4a 	.word	0x4ed8aa4a
 c000a58:	5b9cca4f 	.word	0x5b9cca4f
 c000a5c:	682e6ff3 	.word	0x682e6ff3
 c000a60:	748f82ee 	.word	0x748f82ee
 c000a64:	78a5636f 	.word	0x78a5636f
 c000a68:	84c87814 	.word	0x84c87814
 c000a6c:	8cc70208 	.word	0x8cc70208
 c000a70:	90befffa 	.word	0x90befffa
 c000a74:	a4506ceb 	.word	0xa4506ceb
 c000a78:	3308      	adds	r3, #8
 c000a7a:	4a18      	ldr	r2, [pc, #96]	; (c000adc <Hacl_Impl_SHA2_256_init+0x3e0>)
 c000a7c:	601a      	str	r2, [r3, #0]
  p212[3U] = (uint32_t)0xc67178f2U;
 c000a7e:	693b      	ldr	r3, [r7, #16]
 c000a80:	330c      	adds	r3, #12
 c000a82:	4a17      	ldr	r2, [pc, #92]	; (c000ae0 <Hacl_Impl_SHA2_256_init+0x3e4>)
 c000a84:	601a      	str	r2, [r3, #0]
  uint32_t *p112 = h_01;
 c000a86:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000a8a:	60fb      	str	r3, [r7, #12]
  uint32_t *p2 = h_01 + (uint32_t)4U;
 c000a8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000a90:	3310      	adds	r3, #16
 c000a92:	60bb      	str	r3, [r7, #8]
  p112[0U] = (uint32_t)0x6a09e667U;
 c000a94:	68fb      	ldr	r3, [r7, #12]
 c000a96:	4a13      	ldr	r2, [pc, #76]	; (c000ae4 <Hacl_Impl_SHA2_256_init+0x3e8>)
 c000a98:	601a      	str	r2, [r3, #0]
  p112[1U] = (uint32_t)0xbb67ae85U;
 c000a9a:	68fb      	ldr	r3, [r7, #12]
 c000a9c:	3304      	adds	r3, #4
 c000a9e:	4a12      	ldr	r2, [pc, #72]	; (c000ae8 <Hacl_Impl_SHA2_256_init+0x3ec>)
 c000aa0:	601a      	str	r2, [r3, #0]
  p112[2U] = (uint32_t)0x3c6ef372U;
 c000aa2:	68fb      	ldr	r3, [r7, #12]
 c000aa4:	3308      	adds	r3, #8
 c000aa6:	4a11      	ldr	r2, [pc, #68]	; (c000aec <Hacl_Impl_SHA2_256_init+0x3f0>)
 c000aa8:	601a      	str	r2, [r3, #0]
  p112[3U] = (uint32_t)0xa54ff53aU;
 c000aaa:	68fb      	ldr	r3, [r7, #12]
 c000aac:	330c      	adds	r3, #12
 c000aae:	4a10      	ldr	r2, [pc, #64]	; (c000af0 <Hacl_Impl_SHA2_256_init+0x3f4>)
 c000ab0:	601a      	str	r2, [r3, #0]
  p2[0U] = (uint32_t)0x510e527fU;
 c000ab2:	68bb      	ldr	r3, [r7, #8]
 c000ab4:	4a0f      	ldr	r2, [pc, #60]	; (c000af4 <Hacl_Impl_SHA2_256_init+0x3f8>)
 c000ab6:	601a      	str	r2, [r3, #0]
  p2[1U] = (uint32_t)0x9b05688cU;
 c000ab8:	68bb      	ldr	r3, [r7, #8]
 c000aba:	3304      	adds	r3, #4
 c000abc:	4a0e      	ldr	r2, [pc, #56]	; (c000af8 <Hacl_Impl_SHA2_256_init+0x3fc>)
 c000abe:	601a      	str	r2, [r3, #0]
  p2[2U] = (uint32_t)0x1f83d9abU;
 c000ac0:	68bb      	ldr	r3, [r7, #8]
 c000ac2:	3308      	adds	r3, #8
 c000ac4:	4a0d      	ldr	r2, [pc, #52]	; (c000afc <Hacl_Impl_SHA2_256_init+0x400>)
 c000ac6:	601a      	str	r2, [r3, #0]
  p2[3U] = (uint32_t)0x5be0cd19U;
 c000ac8:	68bb      	ldr	r3, [r7, #8]
 c000aca:	330c      	adds	r3, #12
 c000acc:	4a0c      	ldr	r2, [pc, #48]	; (c000b00 <Hacl_Impl_SHA2_256_init+0x404>)
 c000ace:	601a      	str	r2, [r3, #0]
}
 c000ad0:	bf00      	nop
 c000ad2:	378c      	adds	r7, #140	; 0x8c
 c000ad4:	46bd      	mov	sp, r7
 c000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ada:	4770      	bx	lr
 c000adc:	bef9a3f7 	.word	0xbef9a3f7
 c000ae0:	c67178f2 	.word	0xc67178f2
 c000ae4:	6a09e667 	.word	0x6a09e667
 c000ae8:	bb67ae85 	.word	0xbb67ae85
 c000aec:	3c6ef372 	.word	0x3c6ef372
 c000af0:	a54ff53a 	.word	0xa54ff53a
 c000af4:	510e527f 	.word	0x510e527f
 c000af8:	9b05688c 	.word	0x9b05688c
 c000afc:	1f83d9ab 	.word	0x1f83d9ab
 c000b00:	5be0cd19 	.word	0x5be0cd19

0c000b04 <Hacl_Impl_SHA2_256_update>:

static void Hacl_Impl_SHA2_256_update(uint32_t *state, uint8_t *data)
{
 c000b04:	b580      	push	{r7, lr}
 c000b06:	b0bc      	sub	sp, #240	; 0xf0
 c000b08:	af00      	add	r7, sp, #0
 c000b0a:	6078      	str	r0, [r7, #4]
 c000b0c:	6039      	str	r1, [r7, #0]
  uint32_t data_w[16U] = { 0U };
 c000b0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c000b12:	2240      	movs	r2, #64	; 0x40
 c000b14:	2100      	movs	r1, #0
 c000b16:	4618      	mov	r0, r3
 c000b18:	f007 fcd9 	bl	c0084ce <memset>
  Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes(data_w, data, (uint32_t)16U);
 c000b1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c000b20:	2210      	movs	r2, #16
 c000b22:	6839      	ldr	r1, [r7, #0]
 c000b24:	4618      	mov	r0, r3
 c000b26:	f7ff fd7f 	bl	c000628 <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes>
  uint32_t *hash_w = state + (uint32_t)128U;
 c000b2a:	687b      	ldr	r3, [r7, #4]
 c000b2c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c000b30:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t *ws_w = state + (uint32_t)64U;
 c000b34:	687b      	ldr	r3, [r7, #4]
 c000b36:	f503 7380 	add.w	r3, r3, #256	; 0x100
 c000b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t *k_w = state;
 c000b3e:	687b      	ldr	r3, [r7, #4]
 c000b40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint32_t *counter_w = state + (uint32_t)136U;
 c000b44:	687b      	ldr	r3, [r7, #4]
 c000b46:	f503 7308 	add.w	r3, r3, #544	; 0x220
 c000b4a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)16U; i = i + (uint32_t)1U)
 c000b4e:	2300      	movs	r3, #0
 c000b50:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 c000b54:	e014      	b.n	c000b80 <Hacl_Impl_SHA2_256_update+0x7c>
  {
    uint32_t b = data_w[i];
 c000b56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b5a:	009b      	lsls	r3, r3, #2
 c000b5c:	33f0      	adds	r3, #240	; 0xf0
 c000b5e:	443b      	add	r3, r7
 c000b60:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 c000b64:	66fb      	str	r3, [r7, #108]	; 0x6c
    ws_w[i] = b;
 c000b66:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b6a:	009b      	lsls	r3, r3, #2
 c000b6c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000b70:	4413      	add	r3, r2
 c000b72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 c000b74:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)16U; i = i + (uint32_t)1U)
 c000b76:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b7a:	3301      	adds	r3, #1
 c000b7c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 c000b80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b84:	2b0f      	cmp	r3, #15
 c000b86:	d9e6      	bls.n	c000b56 <Hacl_Impl_SHA2_256_update+0x52>
  }
  for (uint32_t i = (uint32_t)16U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000b88:	2310      	movs	r3, #16
 c000b8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 c000b8e:	e050      	b.n	c000c32 <Hacl_Impl_SHA2_256_update+0x12e>
  {
    uint32_t t16 = ws_w[i - (uint32_t)16U];
 c000b90:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000b94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000b98:	3b10      	subs	r3, #16
 c000b9a:	009b      	lsls	r3, r3, #2
 c000b9c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000ba0:	4413      	add	r3, r2
 c000ba2:	681b      	ldr	r3, [r3, #0]
 c000ba4:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint32_t t15 = ws_w[i - (uint32_t)15U];
 c000ba6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000baa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000bae:	3b0f      	subs	r3, #15
 c000bb0:	009b      	lsls	r3, r3, #2
 c000bb2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000bb6:	4413      	add	r3, r2
 c000bb8:	681b      	ldr	r3, [r3, #0]
 c000bba:	67bb      	str	r3, [r7, #120]	; 0x78
    uint32_t t7 = ws_w[i - (uint32_t)7U];
 c000bbc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000bc0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000bc4:	3b07      	subs	r3, #7
 c000bc6:	009b      	lsls	r3, r3, #2
 c000bc8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000bcc:	4413      	add	r3, r2
 c000bce:	681b      	ldr	r3, [r3, #0]
 c000bd0:	677b      	str	r3, [r7, #116]	; 0x74
    uint32_t t2 = ws_w[i - (uint32_t)2U];
 c000bd2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000bd6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000bda:	3b02      	subs	r3, #2
 c000bdc:	009b      	lsls	r3, r3, #2
 c000bde:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000be2:	4413      	add	r3, r2
 c000be4:	681b      	ldr	r3, [r3, #0]
 c000be6:	673b      	str	r3, [r7, #112]	; 0x70
    ws_w[i] =
      ((t2 >> (uint32_t)17U | t2 << ((uint32_t)32U - (uint32_t)17U))
 c000be8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000bea:	ea4f 4273 	mov.w	r2, r3, ror #17
      ^ ((t2 >> (uint32_t)19U | t2 << ((uint32_t)32U - (uint32_t)19U)) ^ t2 >> (uint32_t)10U))
 c000bee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000bf0:	ea4f 41f3 	mov.w	r1, r3, ror #19
 c000bf4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000bf6:	0a9b      	lsrs	r3, r3, #10
 c000bf8:	404b      	eors	r3, r1
 c000bfa:	405a      	eors	r2, r3
      +
 c000bfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000bfe:	441a      	add	r2, r3
        t7
        +
          ((t15 >> (uint32_t)7U | t15 << ((uint32_t)32U - (uint32_t)7U))
 c000c00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000c02:	ea4f 11f3 	mov.w	r1, r3, ror #7
          ^ ((t15 >> (uint32_t)18U | t15 << ((uint32_t)32U - (uint32_t)18U)) ^ t15 >> (uint32_t)3U))
 c000c06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000c08:	ea4f 40b3 	mov.w	r0, r3, ror #18
 c000c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000c0e:	08db      	lsrs	r3, r3, #3
 c000c10:	4043      	eors	r3, r0
 c000c12:	404b      	eors	r3, r1
        +
 c000c14:	18d1      	adds	r1, r2, r3
    ws_w[i] =
 c000c16:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c1a:	009b      	lsls	r3, r3, #2
 c000c1c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000c20:	4413      	add	r3, r2
          + t16;
 c000c22:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 c000c24:	440a      	add	r2, r1
    ws_w[i] =
 c000c26:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)16U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000c28:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c2c:	3301      	adds	r3, #1
 c000c2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 c000c32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c36:	2b3f      	cmp	r3, #63	; 0x3f
 c000c38:	d9aa      	bls.n	c000b90 <Hacl_Impl_SHA2_256_update+0x8c>
  }
  uint32_t hash_0[8U] = { 0U };
 c000c3a:	f107 030c 	add.w	r3, r7, #12
 c000c3e:	2220      	movs	r2, #32
 c000c40:	2100      	movs	r1, #0
 c000c42:	4618      	mov	r0, r3
 c000c44:	f007 fc43 	bl	c0084ce <memset>
  memcpy(hash_0, hash_w, (uint32_t)8U * sizeof hash_w[0U]);
 c000c48:	f107 030c 	add.w	r3, r7, #12
 c000c4c:	2220      	movs	r2, #32
 c000c4e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 c000c52:	4618      	mov	r0, r3
 c000c54:	f007 fc2e 	bl	c0084b4 <memcpy>
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000c58:	2300      	movs	r3, #0
 c000c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000c5e:	e0b8      	b.n	c000dd2 <Hacl_Impl_SHA2_256_update+0x2ce>
  {
    uint32_t a = hash_0[0U];
 c000c60:	68fb      	ldr	r3, [r7, #12]
 c000c62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    uint32_t b = hash_0[1U];
 c000c66:	693b      	ldr	r3, [r7, #16]
 c000c68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    uint32_t c = hash_0[2U];
 c000c6c:	697b      	ldr	r3, [r7, #20]
 c000c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    uint32_t d = hash_0[3U];
 c000c72:	69bb      	ldr	r3, [r7, #24]
 c000c74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    uint32_t e = hash_0[4U];
 c000c78:	69fb      	ldr	r3, [r7, #28]
 c000c7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    uint32_t f1 = hash_0[5U];
 c000c7e:	6a3b      	ldr	r3, [r7, #32]
 c000c80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    uint32_t g = hash_0[6U];
 c000c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000c86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    uint32_t h = hash_0[7U];
 c000c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c000c8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    uint32_t kt = k_w[i];
 c000c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000c94:	009b      	lsls	r3, r3, #2
 c000c96:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 c000c9a:	4413      	add	r3, r2
 c000c9c:	681b      	ldr	r3, [r3, #0]
 c000c9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t wst = ws_w[i];
 c000ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000ca6:	009b      	lsls	r3, r3, #2
 c000ca8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000cac:	4413      	add	r3, r2
 c000cae:	681b      	ldr	r3, [r3, #0]
 c000cb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint32_t
    t1 =
      h
      +
        ((e >> (uint32_t)6U | e << ((uint32_t)32U - (uint32_t)6U))
 c000cb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cb8:	ea4f 12b3 	mov.w	r2, r3, ror #6
        ^
          ((e >> (uint32_t)11U | e << ((uint32_t)32U - (uint32_t)11U))
 c000cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cc0:	ea4f 21f3 	mov.w	r1, r3, ror #11
          ^ (e >> (uint32_t)25U | e << ((uint32_t)32U - (uint32_t)25U))))
 c000cc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cc8:	ea4f 6373 	mov.w	r3, r3, ror #25
 c000ccc:	404b      	eors	r3, r1
        ^
 c000cce:	405a      	eors	r2, r3
      +
 c000cd0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 c000cd4:	441a      	add	r2, r3
      + ((e & f1) ^ (~e & g))
 c000cd6:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 c000cda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 c000cde:	4019      	ands	r1, r3
 c000ce0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000ce4:	43d8      	mvns	r0, r3
 c000ce6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 c000cea:	4003      	ands	r3, r0
 c000cec:	404b      	eors	r3, r1
 c000cee:	441a      	add	r2, r3
      + kt
 c000cf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 c000cf4:	4413      	add	r3, r2
    t1 =
 c000cf6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 c000cfa:	4413      	add	r3, r2
 c000cfc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      + wst;
    uint32_t
    t2 =
      ((a >> (uint32_t)2U | a << ((uint32_t)32U - (uint32_t)2U))
 c000d00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000d04:	ea4f 02b3 	mov.w	r2, r3, ror #2
      ^
        ((a >> (uint32_t)13U | a << ((uint32_t)32U - (uint32_t)13U))
 c000d08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000d0c:	ea4f 3173 	mov.w	r1, r3, ror #13
        ^ (a >> (uint32_t)22U | a << ((uint32_t)32U - (uint32_t)22U))))
 c000d10:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000d14:	ea4f 53b3 	mov.w	r3, r3, ror #22
 c000d18:	404b      	eors	r3, r1
      ^
 c000d1a:	405a      	eors	r2, r3
      + ((a & b) ^ ((a & c) ^ (b & c)));
 c000d1c:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 c000d20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000d24:	4019      	ands	r1, r3
 c000d26:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 c000d2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000d2e:	4058      	eors	r0, r3
 c000d30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000d34:	4003      	ands	r3, r0
 c000d36:	404b      	eors	r3, r1
    t2 =
 c000d38:	4413      	add	r3, r2
 c000d3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    uint32_t x1 = t1 + t2;
 c000d3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 c000d42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 c000d46:	4413      	add	r3, r2
 c000d48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint32_t x5 = d + t1;
 c000d4c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 c000d50:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 c000d54:	4413      	add	r3, r2
 c000d56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    uint32_t *p1 = hash_0;
 c000d5a:	f107 030c 	add.w	r3, r7, #12
 c000d5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t *p2 = hash_0 + (uint32_t)4U;
 c000d62:	f107 030c 	add.w	r3, r7, #12
 c000d66:	3310      	adds	r3, #16
 c000d68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    p1[0U] = x1;
 c000d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d70:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 c000d74:	601a      	str	r2, [r3, #0]
    p1[1U] = a;
 c000d76:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d7a:	3304      	adds	r3, #4
 c000d7c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 c000d80:	601a      	str	r2, [r3, #0]
    p1[2U] = b;
 c000d82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d86:	3308      	adds	r3, #8
 c000d88:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 c000d8c:	601a      	str	r2, [r3, #0]
    p1[3U] = c;
 c000d8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d92:	330c      	adds	r3, #12
 c000d94:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 c000d98:	601a      	str	r2, [r3, #0]
    p2[0U] = x5;
 c000d9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000d9e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 c000da2:	601a      	str	r2, [r3, #0]
    p2[1U] = e;
 c000da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000da8:	3304      	adds	r3, #4
 c000daa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 c000dae:	601a      	str	r2, [r3, #0]
    p2[2U] = f1;
 c000db0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000db4:	3308      	adds	r3, #8
 c000db6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 c000dba:	601a      	str	r2, [r3, #0]
    p2[3U] = g;
 c000dbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000dc0:	330c      	adds	r3, #12
 c000dc2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 c000dc6:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000dcc:	3301      	adds	r3, #1
 c000dce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000dd6:	2b3f      	cmp	r3, #63	; 0x3f
 c000dd8:	f67f af42 	bls.w	c000c60 <Hacl_Impl_SHA2_256_update+0x15c>
  }
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)8U; i = i + (uint32_t)1U)
 c000ddc:	2300      	movs	r3, #0
 c000dde:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000de2:	e022      	b.n	c000e2a <Hacl_Impl_SHA2_256_update+0x326>
  {
    uint32_t xi = hash_w[i];
 c000de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000de8:	009b      	lsls	r3, r3, #2
 c000dea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 c000dee:	4413      	add	r3, r2
 c000df0:	681b      	ldr	r3, [r3, #0]
 c000df2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    uint32_t yi = hash_0[i];
 c000df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000dfa:	009b      	lsls	r3, r3, #2
 c000dfc:	33f0      	adds	r3, #240	; 0xf0
 c000dfe:	443b      	add	r3, r7
 c000e00:	f853 3ce4 	ldr.w	r3, [r3, #-228]
 c000e04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    hash_w[i] = xi + yi;
 c000e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e0c:	009b      	lsls	r3, r3, #2
 c000e0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 c000e12:	4413      	add	r3, r2
 c000e14:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 c000e18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 c000e1c:	440a      	add	r2, r1
 c000e1e:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)8U; i = i + (uint32_t)1U)
 c000e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e24:	3301      	adds	r3, #1
 c000e26:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e2e:	2b07      	cmp	r3, #7
 c000e30:	d9d8      	bls.n	c000de4 <Hacl_Impl_SHA2_256_update+0x2e0>
  }
  uint32_t c0 = counter_w[0U];
 c000e32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000e36:	681b      	ldr	r3, [r3, #0]
 c000e38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  uint32_t one1 = (uint32_t)1U;
 c000e3c:	2301      	movs	r3, #1
 c000e3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  counter_w[0U] = c0 + one1;
 c000e42:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 c000e46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 c000e4a:	441a      	add	r2, r3
 c000e4c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000e50:	601a      	str	r2, [r3, #0]
}
 c000e52:	bf00      	nop
 c000e54:	37f0      	adds	r7, #240	; 0xf0
 c000e56:	46bd      	mov	sp, r7
 c000e58:	bd80      	pop	{r7, pc}

0c000e5a <Hacl_Impl_SHA2_256_update_multi>:

static void Hacl_Impl_SHA2_256_update_multi(uint32_t *state, uint8_t *data, uint32_t n1)
{
 c000e5a:	b580      	push	{r7, lr}
 c000e5c:	b086      	sub	sp, #24
 c000e5e:	af00      	add	r7, sp, #0
 c000e60:	60f8      	str	r0, [r7, #12]
 c000e62:	60b9      	str	r1, [r7, #8]
 c000e64:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < n1; i = i + (uint32_t)1U)
 c000e66:	2300      	movs	r3, #0
 c000e68:	617b      	str	r3, [r7, #20]
 c000e6a:	e00b      	b.n	c000e84 <Hacl_Impl_SHA2_256_update_multi+0x2a>
  {
    uint8_t *b = data + i * (uint32_t)64U;
 c000e6c:	697b      	ldr	r3, [r7, #20]
 c000e6e:	019b      	lsls	r3, r3, #6
 c000e70:	68ba      	ldr	r2, [r7, #8]
 c000e72:	4413      	add	r3, r2
 c000e74:	613b      	str	r3, [r7, #16]
    Hacl_Impl_SHA2_256_update(state, b);
 c000e76:	6939      	ldr	r1, [r7, #16]
 c000e78:	68f8      	ldr	r0, [r7, #12]
 c000e7a:	f7ff fe43 	bl	c000b04 <Hacl_Impl_SHA2_256_update>
  for (uint32_t i = (uint32_t)0U; i < n1; i = i + (uint32_t)1U)
 c000e7e:	697b      	ldr	r3, [r7, #20]
 c000e80:	3301      	adds	r3, #1
 c000e82:	617b      	str	r3, [r7, #20]
 c000e84:	697a      	ldr	r2, [r7, #20]
 c000e86:	687b      	ldr	r3, [r7, #4]
 c000e88:	429a      	cmp	r2, r3
 c000e8a:	d3ef      	bcc.n	c000e6c <Hacl_Impl_SHA2_256_update_multi+0x12>
  }
}
 c000e8c:	bf00      	nop
 c000e8e:	bf00      	nop
 c000e90:	3718      	adds	r7, #24
 c000e92:	46bd      	mov	sp, r7
 c000e94:	bd80      	pop	{r7, pc}

0c000e96 <Hacl_Impl_SHA2_256_update_last>:

static void Hacl_Impl_SHA2_256_update_last(uint32_t *state, uint8_t *data, uint32_t len)
{
 c000e96:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c000e9a:	b0ba      	sub	sp, #232	; 0xe8
 c000e9c:	af00      	add	r7, sp, #0
 c000e9e:	6278      	str	r0, [r7, #36]	; 0x24
 c000ea0:	6239      	str	r1, [r7, #32]
 c000ea2:	61fa      	str	r2, [r7, #28]
  uint8_t blocks[128U] = { 0U };
 c000ea4:	2300      	movs	r3, #0
 c000ea6:	62bb      	str	r3, [r7, #40]	; 0x28
 c000ea8:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 c000eac:	237c      	movs	r3, #124	; 0x7c
 c000eae:	461a      	mov	r2, r3
 c000eb0:	2100      	movs	r1, #0
 c000eb2:	f007 fb0c 	bl	c0084ce <memset>
  uint32_t nb;
  if (len < (uint32_t)56U)
 c000eb6:	69fb      	ldr	r3, [r7, #28]
 c000eb8:	2b37      	cmp	r3, #55	; 0x37
 c000eba:	d803      	bhi.n	c000ec4 <Hacl_Impl_SHA2_256_update_last+0x2e>
    nb = (uint32_t)1U;
 c000ebc:	2301      	movs	r3, #1
 c000ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000ec2:	e002      	b.n	c000eca <Hacl_Impl_SHA2_256_update_last+0x34>
  else
    nb = (uint32_t)2U;
 c000ec4:	2302      	movs	r3, #2
 c000ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint8_t *final_blocks;
  if (len < (uint32_t)56U)
 c000eca:	69fb      	ldr	r3, [r7, #28]
 c000ecc:	2b37      	cmp	r3, #55	; 0x37
 c000ece:	d805      	bhi.n	c000edc <Hacl_Impl_SHA2_256_update_last+0x46>
    final_blocks = blocks + (uint32_t)64U;
 c000ed0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 c000ed4:	3340      	adds	r3, #64	; 0x40
 c000ed6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000eda:	e003      	b.n	c000ee4 <Hacl_Impl_SHA2_256_update_last+0x4e>
  else
    final_blocks = blocks;
 c000edc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 c000ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  memcpy(final_blocks, data, len * sizeof data[0U]);
 c000ee4:	69fa      	ldr	r2, [r7, #28]
 c000ee6:	6a39      	ldr	r1, [r7, #32]
 c000ee8:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 c000eec:	f007 fae2 	bl	c0084b4 <memcpy>
  uint32_t n1 = state[136U];
 c000ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000ef2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 c000ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint8_t *padding = final_blocks + len;
 c000efa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 c000efe:	69fb      	ldr	r3, [r7, #28]
 c000f00:	4413      	add	r3, r2
 c000f02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t
  pad0len = ((uint32_t)64U - (len + (uint32_t)8U + (uint32_t)1U) % (uint32_t)64U) % (uint32_t)64U;
 c000f06:	69fa      	ldr	r2, [r7, #28]
 c000f08:	f06f 0308 	mvn.w	r3, #8
 c000f0c:	1a9b      	subs	r3, r3, r2
 c000f0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c000f12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint8_t *buf1 = padding;
 c000f16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 c000f1a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  uint8_t *buf2 = padding + (uint32_t)1U + pad0len;
 c000f1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 c000f22:	3301      	adds	r3, #1
 c000f24:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000f28:	4413      	add	r3, r2
 c000f2a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  uint64_t
  encodedlen = ((uint64_t)n1 * (uint64_t)(uint32_t)64U + (uint64_t)len) * (uint64_t)(uint32_t)8U;
 c000f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 c000f32:	2200      	movs	r2, #0
 c000f34:	4698      	mov	r8, r3
 c000f36:	4691      	mov	r9, r2
 c000f38:	f04f 0200 	mov.w	r2, #0
 c000f3c:	f04f 0300 	mov.w	r3, #0
 c000f40:	ea4f 1389 	mov.w	r3, r9, lsl #6
 c000f44:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 c000f48:	ea4f 1288 	mov.w	r2, r8, lsl #6
 c000f4c:	69f9      	ldr	r1, [r7, #28]
 c000f4e:	2000      	movs	r0, #0
 c000f50:	6139      	str	r1, [r7, #16]
 c000f52:	6178      	str	r0, [r7, #20]
 c000f54:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 c000f58:	4641      	mov	r1, r8
 c000f5a:	1854      	adds	r4, r2, r1
 c000f5c:	4649      	mov	r1, r9
 c000f5e:	eb43 0101 	adc.w	r1, r3, r1
 c000f62:	460d      	mov	r5, r1
 c000f64:	f04f 0200 	mov.w	r2, #0
 c000f68:	f04f 0300 	mov.w	r3, #0
 c000f6c:	00eb      	lsls	r3, r5, #3
 c000f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 c000f72:	00e2      	lsls	r2, r4, #3
 c000f74:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  buf1[0U] = (uint8_t)0x80U;
 c000f78:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000f7c:	2280      	movs	r2, #128	; 0x80
 c000f7e:	701a      	strb	r2, [r3, #0]
  store64_be(buf2, encodedlen);
 c000f80:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 c000f84:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
 c000f88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000f8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 c000f90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000f94:	0e1a      	lsrs	r2, r3, #24
 c000f96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000f9a:	0a1b      	lsrs	r3, r3, #8
 c000f9c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c000fa0:	431a      	orrs	r2, r3
 c000fa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000fa6:	021b      	lsls	r3, r3, #8
 c000fa8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000fac:	431a      	orrs	r2, r3
 c000fae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000fb2:	061b      	lsls	r3, r3, #24
 c000fb4:	4313      	orrs	r3, r2
 c000fb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 c000fba:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 c000fbe:	f04f 0200 	mov.w	r2, #0
 c000fc2:	f04f 0300 	mov.w	r3, #0
 c000fc6:	000a      	movs	r2, r1
 c000fc8:	2300      	movs	r3, #0
 c000fca:	4613      	mov	r3, r2
 c000fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c000fd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fd4:	0e1a      	lsrs	r2, r3, #24
 c000fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fda:	0a1b      	lsrs	r3, r3, #8
 c000fdc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c000fe0:	431a      	orrs	r2, r3
 c000fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fe6:	021b      	lsls	r3, r3, #8
 c000fe8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000fec:	431a      	orrs	r2, r3
 c000fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000ff2:	061b      	lsls	r3, r3, #24
 c000ff4:	4313      	orrs	r3, r2
 c000ff6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 c000ffa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c000ffe:	2200      	movs	r2, #0
 c001000:	60bb      	str	r3, [r7, #8]
 c001002:	60fa      	str	r2, [r7, #12]
 c001004:	f04f 0200 	mov.w	r2, #0
 c001008:	f04f 0300 	mov.w	r3, #0
 c00100c:	68b9      	ldr	r1, [r7, #8]
 c00100e:	000b      	movs	r3, r1
 c001010:	2200      	movs	r2, #0
 c001012:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 c001016:	2000      	movs	r0, #0
 c001018:	468a      	mov	sl, r1
 c00101a:	4683      	mov	fp, r0
 c00101c:	ea42 010a 	orr.w	r1, r2, sl
 c001020:	6039      	str	r1, [r7, #0]
 c001022:	ea43 030b 	orr.w	r3, r3, fp
 c001026:	607b      	str	r3, [r7, #4]
 c001028:	e9d7 2300 	ldrd	r2, r3, [r7]
 c00102c:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 c001030:	f7ff faea 	bl	c000608 <store64>
  Hacl_Impl_SHA2_256_update_multi(state, final_blocks, nb);
 c001034:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 c001038:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 c00103c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 c00103e:	f7ff ff0c 	bl	c000e5a <Hacl_Impl_SHA2_256_update_multi>
}
 c001042:	bf00      	nop
 c001044:	37e8      	adds	r7, #232	; 0xe8
 c001046:	46bd      	mov	sp, r7
 c001048:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0c00104c <Hacl_Impl_SHA2_256_finish>:

static void Hacl_Impl_SHA2_256_finish(uint32_t *state, uint8_t *hash1)
{
 c00104c:	b580      	push	{r7, lr}
 c00104e:	b084      	sub	sp, #16
 c001050:	af00      	add	r7, sp, #0
 c001052:	6078      	str	r0, [r7, #4]
 c001054:	6039      	str	r1, [r7, #0]
  uint32_t *hash_w = state + (uint32_t)128U;
 c001056:	687b      	ldr	r3, [r7, #4]
 c001058:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c00105c:	60fb      	str	r3, [r7, #12]
  Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes(hash1, hash_w, (uint32_t)8U);
 c00105e:	2208      	movs	r2, #8
 c001060:	68f9      	ldr	r1, [r7, #12]
 c001062:	6838      	ldr	r0, [r7, #0]
 c001064:	f7ff fb14 	bl	c000690 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes>
}
 c001068:	bf00      	nop
 c00106a:	3710      	adds	r7, #16
 c00106c:	46bd      	mov	sp, r7
 c00106e:	bd80      	pop	{r7, pc}

0c001070 <Hacl_Impl_SHA2_256_hash>:

static void Hacl_Impl_SHA2_256_hash(uint8_t *hash1, uint8_t *input, uint32_t len)
{
 c001070:	b580      	push	{r7, lr}
 c001072:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 c001076:	af00      	add	r7, sp, #0
 c001078:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c00107c:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 c001080:	6018      	str	r0, [r3, #0]
 c001082:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001086:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 c00108a:	6019      	str	r1, [r3, #0]
 c00108c:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001090:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c001094:	601a      	str	r2, [r3, #0]
  uint32_t state[137U] = { 0U };
 c001096:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c00109a:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 c00109e:	4618      	mov	r0, r3
 c0010a0:	f44f 7309 	mov.w	r3, #548	; 0x224
 c0010a4:	461a      	mov	r2, r3
 c0010a6:	2100      	movs	r1, #0
 c0010a8:	f007 fa11 	bl	c0084ce <memset>
  uint32_t n1 = len / (uint32_t)64U;
 c0010ac:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010b0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c0010b4:	681b      	ldr	r3, [r3, #0]
 c0010b6:	099b      	lsrs	r3, r3, #6
 c0010b8:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
  uint32_t r = len % (uint32_t)64U;
 c0010bc:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010c0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c0010c4:	681b      	ldr	r3, [r3, #0]
 c0010c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c0010ca:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
  uint8_t *input_blocks = input;
 c0010ce:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010d2:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 c0010d6:	681b      	ldr	r3, [r3, #0]
 c0010d8:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
  uint8_t *input_last = input + n1 * (uint32_t)64U;
 c0010dc:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 c0010e0:	019b      	lsls	r3, r3, #6
 c0010e2:	f507 7212 	add.w	r2, r7, #584	; 0x248
 c0010e6:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
 c0010ea:	6812      	ldr	r2, [r2, #0]
 c0010ec:	4413      	add	r3, r2
 c0010ee:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
  Hacl_Impl_SHA2_256_init(state);
 c0010f2:	f107 0314 	add.w	r3, r7, #20
 c0010f6:	4618      	mov	r0, r3
 c0010f8:	f7ff fb00 	bl	c0006fc <Hacl_Impl_SHA2_256_init>
  Hacl_Impl_SHA2_256_update_multi(state, input_blocks, n1);
 c0010fc:	f107 0314 	add.w	r3, r7, #20
 c001100:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 c001104:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 c001108:	4618      	mov	r0, r3
 c00110a:	f7ff fea6 	bl	c000e5a <Hacl_Impl_SHA2_256_update_multi>
  Hacl_Impl_SHA2_256_update_last(state, input_last, r);
 c00110e:	f107 0314 	add.w	r3, r7, #20
 c001112:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 c001116:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 c00111a:	4618      	mov	r0, r3
 c00111c:	f7ff febb 	bl	c000e96 <Hacl_Impl_SHA2_256_update_last>
  Hacl_Impl_SHA2_256_finish(state, hash1);
 c001120:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001124:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 c001128:	f107 0214 	add.w	r2, r7, #20
 c00112c:	6819      	ldr	r1, [r3, #0]
 c00112e:	4610      	mov	r0, r2
 c001130:	f7ff ff8c 	bl	c00104c <Hacl_Impl_SHA2_256_finish>
}
 c001134:	bf00      	nop
 c001136:	f507 7712 	add.w	r7, r7, #584	; 0x248
 c00113a:	46bd      	mov	sp, r7
 c00113c:	bd80      	pop	{r7, pc}

0c00113e <Hacl_SHA2_256_hash>:
{
  Hacl_Impl_SHA2_256_finish(state, hash1);
}

void Hacl_SHA2_256_hash(uint8_t *hash1, uint8_t *input, uint32_t len)
{
 c00113e:	b580      	push	{r7, lr}
 c001140:	b084      	sub	sp, #16
 c001142:	af00      	add	r7, sp, #0
 c001144:	60f8      	str	r0, [r7, #12]
 c001146:	60b9      	str	r1, [r7, #8]
 c001148:	607a      	str	r2, [r7, #4]
  Hacl_Impl_SHA2_256_hash(hash1, input, len);
 c00114a:	687a      	ldr	r2, [r7, #4]
 c00114c:	68b9      	ldr	r1, [r7, #8]
 c00114e:	68f8      	ldr	r0, [r7, #12]
 c001150:	f7ff ff8e 	bl	c001070 <Hacl_Impl_SHA2_256_hash>
}
 c001154:	bf00      	nop
 c001156:	3710      	adds	r7, #16
 c001158:	46bd      	mov	sp, r7
 c00115a:	bd80      	pop	{r7, pc}

0c00115c <_setup_data>:
	----------------------------- SUPERVISOR  --------------------------------------------
	---------------------------------------------------------------------------------
*/

//-------------------------- UTILS -------//
void _setup_data(){
 c00115c:	b480      	push	{r7}
 c00115e:	b083      	sub	sp, #12
 c001160:	af00      	add	r7, sp, #0
	for(unsigned int i = 0; i < CHAL_SIZE; ++i ){
 c001162:	2300      	movs	r3, #0
 c001164:	607b      	str	r3, [r7, #4]
 c001166:	e014      	b.n	c001192 <_setup_data+0x36>
		cfa_engine_conf.hash_key[i] = i;
 c001168:	687b      	ldr	r3, [r7, #4]
 c00116a:	b2d9      	uxtb	r1, r3
 c00116c:	4a0e      	ldr	r2, [pc, #56]	; (c0011a8 <_setup_data+0x4c>)
 c00116e:	687b      	ldr	r3, [r7, #4]
 c001170:	4413      	add	r3, r2
 c001172:	334a      	adds	r3, #74	; 0x4a
 c001174:	460a      	mov	r2, r1
 c001176:	701a      	strb	r2, [r3, #0]
		cfa_engine_conf.challenge[i] = 0x65+i;
 c001178:	687b      	ldr	r3, [r7, #4]
 c00117a:	b2db      	uxtb	r3, r3
 c00117c:	3365      	adds	r3, #101	; 0x65
 c00117e:	b2d9      	uxtb	r1, r3
 c001180:	4a09      	ldr	r2, [pc, #36]	; (c0011a8 <_setup_data+0x4c>)
 c001182:	687b      	ldr	r3, [r7, #4]
 c001184:	4413      	add	r3, r2
 c001186:	3308      	adds	r3, #8
 c001188:	460a      	mov	r2, r1
 c00118a:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i < CHAL_SIZE; ++i ){
 c00118c:	687b      	ldr	r3, [r7, #4]
 c00118e:	3301      	adds	r3, #1
 c001190:	607b      	str	r3, [r7, #4]
 c001192:	687b      	ldr	r3, [r7, #4]
 c001194:	2b3f      	cmp	r3, #63	; 0x3f
 c001196:	d9e7      	bls.n	c001168 <_setup_data+0xc>
	}
}
 c001198:	bf00      	nop
 c00119a:	bf00      	nop
 c00119c:	370c      	adds	r7, #12
 c00119e:	46bd      	mov	sp, r7
 c0011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0011a4:	4770      	bx	lr
 c0011a6:	bf00      	nop
 c0011a8:	300000f0 	.word	0x300000f0

0c0011ac <_update_challenge>:

void _update_challenge(uint8_t* chl){
 c0011ac:	b4f0      	push	{r4, r5, r6, r7}
 c0011ae:	b082      	sub	sp, #8
 c0011b0:	af00      	add	r7, sp, #0
 c0011b2:	6078      	str	r0, [r7, #4]
	memcpy(cfa_engine_conf.challenge,chl, CHAL_SIZE);
 c0011b4:	4b15      	ldr	r3, [pc, #84]	; (c00120c <_update_challenge+0x60>)
 c0011b6:	687a      	ldr	r2, [r7, #4]
 c0011b8:	4614      	mov	r4, r2
 c0011ba:	f103 0608 	add.w	r6, r3, #8
 c0011be:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 c0011c2:	4635      	mov	r5, r6
 c0011c4:	4623      	mov	r3, r4
 c0011c6:	6818      	ldr	r0, [r3, #0]
 c0011c8:	6859      	ldr	r1, [r3, #4]
 c0011ca:	689a      	ldr	r2, [r3, #8]
 c0011cc:	68db      	ldr	r3, [r3, #12]
 c0011ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 c0011d0:	3410      	adds	r4, #16
 c0011d2:	3610      	adds	r6, #16
 c0011d4:	4564      	cmp	r4, ip
 c0011d6:	d1f4      	bne.n	c0011c2 <_update_challenge+0x16>
	memcpy(vrf_resp.new_challenge,chl, CHAL_SIZE);
 c0011d8:	4a0d      	ldr	r2, [pc, #52]	; (c001210 <_update_challenge+0x64>)
 c0011da:	687b      	ldr	r3, [r7, #4]
 c0011dc:	461c      	mov	r4, r3
 c0011de:	4616      	mov	r6, r2
 c0011e0:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 c0011e4:	4635      	mov	r5, r6
 c0011e6:	4623      	mov	r3, r4
 c0011e8:	6818      	ldr	r0, [r3, #0]
 c0011ea:	6859      	ldr	r1, [r3, #4]
 c0011ec:	689a      	ldr	r2, [r3, #8]
 c0011ee:	68db      	ldr	r3, [r3, #12]
 c0011f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 c0011f2:	3410      	adds	r4, #16
 c0011f4:	3610      	adds	r6, #16
 c0011f6:	4564      	cmp	r4, ip
 c0011f8:	d1f4      	bne.n	c0011e4 <_update_challenge+0x38>
	cfa_engine_conf.challenge_renewed = TRUE;
 c0011fa:	4b04      	ldr	r3, [pc, #16]	; (c00120c <_update_challenge+0x60>)
 c0011fc:	2201      	movs	r2, #1
 c0011fe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 c001202:	bf00      	nop
 c001204:	3708      	adds	r7, #8
 c001206:	46bd      	mov	sp, r7
 c001208:	bcf0      	pop	{r4, r5, r6, r7}
 c00120a:	4770      	bx	lr
 c00120c:	300000f0 	.word	0x300000f0
 c001210:	300002e4 	.word	0x300002e4

0c001214 <_clean>:

void _clean(){
 c001214:	b480      	push	{r7}
 c001216:	b083      	sub	sp, #12
 c001218:	af00      	add	r7, sp, #0
	report_secure.number_of_logs_sent = 0;
 c00121a:	4b17      	ldr	r3, [pc, #92]	; (c001278 <_clean+0x64>)
 c00121c:	2200      	movs	r2, #0
 c00121e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	cfa_engine_conf.initialized = INITIALIZED;
 c001222:	4b16      	ldr	r3, [pc, #88]	; (c00127c <_clean+0x68>)
 c001224:	22ee      	movs	r2, #238	; 0xee
 c001226:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	cfa_engine_conf.attestation_status = INACTIVE;
 c00122a:	4b14      	ldr	r3, [pc, #80]	; (c00127c <_clean+0x68>)
 c00122c:	2200      	movs	r2, #0
 c00122e:	711a      	strb	r2, [r3, #4]
	report_secure.num_CF_Log_size = 0;
 c001230:	4b11      	ldr	r3, [pc, #68]	; (c001278 <_clean+0x64>)
 c001232:	2200      	movs	r2, #0
 c001234:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	cfa_engine_conf.challenge_renewed = FALSE;
 c001238:	4b10      	ldr	r3, [pc, #64]	; (c00127c <_clean+0x68>)
 c00123a:	2200      	movs	r2, #0
 c00123c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	report_secure.isFinal = FALSE;
 c001240:	4b0d      	ldr	r3, [pc, #52]	; (c001278 <_clean+0x64>)
 c001242:	2200      	movs	r2, #0
 c001244:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	#if CFLOG_TYPE == CFLOG_RAM
	for(int i=0; i<MAX_CF_LOG_SIZE; i++) report_secure.CFLog[i] = 0;
 c001248:	2300      	movs	r3, #0
 c00124a:	607b      	str	r3, [r7, #4]
 c00124c:	e009      	b.n	c001262 <_clean+0x4e>
 c00124e:	4a0a      	ldr	r2, [pc, #40]	; (c001278 <_clean+0x64>)
 c001250:	687b      	ldr	r3, [r7, #4]
 c001252:	3318      	adds	r3, #24
 c001254:	009b      	lsls	r3, r3, #2
 c001256:	4413      	add	r3, r2
 c001258:	2200      	movs	r2, #0
 c00125a:	605a      	str	r2, [r3, #4]
 c00125c:	687b      	ldr	r3, [r7, #4]
 c00125e:	3301      	adds	r3, #1
 c001260:	607b      	str	r3, [r7, #4]
 c001262:	687b      	ldr	r3, [r7, #4]
 c001264:	2b3f      	cmp	r3, #63	; 0x3f
 c001266:	ddf2      	ble.n	c00124e <_clean+0x3a>
	#endif
}
 c001268:	bf00      	nop
 c00126a:	bf00      	nop
 c00126c:	370c      	adds	r7, #12
 c00126e:	46bd      	mov	sp, r7
 c001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001274:	4770      	bx	lr
 c001276:	bf00      	nop
 c001278:	3000017c 	.word	0x3000017c
 c00127c:	300000f0 	.word	0x300000f0

0c001280 <_run_application>:

void _run_application(){
 c001280:	b598      	push	{r3, r4, r7, lr}
 c001282:	af00      	add	r7, sp, #0
	//start app
	if (cfa_engine_conf.iac.app_start_address != NULL){
 c001284:	4b18      	ldr	r3, [pc, #96]	; (c0012e8 <_run_application+0x68>)
 c001286:	681b      	ldr	r3, [r3, #0]
 c001288:	2b00      	cmp	r3, #0
 c00128a:	d02b      	beq.n	c0012e4 <_run_application+0x64>
		cfa_engine_conf.iac.app_start_address();
 c00128c:	4b16      	ldr	r3, [pc, #88]	; (c0012e8 <_run_application+0x68>)
 c00128e:	681b      	ldr	r3, [r3, #0]
 c001290:	461c      	mov	r4, r3
 c001292:	0864      	lsrs	r4, r4, #1
 c001294:	0064      	lsls	r4, r4, #1
 c001296:	4620      	mov	r0, r4
 c001298:	4621      	mov	r1, r4
 c00129a:	4622      	mov	r2, r4
 c00129c:	4623      	mov	r3, r4
 c00129e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0012a2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0012a6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0012aa:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0012ae:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0012b2:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0012b6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0012ba:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0012be:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0012c2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0012c6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0012ca:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0012ce:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0012d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0012d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0012da:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0012de:	f7fe ffb9 	bl	c000254 <__gnu_cmse_nonsecure_call>
	}
	return;
 c0012e2:	bf00      	nop
 c0012e4:	bf00      	nop
}
 c0012e6:	bd98      	pop	{r3, r4, r7, pc}
 c0012e8:	300000f0 	.word	0x300000f0

0c0012ec <record_output_data>:

uint32_t output_data = 0;
volatile char valueChar;
void record_output_data(uint32_t value){
 c0012ec:	b480      	push	{r7}
 c0012ee:	b083      	sub	sp, #12
 c0012f0:	af00      	add	r7, sp, #0
 c0012f2:	6078      	str	r0, [r7, #4]
	valueChar = value;
 c0012f4:	687b      	ldr	r3, [r7, #4]
 c0012f6:	b2da      	uxtb	r2, r3
 c0012f8:	4b05      	ldr	r3, [pc, #20]	; (c001310 <record_output_data+0x24>)
 c0012fa:	701a      	strb	r2, [r3, #0]
	output_data = value;
 c0012fc:	4a05      	ldr	r2, [pc, #20]	; (c001314 <record_output_data+0x28>)
 c0012fe:	687b      	ldr	r3, [r7, #4]
 c001300:	6013      	str	r3, [r2, #0]
}
 c001302:	bf00      	nop
 c001304:	370c      	adds	r7, #12
 c001306:	46bd      	mov	sp, r7
 c001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00130c:	4770      	bx	lr
 c00130e:	bf00      	nop
 c001310:	300003c0 	.word	0x300003c0
 c001314:	300003bc 	.word	0x300003bc

0c001318 <CFA_ENGINE_start>:
	HAL_FLASH_Lock();
}
#endif


void CFA_ENGINE_start(){
 c001318:	b580      	push	{r7, lr}
 c00131a:	af00      	add	r7, sp, #0
	while(1){
		_attest_memory();
 c00131c:	f000 fa5a 	bl	c0017d4 <_attest_memory>
		_setup_data();
 c001320:	f7ff ff1c 	bl	c00115c <_setup_data>
		_clean();
 c001324:	f7ff ff76 	bl	c001214 <_clean>
		_read_serial_loop();
 c001328:	f000 f8e0 	bl	c0014ec <_read_serial_loop>
		_attest_memory();
 c00132c:	e7f6      	b.n	c00131c <CFA_ENGINE_start+0x4>
	...

0c001330 <CFA_ENGINE_register_callback>:
	}
}

void CFA_ENGINE_register_callback(){
 c001330:	b480      	push	{r7}
 c001332:	af00      	add	r7, sp, #0
	cfa_engine_conf.iac.app_start_address = (funcptr_NS)  pAttestationFunctionCallback;
 c001334:	4b04      	ldr	r3, [pc, #16]	; (c001348 <CFA_ENGINE_register_callback+0x18>)
 c001336:	681b      	ldr	r3, [r3, #0]
 c001338:	461a      	mov	r2, r3
 c00133a:	4b04      	ldr	r3, [pc, #16]	; (c00134c <CFA_ENGINE_register_callback+0x1c>)
 c00133c:	601a      	str	r2, [r3, #0]
	return;
 c00133e:	bf00      	nop
}
 c001340:	46bd      	mov	sp, r7
 c001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001346:	4770      	bx	lr
 c001348:	30000408 	.word	0x30000408
 c00134c:	300000f0 	.word	0x300000f0

0c001350 <STATE_initialize_attestation>:

/* --------------- - STATE HANDLING --------------------- */


uint8_t myFlag  = 0;
int STATE_initialize_attestation(){
 c001350:	b580      	push	{r7, lr}
 c001352:	b082      	sub	sp, #8
 c001354:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == INACTIVE){
 c001356:	4b16      	ldr	r3, [pc, #88]	; (c0013b0 <STATE_initialize_attestation+0x60>)
 c001358:	791b      	ldrb	r3, [r3, #4]
 c00135a:	2b00      	cmp	r3, #0
 c00135c:	d11c      	bne.n	c001398 <STATE_initialize_attestation+0x48>

		// send response to vrf
		uint8_t ready_char[COMMAND_SIZE+1] = INIT_ATTESTATION;
 c00135e:	4a15      	ldr	r2, [pc, #84]	; (c0013b4 <STATE_initialize_attestation+0x64>)
 c001360:	463b      	mov	r3, r7
 c001362:	e892 0003 	ldmia.w	r2, {r0, r1}
 c001366:	6018      	str	r0, [r3, #0]
 c001368:	3304      	adds	r3, #4
 c00136a:	7019      	strb	r1, [r3, #0]
		SecureUartTx(ready_char, COMMAND_SIZE);
 c00136c:	463b      	mov	r3, r7
 c00136e:	2104      	movs	r1, #4
 c001370:	4618      	mov	r0, r3
 c001372:	f003 fd7d 	bl	c004e70 <SecureUartTx>

		// receive challange
		if(_receive_challenge()) return 1;
 c001376:	f000 f91f 	bl	c0015b8 <_receive_challenge>
 c00137a:	4603      	mov	r3, r0
 c00137c:	2b00      	cmp	r3, #0
 c00137e:	d001      	beq.n	c001384 <STATE_initialize_attestation+0x34>
 c001380:	2301      	movs	r3, #1
 c001382:	e011      	b.n	c0013a8 <STATE_initialize_attestation+0x58>

		// start application
		cfa_engine_conf.attestation_status = ACTIVE;
 c001384:	4b0a      	ldr	r3, [pc, #40]	; (c0013b0 <STATE_initialize_attestation+0x60>)
 c001386:	2201      	movs	r2, #1
 c001388:	711a      	strb	r2, [r3, #4]
		CFA_ENGINE_run_attestation();
 c00138a:	f000 fb4b 	bl	c001a24 <CFA_ENGINE_run_attestation>
		cfa_engine_conf.attestation_status = COMPLETE;
 c00138e:	4b08      	ldr	r3, [pc, #32]	; (c0013b0 <STATE_initialize_attestation+0x60>)
 c001390:	2202      	movs	r2, #2
 c001392:	711a      	strb	r2, [r3, #4]

		// Send final report
		_send_report();
 c001394:	f000 f9d0 	bl	c001738 <_send_report>
	}

	myFlag ^= 1;
 c001398:	4b07      	ldr	r3, [pc, #28]	; (c0013b8 <STATE_initialize_attestation+0x68>)
 c00139a:	781b      	ldrb	r3, [r3, #0]
 c00139c:	f083 0301 	eor.w	r3, r3, #1
 c0013a0:	b2da      	uxtb	r2, r3
 c0013a2:	4b05      	ldr	r3, [pc, #20]	; (c0013b8 <STATE_initialize_attestation+0x68>)
 c0013a4:	701a      	strb	r2, [r3, #0]
	return CONTINUE_LOOP;
 c0013a6:	2301      	movs	r3, #1
}
 c0013a8:	4618      	mov	r0, r3
 c0013aa:	3708      	adds	r7, #8
 c0013ac:	46bd      	mov	sp, r7
 c0013ae:	bd80      	pop	{r7, pc}
 c0013b0:	300000f0 	.word	0x300000f0
 c0013b4:	0c009584 	.word	0x0c009584
 c0013b8:	300003c1 	.word	0x300003c1

0c0013bc <STATE_accept_report>:

int STATE_accept_report(){
 c0013bc:	b580      	push	{r7, lr}
 c0013be:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == COMPLETE){
 c0013c0:	4b06      	ldr	r3, [pc, #24]	; (c0013dc <STATE_accept_report+0x20>)
 c0013c2:	791b      	ldrb	r3, [r3, #4]
 c0013c4:	2b02      	cmp	r3, #2
 c0013c6:	d106      	bne.n	c0013d6 <STATE_accept_report+0x1a>
		cfa_engine_conf.attestation_status = INACTIVE; //temp
 c0013c8:	4b04      	ldr	r3, [pc, #16]	; (c0013dc <STATE_accept_report+0x20>)
 c0013ca:	2200      	movs	r2, #0
 c0013cc:	711a      	strb	r2, [r3, #4]
		_clean();
 c0013ce:	f7ff ff21 	bl	c001214 <_clean>
		return EXIT_LOOP;
 c0013d2:	2300      	movs	r3, #0
 c0013d4:	e000      	b.n	c0013d8 <STATE_accept_report+0x1c>
	}
	return CONTINUE_LOOP;
 c0013d6:	2301      	movs	r3, #1
}
 c0013d8:	4618      	mov	r0, r3
 c0013da:	bd80      	pop	{r7, pc}
 c0013dc:	300000f0 	.word	0x300000f0

0c0013e0 <STATE_heal>:

int STATE_heal(){
 c0013e0:	b580      	push	{r7, lr}
 c0013e2:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == COMPLETE || cfa_engine_conf.attestation_status == WAITING_PARTIAL){
 c0013e4:	4b07      	ldr	r3, [pc, #28]	; (c001404 <STATE_heal+0x24>)
 c0013e6:	791b      	ldrb	r3, [r3, #4]
 c0013e8:	2b02      	cmp	r3, #2
 c0013ea:	d003      	beq.n	c0013f4 <STATE_heal+0x14>
 c0013ec:	4b05      	ldr	r3, [pc, #20]	; (c001404 <STATE_heal+0x24>)
 c0013ee:	791b      	ldrb	r3, [r3, #4]
 c0013f0:	2b04      	cmp	r3, #4
 c0013f2:	d103      	bne.n	c0013fc <STATE_heal+0x1c>
		_heal_function();
 c0013f4:	f000 fb62 	bl	c001abc <_heal_function>
		return EXIT_LOOP;
 c0013f8:	2300      	movs	r3, #0
 c0013fa:	e000      	b.n	c0013fe <STATE_heal+0x1e>
	}
	return CONTINUE_LOOP;
 c0013fc:	2301      	movs	r3, #1
}
 c0013fe:	4618      	mov	r0, r3
 c001400:	bd80      	pop	{r7, pc}
 c001402:	bf00      	nop
 c001404:	300000f0 	.word	0x300000f0

0c001408 <STATE_continue>:

int STATE_continue(){
 c001408:	b580      	push	{r7, lr}
 c00140a:	af00      	add	r7, sp, #0

	_receive_challenge();
 c00140c:	f000 f8d4 	bl	c0015b8 <_receive_challenge>

	cfa_engine_conf.attestation_status = ACTIVE;
 c001410:	4b02      	ldr	r3, [pc, #8]	; (c00141c <STATE_continue+0x14>)
 c001412:	2201      	movs	r2, #1
 c001414:	711a      	strb	r2, [r3, #4]

	return EXIT_LOOP;
 c001416:	2300      	movs	r3, #0
}
 c001418:	4618      	mov	r0, r3
 c00141a:	bd80      	pop	{r7, pc}
 c00141c:	300000f0 	.word	0x300000f0

0c001420 <translate_command>:

/* ---------------------------  PROTOCOL  ----------------------------------------- */


char translate_command(int8_t command_received[]){
 c001420:	b580      	push	{r7, lr}
 c001422:	b082      	sub	sp, #8
 c001424:	af00      	add	r7, sp, #0
 c001426:	6078      	str	r0, [r7, #4]
	command_received[COMMAND_SIZE] = '\0';
 c001428:	687b      	ldr	r3, [r7, #4]
 c00142a:	3304      	adds	r3, #4
 c00142c:	2200      	movs	r2, #0
 c00142e:	701a      	strb	r2, [r3, #0]
	if (!strcmp(command_received,INIT_ATTESTATION))
 c001430:	4914      	ldr	r1, [pc, #80]	; (c001484 <translate_command+0x64>)
 c001432:	6878      	ldr	r0, [r7, #4]
 c001434:	f7fe ff04 	bl	c000240 <strcmp>
 c001438:	4603      	mov	r3, r0
 c00143a:	2b00      	cmp	r3, #0
 c00143c:	d101      	bne.n	c001442 <translate_command+0x22>
		return INIT_ATTESTATION_CHAR;
 c00143e:	2369      	movs	r3, #105	; 0x69
 c001440:	e01b      	b.n	c00147a <translate_command+0x5a>
	else if (!strcmp(command_received,ACCEPTED_REPORT))
 c001442:	4911      	ldr	r1, [pc, #68]	; (c001488 <translate_command+0x68>)
 c001444:	6878      	ldr	r0, [r7, #4]
 c001446:	f7fe fefb 	bl	c000240 <strcmp>
 c00144a:	4603      	mov	r3, r0
 c00144c:	2b00      	cmp	r3, #0
 c00144e:	d101      	bne.n	c001454 <translate_command+0x34>
		return ACCEPT_REPORT_CHAR;
 c001450:	2376      	movs	r3, #118	; 0x76
 c001452:	e012      	b.n	c00147a <translate_command+0x5a>
	else if (!strcmp(command_received,CONTINUE_REQUEST))
 c001454:	490d      	ldr	r1, [pc, #52]	; (c00148c <translate_command+0x6c>)
 c001456:	6878      	ldr	r0, [r7, #4]
 c001458:	f7fe fef2 	bl	c000240 <strcmp>
 c00145c:	4603      	mov	r3, r0
 c00145e:	2b00      	cmp	r3, #0
 c001460:	d101      	bne.n	c001466 <translate_command+0x46>
		return CONTINUE_CHAR;
 c001462:	2363      	movs	r3, #99	; 0x63
 c001464:	e009      	b.n	c00147a <translate_command+0x5a>
	else if (!strcmp(command_received,HEAL_REQUEST))
 c001466:	490a      	ldr	r1, [pc, #40]	; (c001490 <translate_command+0x70>)
 c001468:	6878      	ldr	r0, [r7, #4]
 c00146a:	f7fe fee9 	bl	c000240 <strcmp>
 c00146e:	4603      	mov	r3, r0
 c001470:	2b00      	cmp	r3, #0
 c001472:	d101      	bne.n	c001478 <translate_command+0x58>
		return HEAL_CHAR;
 c001474:	2368      	movs	r3, #104	; 0x68
 c001476:	e000      	b.n	c00147a <translate_command+0x5a>
	return 'X';
 c001478:	2358      	movs	r3, #88	; 0x58

}
 c00147a:	4618      	mov	r0, r3
 c00147c:	3708      	adds	r7, #8
 c00147e:	46bd      	mov	sp, r7
 c001480:	bd80      	pop	{r7, pc}
 c001482:	bf00      	nop
 c001484:	0c009584 	.word	0x0c009584
 c001488:	0c00958c 	.word	0x0c00958c
 c00148c:	0c009594 	.word	0x0c009594
 c001490:	0c00959c 	.word	0x0c00959c

0c001494 <wait_for_command>:

void wait_for_command(char pattern[],int size){
 c001494:	b580      	push	{r7, lr}
 c001496:	b086      	sub	sp, #24
 c001498:	af00      	add	r7, sp, #0
 c00149a:	6078      	str	r0, [r7, #4]
 c00149c:	6039      	str	r1, [r7, #0]
	int found_size = 0;
 c00149e:	2300      	movs	r3, #0
 c0014a0:	617b      	str	r3, [r7, #20]
	int i = 0;
 c0014a2:	2300      	movs	r3, #0
 c0014a4:	613b      	str	r3, [r7, #16]
	char read_char;
	while(found_size != size){
 c0014a6:	e017      	b.n	c0014d8 <wait_for_command+0x44>
		SecureUartRx((uint8_t*)&read_char, 1);
 c0014a8:	f107 030f 	add.w	r3, r7, #15
 c0014ac:	2101      	movs	r1, #1
 c0014ae:	4618      	mov	r0, r3
 c0014b0:	f003 fcf2 	bl	c004e98 <SecureUartRx>
		if (read_char == pattern[i]){
 c0014b4:	693b      	ldr	r3, [r7, #16]
 c0014b6:	687a      	ldr	r2, [r7, #4]
 c0014b8:	4413      	add	r3, r2
 c0014ba:	781a      	ldrb	r2, [r3, #0]
 c0014bc:	7bfb      	ldrb	r3, [r7, #15]
 c0014be:	429a      	cmp	r2, r3
 c0014c0:	d106      	bne.n	c0014d0 <wait_for_command+0x3c>
			i++;
 c0014c2:	693b      	ldr	r3, [r7, #16]
 c0014c4:	3301      	adds	r3, #1
 c0014c6:	613b      	str	r3, [r7, #16]
			found_size++;
 c0014c8:	697b      	ldr	r3, [r7, #20]
 c0014ca:	3301      	adds	r3, #1
 c0014cc:	617b      	str	r3, [r7, #20]
 c0014ce:	e003      	b.n	c0014d8 <wait_for_command+0x44>
		}
		else{
			i = 0;
 c0014d0:	2300      	movs	r3, #0
 c0014d2:	613b      	str	r3, [r7, #16]
			found_size = 0;
 c0014d4:	2300      	movs	r3, #0
 c0014d6:	617b      	str	r3, [r7, #20]
	while(found_size != size){
 c0014d8:	697a      	ldr	r2, [r7, #20]
 c0014da:	683b      	ldr	r3, [r7, #0]
 c0014dc:	429a      	cmp	r2, r3
 c0014de:	d1e3      	bne.n	c0014a8 <wait_for_command+0x14>
		}
	}
}
 c0014e0:	bf00      	nop
 c0014e2:	bf00      	nop
 c0014e4:	3718      	adds	r7, #24
 c0014e6:	46bd      	mov	sp, r7
 c0014e8:	bd80      	pop	{r7, pc}
	...

0c0014ec <_read_serial_loop>:

void _read_serial_loop(){
 c0014ec:	b580      	push	{r7, lr}
 c0014ee:	b082      	sub	sp, #8
 c0014f0:	af00      	add	r7, sp, #0
	uint8_t command_received[COMMAND_SIZE+1];
	uint8_t state = CONTINUE_LOOP;
 c0014f2:	2301      	movs	r3, #1
 c0014f4:	71fb      	strb	r3, [r7, #7]
	char aaa;
	while(state == CONTINUE_LOOP){
 c0014f6:	e054      	b.n	c0015a2 <_read_serial_loop+0xb6>
		wait_for_command(BEGGINING_OF_COMMAND,COMMAND_SIZE);
 c0014f8:	2104      	movs	r1, #4
 c0014fa:	482e      	ldr	r0, [pc, #184]	; (c0015b4 <_read_serial_loop+0xc8>)
 c0014fc:	f7ff ffca 	bl	c001494 <wait_for_command>
		_receive_request(COMMAND_SIZE, command_received);
 c001500:	463b      	mov	r3, r7
 c001502:	4619      	mov	r1, r3
 c001504:	2004      	movs	r0, #4
 c001506:	f000 f8b3 	bl	c001670 <_receive_request>
		aaa = translate_command(command_received);
 c00150a:	463b      	mov	r3, r7
 c00150c:	4618      	mov	r0, r3
 c00150e:	f7ff ff87 	bl	c001420 <translate_command>
 c001512:	4603      	mov	r3, r0
 c001514:	71bb      	strb	r3, [r7, #6]
		switch(aaa){
 c001516:	79bb      	ldrb	r3, [r7, #6]
 c001518:	3b63      	subs	r3, #99	; 0x63
 c00151a:	2b13      	cmp	r3, #19
 c00151c:	d83e      	bhi.n	c00159c <_read_serial_loop+0xb0>
 c00151e:	a201      	add	r2, pc, #4	; (adr r2, c001524 <_read_serial_loop+0x38>)
 c001520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c001524:	0c001593 	.word	0x0c001593
 c001528:	0c00159d 	.word	0x0c00159d
 c00152c:	0c00159d 	.word	0x0c00159d
 c001530:	0c00159d 	.word	0x0c00159d
 c001534:	0c00159d 	.word	0x0c00159d
 c001538:	0c001589 	.word	0x0c001589
 c00153c:	0c001575 	.word	0x0c001575
 c001540:	0c00159d 	.word	0x0c00159d
 c001544:	0c00159d 	.word	0x0c00159d
 c001548:	0c00159d 	.word	0x0c00159d
 c00154c:	0c00159d 	.word	0x0c00159d
 c001550:	0c00159d 	.word	0x0c00159d
 c001554:	0c00159d 	.word	0x0c00159d
 c001558:	0c00159d 	.word	0x0c00159d
 c00155c:	0c00159d 	.word	0x0c00159d
 c001560:	0c00159d 	.word	0x0c00159d
 c001564:	0c00159d 	.word	0x0c00159d
 c001568:	0c00159d 	.word	0x0c00159d
 c00156c:	0c00159d 	.word	0x0c00159d
 c001570:	0c00157f 	.word	0x0c00157f

			case INIT_ATTESTATION_CHAR:
				state = STATE_initialize_attestation();
 c001574:	f7ff feec 	bl	c001350 <STATE_initialize_attestation>
 c001578:	4603      	mov	r3, r0
 c00157a:	71fb      	strb	r3, [r7, #7]
				break;
 c00157c:	e011      	b.n	c0015a2 <_read_serial_loop+0xb6>

			case ACCEPT_REPORT_CHAR:
				state = STATE_accept_report();
 c00157e:	f7ff ff1d 	bl	c0013bc <STATE_accept_report>
 c001582:	4603      	mov	r3, r0
 c001584:	71fb      	strb	r3, [r7, #7]
				break;
 c001586:	e00c      	b.n	c0015a2 <_read_serial_loop+0xb6>

			case HEAL_CHAR:
				state = STATE_heal();
 c001588:	f7ff ff2a 	bl	c0013e0 <STATE_heal>
 c00158c:	4603      	mov	r3, r0
 c00158e:	71fb      	strb	r3, [r7, #7]
				break;
 c001590:	e007      	b.n	c0015a2 <_read_serial_loop+0xb6>

			case CONTINUE_CHAR:
				state = STATE_continue();
 c001592:	f7ff ff39 	bl	c001408 <STATE_continue>
 c001596:	4603      	mov	r3, r0
 c001598:	71fb      	strb	r3, [r7, #7]
				break;
 c00159a:	e002      	b.n	c0015a2 <_read_serial_loop+0xb6>

			default:
				state = CONTINUE_LOOP;
 c00159c:	2301      	movs	r3, #1
 c00159e:	71fb      	strb	r3, [r7, #7]
				break;
 c0015a0:	bf00      	nop
	while(state == CONTINUE_LOOP){
 c0015a2:	79fb      	ldrb	r3, [r7, #7]
 c0015a4:	2b01      	cmp	r3, #1
 c0015a6:	d0a7      	beq.n	c0014f8 <_read_serial_loop+0xc>
		}
	}
}
 c0015a8:	bf00      	nop
 c0015aa:	bf00      	nop
 c0015ac:	3708      	adds	r7, #8
 c0015ae:	46bd      	mov	sp, r7
 c0015b0:	bd80      	pop	{r7, pc}
 c0015b2:	bf00      	nop
 c0015b4:	0c0095a4 	.word	0x0c0095a4

0c0015b8 <_receive_challenge>:

/* -----------------------------  SENDING REPORT ------------------------------------ */
uint32_t receive_resp_time;
uint32_t verify_resp_time;
uint8_t  _receive_challenge(){
 c0015b8:	b580      	push	{r7, lr}
 c0015ba:	b096      	sub	sp, #88	; 0x58
 c0015bc:	af02      	add	r7, sp, #8
	uint8_t chl[64];
//	uint8_t init_chal[] = BEGGINING_OF_CHALLANGE;

	uint32_t start = HAL_GetTick();
 c0015be:	f003 fd13 	bl	c004fe8 <HAL_GetTick>
 c0015c2:	64f8      	str	r0, [r7, #76]	; 0x4c
	SecureUartRx((uint8_t*)chl, 64);
 c0015c4:	463b      	mov	r3, r7
 c0015c6:	2140      	movs	r1, #64	; 0x40
 c0015c8:	4618      	mov	r0, r3
 c0015ca:	f003 fc65 	bl	c004e98 <SecureUartRx>
//	SecureUartTx(init_chal, COMMAND_SIZE); // echo for debug
//	SecureUartTx((uint8_t*)chl, 64);
	_update_challenge(chl);
 c0015ce:	463b      	mov	r3, r7
 c0015d0:	4618      	mov	r0, r3
 c0015d2:	f7ff fdeb 	bl	c0011ac <_update_challenge>

	// read verifier signature
	SecureUartRx((uint8_t*)(&vrf_resp.signature), SIGNATURE_SIZE_BYTES);
 c0015d6:	2140      	movs	r1, #64	; 0x40
 c0015d8:	481d      	ldr	r0, [pc, #116]	; (c001650 <_receive_challenge+0x98>)
 c0015da:	f003 fc5d 	bl	c004e98 <SecureUartRx>
//	SecureUartTx((uint8_t*)(&vrf_resp.signature), SIGNATURE_SIZE_BYTES);

	vrf_resp.verify_result = 1;
 c0015de:	4b1d      	ldr	r3, [pc, #116]	; (c001654 <_receive_challenge+0x9c>)
 c0015e0:	2201      	movs	r2, #1
 c0015e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	uint32_t stop = HAL_GetTick();
 c0015e6:	f003 fcff 	bl	c004fe8 <HAL_GetTick>
 c0015ea:	64b8      	str	r0, [r7, #72]	; 0x48
	receive_resp_time = stop-start;
 c0015ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c0015ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0015f0:	1ad3      	subs	r3, r2, r3
 c0015f2:	4a19      	ldr	r2, [pc, #100]	; (c001658 <_receive_challenge+0xa0>)
 c0015f4:	6013      	str	r3, [r2, #0]

	start = HAL_GetTick();
 c0015f6:	f003 fcf7 	bl	c004fe8 <HAL_GetTick>
 c0015fa:	64f8      	str	r0, [r7, #76]	; 0x4c
	// check verifier signature by sig = ECDSA(private_key, hash(report))
	// 1) get SHA256 hash over report (excluding buffer that holds signature)
	uint32_t response_size = CHAL_SIZE + 1 + HASH_SIZE_BYTES;
 c0015fc:	2361      	movs	r3, #97	; 0x61
 c0015fe:	647b      	str	r3, [r7, #68]	; 0x44
	Hacl_SHA2_256_hash(response_hash, (uint8_t*)(&vrf_resp), response_size);
 c001600:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c001602:	4914      	ldr	r1, [pc, #80]	; (c001654 <_receive_challenge+0x9c>)
 c001604:	4815      	ldr	r0, [pc, #84]	; (c00165c <_receive_challenge+0xa4>)
 c001606:	f7ff fd9a 	bl	c00113e <Hacl_SHA2_256_hash>
	// 2) verify signature of hash
    curve = uECC_secp256r1();
 c00160a:	f002 f8cd 	bl	c0037a8 <uECC_secp256r1>
 c00160e:	4603      	mov	r3, r0
 c001610:	4a13      	ldr	r2, [pc, #76]	; (c001660 <_receive_challenge+0xa8>)
 c001612:	6013      	str	r3, [r2, #0]
    int t =  uECC_verify(public_key, response_hash, HASH_SIZE_BYTES, vrf_resp.signature, curve);
 c001614:	4b12      	ldr	r3, [pc, #72]	; (c001660 <_receive_challenge+0xa8>)
 c001616:	681b      	ldr	r3, [r3, #0]
 c001618:	9300      	str	r3, [sp, #0]
 c00161a:	4b0d      	ldr	r3, [pc, #52]	; (c001650 <_receive_challenge+0x98>)
 c00161c:	2220      	movs	r2, #32
 c00161e:	490f      	ldr	r1, [pc, #60]	; (c00165c <_receive_challenge+0xa4>)
 c001620:	4810      	ldr	r0, [pc, #64]	; (c001664 <_receive_challenge+0xac>)
 c001622:	f003 f8ad 	bl	c004780 <uECC_verify>
 c001626:	6438      	str	r0, [r7, #64]	; 0x40
    stop = HAL_GetTick();
 c001628:	f003 fcde 	bl	c004fe8 <HAL_GetTick>
 c00162c:	64b8      	str	r0, [r7, #72]	; 0x48
    verify_resp_time = stop-start;
 c00162e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c001630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c001632:	1ad3      	subs	r3, r2, r3
 c001634:	4a0c      	ldr	r2, [pc, #48]	; (c001668 <_receive_challenge+0xb0>)
 c001636:	6013      	str	r3, [r2, #0]

    recv_verify_response_time = receive_resp_time + verify_resp_time;
 c001638:	4b07      	ldr	r3, [pc, #28]	; (c001658 <_receive_challenge+0xa0>)
 c00163a:	681a      	ldr	r2, [r3, #0]
 c00163c:	4b0a      	ldr	r3, [pc, #40]	; (c001668 <_receive_challenge+0xb0>)
 c00163e:	681b      	ldr	r3, [r3, #0]
 c001640:	4413      	add	r3, r2
 c001642:	4a0a      	ldr	r2, [pc, #40]	; (c00166c <_receive_challenge+0xb4>)
 c001644:	6013      	str	r3, [r2, #0]
	return 0;
 c001646:	2300      	movs	r3, #0
}
 c001648:	4618      	mov	r0, r3
 c00164a:	3750      	adds	r7, #80	; 0x50
 c00164c:	46bd      	mov	sp, r7
 c00164e:	bd80      	pop	{r7, pc}
 c001650:	30000325 	.word	0x30000325
 c001654:	300002e4 	.word	0x300002e4
 c001658:	300003c4 	.word	0x300003c4
 c00165c:	30000388 	.word	0x30000388
 c001660:	300003a8 	.word	0x300003a8
 c001664:	30000020 	.word	0x30000020
 c001668:	300003c8 	.word	0x300003c8
 c00166c:	300003ac 	.word	0x300003ac

0c001670 <_receive_request>:

void _receive_request(int size,uint8_t* read_char){
 c001670:	b580      	push	{r7, lr}
 c001672:	b082      	sub	sp, #8
 c001674:	af00      	add	r7, sp, #0
 c001676:	6078      	str	r0, [r7, #4]
 c001678:	6039      	str	r1, [r7, #0]
	SecureUartRx(read_char, size);
 c00167a:	687b      	ldr	r3, [r7, #4]
 c00167c:	b29b      	uxth	r3, r3
 c00167e:	4619      	mov	r1, r3
 c001680:	6838      	ldr	r0, [r7, #0]
 c001682:	f003 fc09 	bl	c004e98 <SecureUartRx>
	return;
 c001686:	bf00      	nop
}
 c001688:	3708      	adds	r7, #8
 c00168a:	46bd      	mov	sp, r7
 c00168c:	bd80      	pop	{r7, pc}
	...

0c001690 <_send_report_message>:
uint32_t send_report_time = 0;
uint32_t send_report_start;
uint32_t send_report_stop;
void _send_report_message(){
 c001690:	b580      	push	{r7, lr}
 c001692:	b084      	sub	sp, #16
 c001694:	af00      	add	r7, sp, #0
	uint8_t init_report[] = BEGGINING_OF_REPORT;
 c001696:	4a22      	ldr	r2, [pc, #136]	; (c001720 <_send_report_message+0x90>)
 c001698:	463b      	mov	r3, r7
 c00169a:	e892 0003 	ldmia.w	r2, {r0, r1}
 c00169e:	6018      	str	r0, [r3, #0]
 c0016a0:	3304      	adds	r3, #4
 c0016a2:	7019      	strb	r1, [r3, #0]
	SecureUartTx(init_report, COMMAND_SIZE);
 c0016a4:	463b      	mov	r3, r7
 c0016a6:	2104      	movs	r1, #4
 c0016a8:	4618      	mov	r0, r3
 c0016aa:	f003 fbe1 	bl	c004e70 <SecureUartTx>
	// Baseline End-to-end APP
//	SecureUartTx((uint8_t *)(&output_data), 4);
//	SecureUartTx(report_secure.signature, SIGNATURE_SIZE_BYTES);

	// CFA or TRACES
	report_secure.num_CF_Log_size++; //convert from last index to size
 c0016ae:	4b1d      	ldr	r3, [pc, #116]	; (c001724 <_send_report_message+0x94>)
 c0016b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0016b4:	3301      	adds	r3, #1
 c0016b6:	b29a      	uxth	r2, r3
 c0016b8:	4b1a      	ldr	r3, [pc, #104]	; (c001724 <_send_report_message+0x94>)
 c0016ba:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	// 2 + 64 + 32 + 4*2048 + 2 bytes
	send_report_start = HAL_GetTick();
 c0016be:	f003 fc93 	bl	c004fe8 <HAL_GetTick>
 c0016c2:	4603      	mov	r3, r0
 c0016c4:	4a18      	ldr	r2, [pc, #96]	; (c001728 <_send_report_message+0x98>)
 c0016c6:	6013      	str	r3, [r2, #0]
	int data_size = 2 + SIGNATURE_SIZE_BYTES + HASH_SIZE_BYTES + 2;// + 4*report_secure.num_CF_Log_size + 2;
 c0016c8:	2364      	movs	r3, #100	; 0x64
 c0016ca:	60fb      	str	r3, [r7, #12]
	uint8_t * report_addr = (uint8_t*)(&report_secure);
 c0016cc:	4b15      	ldr	r3, [pc, #84]	; (c001724 <_send_report_message+0x94>)
 c0016ce:	60bb      	str	r3, [r7, #8]
	SecureUartTx(report_addr, data_size);
 c0016d0:	68fb      	ldr	r3, [r7, #12]
 c0016d2:	b29b      	uxth	r3, r3
 c0016d4:	4619      	mov	r1, r3
 c0016d6:	68b8      	ldr	r0, [r7, #8]
 c0016d8:	f003 fbca 	bl	c004e70 <SecureUartTx>
	data_size = 4*report_secure.num_CF_Log_size;
 c0016dc:	4b11      	ldr	r3, [pc, #68]	; (c001724 <_send_report_message+0x94>)
 c0016de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0016e2:	009b      	lsls	r3, r3, #2
 c0016e4:	60fb      	str	r3, [r7, #12]
	SecureUartTx((uint8_t *)(&report_secure.CFLog), data_size);
 c0016e6:	68fb      	ldr	r3, [r7, #12]
 c0016e8:	b29b      	uxth	r3, r3
 c0016ea:	4619      	mov	r1, r3
 c0016ec:	480f      	ldr	r0, [pc, #60]	; (c00172c <_send_report_message+0x9c>)
 c0016ee:	f003 fbbf 	bl	c004e70 <SecureUartTx>
	send_report_stop = HAL_GetTick();
 c0016f2:	f003 fc79 	bl	c004fe8 <HAL_GetTick>
 c0016f6:	4603      	mov	r3, r0
 c0016f8:	4a0d      	ldr	r2, [pc, #52]	; (c001730 <_send_report_message+0xa0>)
 c0016fa:	6013      	str	r3, [r2, #0]
	send_report_time += send_report_stop - send_report_start;
 c0016fc:	4b0c      	ldr	r3, [pc, #48]	; (c001730 <_send_report_message+0xa0>)
 c0016fe:	681a      	ldr	r2, [r3, #0]
 c001700:	4b09      	ldr	r3, [pc, #36]	; (c001728 <_send_report_message+0x98>)
 c001702:	681b      	ldr	r3, [r3, #0]
 c001704:	1ad2      	subs	r2, r2, r3
 c001706:	4b0b      	ldr	r3, [pc, #44]	; (c001734 <_send_report_message+0xa4>)
 c001708:	681b      	ldr	r3, [r3, #0]
 c00170a:	4413      	add	r3, r2
 c00170c:	4a09      	ldr	r2, [pc, #36]	; (c001734 <_send_report_message+0xa4>)
 c00170e:	6013      	str	r3, [r2, #0]

	// timing for debug
	SecureUartTx((uint8_t *)(&send_report_time), 4);
 c001710:	2104      	movs	r1, #4
 c001712:	4808      	ldr	r0, [pc, #32]	; (c001734 <_send_report_message+0xa4>)
 c001714:	f003 fbac 	bl	c004e70 <SecureUartTx>
}
 c001718:	bf00      	nop
 c00171a:	3710      	adds	r7, #16
 c00171c:	46bd      	mov	sp, r7
 c00171e:	bd80      	pop	{r7, pc}
 c001720:	0c0095ac 	.word	0x0c0095ac
 c001724:	3000017c 	.word	0x3000017c
 c001728:	300003d0 	.word	0x300003d0
 c00172c:	300001e0 	.word	0x300001e0
 c001730:	300003d4 	.word	0x300003d4
 c001734:	300003cc 	.word	0x300003cc

0c001738 <_send_report>:
uint32_t compute_send_report_time;
uint32_t compute_send_report_start;
uint32_t compute_send_report_stop;
void _send_report(){
 c001738:	b580      	push	{r7, lr}
 c00173a:	af00      	add	r7, sp, #0
	report_secure.number_of_logs_sent ++;
 c00173c:	4b20      	ldr	r3, [pc, #128]	; (c0017c0 <_send_report+0x88>)
 c00173e:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 c001742:	3301      	adds	r3, #1
 c001744:	b29a      	uxth	r2, r3
 c001746:	4b1e      	ldr	r3, [pc, #120]	; (c0017c0 <_send_report+0x88>)
 c001748:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	if (cfa_engine_conf.attestation_status == COMPLETE){
 c00174c:	4b1d      	ldr	r3, [pc, #116]	; (c0017c4 <_send_report+0x8c>)
 c00174e:	791b      	ldrb	r3, [r3, #4]
 c001750:	2b02      	cmp	r3, #2
 c001752:	d112      	bne.n	c00177a <_send_report+0x42>
		report_secure.isFinal = FINAL_REPORT;
 c001754:	4b1a      	ldr	r3, [pc, #104]	; (c0017c0 <_send_report+0x88>)
 c001756:	2246      	movs	r2, #70	; 0x46
 c001758:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		compute_send_report_start = HAL_GetTick();
 c00175c:	f003 fc44 	bl	c004fe8 <HAL_GetTick>
 c001760:	4603      	mov	r3, r0
 c001762:	4a19      	ldr	r2, [pc, #100]	; (c0017c8 <_send_report+0x90>)
 c001764:	6013      	str	r3, [r2, #0]
		_sign_report(); // must come after isFinal is set since signs all report data
 c001766:	f000 f85b 	bl	c001820 <_sign_report>
		_send_report_message();
 c00176a:	f7ff ff91 	bl	c001690 <_send_report_message>
		compute_send_report_stop = HAL_GetTick();
 c00176e:	f003 fc3b 	bl	c004fe8 <HAL_GetTick>
 c001772:	4603      	mov	r3, r0
 c001774:	4a15      	ldr	r2, [pc, #84]	; (c0017cc <_send_report+0x94>)
 c001776:	6013      	str	r3, [r2, #0]
 c001778:	e019      	b.n	c0017ae <_send_report+0x76>
	}
	else if(cfa_engine_conf.attestation_status == WAITING_PARTIAL){
 c00177a:	4b12      	ldr	r3, [pc, #72]	; (c0017c4 <_send_report+0x8c>)
 c00177c:	791b      	ldrb	r3, [r3, #4]
 c00177e:	2b04      	cmp	r3, #4
 c001780:	d115      	bne.n	c0017ae <_send_report+0x76>
		report_secure.isFinal = PARTIAL_REPORT;
 c001782:	4b0f      	ldr	r3, [pc, #60]	; (c0017c0 <_send_report+0x88>)
 c001784:	2250      	movs	r2, #80	; 0x50
 c001786:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		compute_send_report_start = HAL_GetTick();
 c00178a:	f003 fc2d 	bl	c004fe8 <HAL_GetTick>
 c00178e:	4603      	mov	r3, r0
 c001790:	4a0d      	ldr	r2, [pc, #52]	; (c0017c8 <_send_report+0x90>)
 c001792:	6013      	str	r3, [r2, #0]
		_sign_report();
 c001794:	f000 f844 	bl	c001820 <_sign_report>
		_send_report_message();
 c001798:	f7ff ff7a 	bl	c001690 <_send_report_message>
		report_secure.num_CF_Log_size = 0;
 c00179c:	4b08      	ldr	r3, [pc, #32]	; (c0017c0 <_send_report+0x88>)
 c00179e:	2200      	movs	r2, #0
 c0017a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
		compute_send_report_stop = HAL_GetTick();
 c0017a4:	f003 fc20 	bl	c004fe8 <HAL_GetTick>
 c0017a8:	4603      	mov	r3, r0
 c0017aa:	4a08      	ldr	r2, [pc, #32]	; (c0017cc <_send_report+0x94>)
 c0017ac:	6013      	str	r3, [r2, #0]
	}

	compute_send_report_time = compute_send_report_stop - compute_send_report_start;
 c0017ae:	4b07      	ldr	r3, [pc, #28]	; (c0017cc <_send_report+0x94>)
 c0017b0:	681a      	ldr	r2, [r3, #0]
 c0017b2:	4b05      	ldr	r3, [pc, #20]	; (c0017c8 <_send_report+0x90>)
 c0017b4:	681b      	ldr	r3, [r3, #0]
 c0017b6:	1ad3      	subs	r3, r2, r3
 c0017b8:	4a05      	ldr	r2, [pc, #20]	; (c0017d0 <_send_report+0x98>)
 c0017ba:	6013      	str	r3, [r2, #0]
	return;
 c0017bc:	bf00      	nop
}
 c0017be:	bd80      	pop	{r7, pc}
 c0017c0:	3000017c 	.word	0x3000017c
 c0017c4:	300000f0 	.word	0x300000f0
 c0017c8:	300003dc 	.word	0x300003dc
 c0017cc:	300003e0 	.word	0x300003e0
 c0017d0:	300003d8 	.word	0x300003d8

0c0017d4 <_attest_memory>:

/* ----------------------------- CRYPTO-OPERATIONS --------------------------------- */
uint32_t time_hash_memory;
uint32_t time_hash_memory_start;
uint32_t time_hash_memory_end;
void _attest_memory(){
 c0017d4:	b580      	push	{r7, lr}
 c0017d6:	af00      	add	r7, sp, #0
	time_hash_memory_start = HAL_GetTick();
 c0017d8:	f003 fc06 	bl	c004fe8 <HAL_GetTick>
 c0017dc:	4603      	mov	r3, r0
 c0017de:	4a0b      	ldr	r2, [pc, #44]	; (c00180c <_attest_memory+0x38>)
 c0017e0:	6013      	str	r3, [r2, #0]
	// Compute sigle hash of non-secure memory
	Hacl_SHA2_256_hash(report_secure.mem_hash, (uint8_t*)(NONSECURE_FLASH_START), NONSECURE_FLASH_SIZE);
 c0017e2:	f44f 6236 	mov.w	r2, #2912	; 0xb60
 c0017e6:	490a      	ldr	r1, [pc, #40]	; (c001810 <_attest_memory+0x3c>)
 c0017e8:	480a      	ldr	r0, [pc, #40]	; (c001814 <_attest_memory+0x40>)
 c0017ea:	f7ff fca8 	bl	c00113e <Hacl_SHA2_256_hash>
	time_hash_memory_end = HAL_GetTick();
 c0017ee:	f003 fbfb 	bl	c004fe8 <HAL_GetTick>
 c0017f2:	4603      	mov	r3, r0
 c0017f4:	4a08      	ldr	r2, [pc, #32]	; (c001818 <_attest_memory+0x44>)
 c0017f6:	6013      	str	r3, [r2, #0]
	time_hash_memory = time_hash_memory_end-time_hash_memory_start;
 c0017f8:	4b07      	ldr	r3, [pc, #28]	; (c001818 <_attest_memory+0x44>)
 c0017fa:	681a      	ldr	r2, [r3, #0]
 c0017fc:	4b03      	ldr	r3, [pc, #12]	; (c00180c <_attest_memory+0x38>)
 c0017fe:	681b      	ldr	r3, [r3, #0]
 c001800:	1ad3      	subs	r3, r2, r3
 c001802:	4a06      	ldr	r2, [pc, #24]	; (c00181c <_attest_memory+0x48>)
 c001804:	6013      	str	r3, [r2, #0]
}
 c001806:	bf00      	nop
 c001808:	bd80      	pop	{r7, pc}
 c00180a:	bf00      	nop
 c00180c:	300003e8 	.word	0x300003e8
 c001810:	080401f8 	.word	0x080401f8
 c001814:	300001be 	.word	0x300001be
 c001818:	300003ec 	.word	0x300003ec
 c00181c:	300003e4 	.word	0x300003e4

0c001820 <_sign_report>:

uint32_t time_sign_report = 0;
uint32_t time_sign_report_start;
uint32_t time_sign_report_end;
uint8_t sign_report_iters = 0;
void _sign_report(){
 c001820:	b580      	push	{r7, lr}
 c001822:	b084      	sub	sp, #16
 c001824:	af02      	add	r7, sp, #8
	time_sign_report_start = HAL_GetTick();
 c001826:	f003 fbdf 	bl	c004fe8 <HAL_GetTick>
 c00182a:	4603      	mov	r3, r0
 c00182c:	4a1a      	ldr	r2, [pc, #104]	; (c001898 <_sign_report+0x78>)
 c00182e:	6013      	str	r3, [r2, #0]
	// Baseline End-to-end APP
//	uint32_t report_size = 4; // in bytes
//	Hacl_SHA2_256_hash(report_hash, (uint8_t*)(&output_data), report_size);

	// CFA or TRACES
	uint32_t report_size = 2 + HASH_SIZE_BYTES + 2 + 4*report_secure.num_CF_Log_size;
 c001830:	4b1a      	ldr	r3, [pc, #104]	; (c00189c <_sign_report+0x7c>)
 c001832:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001836:	3309      	adds	r3, #9
 c001838:	009b      	lsls	r3, r3, #2
 c00183a:	607b      	str	r3, [r7, #4]
	Hacl_SHA2_256_hash(report_hash, (uint8_t*)(&report_secure.isFinal), report_size);
 c00183c:	687a      	ldr	r2, [r7, #4]
 c00183e:	4918      	ldr	r1, [pc, #96]	; (c0018a0 <_sign_report+0x80>)
 c001840:	4818      	ldr	r0, [pc, #96]	; (c0018a4 <_sign_report+0x84>)
 c001842:	f7ff fc7c 	bl	c00113e <Hacl_SHA2_256_hash>

	// sign hash
    curve = uECC_secp256r1();
 c001846:	f001 ffaf 	bl	c0037a8 <uECC_secp256r1>
 c00184a:	4603      	mov	r3, r0
 c00184c:	4a16      	ldr	r2, [pc, #88]	; (c0018a8 <_sign_report+0x88>)
 c00184e:	6013      	str	r3, [r2, #0]
    int t =  uECC_sign(private_key, report_hash, HASH_SIZE_BYTES, report_secure.signature, curve);
 c001850:	4b15      	ldr	r3, [pc, #84]	; (c0018a8 <_sign_report+0x88>)
 c001852:	681b      	ldr	r3, [r3, #0]
 c001854:	9300      	str	r3, [sp, #0]
 c001856:	4b11      	ldr	r3, [pc, #68]	; (c00189c <_sign_report+0x7c>)
 c001858:	2220      	movs	r2, #32
 c00185a:	4912      	ldr	r1, [pc, #72]	; (c0018a4 <_sign_report+0x84>)
 c00185c:	4813      	ldr	r0, [pc, #76]	; (c0018ac <_sign_report+0x8c>)
 c00185e:	f002 ff3d 	bl	c0046dc <uECC_sign>
 c001862:	6038      	str	r0, [r7, #0]

    time_sign_report_end = HAL_GetTick();
 c001864:	f003 fbc0 	bl	c004fe8 <HAL_GetTick>
 c001868:	4603      	mov	r3, r0
 c00186a:	4a11      	ldr	r2, [pc, #68]	; (c0018b0 <_sign_report+0x90>)
 c00186c:	6013      	str	r3, [r2, #0]
	time_sign_report += time_sign_report_end-time_sign_report_start;
 c00186e:	4b10      	ldr	r3, [pc, #64]	; (c0018b0 <_sign_report+0x90>)
 c001870:	681a      	ldr	r2, [r3, #0]
 c001872:	4b09      	ldr	r3, [pc, #36]	; (c001898 <_sign_report+0x78>)
 c001874:	681b      	ldr	r3, [r3, #0]
 c001876:	1ad2      	subs	r2, r2, r3
 c001878:	4b0e      	ldr	r3, [pc, #56]	; (c0018b4 <_sign_report+0x94>)
 c00187a:	681b      	ldr	r3, [r3, #0]
 c00187c:	4413      	add	r3, r2
 c00187e:	4a0d      	ldr	r2, [pc, #52]	; (c0018b4 <_sign_report+0x94>)
 c001880:	6013      	str	r3, [r2, #0]
	sign_report_iters++;
 c001882:	4b0d      	ldr	r3, [pc, #52]	; (c0018b8 <_sign_report+0x98>)
 c001884:	781b      	ldrb	r3, [r3, #0]
 c001886:	3301      	adds	r3, #1
 c001888:	b2da      	uxtb	r2, r3
 c00188a:	4b0b      	ldr	r3, [pc, #44]	; (c0018b8 <_sign_report+0x98>)
 c00188c:	701a      	strb	r2, [r3, #0]
}
 c00188e:	bf00      	nop
 c001890:	3708      	adds	r7, #8
 c001892:	46bd      	mov	sp, r7
 c001894:	bd80      	pop	{r7, pc}
 c001896:	bf00      	nop
 c001898:	300003f4 	.word	0x300003f4
 c00189c:	3000017c 	.word	0x3000017c
 c0018a0:	300001bc 	.word	0x300001bc
 c0018a4:	30000368 	.word	0x30000368
 c0018a8:	300003a8 	.word	0x300003a8
 c0018ac:	30000000 	.word	0x30000000
 c0018b0:	300003f8 	.word	0x300003f8
 c0018b4:	300003f0 	.word	0x300003f0
 c0018b8:	300003fc 	.word	0x300003fc

0c0018bc <CFA_ENGINE_new_log_entry>:
//uint32_t logging_start = 0;
//uint32_t logging_end = 0;
uint8_t loop_detect = 0;
uint16_t loop_counter = 0;
uint64_t prev_entry;
void CFA_ENGINE_new_log_entry(uint32_t value){
 c0018bc:	b580      	push	{r7, lr}
 c0018be:	b082      	sub	sp, #8
 c0018c0:	af00      	add	r7, sp, #0
 c0018c2:	6078      	str	r0, [r7, #4]
	if(report_secure.num_CF_Log_size == MAX_CF_LOG_SIZE-1){
 c0018c4:	4b50      	ldr	r3, [pc, #320]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0018c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0018ca:	2b3f      	cmp	r3, #63	; 0x3f
 c0018cc:	d132      	bne.n	c001934 <CFA_ENGINE_new_log_entry+0x78>
	//		app_exec_time = htim3.Instance->CNT;
			cfa_engine_conf.attestation_status = WAITING_PARTIAL;
 c0018ce:	4b4f      	ldr	r3, [pc, #316]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c0018d0:	2204      	movs	r2, #4
 c0018d2:	711a      	strb	r2, [r3, #4]
			end = HAL_GetTick();
 c0018d4:	f003 fb88 	bl	c004fe8 <HAL_GetTick>
 c0018d8:	4603      	mov	r3, r0
 c0018da:	4a4d      	ldr	r2, [pc, #308]	; (c001a10 <CFA_ENGINE_new_log_entry+0x154>)
 c0018dc:	6013      	str	r3, [r2, #0]
			app_exec_time += end - start;
 c0018de:	4b4c      	ldr	r3, [pc, #304]	; (c001a10 <CFA_ENGINE_new_log_entry+0x154>)
 c0018e0:	681a      	ldr	r2, [r3, #0]
 c0018e2:	4b4c      	ldr	r3, [pc, #304]	; (c001a14 <CFA_ENGINE_new_log_entry+0x158>)
 c0018e4:	681b      	ldr	r3, [r3, #0]
 c0018e6:	1ad2      	subs	r2, r2, r3
 c0018e8:	4b4b      	ldr	r3, [pc, #300]	; (c001a18 <CFA_ENGINE_new_log_entry+0x15c>)
 c0018ea:	681b      	ldr	r3, [r3, #0]
 c0018ec:	4413      	add	r3, r2
 c0018ee:	4a4a      	ldr	r2, [pc, #296]	; (c001a18 <CFA_ENGINE_new_log_entry+0x15c>)
 c0018f0:	6013      	str	r3, [r2, #0]
			_send_report();
 c0018f2:	f7ff ff21 	bl	c001738 <_send_report>
			#if CFLOG_TYPE == CFLOG_RAM
			report_secure.CFLog[report_secure.num_CF_Log_size] = value;
 c0018f6:	4b44      	ldr	r3, [pc, #272]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0018f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0018fc:	4a42      	ldr	r2, [pc, #264]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0018fe:	3318      	adds	r3, #24
 c001900:	009b      	lsls	r3, r3, #2
 c001902:	4413      	add	r3, r2
 c001904:	687a      	ldr	r2, [r7, #4]
 c001906:	605a      	str	r2, [r3, #4]
			uint32_t addr = (uint32_t)(&FLASH_CFLog[report_secure.num_CF_Log_size]);
			uint64_t data = (prev_entry << 32) | value;
			update_flash(addr, data);
			#endif

			report_secure.num_CF_Log_size++;
 c001908:	4b3f      	ldr	r3, [pc, #252]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c00190a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c00190e:	3301      	adds	r3, #1
 c001910:	b29a      	uxth	r2, r3
 c001912:	4b3d      	ldr	r3, [pc, #244]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c001914:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
			cfa_engine_conf.log_counter++;
 c001918:	4b3c      	ldr	r3, [pc, #240]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c00191a:	88db      	ldrh	r3, [r3, #6]
 c00191c:	3301      	adds	r3, #1
 c00191e:	b29a      	uxth	r2, r3
 c001920:	4b3a      	ldr	r3, [pc, #232]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c001922:	80da      	strh	r2, [r3, #6]
			_read_serial_loop();
 c001924:	f7ff fde2 	bl	c0014ec <_read_serial_loop>
			start = HAL_GetTick();
 c001928:	f003 fb5e 	bl	c004fe8 <HAL_GetTick>
 c00192c:	4603      	mov	r3, r0
 c00192e:	4a39      	ldr	r2, [pc, #228]	; (c001a14 <CFA_ENGINE_new_log_entry+0x158>)
 c001930:	6013      	str	r3, [r2, #0]

				cfa_engine_conf.log_counter++;
				report_secure.num_CF_Log_size++;
			}
		}
	return;
 c001932:	e066      	b.n	c001a02 <CFA_ENGINE_new_log_entry+0x146>
			if(report_secure.num_CF_Log_size != 0 && report_secure.CFLog[report_secure.num_CF_Log_size - 1] == value){
 c001934:	4b34      	ldr	r3, [pc, #208]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c001936:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c00193a:	2b00      	cmp	r3, #0
 c00193c:	d022      	beq.n	c001984 <CFA_ENGINE_new_log_entry+0xc8>
 c00193e:	4b32      	ldr	r3, [pc, #200]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c001940:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001944:	3b01      	subs	r3, #1
 c001946:	4a30      	ldr	r2, [pc, #192]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c001948:	3318      	adds	r3, #24
 c00194a:	009b      	lsls	r3, r3, #2
 c00194c:	4413      	add	r3, r2
 c00194e:	685b      	ldr	r3, [r3, #4]
 c001950:	687a      	ldr	r2, [r7, #4]
 c001952:	429a      	cmp	r2, r3
 c001954:	d116      	bne.n	c001984 <CFA_ENGINE_new_log_entry+0xc8>
				if (loop_detect == 0){
 c001956:	4b31      	ldr	r3, [pc, #196]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c001958:	781b      	ldrb	r3, [r3, #0]
 c00195a:	2b00      	cmp	r3, #0
 c00195c:	d107      	bne.n	c00196e <CFA_ENGINE_new_log_entry+0xb2>
					loop_detect ^= 1;
 c00195e:	4b2f      	ldr	r3, [pc, #188]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c001960:	781b      	ldrb	r3, [r3, #0]
 c001962:	f083 0301 	eor.w	r3, r3, #1
 c001966:	b2da      	uxtb	r2, r3
 c001968:	4b2c      	ldr	r3, [pc, #176]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c00196a:	701a      	strb	r2, [r3, #0]
				if (loop_detect == 0){
 c00196c:	e047      	b.n	c0019fe <CFA_ENGINE_new_log_entry+0x142>
				} else if (loop_detect == 1){
 c00196e:	4b2b      	ldr	r3, [pc, #172]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c001970:	781b      	ldrb	r3, [r3, #0]
 c001972:	2b01      	cmp	r3, #1
 c001974:	d143      	bne.n	c0019fe <CFA_ENGINE_new_log_entry+0x142>
					loop_counter++;
 c001976:	4b2a      	ldr	r3, [pc, #168]	; (c001a20 <CFA_ENGINE_new_log_entry+0x164>)
 c001978:	881b      	ldrh	r3, [r3, #0]
 c00197a:	3301      	adds	r3, #1
 c00197c:	b29a      	uxth	r2, r3
 c00197e:	4b28      	ldr	r3, [pc, #160]	; (c001a20 <CFA_ENGINE_new_log_entry+0x164>)
 c001980:	801a      	strh	r2, [r3, #0]
				if (loop_detect == 0){
 c001982:	e03c      	b.n	c0019fe <CFA_ENGINE_new_log_entry+0x142>
				if(loop_detect == 1){
 c001984:	4b25      	ldr	r3, [pc, #148]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c001986:	781b      	ldrb	r3, [r3, #0]
 c001988:	2b01      	cmp	r3, #1
 c00198a:	d120      	bne.n	c0019ce <CFA_ENGINE_new_log_entry+0x112>
						report_secure.CFLog[report_secure.num_CF_Log_size] = (0xffff0000 + loop_counter);
 c00198c:	4b24      	ldr	r3, [pc, #144]	; (c001a20 <CFA_ENGINE_new_log_entry+0x164>)
 c00198e:	881b      	ldrh	r3, [r3, #0]
 c001990:	461a      	mov	r2, r3
 c001992:	4b1d      	ldr	r3, [pc, #116]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c001994:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001998:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 c00199c:	491a      	ldr	r1, [pc, #104]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c00199e:	3318      	adds	r3, #24
 c0019a0:	009b      	lsls	r3, r3, #2
 c0019a2:	440b      	add	r3, r1
 c0019a4:	605a      	str	r2, [r3, #4]
					loop_detect = 0;
 c0019a6:	4b1d      	ldr	r3, [pc, #116]	; (c001a1c <CFA_ENGINE_new_log_entry+0x160>)
 c0019a8:	2200      	movs	r2, #0
 c0019aa:	701a      	strb	r2, [r3, #0]
					cfa_engine_conf.log_counter++;
 c0019ac:	4b17      	ldr	r3, [pc, #92]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c0019ae:	88db      	ldrh	r3, [r3, #6]
 c0019b0:	3301      	adds	r3, #1
 c0019b2:	b29a      	uxth	r2, r3
 c0019b4:	4b15      	ldr	r3, [pc, #84]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c0019b6:	80da      	strh	r2, [r3, #6]
					report_secure.num_CF_Log_size++;
 c0019b8:	4b13      	ldr	r3, [pc, #76]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0019be:	3301      	adds	r3, #1
 c0019c0:	b29a      	uxth	r2, r3
 c0019c2:	4b11      	ldr	r3, [pc, #68]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
					loop_counter = 1;
 c0019c8:	4b15      	ldr	r3, [pc, #84]	; (c001a20 <CFA_ENGINE_new_log_entry+0x164>)
 c0019ca:	2201      	movs	r2, #1
 c0019cc:	801a      	strh	r2, [r3, #0]
				report_secure.CFLog[report_secure.num_CF_Log_size] = value;
 c0019ce:	4b0e      	ldr	r3, [pc, #56]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0019d4:	4a0c      	ldr	r2, [pc, #48]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019d6:	3318      	adds	r3, #24
 c0019d8:	009b      	lsls	r3, r3, #2
 c0019da:	4413      	add	r3, r2
 c0019dc:	687a      	ldr	r2, [r7, #4]
 c0019de:	605a      	str	r2, [r3, #4]
				cfa_engine_conf.log_counter++;
 c0019e0:	4b0a      	ldr	r3, [pc, #40]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c0019e2:	88db      	ldrh	r3, [r3, #6]
 c0019e4:	3301      	adds	r3, #1
 c0019e6:	b29a      	uxth	r2, r3
 c0019e8:	4b08      	ldr	r3, [pc, #32]	; (c001a0c <CFA_ENGINE_new_log_entry+0x150>)
 c0019ea:	80da      	strh	r2, [r3, #6]
				report_secure.num_CF_Log_size++;
 c0019ec:	4b06      	ldr	r3, [pc, #24]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0019f2:	3301      	adds	r3, #1
 c0019f4:	b29a      	uxth	r2, r3
 c0019f6:	4b04      	ldr	r3, [pc, #16]	; (c001a08 <CFA_ENGINE_new_log_entry+0x14c>)
 c0019f8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	return;
 c0019fc:	e000      	b.n	c001a00 <CFA_ENGINE_new_log_entry+0x144>
				if (loop_detect == 0){
 c0019fe:	bf00      	nop
	return;
 c001a00:	bf00      	nop
}
 c001a02:	3708      	adds	r7, #8
 c001a04:	46bd      	mov	sp, r7
 c001a06:	bd80      	pop	{r7, pc}
 c001a08:	3000017c 	.word	0x3000017c
 c001a0c:	300000f0 	.word	0x300000f0
 c001a10:	300003b8 	.word	0x300003b8
 c001a14:	300003b4 	.word	0x300003b4
 c001a18:	300003b0 	.word	0x300003b0
 c001a1c:	300003fd 	.word	0x300003fd
 c001a20:	300003fe 	.word	0x300003fe

0c001a24 <CFA_ENGINE_run_attestation>:

void CFA_ENGINE_run_attestation(){
 c001a24:	b580      	push	{r7, lr}
 c001a26:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.initialized != INITIALIZED){
 c001a28:	4b16      	ldr	r3, [pc, #88]	; (c001a84 <CFA_ENGINE_run_attestation+0x60>)
 c001a2a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 c001a2e:	2bee      	cmp	r3, #238	; 0xee
 c001a30:	d125      	bne.n	c001a7e <CFA_ENGINE_run_attestation+0x5a>
	//	*ERROR = ERROR_CFA_ENGINE_NOT_INITIALIZED;
		return;
	}

	report_secure.num_CF_Log_size = 0;
 c001a32:	4b15      	ldr	r3, [pc, #84]	; (c001a88 <CFA_ENGINE_run_attestation+0x64>)
 c001a34:	2200      	movs	r2, #0
 c001a36:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	cfa_engine_conf.attestation_status = ACTIVE;
 c001a3a:	4b12      	ldr	r3, [pc, #72]	; (c001a84 <CFA_ENGINE_run_attestation+0x60>)
 c001a3c:	2201      	movs	r2, #1
 c001a3e:	711a      	strb	r2, [r3, #4]
	report_secure.number_of_logs_sent = 0;
 c001a40:	4b11      	ldr	r3, [pc, #68]	; (c001a88 <CFA_ENGINE_run_attestation+0x64>)
 c001a42:	2200      	movs	r2, #0
 c001a44:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

	// Call the application
	start = HAL_GetTick();
 c001a48:	f003 face 	bl	c004fe8 <HAL_GetTick>
 c001a4c:	4603      	mov	r3, r0
 c001a4e:	4a0f      	ldr	r2, [pc, #60]	; (c001a8c <CFA_ENGINE_run_attestation+0x68>)
 c001a50:	6013      	str	r3, [r2, #0]
	_run_application();
 c001a52:	f7ff fc15 	bl	c001280 <_run_application>
//	test_application();
	end = HAL_GetTick();
 c001a56:	f003 fac7 	bl	c004fe8 <HAL_GetTick>
 c001a5a:	4603      	mov	r3, r0
 c001a5c:	4a0c      	ldr	r2, [pc, #48]	; (c001a90 <CFA_ENGINE_run_attestation+0x6c>)
 c001a5e:	6013      	str	r3, [r2, #0]
	app_exec_time += end - start;
 c001a60:	4b0b      	ldr	r3, [pc, #44]	; (c001a90 <CFA_ENGINE_run_attestation+0x6c>)
 c001a62:	681a      	ldr	r2, [r3, #0]
 c001a64:	4b09      	ldr	r3, [pc, #36]	; (c001a8c <CFA_ENGINE_run_attestation+0x68>)
 c001a66:	681b      	ldr	r3, [r3, #0]
 c001a68:	1ad2      	subs	r2, r2, r3
 c001a6a:	4b0a      	ldr	r3, [pc, #40]	; (c001a94 <CFA_ENGINE_run_attestation+0x70>)
 c001a6c:	681b      	ldr	r3, [r3, #0]
 c001a6e:	4413      	add	r3, r2
 c001a70:	4a08      	ldr	r2, [pc, #32]	; (c001a94 <CFA_ENGINE_run_attestation+0x70>)
 c001a72:	6013      	str	r3, [r2, #0]
	// Set Final report Flag
	report_secure.isFinal = TRUE;
 c001a74:	4b04      	ldr	r3, [pc, #16]	; (c001a88 <CFA_ENGINE_run_attestation+0x64>)
 c001a76:	2201      	movs	r2, #1
 c001a78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	return;
 c001a7c:	e000      	b.n	c001a80 <CFA_ENGINE_run_attestation+0x5c>
		return;
 c001a7e:	bf00      	nop
}
 c001a80:	bd80      	pop	{r7, pc}
 c001a82:	bf00      	nop
 c001a84:	300000f0 	.word	0x300000f0
 c001a88:	3000017c 	.word	0x3000017c
 c001a8c:	300003b4 	.word	0x300003b4
 c001a90:	300003b8 	.word	0x300003b8
 c001a94:	300003b0 	.word	0x300003b0

0c001a98 <CFA_ENGINE_initialize>:

void CFA_ENGINE_initialize(){
 c001a98:	b580      	push	{r7, lr}
 c001a9a:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.initialized == INITIALIZED){
 c001a9c:	4b06      	ldr	r3, [pc, #24]	; (c001ab8 <CFA_ENGINE_initialize+0x20>)
 c001a9e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 c001aa2:	2bee      	cmp	r3, #238	; 0xee
 c001aa4:	d006      	beq.n	c001ab4 <CFA_ENGINE_initialize+0x1c>
		return; //ERROR_cfa_engine_ALREADY_INITIALIZED;;
	}
	_attest_memory();
 c001aa6:	f7ff fe95 	bl	c0017d4 <_attest_memory>
	_setup_data();
 c001aaa:	f7ff fb57 	bl	c00115c <_setup_data>
	_clean();
 c001aae:	f7ff fbb1 	bl	c001214 <_clean>

	return;
 c001ab2:	e000      	b.n	c001ab6 <CFA_ENGINE_initialize+0x1e>
		return; //ERROR_cfa_engine_ALREADY_INITIALIZED;;
 c001ab4:	bf00      	nop
}
 c001ab6:	bd80      	pop	{r7, pc}
 c001ab8:	300000f0 	.word	0x300000f0

0c001abc <_heal_function>:
	HAL_NVIC_SystemReset();
	return;
}


void _heal_function(){
 c001abc:	b480      	push	{r7}
 c001abe:	af00      	add	r7, sp, #0
	while(1);
 c001ac0:	e7fe      	b.n	c001ac0 <_heal_function+0x4>
	...

0c001ac4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 c001ac4:	b580      	push	{r7, lr}
 c001ac6:	b082      	sub	sp, #8
 c001ac8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c001aca:	4b09      	ldr	r3, [pc, #36]	; (c001af0 <MX_GPIO_Init+0x2c>)
 c001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001ace:	4a08      	ldr	r2, [pc, #32]	; (c001af0 <MX_GPIO_Init+0x2c>)
 c001ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c001ad4:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001ad6:	4b06      	ldr	r3, [pc, #24]	; (c001af0 <MX_GPIO_Init+0x2c>)
 c001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c001ade:	607b      	str	r3, [r7, #4]
 c001ae0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 c001ae2:	f004 f87d 	bl	c005be0 <HAL_PWREx_EnableVddIO2>

}
 c001ae6:	bf00      	nop
 c001ae8:	3708      	adds	r7, #8
 c001aea:	46bd      	mov	sp, r7
 c001aec:	bd80      	pop	{r7, pc}
 c001aee:	bf00      	nop
 c001af0:	50021000 	.word	0x50021000

0c001af4 <MX_GTZC_S_Init>:

/* USER CODE END 0 */

/* GTZC_S init function */
void MX_GTZC_S_Init(void)
{
 c001af4:	b580      	push	{r7, lr}
 c001af6:	b09c      	sub	sp, #112	; 0x70
 c001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c001afa:	1d3b      	adds	r3, r7, #4
 c001afc:	226c      	movs	r2, #108	; 0x6c
 c001afe:	2100      	movs	r1, #0
 c001b00:	4618      	mov	r0, r3
 c001b02:	f006 fce4 	bl	c0084ce <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM3, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001b06:	f240 3101 	movw	r1, #769	; 0x301
 c001b0a:	2001      	movs	r0, #1
 c001b0c:	f003 fd84 	bl	c005618 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001b10:	4603      	mov	r3, r0
 c001b12:	2b00      	cmp	r3, #0
 c001b14:	d001      	beq.n	c001b1a <MX_GTZC_S_Init+0x26>
  {
    Error_Handler();
 c001b16:	f000 f993 	bl	c001e40 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM4, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001b1a:	f240 3101 	movw	r1, #769	; 0x301
 c001b1e:	2002      	movs	r0, #2
 c001b20:	f003 fd7a 	bl	c005618 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001b24:	4603      	mov	r3, r0
 c001b26:	2b00      	cmp	r3, #0
 c001b28:	d001      	beq.n	c001b2e <MX_GTZC_S_Init+0x3a>
  {
    Error_Handler();
 c001b2a:	f000 f989 	bl	c001e40 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_LPUART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001b2e:	f240 3101 	movw	r1, #769	; 0x301
 c001b32:	2015      	movs	r0, #21
 c001b34:	f003 fd70 	bl	c005618 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001b38:	4603      	mov	r3, r0
 c001b3a:	2b00      	cmp	r3, #0
 c001b3c:	d001      	beq.n	c001b42 <MX_GTZC_S_Init+0x4e>
  {
    Error_Handler();
 c001b3e:	f000 f97f 	bl	c001e40 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c001b42:	2300      	movs	r3, #0
 c001b44:	607b      	str	r3, [r7, #4]
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c001b46:	2300      	movs	r3, #0
 c001b48:	60bb      	str	r3, [r7, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c001b4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b4e:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c001b50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b54:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c001b56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b5a:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c001b5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b60:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c001b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b66:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c001b68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b6c:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c001b6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b72:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c001b74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b78:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c001b7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c001b80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b84:	633b      	str	r3, [r7, #48]	; 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c001b86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b8a:	637b      	str	r3, [r7, #52]	; 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c001b8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c001b90:	63bb      	str	r3, [r7, #56]	; 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c001b92:	2300      	movs	r3, #0
 c001b94:	63fb      	str	r3, [r7, #60]	; 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c001b96:	2300      	movs	r3, #0
 c001b98:	643b      	str	r3, [r7, #64]	; 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c001b9a:	2300      	movs	r3, #0
 c001b9c:	647b      	str	r3, [r7, #68]	; 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c001b9e:	2300      	movs	r3, #0
 c001ba0:	64bb      	str	r3, [r7, #72]	; 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c001ba2:	2300      	movs	r3, #0
 c001ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c001ba6:	2300      	movs	r3, #0
 c001ba8:	653b      	str	r3, [r7, #80]	; 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c001baa:	2300      	movs	r3, #0
 c001bac:	657b      	str	r3, [r7, #84]	; 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c001bae:	2300      	movs	r3, #0
 c001bb0:	65bb      	str	r3, [r7, #88]	; 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c001bb2:	2300      	movs	r3, #0
 c001bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c001bb6:	2300      	movs	r3, #0
 c001bb8:	663b      	str	r3, [r7, #96]	; 0x60
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c001bba:	2300      	movs	r3, #0
 c001bbc:	667b      	str	r3, [r7, #100]	; 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c001bbe:	2300      	movs	r3, #0
 c001bc0:	66bb      	str	r3, [r7, #104]	; 0x68
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c001bc2:	2300      	movs	r3, #0
 c001bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c001bc6:	1d3b      	adds	r3, r7, #4
 c001bc8:	4619      	mov	r1, r3
 c001bca:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c001bce:	f003 fdfb 	bl	c0057c8 <HAL_GTZC_MPCBB_ConfigMem>
 c001bd2:	4603      	mov	r3, r0
 c001bd4:	2b00      	cmp	r3, #0
 c001bd6:	d001      	beq.n	c001bdc <MX_GTZC_S_Init+0xe8>
  {
    Error_Handler();
 c001bd8:	f000 f932 	bl	c001e40 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c001bdc:	2300      	movs	r3, #0
 c001bde:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c001be0:	2300      	movs	r3, #0
 c001be2:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c001be4:	2300      	movs	r3, #0
 c001be6:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c001be8:	2300      	movs	r3, #0
 c001bea:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c001bec:	2300      	movs	r3, #0
 c001bee:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c001bf0:	2300      	movs	r3, #0
 c001bf2:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c001bf4:	2300      	movs	r3, #0
 c001bf6:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c001bf8:	2300      	movs	r3, #0
 c001bfa:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c001bfc:	2300      	movs	r3, #0
 c001bfe:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c001c00:	1d3b      	adds	r3, r7, #4
 c001c02:	4619      	mov	r1, r3
 c001c04:	4809      	ldr	r0, [pc, #36]	; (c001c2c <MX_GTZC_S_Init+0x138>)
 c001c06:	f003 fddf 	bl	c0057c8 <HAL_GTZC_MPCBB_ConfigMem>
 c001c0a:	4603      	mov	r3, r0
 c001c0c:	2b00      	cmp	r3, #0
 c001c0e:	d001      	beq.n	c001c14 <MX_GTZC_S_Init+0x120>
  {
    Error_Handler();
 c001c10:	f000 f916 	bl	c001e40 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */
  if (HAL_GTZC_TZIC_EnableIT(GTZC_PERIPH_LPUART1) != HAL_OK)
 c001c14:	2015      	movs	r0, #21
 c001c16:	f003 fe5b 	bl	c0058d0 <HAL_GTZC_TZIC_EnableIT>
 c001c1a:	4603      	mov	r3, r0
 c001c1c:	2b00      	cmp	r3, #0
 c001c1e:	d001      	beq.n	c001c24 <MX_GTZC_S_Init+0x130>
  {
    Error_Handler();
 c001c20:	f000 f90e 	bl	c001e40 <Error_Handler>
  }

  /* USER CODE END GTZC_S_Init 2 */

}
 c001c24:	bf00      	nop
 c001c26:	3770      	adds	r7, #112	; 0x70
 c001c28:	46bd      	mov	sp, r7
 c001c2a:	bd80      	pop	{r7, pc}
 c001c2c:	30030000 	.word	0x30030000

0c001c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c001c30:	b580      	push	{r7, lr}
 c001c32:	b082      	sub	sp, #8
 c001c34:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */
  /* USER CODE BEGIN 1 */

  //enable SecureFault_Handler, without this HardFault_Handler will be raised.
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c001c36:	4b12      	ldr	r3, [pc, #72]	; (c001c80 <main+0x50>)
 c001c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001c3a:	4a11      	ldr	r2, [pc, #68]	; (c001c80 <main+0x50>)
 c001c3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 c001c40:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c001c42:	f003 f966 	bl	c004f12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 c001c46:	f000 f863 	bl	c001d10 <SystemClock_Config>

  //init mpu configs
  MPU_init();
 c001c4a:	f000 f8b1 	bl	c001db0 <MPU_init>

  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c001c4e:	f7ff ff51 	bl	c001af4 <MX_GTZC_S_Init>

  /* USER CODE BEGIN SysInit */

  // Enable flash controller clock
  __HAL_RCC_FLASH_CLK_ENABLE();
 c001c52:	4b0c      	ldr	r3, [pc, #48]	; (c001c84 <main+0x54>)
 c001c54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001c56:	4a0b      	ldr	r2, [pc, #44]	; (c001c84 <main+0x54>)
 c001c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c001c5c:	6493      	str	r3, [r2, #72]	; 0x48
 c001c5e:	4b09      	ldr	r3, [pc, #36]	; (c001c84 <main+0x54>)
 c001c60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c001c66:	607b      	str	r3, [r7, #4]
 c001c68:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c001c6a:	f7ff ff2b 	bl	c001ac4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 c001c6e:	f003 f853 	bl	c004d18 <MX_LPUART1_UART_Init>
//  MX_TIM3_Init();
//  MX_TIM4_Init();
  /* USER CODE BEGIN 2 */
  FPU_Init();
 c001c72:	f000 f8cd 	bl	c001e10 <FPU_Init>
  CFA_ENGINE_initialize();
 c001c76:	f7ff ff0f 	bl	c001a98 <CFA_ENGINE_initialize>
  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/


  NonSecure_Init();
 c001c7a:	f000 f805 	bl	c001c88 <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c001c7e:	e7fe      	b.n	c001c7e <main+0x4e>
 c001c80:	e000ed00 	.word	0xe000ed00
 c001c84:	50021000 	.word	0x50021000

0c001c88 <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c001c88:	b590      	push	{r4, r7, lr}
 c001c8a:	b083      	sub	sp, #12
 c001c8c:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c001c8e:	4b1d      	ldr	r3, [pc, #116]	; (c001d04 <NonSecure_Init+0x7c>)
 c001c90:	4a1d      	ldr	r2, [pc, #116]	; (c001d08 <NonSecure_Init+0x80>)
 c001c92:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c001c94:	4b1c      	ldr	r3, [pc, #112]	; (c001d08 <NonSecure_Init+0x80>)
 c001c96:	681b      	ldr	r3, [r3, #0]
 c001c98:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c001c9a:	683b      	ldr	r3, [r7, #0]
 c001c9c:	f383 8888 	msr	MSP_NS, r3
}
 c001ca0:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c001ca2:	4b1a      	ldr	r3, [pc, #104]	; (c001d0c <NonSecure_Init+0x84>)
 c001ca4:	681b      	ldr	r3, [r3, #0]
 c001ca6:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c001ca8:	687b      	ldr	r3, [r7, #4]
 c001caa:	461c      	mov	r4, r3
 c001cac:	0864      	lsrs	r4, r4, #1
 c001cae:	0064      	lsls	r4, r4, #1
 c001cb0:	4620      	mov	r0, r4
 c001cb2:	4621      	mov	r1, r4
 c001cb4:	4622      	mov	r2, r4
 c001cb6:	4623      	mov	r3, r4
 c001cb8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001cbc:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001cc0:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c001cc4:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001cc8:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001ccc:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001cd0:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c001cd4:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001cd8:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001cdc:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001ce0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c001ce4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001ce8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001cec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001cf0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c001cf4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001cf8:	f7fe faac 	bl	c000254 <__gnu_cmse_nonsecure_call>
}
 c001cfc:	bf00      	nop
 c001cfe:	370c      	adds	r7, #12
 c001d00:	46bd      	mov	sp, r7
 c001d02:	bd90      	pop	{r4, r7, pc}
 c001d04:	e002ed00 	.word	0xe002ed00
 c001d08:	08040000 	.word	0x08040000
 c001d0c:	08040004 	.word	0x08040004

0c001d10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c001d10:	b580      	push	{r7, lr}
 c001d12:	b098      	sub	sp, #96	; 0x60
 c001d14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c001d16:	f107 0318 	add.w	r3, r7, #24
 c001d1a:	2248      	movs	r2, #72	; 0x48
 c001d1c:	2100      	movs	r1, #0
 c001d1e:	4618      	mov	r0, r3
 c001d20:	f006 fbd5 	bl	c0084ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c001d24:	1d3b      	adds	r3, r7, #4
 c001d26:	2200      	movs	r2, #0
 c001d28:	601a      	str	r2, [r3, #0]
 c001d2a:	605a      	str	r2, [r3, #4]
 c001d2c:	609a      	str	r2, [r3, #8]
 c001d2e:	60da      	str	r2, [r3, #12]
 c001d30:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c001d32:	2000      	movs	r0, #0
 c001d34:	f003 fef8 	bl	c005b28 <HAL_PWREx_ControlVoltageScaling>
 c001d38:	4603      	mov	r3, r0
 c001d3a:	2b00      	cmp	r3, #0
 c001d3c:	d001      	beq.n	c001d42 <SystemClock_Config+0x32>
  {
    Error_Handler();
 c001d3e:	f000 f87f 	bl	c001e40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 c001d42:	2302      	movs	r3, #2
 c001d44:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c001d46:	f44f 7380 	mov.w	r3, #256	; 0x100
 c001d4a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 c001d4c:	2340      	movs	r3, #64	; 0x40
 c001d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 c001d50:	2302      	movs	r3, #2
 c001d52:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 c001d54:	2302      	movs	r3, #2
 c001d56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 c001d58:	2304      	movs	r3, #4
 c001d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 c001d5c:	2337      	movs	r3, #55	; 0x37
 c001d5e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c001d60:	2307      	movs	r3, #7
 c001d62:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 c001d64:	2302      	movs	r3, #2
 c001d66:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c001d68:	2302      	movs	r3, #2
 c001d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c001d6c:	f107 0318 	add.w	r3, r7, #24
 c001d70:	4618      	mov	r0, r3
 c001d72:	f003 ff79 	bl	c005c68 <HAL_RCC_OscConfig>
 c001d76:	4603      	mov	r3, r0
 c001d78:	2b00      	cmp	r3, #0
 c001d7a:	d001      	beq.n	c001d80 <SystemClock_Config+0x70>
  {
    Error_Handler();
 c001d7c:	f000 f860 	bl	c001e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c001d80:	230f      	movs	r3, #15
 c001d82:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c001d84:	2303      	movs	r3, #3
 c001d86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 c001d88:	2300      	movs	r3, #0
 c001d8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c001d8c:	2300      	movs	r3, #0
 c001d8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c001d90:	2300      	movs	r3, #0
 c001d92:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c001d94:	1d3b      	adds	r3, r7, #4
 c001d96:	2105      	movs	r1, #5
 c001d98:	4618      	mov	r0, r3
 c001d9a:	f004 fc47 	bl	c00662c <HAL_RCC_ClockConfig>
 c001d9e:	4603      	mov	r3, r0
 c001da0:	2b00      	cmp	r3, #0
 c001da2:	d001      	beq.n	c001da8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 c001da4:	f000 f84c 	bl	c001e40 <Error_Handler>
  }
}
 c001da8:	bf00      	nop
 c001daa:	3760      	adds	r7, #96	; 0x60
 c001dac:	46bd      	mov	sp, r7
 c001dae:	bd80      	pop	{r7, pc}

0c001db0 <MPU_init>:

/* USER CODE BEGIN 4 */


void MPU_init(){
 c001db0:	b580      	push	{r7, lr}
 c001db2:	b084      	sub	sp, #16
 c001db4:	af00      	add	r7, sp, #0
//	                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
//	  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region.
//	                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */

	/* Disable MPU */
	HAL_MPU_Disable();
 c001db6:	f003 fa53 	bl	c005260 <HAL_MPU_Disable>

	/* Configure NS-RAM region as Region N°0 as R/W region */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 c001dba:	2301      	movs	r3, #1
 c001dbc:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x20000000;
 c001dbe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 c001dc2:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.LimitAddress = 0x20040000;
 c001dc4:	4b10      	ldr	r3, [pc, #64]	; (c001e08 <MPU_init+0x58>)
 c001dc6:	60bb      	str	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RW;
 c001dc8:	2301      	movs	r3, #1
 c001dca:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 c001dcc:	2300      	movs	r3, #0
 c001dce:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 c001dd0:	2301      	movs	r3, #1
 c001dd2:	73bb      	strb	r3, [r7, #14]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 c001dd4:	463b      	mov	r3, r7
 c001dd6:	4618      	mov	r0, r3
 c001dd8:	f003 fa54 	bl	c005284 <HAL_MPU_ConfigRegion>

	/* Configure NS-FLASH region as REGION N°1 as R/X region */
	MPU_InitStruct.BaseAddress = 0x08000000;
 c001ddc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 c001de0:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.LimitAddress = 0x08080000;
 c001de2:	4b0a      	ldr	r3, [pc, #40]	; (c001e0c <MPU_init+0x5c>)
 c001de4:	60bb      	str	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RO;
 c001de6:	2303      	movs	r3, #3
 c001de8:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 c001dea:	2301      	movs	r3, #1
 c001dec:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 c001dee:	2300      	movs	r3, #0
 c001df0:	73bb      	strb	r3, [r7, #14]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 c001df2:	463b      	mov	r3, r7
 c001df4:	4618      	mov	r0, r3
 c001df6:	f003 fa45 	bl	c005284 <HAL_MPU_ConfigRegion>

	/* Enable MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 c001dfa:	2004      	movs	r0, #4
 c001dfc:	f003 fa10 	bl	c005220 <HAL_MPU_Enable>
}
 c001e00:	bf00      	nop
 c001e02:	3710      	adds	r7, #16
 c001e04:	46bd      	mov	sp, r7
 c001e06:	bd80      	pop	{r7, pc}
 c001e08:	20040000 	.word	0x20040000
 c001e0c:	08080000 	.word	0x08080000

0c001e10 <FPU_Init>:

void FPU_Init(void) {
 c001e10:	b480      	push	{r7}
 c001e12:	b083      	sub	sp, #12
 c001e14:	af00      	add	r7, sp, #0
    // FPU access is controlled by the CPACR register
    // The CPACR is an ARMv8-M system control register (SCTLR)

    // Access the SCTLR register
    volatile uint32_t* cpacr = (volatile uint32_t*)0xE000ED88;
 c001e16:	4b09      	ldr	r3, [pc, #36]	; (c001e3c <FPU_Init+0x2c>)
 c001e18:	607b      	str	r3, [r7, #4]

    // Enable full access to the FPU for both secure and non-secure worlds
    *cpacr |= (0xF << 20);  // Set bits 20-23 to 1111 to enable full FPU access
 c001e1a:	687b      	ldr	r3, [r7, #4]
 c001e1c:	681b      	ldr	r3, [r3, #0]
 c001e1e:	f443 0270 	orr.w	r2, r3, #15728640	; 0xf00000
 c001e22:	687b      	ldr	r3, [r7, #4]
 c001e24:	601a      	str	r2, [r3, #0]

    // DSB (Data Synchronization Barrier) to ensure the register write completes
    __asm volatile ("dsb");
 c001e26:	f3bf 8f4f 	dsb	sy

    // ISB (Instruction Synchronization Barrier) to flush the pipeline
    __asm volatile ("isb");
 c001e2a:	f3bf 8f6f 	isb	sy
}
 c001e2e:	bf00      	nop
 c001e30:	370c      	adds	r7, #12
 c001e32:	46bd      	mov	sp, r7
 c001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001e38:	4770      	bx	lr
 c001e3a:	bf00      	nop
 c001e3c:	e000ed88 	.word	0xe000ed88

0c001e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c001e40:	b480      	push	{r7}
 c001e42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 c001e44:	b672      	cpsid	i
}
 c001e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c001e48:	e7fe      	b.n	c001e48 <Error_Handler+0x8>
	...

0c001e4c <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */

CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func){
 c001e4c:	b580      	push	{r7, lr}
 c001e4e:	b082      	sub	sp, #8
 c001e50:	af00      	add	r7, sp, #0
 c001e52:	4603      	mov	r3, r0
 c001e54:	6039      	str	r1, [r7, #0]
 c001e56:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c001e58:	683b      	ldr	r3, [r7, #0]
 c001e5a:	2b00      	cmp	r3, #0
 c001e5c:	d017      	beq.n	c001e8e <__acle_se_SECURE_RegisterCallback+0x42>
  {
    switch(CallbackId)
 c001e5e:	79fb      	ldrb	r3, [r7, #7]
 c001e60:	2b02      	cmp	r3, #2
 c001e62:	d00e      	beq.n	c001e82 <__acle_se_SECURE_RegisterCallback+0x36>
 c001e64:	2b02      	cmp	r3, #2
 c001e66:	dc14      	bgt.n	c001e92 <__acle_se_SECURE_RegisterCallback+0x46>
 c001e68:	2b00      	cmp	r3, #0
 c001e6a:	d002      	beq.n	c001e72 <__acle_se_SECURE_RegisterCallback+0x26>
 c001e6c:	2b01      	cmp	r3, #1
 c001e6e:	d004      	beq.n	c001e7a <__acle_se_SECURE_RegisterCallback+0x2e>
      case ATTESTATION_APP_ID:
			pAttestationFunctionCallback = func;
			CFA_ENGINE_register_callback();
			break;
      default:
        break;
 c001e70:	e00f      	b.n	c001e92 <__acle_se_SECURE_RegisterCallback+0x46>
			pSecureFaultCallback = func;
 c001e72:	4a25      	ldr	r2, [pc, #148]	; (c001f08 <__acle_se_SECURE_RegisterCallback+0xbc>)
 c001e74:	683b      	ldr	r3, [r7, #0]
 c001e76:	6013      	str	r3, [r2, #0]
			break;
 c001e78:	e00c      	b.n	c001e94 <__acle_se_SECURE_RegisterCallback+0x48>
			pSecureErrorCallback = func;
 c001e7a:	4a24      	ldr	r2, [pc, #144]	; (c001f0c <__acle_se_SECURE_RegisterCallback+0xc0>)
 c001e7c:	683b      	ldr	r3, [r7, #0]
 c001e7e:	6013      	str	r3, [r2, #0]
			break;
 c001e80:	e008      	b.n	c001e94 <__acle_se_SECURE_RegisterCallback+0x48>
			pAttestationFunctionCallback = func;
 c001e82:	4a23      	ldr	r2, [pc, #140]	; (c001f10 <__acle_se_SECURE_RegisterCallback+0xc4>)
 c001e84:	683b      	ldr	r3, [r7, #0]
 c001e86:	6013      	str	r3, [r2, #0]
			CFA_ENGINE_register_callback();
 c001e88:	f7ff fa52 	bl	c001330 <CFA_ENGINE_register_callback>
			break;
 c001e8c:	e002      	b.n	c001e94 <__acle_se_SECURE_RegisterCallback+0x48>
    }
  }
 c001e8e:	bf00      	nop
 c001e90:	e000      	b.n	c001e94 <__acle_se_SECURE_RegisterCallback+0x48>
        break;
 c001e92:	bf00      	nop
}
 c001e94:	bf00      	nop
 c001e96:	3708      	adds	r7, #8
 c001e98:	46bd      	mov	sp, r7
 c001e9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c001e9e:	4670      	mov	r0, lr
 c001ea0:	4671      	mov	r1, lr
 c001ea2:	4672      	mov	r2, lr
 c001ea4:	4673      	mov	r3, lr
 c001ea6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001eaa:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001eae:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c001eb2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001eb6:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001eba:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001ebe:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c001ec2:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001ec6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001eca:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001ece:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c001ed2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001ed6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001eda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001ede:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c001ee2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001ee6:	f38e 8c00 	msr	CPSR_fs, lr
 c001eea:	b410      	push	{r4}
 c001eec:	eef1 ca10 	vmrs	ip, fpscr
 c001ef0:	f64f 7460 	movw	r4, #65376	; 0xff60
 c001ef4:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001ef8:	ea0c 0c04 	and.w	ip, ip, r4
 c001efc:	eee1 ca10 	vmsr	fpscr, ip
 c001f00:	bc10      	pop	{r4}
 c001f02:	46f4      	mov	ip, lr
 c001f04:	4774      	bxns	lr
 c001f06:	bf00      	nop
 c001f08:	30000400 	.word	0x30000400
 c001f0c:	30000404 	.word	0x30000404
 c001f10:	30000408 	.word	0x30000408

0c001f14 <__acle_se_SECURE_RunCallback>:

CMSE_NS_ENTRY void SECURE_RunCallback(){
 c001f14:	b580      	push	{r7, lr}
 c001f16:	af00      	add	r7, sp, #0
	CFA_ENGINE_run_attestation(0x23FA);
 c001f18:	f242 30fa 	movw	r0, #9210	; 0x23fa
 c001f1c:	f7ff fd82 	bl	c001a24 <CFA_ENGINE_run_attestation>
	return;
 c001f20:	bf00      	nop
}
 c001f22:	46bd      	mov	sp, r7
 c001f24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c001f28:	4670      	mov	r0, lr
 c001f2a:	4671      	mov	r1, lr
 c001f2c:	4672      	mov	r2, lr
 c001f2e:	4673      	mov	r3, lr
 c001f30:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001f34:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001f38:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c001f3c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001f40:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001f44:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001f48:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c001f4c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001f50:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001f54:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001f58:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c001f5c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001f60:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001f64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001f68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c001f6c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001f70:	f38e 8c00 	msr	CPSR_fs, lr
 c001f74:	b410      	push	{r4}
 c001f76:	eef1 ca10 	vmrs	ip, fpscr
 c001f7a:	f64f 7460 	movw	r4, #65376	; 0xff60
 c001f7e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001f82:	ea0c 0c04 	and.w	ip, ip, r4
 c001f86:	eee1 ca10 	vmsr	fpscr, ip
 c001f8a:	bc10      	pop	{r4}
 c001f8c:	46f4      	mov	ip, lr
 c001f8e:	4774      	bxns	lr

0c001f90 <__acle_se_SECURE_Initialize_CFA_engine>:

CMSE_NS_ENTRY void SECURE_Initialize_CFA_engine(){
 c001f90:	b580      	push	{r7, lr}
 c001f92:	af00      	add	r7, sp, #0
	CFA_ENGINE_initialize();
 c001f94:	f7ff fd80 	bl	c001a98 <CFA_ENGINE_initialize>
	return;
 c001f98:	bf00      	nop
}
 c001f9a:	46bd      	mov	sp, r7
 c001f9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c001fa0:	4670      	mov	r0, lr
 c001fa2:	4671      	mov	r1, lr
 c001fa4:	4672      	mov	r2, lr
 c001fa6:	4673      	mov	r3, lr
 c001fa8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001fac:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c001fb0:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c001fb4:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c001fb8:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c001fbc:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c001fc0:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c001fc4:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c001fc8:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c001fcc:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c001fd0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c001fd4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c001fd8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c001fdc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c001fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c001fe4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c001fe8:	f38e 8c00 	msr	CPSR_fs, lr
 c001fec:	b410      	push	{r4}
 c001fee:	eef1 ca10 	vmrs	ip, fpscr
 c001ff2:	f64f 7460 	movw	r4, #65376	; 0xff60
 c001ff6:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c001ffa:	ea0c 0c04 	and.w	ip, ip, r4
 c001ffe:	eee1 ca10 	vmsr	fpscr, ip
 c002002:	bc10      	pop	{r4}
 c002004:	46f4      	mov	ip, lr
 c002006:	4774      	bxns	lr

0c002008 <__acle_se_SECURE_Initialize_Attestation>:

CMSE_NS_ENTRY void SECURE_Initialize_Attestation(){
 c002008:	b580      	push	{r7, lr}
 c00200a:	af00      	add	r7, sp, #0
	CFA_ENGINE_initialize();
 c00200c:	f7ff fd44 	bl	c001a98 <CFA_ENGINE_initialize>
	return;
 c002010:	bf00      	nop
}
 c002012:	46bd      	mov	sp, r7
 c002014:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002018:	4670      	mov	r0, lr
 c00201a:	4671      	mov	r1, lr
 c00201c:	4672      	mov	r2, lr
 c00201e:	4673      	mov	r3, lr
 c002020:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002024:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002028:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00202c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002030:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002034:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002038:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00203c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c002040:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002044:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002048:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00204c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c002050:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002054:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002058:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00205c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c002060:	f38e 8c00 	msr	CPSR_fs, lr
 c002064:	b410      	push	{r4}
 c002066:	eef1 ca10 	vmrs	ip, fpscr
 c00206a:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00206e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c002072:	ea0c 0c04 	and.w	ip, ip, r4
 c002076:	eee1 ca10 	vmsr	fpscr, ip
 c00207a:	bc10      	pop	{r4}
 c00207c:	46f4      	mov	ip, lr
 c00207e:	4774      	bxns	lr

0c002080 <__acle_se_SECURE_log_ret>:

CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_ret(){
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r12}");
 c002080:	e92d 108f 	stmdb	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("sub	sp, sp, #24");
 c002084:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c002086:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c002088:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c00208a:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c00208c:	af00      	add	r7, sp, #0

	uint32_t inst_addr;
	asm("mov %0, lr" : "=r"(inst_addr));
 c00208e:	4673      	mov	r3, lr
 c002090:	461c      	mov	r4, r3
	CFA_ENGINE_new_log_entry(inst_addr);
 c002092:	4620      	mov	r0, r4
 c002094:	f7ff fc12 	bl	c0018bc <CFA_ENGINE_new_log_entry>

	__asm__ volatile("nop");
 c002098:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c00209a:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c00209c:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c00209e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c0020a2:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c0020a4:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c0020a6:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c0020a8:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c0020aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c0020ae:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c0020b2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c0020b6:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c0020ba:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c0020be:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c0020c2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c0020c6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c0020ca:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c0020ce:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c0020d2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c0020d6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c0020da:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c0020de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c0020e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c0020e6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c0020ea:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("push	{r4}");
 c0020ee:	b410      	push	{r4}
	__asm__ volatile("vmrs	ip, fpscr");
 c0020f0:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c0020f4:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c0020f8:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c0020fc:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c002100:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("pop	{r4}");
 c002104:	bc10      	pop	{r4}
	__asm__ volatile("mov	ip, lr");
 c002106:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c002108:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c00210a:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r12}");
 c00210c:	e8bd 108f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("bics	lr, #1");
 c002110:	f03e 0e01 	bics.w	lr, lr, #1
	__asm__ volatile("bxns	lr");
 c002114:	4774      	bxns	lr
}
 c002116:	bf00      	nop

0c002118 <__acle_se_SECURE_log_call>:

CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_call(uint32_t addr){
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r10}");
 c002118:	e92d 048f 	stmdb	sp!, {r0, r1, r2, r3, r7, sl}
	__asm__ volatile("sub	sp, sp, #24");
 c00211c:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c00211e:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c002120:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c002122:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c002124:	af00      	add	r7, sp, #0
	__asm__ volatile("sub	r0, r10, #1");
 c002126:	f1aa 0001 	sub.w	r0, sl, #1
	__asm__ volatile("bl	CFA_ENGINE_new_log_entry");
 c00212a:	f7ff fbc7 	bl	c0018bc <CFA_ENGINE_new_log_entry>
	__asm__ volatile("nop");
 c00212e:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c002130:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c002132:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c002134:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c002138:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c00213a:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c00213c:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c00213e:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c002140:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c002144:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c002148:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c00214c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c002150:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c002154:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c002158:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c00215c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c002160:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c002164:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c002168:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c00216c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c002170:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c002174:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c002178:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c00217c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c002180:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("vmrs	ip, fpscr");
 c002184:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c002188:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c00218c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c002190:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c002194:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("mov	ip, lr");
 c002198:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c00219a:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c00219c:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r10}");
 c00219e:	e8bd 048f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, sl}
	__asm__ volatile("bics	r10, #1");
 c0021a2:	f03a 0a01 	bics.w	sl, sl, #1
	__asm__ volatile("bxns	r10");
 c0021a6:	4754      	bxns	sl
}
 c0021a8:	bf00      	nop

0c0021aa <__acle_se_SECURE_log_cond_br>:


CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_cond_br(){;
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r12}");
 c0021aa:	e92d 108f 	stmdb	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("sub	sp, sp, #24");
 c0021ae:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c0021b0:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c0021b2:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c0021b4:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c0021b6:	af00      	add	r7, sp, #0

	uint32_t inst_addr;
	asm("mov %0, lr" : "=r"(inst_addr));
 c0021b8:	4673      	mov	r3, lr
 c0021ba:	461c      	mov	r4, r3
	inst_addr -= 4;
 c0021bc:	3c04      	subs	r4, #4
	CFA_ENGINE_new_log_entry(inst_addr);
 c0021be:	4620      	mov	r0, r4
 c0021c0:	f7ff fb7c 	bl	c0018bc <CFA_ENGINE_new_log_entry>

	__asm__ volatile("nop");
 c0021c4:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c0021c6:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c0021c8:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c0021ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c0021ce:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c0021d0:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c0021d2:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c0021d4:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c0021d6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c0021da:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c0021de:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c0021e2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c0021e6:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c0021ea:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c0021ee:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c0021f2:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c0021f6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c0021fa:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c0021fe:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c002202:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c002206:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c00220a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c00220e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c002212:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c002216:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("push	{r4}");
 c00221a:	b410      	push	{r4}
	__asm__ volatile("vmrs	ip, fpscr");
 c00221c:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c002220:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c002224:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c002228:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c00222c:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("pop	{r4}");
 c002230:	bc10      	pop	{r4}
	__asm__ volatile("mov	ip, lr");
 c002232:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c002234:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c002236:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r12}");
 c002238:	e8bd 108f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("bics	lr, #1");
 c00223c:	f03e 0e01 	bics.w	lr, lr, #1
	__asm__ volatile("bxns	lr");
 c002240:	4774      	bxns	lr
}
 c002242:	bf00      	nop

0c002244 <__acle_se_SECURE_run_attestation_wait_mode>:

CMSE_NS_ENTRY void  SECURE_run_attestation_wait_mode(){
 c002244:	b580      	push	{r7, lr}
 c002246:	af00      	add	r7, sp, #0
	CFA_ENGINE_start();
 c002248:	f7ff f866 	bl	c001318 <CFA_ENGINE_start>
	return;
 c00224c:	bf00      	nop
};
 c00224e:	46bd      	mov	sp, r7
 c002250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002254:	4670      	mov	r0, lr
 c002256:	4671      	mov	r1, lr
 c002258:	4672      	mov	r2, lr
 c00225a:	4673      	mov	r3, lr
 c00225c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002260:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002264:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c002268:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c00226c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002270:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002274:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c002278:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c00227c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002280:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002284:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002288:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00228c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002290:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002294:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002298:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00229c:	f38e 8c00 	msr	CPSR_fs, lr
 c0022a0:	b410      	push	{r4}
 c0022a2:	eef1 ca10 	vmrs	ip, fpscr
 c0022a6:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0022aa:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0022ae:	ea0c 0c04 	and.w	ip, ip, r4
 c0022b2:	eee1 ca10 	vmsr	fpscr, ip
 c0022b6:	bc10      	pop	{r4}
 c0022b8:	46f4      	mov	ip, lr
 c0022ba:	4774      	bxns	lr

0c0022bc <__acle_se_SECURE_record_output_data>:

CMSE_NS_ENTRY void SECURE_record_output_data(uint32_t value){
 c0022bc:	b580      	push	{r7, lr}
 c0022be:	b082      	sub	sp, #8
 c0022c0:	af00      	add	r7, sp, #0
 c0022c2:	6078      	str	r0, [r7, #4]
	record_output_data(value);
 c0022c4:	6878      	ldr	r0, [r7, #4]
 c0022c6:	f7ff f811 	bl	c0012ec <record_output_data>
	return;
 c0022ca:	bf00      	nop
};
 c0022cc:	3708      	adds	r7, #8
 c0022ce:	46bd      	mov	sp, r7
 c0022d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0022d4:	4670      	mov	r0, lr
 c0022d6:	4671      	mov	r1, lr
 c0022d8:	4672      	mov	r2, lr
 c0022da:	4673      	mov	r3, lr
 c0022dc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0022e0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0022e4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0022e8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0022ec:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0022f0:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0022f4:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0022f8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0022fc:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002300:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002304:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002308:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00230c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002310:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002314:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002318:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00231c:	f38e 8c00 	msr	CPSR_fs, lr
 c002320:	b410      	push	{r4}
 c002322:	eef1 ca10 	vmrs	ip, fpscr
 c002326:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00232a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c00232e:	ea0c 0c04 	and.w	ip, ip, r4
 c002332:	eee1 ca10 	vmsr	fpscr, ip
 c002336:	bc10      	pop	{r4}
 c002338:	46f4      	mov	ip, lr
 c00233a:	4774      	bxns	lr

0c00233c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c00233c:	b580      	push	{r7, lr}
 c00233e:	b084      	sub	sp, #16
 c002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c002342:	4b31      	ldr	r3, [pc, #196]	; (c002408 <HAL_MspInit+0xcc>)
 c002344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c002346:	4a30      	ldr	r2, [pc, #192]	; (c002408 <HAL_MspInit+0xcc>)
 c002348:	f043 0301 	orr.w	r3, r3, #1
 c00234c:	6613      	str	r3, [r2, #96]	; 0x60
 c00234e:	4b2e      	ldr	r3, [pc, #184]	; (c002408 <HAL_MspInit+0xcc>)
 c002350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c002352:	f003 0301 	and.w	r3, r3, #1
 c002356:	60fb      	str	r3, [r7, #12]
 c002358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c00235a:	4b2b      	ldr	r3, [pc, #172]	; (c002408 <HAL_MspInit+0xcc>)
 c00235c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00235e:	4a2a      	ldr	r2, [pc, #168]	; (c002408 <HAL_MspInit+0xcc>)
 c002360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c002364:	6593      	str	r3, [r2, #88]	; 0x58
 c002366:	4b28      	ldr	r3, [pc, #160]	; (c002408 <HAL_MspInit+0xcc>)
 c002368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00236a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00236e:	60bb      	str	r3, [r7, #8]
 c002370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c002372:	4b25      	ldr	r3, [pc, #148]	; (c002408 <HAL_MspInit+0xcc>)
 c002374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002376:	4a24      	ldr	r2, [pc, #144]	; (c002408 <HAL_MspInit+0xcc>)
 c002378:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 c00237c:	6493      	str	r3, [r2, #72]	; 0x48
 c00237e:	4b22      	ldr	r3, [pc, #136]	; (c002408 <HAL_MspInit+0xcc>)
 c002380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c002386:	607b      	str	r3, [r7, #4]
 c002388:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c00238a:	2200      	movs	r2, #0
 c00238c:	2100      	movs	r1, #0
 c00238e:	2008      	movs	r0, #8
 c002390:	f002 ff11 	bl	c0051b6 <HAL_NVIC_SetPriority>
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c002394:	2008      	movs	r0, #8
 c002396:	f002 ff28 	bl	c0051ea <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c00239a:	f003 fc31 	bl	c005c00 <HAL_PWREx_DisableUCPDDeadBattery>

  /** PWR Non-Privilege/Non-Secure Items Configurations
  */
  HAL_PWR_ConfigAttributes(PWR_WKUP1, PWR_NSEC |PWR_NPRIV);
 c00239e:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023a2:	2001      	movs	r0, #1
 c0023a4:	f003 fb6c 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP2, PWR_NSEC |PWR_NPRIV);
 c0023a8:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023ac:	2002      	movs	r0, #2
 c0023ae:	f003 fb67 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP3, PWR_NSEC |PWR_NPRIV);
 c0023b2:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023b6:	2004      	movs	r0, #4
 c0023b8:	f003 fb62 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP4, PWR_NSEC |PWR_NPRIV);
 c0023bc:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023c0:	2008      	movs	r0, #8
 c0023c2:	f003 fb5d 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP5, PWR_NSEC |PWR_NPRIV);
 c0023c6:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023ca:	2010      	movs	r0, #16
 c0023cc:	f003 fb58 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VDM, PWR_NSEC |PWR_NPRIV);
 c0023d0:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023d4:	f44f 7000 	mov.w	r0, #512	; 0x200
 c0023d8:	f003 fb52 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_APC, PWR_NSEC |PWR_NPRIV);
 c0023dc:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 c0023e4:	f003 fb4c 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_LPM, PWR_NSEC |PWR_NPRIV);
 c0023e8:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 c0023f0:	f003 fb46 	bl	c005a80 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VB, PWR_NSEC |PWR_NPRIV);
 c0023f4:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0023f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 c0023fc:	f003 fb40 	bl	c005a80 <HAL_PWR_ConfigAttributes>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c002400:	bf00      	nop
 c002402:	3710      	adds	r7, #16
 c002404:	46bd      	mov	sp, r7
 c002406:	bd80      	pop	{r7, pc}
 c002408:	50021000 	.word	0x50021000

0c00240c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c00240c:	b480      	push	{r7}
 c00240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c002410:	e7fe      	b.n	c002410 <NMI_Handler+0x4>

0c002412 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c002412:	b480      	push	{r7}
 c002414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c002416:	e7fe      	b.n	c002416 <HardFault_Handler+0x4>

0c002418 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c002418:	b480      	push	{r7}
 c00241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c00241c:	e7fe      	b.n	c00241c <MemManage_Handler+0x4>

0c00241e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c00241e:	b480      	push	{r7}
 c002420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c002422:	e7fe      	b.n	c002422 <BusFault_Handler+0x4>

0c002424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c002424:	b480      	push	{r7}
 c002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c002428:	e7fe      	b.n	c002428 <UsageFault_Handler+0x4>

0c00242a <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c00242a:	b480      	push	{r7}
 c00242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c00242e:	e7fe      	b.n	c00242e <SecureFault_Handler+0x4>

0c002430 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c002430:	b480      	push	{r7}
 c002432:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c002434:	bf00      	nop
 c002436:	46bd      	mov	sp, r7
 c002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00243c:	4770      	bx	lr

0c00243e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c00243e:	b480      	push	{r7}
 c002440:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c002442:	bf00      	nop
 c002444:	46bd      	mov	sp, r7
 c002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00244a:	4770      	bx	lr

0c00244c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c00244c:	b480      	push	{r7}
 c00244e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c002450:	bf00      	nop
 c002452:	46bd      	mov	sp, r7
 c002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002458:	4770      	bx	lr

0c00245a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c00245a:	b580      	push	{r7, lr}
 c00245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c00245e:	f002 fdaf 	bl	c004fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c002462:	bf00      	nop
 c002464:	bd80      	pop	{r7, pc}

0c002466 <GTZC_IRQHandler>:

/**
  * @brief This function handles Global TrustZone controller global interrupt.
  */
void GTZC_IRQHandler(void)
{
 c002466:	b580      	push	{r7, lr}
 c002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GTZC_IRQn 0 */

  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c00246a:	f003 fa7b 	bl	c005964 <HAL_GTZC_IRQHandler>
  /* USER CODE BEGIN GTZC_IRQn 1 */

  /* USER CODE END GTZC_IRQn 1 */
}
 c00246e:	bf00      	nop
 c002470:	bd80      	pop	{r7, pc}

0c002472 <_getpid>:
 c002472:	b480      	push	{r7}
 c002474:	af00      	add	r7, sp, #0
 c002476:	2301      	movs	r3, #1
 c002478:	4618      	mov	r0, r3
 c00247a:	46bd      	mov	sp, r7
 c00247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002480:	4770      	bx	lr

0c002482 <_kill>:
 c002482:	b580      	push	{r7, lr}
 c002484:	b082      	sub	sp, #8
 c002486:	af00      	add	r7, sp, #0
 c002488:	6078      	str	r0, [r7, #4]
 c00248a:	6039      	str	r1, [r7, #0]
 c00248c:	f005 ffe8 	bl	c008460 <__errno>
 c002490:	4603      	mov	r3, r0
 c002492:	2216      	movs	r2, #22
 c002494:	601a      	str	r2, [r3, #0]
 c002496:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c00249a:	4618      	mov	r0, r3
 c00249c:	3708      	adds	r7, #8
 c00249e:	46bd      	mov	sp, r7
 c0024a0:	bd80      	pop	{r7, pc}

0c0024a2 <_exit>:
 c0024a2:	b580      	push	{r7, lr}
 c0024a4:	b082      	sub	sp, #8
 c0024a6:	af00      	add	r7, sp, #0
 c0024a8:	6078      	str	r0, [r7, #4]
 c0024aa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 c0024ae:	6878      	ldr	r0, [r7, #4]
 c0024b0:	f7ff ffe7 	bl	c002482 <_kill>
 c0024b4:	e7fe      	b.n	c0024b4 <_exit+0x12>

0c0024b6 <_read>:
 c0024b6:	b580      	push	{r7, lr}
 c0024b8:	b086      	sub	sp, #24
 c0024ba:	af00      	add	r7, sp, #0
 c0024bc:	60f8      	str	r0, [r7, #12]
 c0024be:	60b9      	str	r1, [r7, #8]
 c0024c0:	607a      	str	r2, [r7, #4]
 c0024c2:	2300      	movs	r3, #0
 c0024c4:	617b      	str	r3, [r7, #20]
 c0024c6:	e00a      	b.n	c0024de <_read+0x28>
 c0024c8:	e000      	b.n	c0024cc <_read+0x16>
 c0024ca:	bf00      	nop
 c0024cc:	4601      	mov	r1, r0
 c0024ce:	68bb      	ldr	r3, [r7, #8]
 c0024d0:	1c5a      	adds	r2, r3, #1
 c0024d2:	60ba      	str	r2, [r7, #8]
 c0024d4:	b2ca      	uxtb	r2, r1
 c0024d6:	701a      	strb	r2, [r3, #0]
 c0024d8:	697b      	ldr	r3, [r7, #20]
 c0024da:	3301      	adds	r3, #1
 c0024dc:	617b      	str	r3, [r7, #20]
 c0024de:	697a      	ldr	r2, [r7, #20]
 c0024e0:	687b      	ldr	r3, [r7, #4]
 c0024e2:	429a      	cmp	r2, r3
 c0024e4:	dbf0      	blt.n	c0024c8 <_read+0x12>
 c0024e6:	687b      	ldr	r3, [r7, #4]
 c0024e8:	4618      	mov	r0, r3
 c0024ea:	3718      	adds	r7, #24
 c0024ec:	46bd      	mov	sp, r7
 c0024ee:	bd80      	pop	{r7, pc}

0c0024f0 <_write>:
 c0024f0:	b580      	push	{r7, lr}
 c0024f2:	b086      	sub	sp, #24
 c0024f4:	af00      	add	r7, sp, #0
 c0024f6:	60f8      	str	r0, [r7, #12]
 c0024f8:	60b9      	str	r1, [r7, #8]
 c0024fa:	607a      	str	r2, [r7, #4]
 c0024fc:	2300      	movs	r3, #0
 c0024fe:	617b      	str	r3, [r7, #20]
 c002500:	e009      	b.n	c002516 <_write+0x26>
 c002502:	68bb      	ldr	r3, [r7, #8]
 c002504:	1c5a      	adds	r2, r3, #1
 c002506:	60ba      	str	r2, [r7, #8]
 c002508:	781b      	ldrb	r3, [r3, #0]
 c00250a:	4618      	mov	r0, r3
 c00250c:	e000      	b.n	c002510 <_write+0x20>
 c00250e:	bf00      	nop
 c002510:	697b      	ldr	r3, [r7, #20]
 c002512:	3301      	adds	r3, #1
 c002514:	617b      	str	r3, [r7, #20]
 c002516:	697a      	ldr	r2, [r7, #20]
 c002518:	687b      	ldr	r3, [r7, #4]
 c00251a:	429a      	cmp	r2, r3
 c00251c:	dbf1      	blt.n	c002502 <_write+0x12>
 c00251e:	687b      	ldr	r3, [r7, #4]
 c002520:	4618      	mov	r0, r3
 c002522:	3718      	adds	r7, #24
 c002524:	46bd      	mov	sp, r7
 c002526:	bd80      	pop	{r7, pc}

0c002528 <_close>:
 c002528:	b480      	push	{r7}
 c00252a:	b083      	sub	sp, #12
 c00252c:	af00      	add	r7, sp, #0
 c00252e:	6078      	str	r0, [r7, #4]
 c002530:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c002534:	4618      	mov	r0, r3
 c002536:	370c      	adds	r7, #12
 c002538:	46bd      	mov	sp, r7
 c00253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00253e:	4770      	bx	lr

0c002540 <_fstat>:
 c002540:	b480      	push	{r7}
 c002542:	b083      	sub	sp, #12
 c002544:	af00      	add	r7, sp, #0
 c002546:	6078      	str	r0, [r7, #4]
 c002548:	6039      	str	r1, [r7, #0]
 c00254a:	683b      	ldr	r3, [r7, #0]
 c00254c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 c002550:	605a      	str	r2, [r3, #4]
 c002552:	2300      	movs	r3, #0
 c002554:	4618      	mov	r0, r3
 c002556:	370c      	adds	r7, #12
 c002558:	46bd      	mov	sp, r7
 c00255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00255e:	4770      	bx	lr

0c002560 <_isatty>:
 c002560:	b480      	push	{r7}
 c002562:	b083      	sub	sp, #12
 c002564:	af00      	add	r7, sp, #0
 c002566:	6078      	str	r0, [r7, #4]
 c002568:	2301      	movs	r3, #1
 c00256a:	4618      	mov	r0, r3
 c00256c:	370c      	adds	r7, #12
 c00256e:	46bd      	mov	sp, r7
 c002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002574:	4770      	bx	lr

0c002576 <_lseek>:
 c002576:	b480      	push	{r7}
 c002578:	b085      	sub	sp, #20
 c00257a:	af00      	add	r7, sp, #0
 c00257c:	60f8      	str	r0, [r7, #12]
 c00257e:	60b9      	str	r1, [r7, #8]
 c002580:	607a      	str	r2, [r7, #4]
 c002582:	2300      	movs	r3, #0
 c002584:	4618      	mov	r0, r3
 c002586:	3714      	adds	r7, #20
 c002588:	46bd      	mov	sp, r7
 c00258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00258e:	4770      	bx	lr

0c002590 <_sbrk>:
 c002590:	b580      	push	{r7, lr}
 c002592:	b086      	sub	sp, #24
 c002594:	af00      	add	r7, sp, #0
 c002596:	6078      	str	r0, [r7, #4]
 c002598:	4a14      	ldr	r2, [pc, #80]	; (c0025ec <_sbrk+0x5c>)
 c00259a:	4b15      	ldr	r3, [pc, #84]	; (c0025f0 <_sbrk+0x60>)
 c00259c:	1ad3      	subs	r3, r2, r3
 c00259e:	617b      	str	r3, [r7, #20]
 c0025a0:	697b      	ldr	r3, [r7, #20]
 c0025a2:	613b      	str	r3, [r7, #16]
 c0025a4:	4b13      	ldr	r3, [pc, #76]	; (c0025f4 <_sbrk+0x64>)
 c0025a6:	681b      	ldr	r3, [r3, #0]
 c0025a8:	2b00      	cmp	r3, #0
 c0025aa:	d102      	bne.n	c0025b2 <_sbrk+0x22>
 c0025ac:	4b11      	ldr	r3, [pc, #68]	; (c0025f4 <_sbrk+0x64>)
 c0025ae:	4a12      	ldr	r2, [pc, #72]	; (c0025f8 <_sbrk+0x68>)
 c0025b0:	601a      	str	r2, [r3, #0]
 c0025b2:	4b10      	ldr	r3, [pc, #64]	; (c0025f4 <_sbrk+0x64>)
 c0025b4:	681a      	ldr	r2, [r3, #0]
 c0025b6:	687b      	ldr	r3, [r7, #4]
 c0025b8:	4413      	add	r3, r2
 c0025ba:	693a      	ldr	r2, [r7, #16]
 c0025bc:	429a      	cmp	r2, r3
 c0025be:	d207      	bcs.n	c0025d0 <_sbrk+0x40>
 c0025c0:	f005 ff4e 	bl	c008460 <__errno>
 c0025c4:	4603      	mov	r3, r0
 c0025c6:	220c      	movs	r2, #12
 c0025c8:	601a      	str	r2, [r3, #0]
 c0025ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c0025ce:	e009      	b.n	c0025e4 <_sbrk+0x54>
 c0025d0:	4b08      	ldr	r3, [pc, #32]	; (c0025f4 <_sbrk+0x64>)
 c0025d2:	681b      	ldr	r3, [r3, #0]
 c0025d4:	60fb      	str	r3, [r7, #12]
 c0025d6:	4b07      	ldr	r3, [pc, #28]	; (c0025f4 <_sbrk+0x64>)
 c0025d8:	681a      	ldr	r2, [r3, #0]
 c0025da:	687b      	ldr	r3, [r7, #4]
 c0025dc:	4413      	add	r3, r2
 c0025de:	4a05      	ldr	r2, [pc, #20]	; (c0025f4 <_sbrk+0x64>)
 c0025e0:	6013      	str	r3, [r2, #0]
 c0025e2:	68fb      	ldr	r3, [r7, #12]
 c0025e4:	4618      	mov	r0, r3
 c0025e6:	3718      	adds	r7, #24
 c0025e8:	46bd      	mov	sp, r7
 c0025ea:	bd80      	pop	{r7, pc}
 c0025ec:	30018000 	.word	0x30018000
 c0025f0:	00000400 	.word	0x00000400
 c0025f4:	3000040c 	.word	0x3000040c
 c0025f8:	300004b8 	.word	0x300004b8

0c0025fc <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c0025fc:	b480      	push	{r7}
 c0025fe:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c002600:	4b2f      	ldr	r3, [pc, #188]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002602:	2200      	movs	r2, #0
 c002604:	609a      	str	r2, [r3, #8]
 c002606:	4b2e      	ldr	r3, [pc, #184]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002608:	4a2e      	ldr	r2, [pc, #184]	; (c0026c4 <TZ_SAU_Setup+0xc8>)
 c00260a:	60da      	str	r2, [r3, #12]
 c00260c:	4b2c      	ldr	r3, [pc, #176]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00260e:	4a2e      	ldr	r2, [pc, #184]	; (c0026c8 <TZ_SAU_Setup+0xcc>)
 c002610:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c002612:	4b2b      	ldr	r3, [pc, #172]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002614:	2201      	movs	r2, #1
 c002616:	609a      	str	r2, [r3, #8]
 c002618:	4b29      	ldr	r3, [pc, #164]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00261a:	4a2c      	ldr	r2, [pc, #176]	; (c0026cc <TZ_SAU_Setup+0xd0>)
 c00261c:	60da      	str	r2, [r3, #12]
 c00261e:	4b28      	ldr	r3, [pc, #160]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002620:	4a2b      	ldr	r2, [pc, #172]	; (c0026d0 <TZ_SAU_Setup+0xd4>)
 c002622:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c002624:	4b26      	ldr	r3, [pc, #152]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002626:	2202      	movs	r2, #2
 c002628:	609a      	str	r2, [r3, #8]
 c00262a:	4b25      	ldr	r3, [pc, #148]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00262c:	4a29      	ldr	r2, [pc, #164]	; (c0026d4 <TZ_SAU_Setup+0xd8>)
 c00262e:	60da      	str	r2, [r3, #12]
 c002630:	4b23      	ldr	r3, [pc, #140]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002632:	4a29      	ldr	r2, [pc, #164]	; (c0026d8 <TZ_SAU_Setup+0xdc>)
 c002634:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c002636:	4b22      	ldr	r3, [pc, #136]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002638:	2203      	movs	r2, #3
 c00263a:	609a      	str	r2, [r3, #8]
 c00263c:	4b20      	ldr	r3, [pc, #128]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00263e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c002642:	60da      	str	r2, [r3, #12]
 c002644:	4b1e      	ldr	r3, [pc, #120]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002646:	4a25      	ldr	r2, [pc, #148]	; (c0026dc <TZ_SAU_Setup+0xe0>)
 c002648:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c00264a:	4b1d      	ldr	r3, [pc, #116]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00264c:	2204      	movs	r2, #4
 c00264e:	609a      	str	r2, [r3, #8]
 c002650:	4b1b      	ldr	r3, [pc, #108]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002652:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c002656:	60da      	str	r2, [r3, #12]
 c002658:	4b19      	ldr	r3, [pc, #100]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00265a:	4a21      	ldr	r2, [pc, #132]	; (c0026e0 <TZ_SAU_Setup+0xe4>)
 c00265c:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c00265e:	4b18      	ldr	r3, [pc, #96]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002660:	2205      	movs	r2, #5
 c002662:	609a      	str	r2, [r3, #8]
 c002664:	4b16      	ldr	r3, [pc, #88]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002666:	4a1f      	ldr	r2, [pc, #124]	; (c0026e4 <TZ_SAU_Setup+0xe8>)
 c002668:	60da      	str	r2, [r3, #12]
 c00266a:	4b15      	ldr	r3, [pc, #84]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c00266c:	4a1e      	ldr	r2, [pc, #120]	; (c0026e8 <TZ_SAU_Setup+0xec>)
 c00266e:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c002670:	4b13      	ldr	r3, [pc, #76]	; (c0026c0 <TZ_SAU_Setup+0xc4>)
 c002672:	2201      	movs	r2, #1
 c002674:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002676:	4b1d      	ldr	r3, [pc, #116]	; (c0026ec <TZ_SAU_Setup+0xf0>)
 c002678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00267c:	4a1b      	ldr	r2, [pc, #108]	; (c0026ec <TZ_SAU_Setup+0xf0>)
 c00267e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c002682:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002686:	4b1a      	ldr	r3, [pc, #104]	; (c0026f0 <TZ_SAU_Setup+0xf4>)
 c002688:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c00268a:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00268e:	4a18      	ldr	r2, [pc, #96]	; (c0026f0 <TZ_SAU_Setup+0xf4>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c002690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002694:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c002696:	4b17      	ldr	r3, [pc, #92]	; (c0026f4 <TZ_SAU_Setup+0xf8>)
 c002698:	2200      	movs	r2, #0
 c00269a:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c00269e:	4b15      	ldr	r3, [pc, #84]	; (c0026f4 <TZ_SAU_Setup+0xf8>)
 c0026a0:	2200      	movs	r2, #0
 c0026a2:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c0026a6:	4b13      	ldr	r3, [pc, #76]	; (c0026f4 <TZ_SAU_Setup+0xf8>)
 c0026a8:	2200      	movs	r2, #0
 c0026aa:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c0026ae:	4b11      	ldr	r3, [pc, #68]	; (c0026f4 <TZ_SAU_Setup+0xf8>)
 c0026b0:	2200      	movs	r2, #0
 c0026b2:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c0026b6:	bf00      	nop
 c0026b8:	46bd      	mov	sp, r7
 c0026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0026be:	4770      	bx	lr
 c0026c0:	e000edd0 	.word	0xe000edd0
 c0026c4:	0c03e000 	.word	0x0c03e000
 c0026c8:	0c03ffe3 	.word	0x0c03ffe3
 c0026cc:	08040000 	.word	0x08040000
 c0026d0:	0807ffe1 	.word	0x0807ffe1
 c0026d4:	20018000 	.word	0x20018000
 c0026d8:	2003ffe1 	.word	0x2003ffe1
 c0026dc:	4fffffe1 	.word	0x4fffffe1
 c0026e0:	9fffffe1 	.word	0x9fffffe1
 c0026e4:	0bf90000 	.word	0x0bf90000
 c0026e8:	0bfa8fe1 	.word	0x0bfa8fe1
 c0026ec:	e000ed00 	.word	0xe000ed00
 c0026f0:	e000ef30 	.word	0xe000ef30
 c0026f4:	e000e100 	.word	0xe000e100

0c0026f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c0026f8:	b580      	push	{r7, lr}
 c0026fa:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c0026fc:	f7ff ff7e 	bl	c0025fc <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002700:	4b08      	ldr	r3, [pc, #32]	; (c002724 <SystemInit+0x2c>)
 c002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002706:	4a07      	ldr	r2, [pc, #28]	; (c002724 <SystemInit+0x2c>)
 c002708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c00270c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002710:	4b05      	ldr	r3, [pc, #20]	; (c002728 <SystemInit+0x30>)
 c002712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002716:	4a04      	ldr	r2, [pc, #16]	; (c002728 <SystemInit+0x30>)
 c002718:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c00271c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c002720:	bf00      	nop
 c002722:	bd80      	pop	{r7, pc}
 c002724:	e000ed00 	.word	0xe000ed00
 c002728:	e002ed00 	.word	0xe002ed00

0c00272c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c00272c:	b480      	push	{r7}
 c00272e:	b087      	sub	sp, #28
 c002730:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c002732:	4b4f      	ldr	r3, [pc, #316]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002734:	681b      	ldr	r3, [r3, #0]
 c002736:	f003 0308 	and.w	r3, r3, #8
 c00273a:	2b00      	cmp	r3, #0
 c00273c:	d107      	bne.n	c00274e <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c00273e:	4b4c      	ldr	r3, [pc, #304]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002740:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002744:	0a1b      	lsrs	r3, r3, #8
 c002746:	f003 030f 	and.w	r3, r3, #15
 c00274a:	617b      	str	r3, [r7, #20]
 c00274c:	e005      	b.n	c00275a <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c00274e:	4b48      	ldr	r3, [pc, #288]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002750:	681b      	ldr	r3, [r3, #0]
 c002752:	091b      	lsrs	r3, r3, #4
 c002754:	f003 030f 	and.w	r3, r3, #15
 c002758:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c00275a:	4a46      	ldr	r2, [pc, #280]	; (c002874 <SystemCoreClockUpdate+0x148>)
 c00275c:	697b      	ldr	r3, [r7, #20]
 c00275e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002762:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c002764:	4b42      	ldr	r3, [pc, #264]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002766:	689b      	ldr	r3, [r3, #8]
 c002768:	f003 030c 	and.w	r3, r3, #12
 c00276c:	2b0c      	cmp	r3, #12
 c00276e:	d866      	bhi.n	c00283e <SystemCoreClockUpdate+0x112>
 c002770:	a201      	add	r2, pc, #4	; (adr r2, c002778 <SystemCoreClockUpdate+0x4c>)
 c002772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c002776:	bf00      	nop
 c002778:	0c0027ad 	.word	0x0c0027ad
 c00277c:	0c00283f 	.word	0x0c00283f
 c002780:	0c00283f 	.word	0x0c00283f
 c002784:	0c00283f 	.word	0x0c00283f
 c002788:	0c0027b5 	.word	0x0c0027b5
 c00278c:	0c00283f 	.word	0x0c00283f
 c002790:	0c00283f 	.word	0x0c00283f
 c002794:	0c00283f 	.word	0x0c00283f
 c002798:	0c0027bd 	.word	0x0c0027bd
 c00279c:	0c00283f 	.word	0x0c00283f
 c0027a0:	0c00283f 	.word	0x0c00283f
 c0027a4:	0c00283f 	.word	0x0c00283f
 c0027a8:	0c0027c5 	.word	0x0c0027c5
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c0027ac:	4a32      	ldr	r2, [pc, #200]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c0027ae:	697b      	ldr	r3, [r7, #20]
 c0027b0:	6013      	str	r3, [r2, #0]
      break;
 c0027b2:	e048      	b.n	c002846 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c0027b4:	4b30      	ldr	r3, [pc, #192]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c0027b6:	4a31      	ldr	r2, [pc, #196]	; (c00287c <SystemCoreClockUpdate+0x150>)
 c0027b8:	601a      	str	r2, [r3, #0]
      break;
 c0027ba:	e044      	b.n	c002846 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c0027bc:	4b2e      	ldr	r3, [pc, #184]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c0027be:	4a2f      	ldr	r2, [pc, #188]	; (c00287c <SystemCoreClockUpdate+0x150>)
 c0027c0:	601a      	str	r2, [r3, #0]
      break;
 c0027c2:	e040      	b.n	c002846 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0027c4:	4b2a      	ldr	r3, [pc, #168]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c0027c6:	68db      	ldr	r3, [r3, #12]
 c0027c8:	f003 0303 	and.w	r3, r3, #3
 c0027cc:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c0027ce:	4b28      	ldr	r3, [pc, #160]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c0027d0:	68db      	ldr	r3, [r3, #12]
 c0027d2:	091b      	lsrs	r3, r3, #4
 c0027d4:	f003 030f 	and.w	r3, r3, #15
 c0027d8:	3301      	adds	r3, #1
 c0027da:	60bb      	str	r3, [r7, #8]
 c0027dc:	68fb      	ldr	r3, [r7, #12]
 c0027de:	2b02      	cmp	r3, #2
 c0027e0:	d003      	beq.n	c0027ea <SystemCoreClockUpdate+0xbe>
 c0027e2:	68fb      	ldr	r3, [r7, #12]
 c0027e4:	2b03      	cmp	r3, #3
 c0027e6:	d006      	beq.n	c0027f6 <SystemCoreClockUpdate+0xca>
 c0027e8:	e00b      	b.n	c002802 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c0027ea:	4a24      	ldr	r2, [pc, #144]	; (c00287c <SystemCoreClockUpdate+0x150>)
 c0027ec:	68bb      	ldr	r3, [r7, #8]
 c0027ee:	fbb2 f3f3 	udiv	r3, r2, r3
 c0027f2:	613b      	str	r3, [r7, #16]
          break;
 c0027f4:	e00b      	b.n	c00280e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c0027f6:	4a21      	ldr	r2, [pc, #132]	; (c00287c <SystemCoreClockUpdate+0x150>)
 c0027f8:	68bb      	ldr	r3, [r7, #8]
 c0027fa:	fbb2 f3f3 	udiv	r3, r2, r3
 c0027fe:	613b      	str	r3, [r7, #16]
          break;
 c002800:	e005      	b.n	c00280e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c002802:	697a      	ldr	r2, [r7, #20]
 c002804:	68bb      	ldr	r3, [r7, #8]
 c002806:	fbb2 f3f3 	udiv	r3, r2, r3
 c00280a:	613b      	str	r3, [r7, #16]
          break;
 c00280c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c00280e:	4b18      	ldr	r3, [pc, #96]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002810:	68db      	ldr	r3, [r3, #12]
 c002812:	0a1b      	lsrs	r3, r3, #8
 c002814:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 c002818:	693b      	ldr	r3, [r7, #16]
 c00281a:	fb02 f303 	mul.w	r3, r2, r3
 c00281e:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002820:	4b13      	ldr	r3, [pc, #76]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002822:	68db      	ldr	r3, [r3, #12]
 c002824:	0e5b      	lsrs	r3, r3, #25
 c002826:	f003 0303 	and.w	r3, r3, #3
 c00282a:	3301      	adds	r3, #1
 c00282c:	005b      	lsls	r3, r3, #1
 c00282e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c002830:	693a      	ldr	r2, [r7, #16]
 c002832:	687b      	ldr	r3, [r7, #4]
 c002834:	fbb2 f3f3 	udiv	r3, r2, r3
 c002838:	4a0f      	ldr	r2, [pc, #60]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c00283a:	6013      	str	r3, [r2, #0]
      break;
 c00283c:	e003      	b.n	c002846 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c00283e:	4a0e      	ldr	r2, [pc, #56]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c002840:	697b      	ldr	r3, [r7, #20]
 c002842:	6013      	str	r3, [r2, #0]
      break;
 c002844:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c002846:	4b0a      	ldr	r3, [pc, #40]	; (c002870 <SystemCoreClockUpdate+0x144>)
 c002848:	689b      	ldr	r3, [r3, #8]
 c00284a:	091b      	lsrs	r3, r3, #4
 c00284c:	f003 030f 	and.w	r3, r3, #15
 c002850:	4a0b      	ldr	r2, [pc, #44]	; (c002880 <SystemCoreClockUpdate+0x154>)
 c002852:	5cd3      	ldrb	r3, [r2, r3]
 c002854:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c002856:	4b08      	ldr	r3, [pc, #32]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c002858:	681a      	ldr	r2, [r3, #0]
 c00285a:	683b      	ldr	r3, [r7, #0]
 c00285c:	fa22 f303 	lsr.w	r3, r2, r3
 c002860:	4a05      	ldr	r2, [pc, #20]	; (c002878 <SystemCoreClockUpdate+0x14c>)
 c002862:	6013      	str	r3, [r2, #0]
}
 c002864:	bf00      	nop
 c002866:	371c      	adds	r7, #28
 c002868:	46bd      	mov	sp, r7
 c00286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00286e:	4770      	bx	lr
 c002870:	50021000 	.word	0x50021000
 c002874:	0c0095cc 	.word	0x0c0095cc
 c002878:	30000060 	.word	0x30000060
 c00287c:	00f42400 	.word	0x00f42400
 c002880:	0c0095b4 	.word	0x0c0095b4

0c002884 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002884:	b580      	push	{r7, lr}
 c002886:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c002888:	f7ff ff50 	bl	c00272c <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c00288c:	4b1c      	ldr	r3, [pc, #112]	; (c002900 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c00288e:	681b      	ldr	r3, [r3, #0]
}
 c002890:	4618      	mov	r0, r3
 c002892:	46bd      	mov	sp, r7
 c002894:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002898:	4671      	mov	r1, lr
 c00289a:	4672      	mov	r2, lr
 c00289c:	4673      	mov	r3, lr
 c00289e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0028a2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0028a6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0028aa:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0028ae:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0028b2:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0028b6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0028ba:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0028be:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0028c2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0028c6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0028ca:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0028ce:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0028d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0028d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0028da:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0028de:	f38e 8c00 	msr	CPSR_fs, lr
 c0028e2:	b410      	push	{r4}
 c0028e4:	eef1 ca10 	vmrs	ip, fpscr
 c0028e8:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0028ec:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0028f0:	ea0c 0c04 	and.w	ip, ip, r4
 c0028f4:	eee1 ca10 	vmsr	fpscr, ip
 c0028f8:	bc10      	pop	{r4}
 c0028fa:	46f4      	mov	ip, lr
 c0028fc:	4774      	bxns	lr
 c0028fe:	bf00      	nop
 c002900:	30000060 	.word	0x30000060

0c002904 <default_RNG>:
 c002904:	b580      	push	{r7, lr}
 c002906:	b084      	sub	sp, #16
 c002908:	af00      	add	r7, sp, #0
 c00290a:	6078      	str	r0, [r7, #4]
 c00290c:	6039      	str	r1, [r7, #0]
 c00290e:	2300      	movs	r3, #0
 c002910:	60fb      	str	r3, [r7, #12]
 c002912:	e00a      	b.n	c00292a <default_RNG+0x26>
 c002914:	f005 fde4 	bl	c0084e0 <rand>
 c002918:	4601      	mov	r1, r0
 c00291a:	687a      	ldr	r2, [r7, #4]
 c00291c:	68fb      	ldr	r3, [r7, #12]
 c00291e:	4413      	add	r3, r2
 c002920:	b2ca      	uxtb	r2, r1
 c002922:	701a      	strb	r2, [r3, #0]
 c002924:	68fb      	ldr	r3, [r7, #12]
 c002926:	3301      	adds	r3, #1
 c002928:	60fb      	str	r3, [r7, #12]
 c00292a:	68fa      	ldr	r2, [r7, #12]
 c00292c:	683b      	ldr	r3, [r7, #0]
 c00292e:	429a      	cmp	r2, r3
 c002930:	d3f0      	bcc.n	c002914 <default_RNG+0x10>
 c002932:	2301      	movs	r3, #1
 c002934:	4618      	mov	r0, r3
 c002936:	3710      	adds	r7, #16
 c002938:	46bd      	mov	sp, r7
 c00293a:	bd80      	pop	{r7, pc}
 c00293c:	0000      	movs	r0, r0
	...

0c002940 <uECC_vli_add>:
 c002940:	b4f0      	push	{r4, r5, r6, r7}
 c002942:	b088      	sub	sp, #32
 c002944:	af00      	add	r7, sp, #0
 c002946:	60f8      	str	r0, [r7, #12]
 c002948:	60b9      	str	r1, [r7, #8]
 c00294a:	607a      	str	r2, [r7, #4]
 c00294c:	70fb      	strb	r3, [r7, #3]
 c00294e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002952:	f1c3 0308 	rsb	r3, r3, #8
 c002956:	00db      	lsls	r3, r3, #3
 c002958:	3301      	adds	r3, #1
 c00295a:	61fb      	str	r3, [r7, #28]
 c00295c:	68f8      	ldr	r0, [r7, #12]
 c00295e:	68b9      	ldr	r1, [r7, #8]
 c002960:	687a      	ldr	r2, [r7, #4]
 c002962:	69fb      	ldr	r3, [r7, #28]
 c002964:	2600      	movs	r6, #0
 c002966:	a505      	add	r5, pc, #20	; (adr r5, c00297c <uECC_vli_add+0x3c>)
 c002968:	f3af 8000 	nop.w
 c00296c:	f3af 8000 	nop.w
 c002970:	195b      	adds	r3, r3, r5
 c002972:	c920      	ldmia	r1!, {r5}
 c002974:	ca10      	ldmia	r2!, {r4}
 c002976:	192d      	adds	r5, r5, r4
 c002978:	c020      	stmia	r0!, {r5}
 c00297a:	4718      	bx	r3
 c00297c:	c920      	ldmia	r1!, {r5}
 c00297e:	ca10      	ldmia	r2!, {r4}
 c002980:	4165      	adcs	r5, r4
 c002982:	c020      	stmia	r0!, {r5}
 c002984:	c920      	ldmia	r1!, {r5}
 c002986:	ca10      	ldmia	r2!, {r4}
 c002988:	4165      	adcs	r5, r4
 c00298a:	c020      	stmia	r0!, {r5}
 c00298c:	c920      	ldmia	r1!, {r5}
 c00298e:	ca10      	ldmia	r2!, {r4}
 c002990:	4165      	adcs	r5, r4
 c002992:	c020      	stmia	r0!, {r5}
 c002994:	c920      	ldmia	r1!, {r5}
 c002996:	ca10      	ldmia	r2!, {r4}
 c002998:	4165      	adcs	r5, r4
 c00299a:	c020      	stmia	r0!, {r5}
 c00299c:	c920      	ldmia	r1!, {r5}
 c00299e:	ca10      	ldmia	r2!, {r4}
 c0029a0:	4165      	adcs	r5, r4
 c0029a2:	c020      	stmia	r0!, {r5}
 c0029a4:	c920      	ldmia	r1!, {r5}
 c0029a6:	ca10      	ldmia	r2!, {r4}
 c0029a8:	4165      	adcs	r5, r4
 c0029aa:	c020      	stmia	r0!, {r5}
 c0029ac:	c920      	ldmia	r1!, {r5}
 c0029ae:	ca10      	ldmia	r2!, {r4}
 c0029b0:	4165      	adcs	r5, r4
 c0029b2:	c020      	stmia	r0!, {r5}
 c0029b4:	4176      	adcs	r6, r6
 c0029b6:	60f8      	str	r0, [r7, #12]
 c0029b8:	60b9      	str	r1, [r7, #8]
 c0029ba:	607a      	str	r2, [r7, #4]
 c0029bc:	61fb      	str	r3, [r7, #28]
 c0029be:	61be      	str	r6, [r7, #24]
 c0029c0:	617d      	str	r5, [r7, #20]
 c0029c2:	613c      	str	r4, [r7, #16]
 c0029c4:	69bb      	ldr	r3, [r7, #24]
 c0029c6:	4618      	mov	r0, r3
 c0029c8:	3720      	adds	r7, #32
 c0029ca:	46bd      	mov	sp, r7
 c0029cc:	bcf0      	pop	{r4, r5, r6, r7}
 c0029ce:	4770      	bx	lr

0c0029d0 <uECC_vli_sub>:
 c0029d0:	b4f0      	push	{r4, r5, r6, r7}
 c0029d2:	b088      	sub	sp, #32
 c0029d4:	af00      	add	r7, sp, #0
 c0029d6:	60f8      	str	r0, [r7, #12]
 c0029d8:	60b9      	str	r1, [r7, #8]
 c0029da:	607a      	str	r2, [r7, #4]
 c0029dc:	70fb      	strb	r3, [r7, #3]
 c0029de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c0029e2:	f1c3 0308 	rsb	r3, r3, #8
 c0029e6:	00db      	lsls	r3, r3, #3
 c0029e8:	3301      	adds	r3, #1
 c0029ea:	61fb      	str	r3, [r7, #28]
 c0029ec:	68f8      	ldr	r0, [r7, #12]
 c0029ee:	68b9      	ldr	r1, [r7, #8]
 c0029f0:	687a      	ldr	r2, [r7, #4]
 c0029f2:	69fb      	ldr	r3, [r7, #28]
 c0029f4:	2600      	movs	r6, #0
 c0029f6:	a505      	add	r5, pc, #20	; (adr r5, c002a0c <uECC_vli_sub+0x3c>)
 c0029f8:	f3af 8000 	nop.w
 c0029fc:	f3af 8000 	nop.w
 c002a00:	195b      	adds	r3, r3, r5
 c002a02:	c920      	ldmia	r1!, {r5}
 c002a04:	ca10      	ldmia	r2!, {r4}
 c002a06:	1b2d      	subs	r5, r5, r4
 c002a08:	c020      	stmia	r0!, {r5}
 c002a0a:	4718      	bx	r3
 c002a0c:	c920      	ldmia	r1!, {r5}
 c002a0e:	ca10      	ldmia	r2!, {r4}
 c002a10:	41a5      	sbcs	r5, r4
 c002a12:	c020      	stmia	r0!, {r5}
 c002a14:	c920      	ldmia	r1!, {r5}
 c002a16:	ca10      	ldmia	r2!, {r4}
 c002a18:	41a5      	sbcs	r5, r4
 c002a1a:	c020      	stmia	r0!, {r5}
 c002a1c:	c920      	ldmia	r1!, {r5}
 c002a1e:	ca10      	ldmia	r2!, {r4}
 c002a20:	41a5      	sbcs	r5, r4
 c002a22:	c020      	stmia	r0!, {r5}
 c002a24:	c920      	ldmia	r1!, {r5}
 c002a26:	ca10      	ldmia	r2!, {r4}
 c002a28:	41a5      	sbcs	r5, r4
 c002a2a:	c020      	stmia	r0!, {r5}
 c002a2c:	c920      	ldmia	r1!, {r5}
 c002a2e:	ca10      	ldmia	r2!, {r4}
 c002a30:	41a5      	sbcs	r5, r4
 c002a32:	c020      	stmia	r0!, {r5}
 c002a34:	c920      	ldmia	r1!, {r5}
 c002a36:	ca10      	ldmia	r2!, {r4}
 c002a38:	41a5      	sbcs	r5, r4
 c002a3a:	c020      	stmia	r0!, {r5}
 c002a3c:	c920      	ldmia	r1!, {r5}
 c002a3e:	ca10      	ldmia	r2!, {r4}
 c002a40:	41a5      	sbcs	r5, r4
 c002a42:	c020      	stmia	r0!, {r5}
 c002a44:	4176      	adcs	r6, r6
 c002a46:	60f8      	str	r0, [r7, #12]
 c002a48:	60b9      	str	r1, [r7, #8]
 c002a4a:	607a      	str	r2, [r7, #4]
 c002a4c:	61fb      	str	r3, [r7, #28]
 c002a4e:	61be      	str	r6, [r7, #24]
 c002a50:	617d      	str	r5, [r7, #20]
 c002a52:	613c      	str	r4, [r7, #16]
 c002a54:	69bb      	ldr	r3, [r7, #24]
 c002a56:	2b00      	cmp	r3, #0
 c002a58:	bf0c      	ite	eq
 c002a5a:	2301      	moveq	r3, #1
 c002a5c:	2300      	movne	r3, #0
 c002a5e:	b2db      	uxtb	r3, r3
 c002a60:	4618      	mov	r0, r3
 c002a62:	3720      	adds	r7, #32
 c002a64:	46bd      	mov	sp, r7
 c002a66:	bcf0      	pop	{r4, r5, r6, r7}
 c002a68:	4770      	bx	lr
 c002a6a:	bf00      	nop

0c002a6c <uECC_vli_mult>:
 c002a6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c002a70:	b08d      	sub	sp, #52	; 0x34
 c002a72:	af00      	add	r7, sp, #0
 c002a74:	60f8      	str	r0, [r7, #12]
 c002a76:	60b9      	str	r1, [r7, #8]
 c002a78:	607a      	str	r2, [r7, #4]
 c002a7a:	70fb      	strb	r3, [r7, #3]
 c002a7c:	2300      	movs	r3, #0
 c002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 c002a80:	2300      	movs	r3, #0
 c002a82:	62bb      	str	r3, [r7, #40]	; 0x28
 c002a84:	2300      	movs	r3, #0
 c002a86:	627b      	str	r3, [r7, #36]	; 0x24
 c002a88:	2300      	movs	r3, #0
 c002a8a:	623b      	str	r3, [r7, #32]
 c002a8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002a90:	3b01      	subs	r3, #1
 c002a92:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 c002a96:	68fc      	ldr	r4, [r7, #12]
 c002a98:	68bd      	ldr	r5, [r7, #8]
 c002a9a:	687e      	ldr	r6, [r7, #4]
 c002a9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 c002a9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 c002aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c002aa2:	6a3b      	ldr	r3, [r7, #32]
 c002aa4:	f05f 0e00 	movs.w	lr, #0
 c002aa8:	e003      	b.n	c002ab2 <uECC_vli_mult+0x46>
 c002aaa:	ea5f 0e03 	movs.w	lr, r3
 c002aae:	ebbe 0e0c 	subs.w	lr, lr, ip
 c002ab2:	ebb3 080e 	subs.w	r8, r3, lr
 c002ab6:	f856 9008 	ldr.w	r9, [r6, r8]
 c002aba:	f855 800e 	ldr.w	r8, [r5, lr]
 c002abe:	fba8 8909 	umull	r8, r9, r8, r9
 c002ac2:	eb10 0008 	adds.w	r0, r0, r8
 c002ac6:	eb51 0109 	adcs.w	r1, r1, r9
 c002aca:	f152 0200 	adcs.w	r2, r2, #0
 c002ace:	f11e 0e04 	adds.w	lr, lr, #4
 c002ad2:	45e6      	cmp	lr, ip
 c002ad4:	dc01      	bgt.n	c002ada <uECC_vli_mult+0x6e>
 c002ad6:	459e      	cmp	lr, r3
 c002ad8:	ddeb      	ble.n	c002ab2 <uECC_vli_mult+0x46>
 c002ada:	50e0      	str	r0, [r4, r3]
 c002adc:	4608      	mov	r0, r1
 c002ade:	4611      	mov	r1, r2
 c002ae0:	2200      	movs	r2, #0
 c002ae2:	3304      	adds	r3, #4
 c002ae4:	4563      	cmp	r3, ip
 c002ae6:	dddd      	ble.n	c002aa4 <uECC_vli_mult+0x38>
 c002ae8:	ebb3 0f4c 	cmp.w	r3, ip, lsl #1
 c002aec:	dddd      	ble.n	c002aaa <uECC_vli_mult+0x3e>
 c002aee:	50e0      	str	r0, [r4, r3]
 c002af0:	464c      	mov	r4, r9
 c002af2:	4645      	mov	r5, r8
 c002af4:	4676      	mov	r6, lr
 c002af6:	62f8      	str	r0, [r7, #44]	; 0x2c
 c002af8:	62b9      	str	r1, [r7, #40]	; 0x28
 c002afa:	627a      	str	r2, [r7, #36]	; 0x24
 c002afc:	623b      	str	r3, [r7, #32]
 c002afe:	61fe      	str	r6, [r7, #28]
 c002b00:	61bd      	str	r5, [r7, #24]
 c002b02:	617c      	str	r4, [r7, #20]
 c002b04:	bf00      	nop
 c002b06:	3734      	adds	r7, #52	; 0x34
 c002b08:	46bd      	mov	sp, r7
 c002b0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0c002b0e <uECC_vli_clear>:
 c002b0e:	b480      	push	{r7}
 c002b10:	b085      	sub	sp, #20
 c002b12:	af00      	add	r7, sp, #0
 c002b14:	6078      	str	r0, [r7, #4]
 c002b16:	460b      	mov	r3, r1
 c002b18:	70fb      	strb	r3, [r7, #3]
 c002b1a:	2300      	movs	r3, #0
 c002b1c:	73fb      	strb	r3, [r7, #15]
 c002b1e:	e00a      	b.n	c002b36 <uECC_vli_clear+0x28>
 c002b20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002b24:	009b      	lsls	r3, r3, #2
 c002b26:	687a      	ldr	r2, [r7, #4]
 c002b28:	4413      	add	r3, r2
 c002b2a:	2200      	movs	r2, #0
 c002b2c:	601a      	str	r2, [r3, #0]
 c002b2e:	7bfb      	ldrb	r3, [r7, #15]
 c002b30:	3301      	adds	r3, #1
 c002b32:	b2db      	uxtb	r3, r3
 c002b34:	73fb      	strb	r3, [r7, #15]
 c002b36:	f997 200f 	ldrsb.w	r2, [r7, #15]
 c002b3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002b3e:	429a      	cmp	r2, r3
 c002b40:	dbee      	blt.n	c002b20 <uECC_vli_clear+0x12>
 c002b42:	bf00      	nop
 c002b44:	bf00      	nop
 c002b46:	3714      	adds	r7, #20
 c002b48:	46bd      	mov	sp, r7
 c002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002b4e:	4770      	bx	lr

0c002b50 <uECC_vli_isZero>:
 c002b50:	b480      	push	{r7}
 c002b52:	b085      	sub	sp, #20
 c002b54:	af00      	add	r7, sp, #0
 c002b56:	6078      	str	r0, [r7, #4]
 c002b58:	460b      	mov	r3, r1
 c002b5a:	70fb      	strb	r3, [r7, #3]
 c002b5c:	2300      	movs	r3, #0
 c002b5e:	60fb      	str	r3, [r7, #12]
 c002b60:	2300      	movs	r3, #0
 c002b62:	72fb      	strb	r3, [r7, #11]
 c002b64:	e00c      	b.n	c002b80 <uECC_vli_isZero+0x30>
 c002b66:	f997 300b 	ldrsb.w	r3, [r7, #11]
 c002b6a:	009b      	lsls	r3, r3, #2
 c002b6c:	687a      	ldr	r2, [r7, #4]
 c002b6e:	4413      	add	r3, r2
 c002b70:	681b      	ldr	r3, [r3, #0]
 c002b72:	68fa      	ldr	r2, [r7, #12]
 c002b74:	4313      	orrs	r3, r2
 c002b76:	60fb      	str	r3, [r7, #12]
 c002b78:	7afb      	ldrb	r3, [r7, #11]
 c002b7a:	3301      	adds	r3, #1
 c002b7c:	b2db      	uxtb	r3, r3
 c002b7e:	72fb      	strb	r3, [r7, #11]
 c002b80:	f997 200b 	ldrsb.w	r2, [r7, #11]
 c002b84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002b88:	429a      	cmp	r2, r3
 c002b8a:	dbec      	blt.n	c002b66 <uECC_vli_isZero+0x16>
 c002b8c:	68fb      	ldr	r3, [r7, #12]
 c002b8e:	2b00      	cmp	r3, #0
 c002b90:	bf0c      	ite	eq
 c002b92:	2301      	moveq	r3, #1
 c002b94:	2300      	movne	r3, #0
 c002b96:	b2db      	uxtb	r3, r3
 c002b98:	4618      	mov	r0, r3
 c002b9a:	3714      	adds	r7, #20
 c002b9c:	46bd      	mov	sp, r7
 c002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002ba2:	4770      	bx	lr

0c002ba4 <uECC_vli_testBit>:
 c002ba4:	b480      	push	{r7}
 c002ba6:	b083      	sub	sp, #12
 c002ba8:	af00      	add	r7, sp, #0
 c002baa:	6078      	str	r0, [r7, #4]
 c002bac:	460b      	mov	r3, r1
 c002bae:	807b      	strh	r3, [r7, #2]
 c002bb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 c002bb4:	115b      	asrs	r3, r3, #5
 c002bb6:	b21b      	sxth	r3, r3
 c002bb8:	009b      	lsls	r3, r3, #2
 c002bba:	687a      	ldr	r2, [r7, #4]
 c002bbc:	4413      	add	r3, r2
 c002bbe:	681a      	ldr	r2, [r3, #0]
 c002bc0:	887b      	ldrh	r3, [r7, #2]
 c002bc2:	f003 031f 	and.w	r3, r3, #31
 c002bc6:	2101      	movs	r1, #1
 c002bc8:	fa01 f303 	lsl.w	r3, r1, r3
 c002bcc:	4013      	ands	r3, r2
 c002bce:	4618      	mov	r0, r3
 c002bd0:	370c      	adds	r7, #12
 c002bd2:	46bd      	mov	sp, r7
 c002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002bd8:	4770      	bx	lr

0c002bda <vli_numDigits>:
 c002bda:	b480      	push	{r7}
 c002bdc:	b085      	sub	sp, #20
 c002bde:	af00      	add	r7, sp, #0
 c002be0:	6078      	str	r0, [r7, #4]
 c002be2:	460b      	mov	r3, r1
 c002be4:	70fb      	strb	r3, [r7, #3]
 c002be6:	78fb      	ldrb	r3, [r7, #3]
 c002be8:	3b01      	subs	r3, #1
 c002bea:	b2db      	uxtb	r3, r3
 c002bec:	73fb      	strb	r3, [r7, #15]
 c002bee:	e003      	b.n	c002bf8 <vli_numDigits+0x1e>
 c002bf0:	7bfb      	ldrb	r3, [r7, #15]
 c002bf2:	3b01      	subs	r3, #1
 c002bf4:	b2db      	uxtb	r3, r3
 c002bf6:	73fb      	strb	r3, [r7, #15]
 c002bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002bfc:	2b00      	cmp	r3, #0
 c002bfe:	db07      	blt.n	c002c10 <vli_numDigits+0x36>
 c002c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002c04:	009b      	lsls	r3, r3, #2
 c002c06:	687a      	ldr	r2, [r7, #4]
 c002c08:	4413      	add	r3, r2
 c002c0a:	681b      	ldr	r3, [r3, #0]
 c002c0c:	2b00      	cmp	r3, #0
 c002c0e:	d0ef      	beq.n	c002bf0 <vli_numDigits+0x16>
 c002c10:	7bfb      	ldrb	r3, [r7, #15]
 c002c12:	3301      	adds	r3, #1
 c002c14:	b2db      	uxtb	r3, r3
 c002c16:	b25b      	sxtb	r3, r3
 c002c18:	4618      	mov	r0, r3
 c002c1a:	3714      	adds	r7, #20
 c002c1c:	46bd      	mov	sp, r7
 c002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002c22:	4770      	bx	lr

0c002c24 <uECC_vli_numBits>:
 c002c24:	b580      	push	{r7, lr}
 c002c26:	b086      	sub	sp, #24
 c002c28:	af00      	add	r7, sp, #0
 c002c2a:	6078      	str	r0, [r7, #4]
 c002c2c:	460b      	mov	r3, r1
 c002c2e:	70fb      	strb	r3, [r7, #3]
 c002c30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002c34:	4619      	mov	r1, r3
 c002c36:	6878      	ldr	r0, [r7, #4]
 c002c38:	f7ff ffcf 	bl	c002bda <vli_numDigits>
 c002c3c:	4603      	mov	r3, r0
 c002c3e:	73fb      	strb	r3, [r7, #15]
 c002c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002c44:	2b00      	cmp	r3, #0
 c002c46:	d101      	bne.n	c002c4c <uECC_vli_numBits+0x28>
 c002c48:	2300      	movs	r3, #0
 c002c4a:	e021      	b.n	c002c90 <uECC_vli_numBits+0x6c>
 c002c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002c50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c002c54:	3b01      	subs	r3, #1
 c002c56:	009b      	lsls	r3, r3, #2
 c002c58:	687a      	ldr	r2, [r7, #4]
 c002c5a:	4413      	add	r3, r2
 c002c5c:	681b      	ldr	r3, [r3, #0]
 c002c5e:	613b      	str	r3, [r7, #16]
 c002c60:	2300      	movs	r3, #0
 c002c62:	617b      	str	r3, [r7, #20]
 c002c64:	e005      	b.n	c002c72 <uECC_vli_numBits+0x4e>
 c002c66:	693b      	ldr	r3, [r7, #16]
 c002c68:	085b      	lsrs	r3, r3, #1
 c002c6a:	613b      	str	r3, [r7, #16]
 c002c6c:	697b      	ldr	r3, [r7, #20]
 c002c6e:	3301      	adds	r3, #1
 c002c70:	617b      	str	r3, [r7, #20]
 c002c72:	693b      	ldr	r3, [r7, #16]
 c002c74:	2b00      	cmp	r3, #0
 c002c76:	d1f6      	bne.n	c002c66 <uECC_vli_numBits+0x42>
 c002c78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002c7c:	b29b      	uxth	r3, r3
 c002c7e:	3b01      	subs	r3, #1
 c002c80:	b29b      	uxth	r3, r3
 c002c82:	015b      	lsls	r3, r3, #5
 c002c84:	b29a      	uxth	r2, r3
 c002c86:	697b      	ldr	r3, [r7, #20]
 c002c88:	b29b      	uxth	r3, r3
 c002c8a:	4413      	add	r3, r2
 c002c8c:	b29b      	uxth	r3, r3
 c002c8e:	b21b      	sxth	r3, r3
 c002c90:	4618      	mov	r0, r3
 c002c92:	3718      	adds	r7, #24
 c002c94:	46bd      	mov	sp, r7
 c002c96:	bd80      	pop	{r7, pc}

0c002c98 <uECC_vli_set>:
 c002c98:	b480      	push	{r7}
 c002c9a:	b087      	sub	sp, #28
 c002c9c:	af00      	add	r7, sp, #0
 c002c9e:	60f8      	str	r0, [r7, #12]
 c002ca0:	60b9      	str	r1, [r7, #8]
 c002ca2:	4613      	mov	r3, r2
 c002ca4:	71fb      	strb	r3, [r7, #7]
 c002ca6:	2300      	movs	r3, #0
 c002ca8:	75fb      	strb	r3, [r7, #23]
 c002caa:	e00f      	b.n	c002ccc <uECC_vli_set+0x34>
 c002cac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002cb0:	009b      	lsls	r3, r3, #2
 c002cb2:	68ba      	ldr	r2, [r7, #8]
 c002cb4:	441a      	add	r2, r3
 c002cb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002cba:	009b      	lsls	r3, r3, #2
 c002cbc:	68f9      	ldr	r1, [r7, #12]
 c002cbe:	440b      	add	r3, r1
 c002cc0:	6812      	ldr	r2, [r2, #0]
 c002cc2:	601a      	str	r2, [r3, #0]
 c002cc4:	7dfb      	ldrb	r3, [r7, #23]
 c002cc6:	3301      	adds	r3, #1
 c002cc8:	b2db      	uxtb	r3, r3
 c002cca:	75fb      	strb	r3, [r7, #23]
 c002ccc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 c002cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002cd4:	429a      	cmp	r2, r3
 c002cd6:	dbe9      	blt.n	c002cac <uECC_vli_set+0x14>
 c002cd8:	bf00      	nop
 c002cda:	bf00      	nop
 c002cdc:	371c      	adds	r7, #28
 c002cde:	46bd      	mov	sp, r7
 c002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002ce4:	4770      	bx	lr

0c002ce6 <uECC_vli_cmp_unsafe>:
 c002ce6:	b480      	push	{r7}
 c002ce8:	b087      	sub	sp, #28
 c002cea:	af00      	add	r7, sp, #0
 c002cec:	60f8      	str	r0, [r7, #12]
 c002cee:	60b9      	str	r1, [r7, #8]
 c002cf0:	4613      	mov	r3, r2
 c002cf2:	71fb      	strb	r3, [r7, #7]
 c002cf4:	79fb      	ldrb	r3, [r7, #7]
 c002cf6:	3b01      	subs	r3, #1
 c002cf8:	b2db      	uxtb	r3, r3
 c002cfa:	75fb      	strb	r3, [r7, #23]
 c002cfc:	e024      	b.n	c002d48 <uECC_vli_cmp_unsafe+0x62>
 c002cfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002d02:	009b      	lsls	r3, r3, #2
 c002d04:	68fa      	ldr	r2, [r7, #12]
 c002d06:	4413      	add	r3, r2
 c002d08:	681a      	ldr	r2, [r3, #0]
 c002d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002d0e:	009b      	lsls	r3, r3, #2
 c002d10:	68b9      	ldr	r1, [r7, #8]
 c002d12:	440b      	add	r3, r1
 c002d14:	681b      	ldr	r3, [r3, #0]
 c002d16:	429a      	cmp	r2, r3
 c002d18:	d901      	bls.n	c002d1e <uECC_vli_cmp_unsafe+0x38>
 c002d1a:	2301      	movs	r3, #1
 c002d1c:	e019      	b.n	c002d52 <uECC_vli_cmp_unsafe+0x6c>
 c002d1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002d22:	009b      	lsls	r3, r3, #2
 c002d24:	68fa      	ldr	r2, [r7, #12]
 c002d26:	4413      	add	r3, r2
 c002d28:	681a      	ldr	r2, [r3, #0]
 c002d2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002d2e:	009b      	lsls	r3, r3, #2
 c002d30:	68b9      	ldr	r1, [r7, #8]
 c002d32:	440b      	add	r3, r1
 c002d34:	681b      	ldr	r3, [r3, #0]
 c002d36:	429a      	cmp	r2, r3
 c002d38:	d202      	bcs.n	c002d40 <uECC_vli_cmp_unsafe+0x5a>
 c002d3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c002d3e:	e008      	b.n	c002d52 <uECC_vli_cmp_unsafe+0x6c>
 c002d40:	7dfb      	ldrb	r3, [r7, #23]
 c002d42:	3b01      	subs	r3, #1
 c002d44:	b2db      	uxtb	r3, r3
 c002d46:	75fb      	strb	r3, [r7, #23]
 c002d48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c002d4c:	2b00      	cmp	r3, #0
 c002d4e:	dad6      	bge.n	c002cfe <uECC_vli_cmp_unsafe+0x18>
 c002d50:	2300      	movs	r3, #0
 c002d52:	4618      	mov	r0, r3
 c002d54:	371c      	adds	r7, #28
 c002d56:	46bd      	mov	sp, r7
 c002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002d5c:	4770      	bx	lr

0c002d5e <uECC_vli_equal>:
 c002d5e:	b480      	push	{r7}
 c002d60:	b087      	sub	sp, #28
 c002d62:	af00      	add	r7, sp, #0
 c002d64:	60f8      	str	r0, [r7, #12]
 c002d66:	60b9      	str	r1, [r7, #8]
 c002d68:	4613      	mov	r3, r2
 c002d6a:	71fb      	strb	r3, [r7, #7]
 c002d6c:	2300      	movs	r3, #0
 c002d6e:	617b      	str	r3, [r7, #20]
 c002d70:	79fb      	ldrb	r3, [r7, #7]
 c002d72:	3b01      	subs	r3, #1
 c002d74:	b2db      	uxtb	r3, r3
 c002d76:	74fb      	strb	r3, [r7, #19]
 c002d78:	e013      	b.n	c002da2 <uECC_vli_equal+0x44>
 c002d7a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 c002d7e:	009b      	lsls	r3, r3, #2
 c002d80:	68fa      	ldr	r2, [r7, #12]
 c002d82:	4413      	add	r3, r2
 c002d84:	681a      	ldr	r2, [r3, #0]
 c002d86:	f997 3013 	ldrsb.w	r3, [r7, #19]
 c002d8a:	009b      	lsls	r3, r3, #2
 c002d8c:	68b9      	ldr	r1, [r7, #8]
 c002d8e:	440b      	add	r3, r1
 c002d90:	681b      	ldr	r3, [r3, #0]
 c002d92:	4053      	eors	r3, r2
 c002d94:	697a      	ldr	r2, [r7, #20]
 c002d96:	4313      	orrs	r3, r2
 c002d98:	617b      	str	r3, [r7, #20]
 c002d9a:	7cfb      	ldrb	r3, [r7, #19]
 c002d9c:	3b01      	subs	r3, #1
 c002d9e:	b2db      	uxtb	r3, r3
 c002da0:	74fb      	strb	r3, [r7, #19]
 c002da2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 c002da6:	2b00      	cmp	r3, #0
 c002da8:	dae7      	bge.n	c002d7a <uECC_vli_equal+0x1c>
 c002daa:	697b      	ldr	r3, [r7, #20]
 c002dac:	2b00      	cmp	r3, #0
 c002dae:	bf0c      	ite	eq
 c002db0:	2301      	moveq	r3, #1
 c002db2:	2300      	movne	r3, #0
 c002db4:	b2db      	uxtb	r3, r3
 c002db6:	4618      	mov	r0, r3
 c002db8:	371c      	adds	r7, #28
 c002dba:	46bd      	mov	sp, r7
 c002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002dc0:	4770      	bx	lr

0c002dc2 <uECC_vli_cmp>:
 c002dc2:	b580      	push	{r7, lr}
 c002dc4:	b08e      	sub	sp, #56	; 0x38
 c002dc6:	af00      	add	r7, sp, #0
 c002dc8:	60f8      	str	r0, [r7, #12]
 c002dca:	60b9      	str	r1, [r7, #8]
 c002dcc:	4613      	mov	r3, r2
 c002dce:	71fb      	strb	r3, [r7, #7]
 c002dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002dd4:	f107 0010 	add.w	r0, r7, #16
 c002dd8:	68ba      	ldr	r2, [r7, #8]
 c002dda:	68f9      	ldr	r1, [r7, #12]
 c002ddc:	f7ff fdf8 	bl	c0029d0 <uECC_vli_sub>
 c002de0:	4603      	mov	r3, r0
 c002de2:	2b00      	cmp	r3, #0
 c002de4:	bf14      	ite	ne
 c002de6:	2301      	movne	r3, #1
 c002de8:	2300      	moveq	r3, #0
 c002dea:	b2db      	uxtb	r3, r3
 c002dec:	637b      	str	r3, [r7, #52]	; 0x34
 c002dee:	f997 2007 	ldrsb.w	r2, [r7, #7]
 c002df2:	f107 0310 	add.w	r3, r7, #16
 c002df6:	4611      	mov	r1, r2
 c002df8:	4618      	mov	r0, r3
 c002dfa:	f7ff fea9 	bl	c002b50 <uECC_vli_isZero>
 c002dfe:	6338      	str	r0, [r7, #48]	; 0x30
 c002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c002e02:	2b00      	cmp	r3, #0
 c002e04:	bf0c      	ite	eq
 c002e06:	2301      	moveq	r3, #1
 c002e08:	2300      	movne	r3, #0
 c002e0a:	b2db      	uxtb	r3, r3
 c002e0c:	461a      	mov	r2, r3
 c002e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c002e10:	b2db      	uxtb	r3, r3
 c002e12:	005b      	lsls	r3, r3, #1
 c002e14:	b2db      	uxtb	r3, r3
 c002e16:	1ad3      	subs	r3, r2, r3
 c002e18:	b2db      	uxtb	r3, r3
 c002e1a:	b25b      	sxtb	r3, r3
 c002e1c:	4618      	mov	r0, r3
 c002e1e:	3738      	adds	r7, #56	; 0x38
 c002e20:	46bd      	mov	sp, r7
 c002e22:	bd80      	pop	{r7, pc}

0c002e24 <uECC_vli_rshift1>:
 c002e24:	b480      	push	{r7}
 c002e26:	b087      	sub	sp, #28
 c002e28:	af00      	add	r7, sp, #0
 c002e2a:	6078      	str	r0, [r7, #4]
 c002e2c:	460b      	mov	r3, r1
 c002e2e:	70fb      	strb	r3, [r7, #3]
 c002e30:	687b      	ldr	r3, [r7, #4]
 c002e32:	613b      	str	r3, [r7, #16]
 c002e34:	2300      	movs	r3, #0
 c002e36:	617b      	str	r3, [r7, #20]
 c002e38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002e3c:	009b      	lsls	r3, r3, #2
 c002e3e:	687a      	ldr	r2, [r7, #4]
 c002e40:	4413      	add	r3, r2
 c002e42:	607b      	str	r3, [r7, #4]
 c002e44:	e00b      	b.n	c002e5e <uECC_vli_rshift1+0x3a>
 c002e46:	687b      	ldr	r3, [r7, #4]
 c002e48:	681b      	ldr	r3, [r3, #0]
 c002e4a:	60fb      	str	r3, [r7, #12]
 c002e4c:	68fb      	ldr	r3, [r7, #12]
 c002e4e:	085a      	lsrs	r2, r3, #1
 c002e50:	697b      	ldr	r3, [r7, #20]
 c002e52:	431a      	orrs	r2, r3
 c002e54:	687b      	ldr	r3, [r7, #4]
 c002e56:	601a      	str	r2, [r3, #0]
 c002e58:	68fb      	ldr	r3, [r7, #12]
 c002e5a:	07db      	lsls	r3, r3, #31
 c002e5c:	617b      	str	r3, [r7, #20]
 c002e5e:	687b      	ldr	r3, [r7, #4]
 c002e60:	1f1a      	subs	r2, r3, #4
 c002e62:	607a      	str	r2, [r7, #4]
 c002e64:	693a      	ldr	r2, [r7, #16]
 c002e66:	429a      	cmp	r2, r3
 c002e68:	d3ed      	bcc.n	c002e46 <uECC_vli_rshift1+0x22>
 c002e6a:	bf00      	nop
 c002e6c:	bf00      	nop
 c002e6e:	371c      	adds	r7, #28
 c002e70:	46bd      	mov	sp, r7
 c002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002e76:	4770      	bx	lr

0c002e78 <uECC_vli_modAdd>:
 c002e78:	b580      	push	{r7, lr}
 c002e7a:	b086      	sub	sp, #24
 c002e7c:	af00      	add	r7, sp, #0
 c002e7e:	60f8      	str	r0, [r7, #12]
 c002e80:	60b9      	str	r1, [r7, #8]
 c002e82:	607a      	str	r2, [r7, #4]
 c002e84:	603b      	str	r3, [r7, #0]
 c002e86:	f997 3020 	ldrsb.w	r3, [r7, #32]
 c002e8a:	687a      	ldr	r2, [r7, #4]
 c002e8c:	68b9      	ldr	r1, [r7, #8]
 c002e8e:	68f8      	ldr	r0, [r7, #12]
 c002e90:	f7ff fd56 	bl	c002940 <uECC_vli_add>
 c002e94:	6178      	str	r0, [r7, #20]
 c002e96:	697b      	ldr	r3, [r7, #20]
 c002e98:	2b00      	cmp	r3, #0
 c002e9a:	d109      	bne.n	c002eb0 <uECC_vli_modAdd+0x38>
 c002e9c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 c002ea0:	461a      	mov	r2, r3
 c002ea2:	68f9      	ldr	r1, [r7, #12]
 c002ea4:	6838      	ldr	r0, [r7, #0]
 c002ea6:	f7ff ff1e 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c002eaa:	4603      	mov	r3, r0
 c002eac:	2b01      	cmp	r3, #1
 c002eae:	d006      	beq.n	c002ebe <uECC_vli_modAdd+0x46>
 c002eb0:	f997 3020 	ldrsb.w	r3, [r7, #32]
 c002eb4:	683a      	ldr	r2, [r7, #0]
 c002eb6:	68f9      	ldr	r1, [r7, #12]
 c002eb8:	68f8      	ldr	r0, [r7, #12]
 c002eba:	f7ff fd89 	bl	c0029d0 <uECC_vli_sub>
 c002ebe:	bf00      	nop
 c002ec0:	3718      	adds	r7, #24
 c002ec2:	46bd      	mov	sp, r7
 c002ec4:	bd80      	pop	{r7, pc}

0c002ec6 <uECC_vli_modSub>:
 c002ec6:	b580      	push	{r7, lr}
 c002ec8:	b086      	sub	sp, #24
 c002eca:	af00      	add	r7, sp, #0
 c002ecc:	60f8      	str	r0, [r7, #12]
 c002ece:	60b9      	str	r1, [r7, #8]
 c002ed0:	607a      	str	r2, [r7, #4]
 c002ed2:	603b      	str	r3, [r7, #0]
 c002ed4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 c002ed8:	687a      	ldr	r2, [r7, #4]
 c002eda:	68b9      	ldr	r1, [r7, #8]
 c002edc:	68f8      	ldr	r0, [r7, #12]
 c002ede:	f7ff fd77 	bl	c0029d0 <uECC_vli_sub>
 c002ee2:	6178      	str	r0, [r7, #20]
 c002ee4:	697b      	ldr	r3, [r7, #20]
 c002ee6:	2b00      	cmp	r3, #0
 c002ee8:	d006      	beq.n	c002ef8 <uECC_vli_modSub+0x32>
 c002eea:	f997 3020 	ldrsb.w	r3, [r7, #32]
 c002eee:	683a      	ldr	r2, [r7, #0]
 c002ef0:	68f9      	ldr	r1, [r7, #12]
 c002ef2:	68f8      	ldr	r0, [r7, #12]
 c002ef4:	f7ff fd24 	bl	c002940 <uECC_vli_add>
 c002ef8:	bf00      	nop
 c002efa:	3718      	adds	r7, #24
 c002efc:	46bd      	mov	sp, r7
 c002efe:	bd80      	pop	{r7, pc}

0c002f00 <uECC_vli_mmod>:
 c002f00:	b590      	push	{r4, r7, lr}
 c002f02:	b0ad      	sub	sp, #180	; 0xb4
 c002f04:	af00      	add	r7, sp, #0
 c002f06:	60f8      	str	r0, [r7, #12]
 c002f08:	60b9      	str	r1, [r7, #8]
 c002f0a:	607a      	str	r2, [r7, #4]
 c002f0c:	70fb      	strb	r3, [r7, #3]
 c002f0e:	f107 0318 	add.w	r3, r7, #24
 c002f12:	613b      	str	r3, [r7, #16]
 c002f14:	68bb      	ldr	r3, [r7, #8]
 c002f16:	617b      	str	r3, [r7, #20]
 c002f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002f1c:	b29b      	uxth	r3, r3
 c002f1e:	019b      	lsls	r3, r3, #6
 c002f20:	b29c      	uxth	r4, r3
 c002f22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002f26:	4619      	mov	r1, r3
 c002f28:	6878      	ldr	r0, [r7, #4]
 c002f2a:	f7ff fe7b 	bl	c002c24 <uECC_vli_numBits>
 c002f2e:	4603      	mov	r3, r0
 c002f30:	b29b      	uxth	r3, r3
 c002f32:	1ae3      	subs	r3, r4, r3
 c002f34:	b29b      	uxth	r3, r3
 c002f36:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 c002f3a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 c002f3e:	2b00      	cmp	r3, #0
 c002f40:	da00      	bge.n	c002f44 <uECC_vli_mmod+0x44>
 c002f42:	331f      	adds	r3, #31
 c002f44:	115b      	asrs	r3, r3, #5
 c002f46:	b21b      	sxth	r3, r3
 c002f48:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 c002f4c:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 c002f50:	425a      	negs	r2, r3
 c002f52:	f003 031f 	and.w	r3, r3, #31
 c002f56:	f002 021f 	and.w	r2, r2, #31
 c002f5a:	bf58      	it	pl
 c002f5c:	4253      	negpl	r3, r2
 c002f5e:	b21b      	sxth	r3, r3
 c002f60:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
 c002f64:	2300      	movs	r3, #0
 c002f66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 c002f6a:	f997 209e 	ldrsb.w	r2, [r7, #158]	; 0x9e
 c002f6e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 c002f72:	4611      	mov	r1, r2
 c002f74:	4618      	mov	r0, r3
 c002f76:	f7ff fdca 	bl	c002b0e <uECC_vli_clear>
 c002f7a:	f997 309d 	ldrsb.w	r3, [r7, #157]	; 0x9d
 c002f7e:	2b00      	cmp	r3, #0
 c002f80:	dd34      	ble.n	c002fec <uECC_vli_mmod+0xec>
 c002f82:	2300      	movs	r3, #0
 c002f84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c002f88:	e029      	b.n	c002fde <uECC_vli_mmod+0xde>
 c002f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c002f8e:	009b      	lsls	r3, r3, #2
 c002f90:	687a      	ldr	r2, [r7, #4]
 c002f92:	4413      	add	r3, r2
 c002f94:	681a      	ldr	r2, [r3, #0]
 c002f96:	f997 309d 	ldrsb.w	r3, [r7, #157]	; 0x9d
 c002f9a:	fa02 f103 	lsl.w	r1, r2, r3
 c002f9e:	f997 209e 	ldrsb.w	r2, [r7, #158]	; 0x9e
 c002fa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c002fa6:	4413      	add	r3, r2
 c002fa8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 c002fac:	430a      	orrs	r2, r1
 c002fae:	009b      	lsls	r3, r3, #2
 c002fb0:	33b0      	adds	r3, #176	; 0xb0
 c002fb2:	443b      	add	r3, r7
 c002fb4:	f843 2c58 	str.w	r2, [r3, #-88]
 c002fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c002fbc:	009b      	lsls	r3, r3, #2
 c002fbe:	687a      	ldr	r2, [r7, #4]
 c002fc0:	4413      	add	r3, r2
 c002fc2:	681a      	ldr	r2, [r3, #0]
 c002fc4:	f997 309d 	ldrsb.w	r3, [r7, #157]	; 0x9d
 c002fc8:	f1c3 0320 	rsb	r3, r3, #32
 c002fcc:	fa22 f303 	lsr.w	r3, r2, r3
 c002fd0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 c002fd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c002fd8:	3301      	adds	r3, #1
 c002fda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c002fde:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c002fe2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 c002fe6:	429a      	cmp	r2, r3
 c002fe8:	d3cf      	bcc.n	c002f8a <uECC_vli_mmod+0x8a>
 c002fea:	e00b      	b.n	c003004 <uECC_vli_mmod+0x104>
 c002fec:	f997 309e 	ldrsb.w	r3, [r7, #158]	; 0x9e
 c002ff0:	009b      	lsls	r3, r3, #2
 c002ff2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 c002ff6:	4413      	add	r3, r2
 c002ff8:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c002ffc:	6879      	ldr	r1, [r7, #4]
 c002ffe:	4618      	mov	r0, r3
 c003000:	f7ff fe4a 	bl	c002c98 <uECC_vli_set>
 c003004:	2301      	movs	r3, #1
 c003006:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c00300a:	e09f      	b.n	c00314c <uECC_vli_mmod+0x24c>
 c00300c:	2300      	movs	r3, #0
 c00300e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 c003012:	2300      	movs	r3, #0
 c003014:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 c003018:	e053      	b.n	c0030c2 <uECC_vli_mmod+0x1c2>
 c00301a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c00301e:	009b      	lsls	r3, r3, #2
 c003020:	33b0      	adds	r3, #176	; 0xb0
 c003022:	443b      	add	r3, r7
 c003024:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 c003028:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 c00302c:	009b      	lsls	r3, r3, #2
 c00302e:	4413      	add	r3, r2
 c003030:	681a      	ldr	r2, [r3, #0]
 c003032:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 c003036:	009b      	lsls	r3, r3, #2
 c003038:	33b0      	adds	r3, #176	; 0xb0
 c00303a:	443b      	add	r3, r7
 c00303c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 c003040:	1ad2      	subs	r2, r2, r3
 c003042:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 c003046:	1ad3      	subs	r3, r2, r3
 c003048:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 c00304c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c003050:	009b      	lsls	r3, r3, #2
 c003052:	33b0      	adds	r3, #176	; 0xb0
 c003054:	443b      	add	r3, r7
 c003056:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 c00305a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 c00305e:	009b      	lsls	r3, r3, #2
 c003060:	4413      	add	r3, r2
 c003062:	681b      	ldr	r3, [r3, #0]
 c003064:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 c003068:	429a      	cmp	r2, r3
 c00306a:	d014      	beq.n	c003096 <uECC_vli_mmod+0x196>
 c00306c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c003070:	009b      	lsls	r3, r3, #2
 c003072:	33b0      	adds	r3, #176	; 0xb0
 c003074:	443b      	add	r3, r7
 c003076:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 c00307a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 c00307e:	009b      	lsls	r3, r3, #2
 c003080:	4413      	add	r3, r2
 c003082:	681b      	ldr	r3, [r3, #0]
 c003084:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 c003088:	429a      	cmp	r2, r3
 c00308a:	bf8c      	ite	hi
 c00308c:	2301      	movhi	r3, #1
 c00308e:	2300      	movls	r3, #0
 c003090:	b2db      	uxtb	r3, r3
 c003092:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 c003096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c00309a:	f1c3 0301 	rsb	r3, r3, #1
 c00309e:	009b      	lsls	r3, r3, #2
 c0030a0:	33b0      	adds	r3, #176	; 0xb0
 c0030a2:	443b      	add	r3, r7
 c0030a4:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 c0030a8:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 c0030ac:	009b      	lsls	r3, r3, #2
 c0030ae:	4413      	add	r3, r2
 c0030b0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 c0030b4:	601a      	str	r2, [r3, #0]
 c0030b6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 c0030ba:	3301      	adds	r3, #1
 c0030bc:	b2db      	uxtb	r3, r3
 c0030be:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 c0030c2:	f997 209f 	ldrsb.w	r2, [r7, #159]	; 0x9f
 c0030c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c0030ca:	005b      	lsls	r3, r3, #1
 c0030cc:	429a      	cmp	r2, r3
 c0030ce:	dba4      	blt.n	c00301a <uECC_vli_mmod+0x11a>
 c0030d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 c0030d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 c0030d8:	429a      	cmp	r2, r3
 c0030da:	bf0c      	ite	eq
 c0030dc:	2301      	moveq	r3, #1
 c0030de:	2300      	movne	r3, #0
 c0030e0:	b2db      	uxtb	r3, r3
 c0030e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c0030e6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0030ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 c0030ee:	4611      	mov	r1, r2
 c0030f0:	4618      	mov	r0, r3
 c0030f2:	f7ff fe97 	bl	c002e24 <uECC_vli_rshift1>
 c0030f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c0030fa:	3b01      	subs	r3, #1
 c0030fc:	009b      	lsls	r3, r3, #2
 c0030fe:	33b0      	adds	r3, #176	; 0xb0
 c003100:	443b      	add	r3, r7
 c003102:	f853 1c58 	ldr.w	r1, [r3, #-88]
 c003106:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00310a:	009b      	lsls	r3, r3, #2
 c00310c:	33b0      	adds	r3, #176	; 0xb0
 c00310e:	443b      	add	r3, r7
 c003110:	f853 3c58 	ldr.w	r3, [r3, #-88]
 c003114:	07da      	lsls	r2, r3, #31
 c003116:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00311a:	3b01      	subs	r3, #1
 c00311c:	430a      	orrs	r2, r1
 c00311e:	009b      	lsls	r3, r3, #2
 c003120:	33b0      	adds	r3, #176	; 0xb0
 c003122:	443b      	add	r3, r7
 c003124:	f843 2c58 	str.w	r2, [r3, #-88]
 c003128:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00312c:	009b      	lsls	r3, r3, #2
 c00312e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 c003132:	4413      	add	r3, r2
 c003134:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003138:	4611      	mov	r1, r2
 c00313a:	4618      	mov	r0, r3
 c00313c:	f7ff fe72 	bl	c002e24 <uECC_vli_rshift1>
 c003140:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 c003144:	3b01      	subs	r3, #1
 c003146:	b29b      	uxth	r3, r3
 c003148:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 c00314c:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 c003150:	2b00      	cmp	r3, #0
 c003152:	f6bf af5b 	bge.w	c00300c <uECC_vli_mmod+0x10c>
 c003156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c00315a:	009b      	lsls	r3, r3, #2
 c00315c:	33b0      	adds	r3, #176	; 0xb0
 c00315e:	443b      	add	r3, r7
 c003160:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 c003164:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003168:	4619      	mov	r1, r3
 c00316a:	68f8      	ldr	r0, [r7, #12]
 c00316c:	f7ff fd94 	bl	c002c98 <uECC_vli_set>
 c003170:	bf00      	nop
 c003172:	37b4      	adds	r7, #180	; 0xb4
 c003174:	46bd      	mov	sp, r7
 c003176:	bd90      	pop	{r4, r7, pc}

0c003178 <uECC_vli_modMult>:
 c003178:	b580      	push	{r7, lr}
 c00317a:	b094      	sub	sp, #80	; 0x50
 c00317c:	af00      	add	r7, sp, #0
 c00317e:	60f8      	str	r0, [r7, #12]
 c003180:	60b9      	str	r1, [r7, #8]
 c003182:	607a      	str	r2, [r7, #4]
 c003184:	603b      	str	r3, [r7, #0]
 c003186:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 c00318a:	f107 0010 	add.w	r0, r7, #16
 c00318e:	687a      	ldr	r2, [r7, #4]
 c003190:	68b9      	ldr	r1, [r7, #8]
 c003192:	f7ff fc6b 	bl	c002a6c <uECC_vli_mult>
 c003196:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 c00319a:	f107 0110 	add.w	r1, r7, #16
 c00319e:	683a      	ldr	r2, [r7, #0]
 c0031a0:	68f8      	ldr	r0, [r7, #12]
 c0031a2:	f7ff fead 	bl	c002f00 <uECC_vli_mmod>
 c0031a6:	bf00      	nop
 c0031a8:	3750      	adds	r7, #80	; 0x50
 c0031aa:	46bd      	mov	sp, r7
 c0031ac:	bd80      	pop	{r7, pc}

0c0031ae <uECC_vli_modMult_fast>:
 c0031ae:	b580      	push	{r7, lr}
 c0031b0:	b094      	sub	sp, #80	; 0x50
 c0031b2:	af00      	add	r7, sp, #0
 c0031b4:	60f8      	str	r0, [r7, #12]
 c0031b6:	60b9      	str	r1, [r7, #8]
 c0031b8:	607a      	str	r2, [r7, #4]
 c0031ba:	603b      	str	r3, [r7, #0]
 c0031bc:	683b      	ldr	r3, [r7, #0]
 c0031be:	f993 3000 	ldrsb.w	r3, [r3]
 c0031c2:	f107 0010 	add.w	r0, r7, #16
 c0031c6:	687a      	ldr	r2, [r7, #4]
 c0031c8:	68b9      	ldr	r1, [r7, #8]
 c0031ca:	f7ff fc4f 	bl	c002a6c <uECC_vli_mult>
 c0031ce:	683b      	ldr	r3, [r7, #0]
 c0031d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 c0031d4:	f107 0210 	add.w	r2, r7, #16
 c0031d8:	4611      	mov	r1, r2
 c0031da:	68f8      	ldr	r0, [r7, #12]
 c0031dc:	4798      	blx	r3
 c0031de:	bf00      	nop
 c0031e0:	3750      	adds	r7, #80	; 0x50
 c0031e2:	46bd      	mov	sp, r7
 c0031e4:	bd80      	pop	{r7, pc}

0c0031e6 <uECC_vli_modSquare_fast>:
 c0031e6:	b580      	push	{r7, lr}
 c0031e8:	b084      	sub	sp, #16
 c0031ea:	af00      	add	r7, sp, #0
 c0031ec:	60f8      	str	r0, [r7, #12]
 c0031ee:	60b9      	str	r1, [r7, #8]
 c0031f0:	607a      	str	r2, [r7, #4]
 c0031f2:	687b      	ldr	r3, [r7, #4]
 c0031f4:	68ba      	ldr	r2, [r7, #8]
 c0031f6:	68b9      	ldr	r1, [r7, #8]
 c0031f8:	68f8      	ldr	r0, [r7, #12]
 c0031fa:	f7ff ffd8 	bl	c0031ae <uECC_vli_modMult_fast>
 c0031fe:	bf00      	nop
 c003200:	3710      	adds	r7, #16
 c003202:	46bd      	mov	sp, r7
 c003204:	bd80      	pop	{r7, pc}

0c003206 <vli_modInv_update>:
 c003206:	b580      	push	{r7, lr}
 c003208:	b086      	sub	sp, #24
 c00320a:	af00      	add	r7, sp, #0
 c00320c:	60f8      	str	r0, [r7, #12]
 c00320e:	60b9      	str	r1, [r7, #8]
 c003210:	4613      	mov	r3, r2
 c003212:	71fb      	strb	r3, [r7, #7]
 c003214:	2300      	movs	r3, #0
 c003216:	617b      	str	r3, [r7, #20]
 c003218:	68fb      	ldr	r3, [r7, #12]
 c00321a:	681b      	ldr	r3, [r3, #0]
 c00321c:	f003 0301 	and.w	r3, r3, #1
 c003220:	2b00      	cmp	r3, #0
 c003222:	d007      	beq.n	c003234 <vli_modInv_update+0x2e>
 c003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c003228:	68ba      	ldr	r2, [r7, #8]
 c00322a:	68f9      	ldr	r1, [r7, #12]
 c00322c:	68f8      	ldr	r0, [r7, #12]
 c00322e:	f7ff fb87 	bl	c002940 <uECC_vli_add>
 c003232:	6178      	str	r0, [r7, #20]
 c003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c003238:	4619      	mov	r1, r3
 c00323a:	68f8      	ldr	r0, [r7, #12]
 c00323c:	f7ff fdf2 	bl	c002e24 <uECC_vli_rshift1>
 c003240:	697b      	ldr	r3, [r7, #20]
 c003242:	2b00      	cmp	r3, #0
 c003244:	d013      	beq.n	c00326e <vli_modInv_update+0x68>
 c003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00324a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c00324e:	3b01      	subs	r3, #1
 c003250:	009b      	lsls	r3, r3, #2
 c003252:	68fa      	ldr	r2, [r7, #12]
 c003254:	4413      	add	r3, r2
 c003256:	681a      	ldr	r2, [r3, #0]
 c003258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00325c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c003260:	3b01      	subs	r3, #1
 c003262:	009b      	lsls	r3, r3, #2
 c003264:	68f9      	ldr	r1, [r7, #12]
 c003266:	440b      	add	r3, r1
 c003268:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 c00326c:	601a      	str	r2, [r3, #0]
 c00326e:	bf00      	nop
 c003270:	3718      	adds	r7, #24
 c003272:	46bd      	mov	sp, r7
 c003274:	bd80      	pop	{r7, pc}

0c003276 <uECC_vli_modInv>:
 c003276:	b580      	push	{r7, lr}
 c003278:	b0a6      	sub	sp, #152	; 0x98
 c00327a:	af00      	add	r7, sp, #0
 c00327c:	60f8      	str	r0, [r7, #12]
 c00327e:	60b9      	str	r1, [r7, #8]
 c003280:	607a      	str	r2, [r7, #4]
 c003282:	70fb      	strb	r3, [r7, #3]
 c003284:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c003288:	4619      	mov	r1, r3
 c00328a:	68b8      	ldr	r0, [r7, #8]
 c00328c:	f7ff fc60 	bl	c002b50 <uECC_vli_isZero>
 c003290:	4603      	mov	r3, r0
 c003292:	2b00      	cmp	r3, #0
 c003294:	d006      	beq.n	c0032a4 <uECC_vli_modInv+0x2e>
 c003296:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00329a:	4619      	mov	r1, r3
 c00329c:	68f8      	ldr	r0, [r7, #12]
 c00329e:	f7ff fc36 	bl	c002b0e <uECC_vli_clear>
 c0032a2:	e0de      	b.n	c003462 <uECC_vli_modInv+0x1ec>
 c0032a4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0032a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 c0032ac:	68b9      	ldr	r1, [r7, #8]
 c0032ae:	4618      	mov	r0, r3
 c0032b0:	f7ff fcf2 	bl	c002c98 <uECC_vli_set>
 c0032b4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0032b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 c0032bc:	6879      	ldr	r1, [r7, #4]
 c0032be:	4618      	mov	r0, r3
 c0032c0:	f7ff fcea 	bl	c002c98 <uECC_vli_set>
 c0032c4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0032c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 c0032cc:	4611      	mov	r1, r2
 c0032ce:	4618      	mov	r0, r3
 c0032d0:	f7ff fc1d 	bl	c002b0e <uECC_vli_clear>
 c0032d4:	2301      	movs	r3, #1
 c0032d6:	637b      	str	r3, [r7, #52]	; 0x34
 c0032d8:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0032dc:	f107 0314 	add.w	r3, r7, #20
 c0032e0:	4611      	mov	r1, r2
 c0032e2:	4618      	mov	r0, r3
 c0032e4:	f7ff fc13 	bl	c002b0e <uECC_vli_clear>
 c0032e8:	e0a2      	b.n	c003430 <uECC_vli_modInv+0x1ba>
 c0032ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c0032ec:	f003 0301 	and.w	r3, r3, #1
 c0032f0:	2b00      	cmp	r3, #0
 c0032f2:	d110      	bne.n	c003316 <uECC_vli_modInv+0xa0>
 c0032f4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0032f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 c0032fc:	4611      	mov	r1, r2
 c0032fe:	4618      	mov	r0, r3
 c003300:	f7ff fd90 	bl	c002e24 <uECC_vli_rshift1>
 c003304:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003308:	f107 0334 	add.w	r3, r7, #52	; 0x34
 c00330c:	6879      	ldr	r1, [r7, #4]
 c00330e:	4618      	mov	r0, r3
 c003310:	f7ff ff79 	bl	c003206 <vli_modInv_update>
 c003314:	e08c      	b.n	c003430 <uECC_vli_modInv+0x1ba>
 c003316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c003318:	f003 0301 	and.w	r3, r3, #1
 c00331c:	2b00      	cmp	r3, #0
 c00331e:	d110      	bne.n	c003342 <uECC_vli_modInv+0xcc>
 c003320:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003324:	f107 0354 	add.w	r3, r7, #84	; 0x54
 c003328:	4611      	mov	r1, r2
 c00332a:	4618      	mov	r0, r3
 c00332c:	f7ff fd7a 	bl	c002e24 <uECC_vli_rshift1>
 c003330:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003334:	f107 0314 	add.w	r3, r7, #20
 c003338:	6879      	ldr	r1, [r7, #4]
 c00333a:	4618      	mov	r0, r3
 c00333c:	f7ff ff63 	bl	c003206 <vli_modInv_update>
 c003340:	e076      	b.n	c003430 <uECC_vli_modInv+0x1ba>
 c003342:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 c003346:	2b00      	cmp	r3, #0
 c003348:	dd39      	ble.n	c0033be <uECC_vli_modInv+0x148>
 c00334a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00334e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 c003352:	f107 0174 	add.w	r1, r7, #116	; 0x74
 c003356:	f107 0074 	add.w	r0, r7, #116	; 0x74
 c00335a:	f7ff fb39 	bl	c0029d0 <uECC_vli_sub>
 c00335e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003362:	f107 0374 	add.w	r3, r7, #116	; 0x74
 c003366:	4611      	mov	r1, r2
 c003368:	4618      	mov	r0, r3
 c00336a:	f7ff fd5b 	bl	c002e24 <uECC_vli_rshift1>
 c00336e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003372:	f107 0114 	add.w	r1, r7, #20
 c003376:	f107 0334 	add.w	r3, r7, #52	; 0x34
 c00337a:	4618      	mov	r0, r3
 c00337c:	f7ff fcb3 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c003380:	4603      	mov	r3, r0
 c003382:	2b00      	cmp	r3, #0
 c003384:	da08      	bge.n	c003398 <uECC_vli_modInv+0x122>
 c003386:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00338a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 c00338e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c003392:	687a      	ldr	r2, [r7, #4]
 c003394:	f7ff fad4 	bl	c002940 <uECC_vli_add>
 c003398:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c00339c:	f107 0214 	add.w	r2, r7, #20
 c0033a0:	f107 0134 	add.w	r1, r7, #52	; 0x34
 c0033a4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c0033a8:	f7ff fb12 	bl	c0029d0 <uECC_vli_sub>
 c0033ac:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0033b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 c0033b4:	6879      	ldr	r1, [r7, #4]
 c0033b6:	4618      	mov	r0, r3
 c0033b8:	f7ff ff25 	bl	c003206 <vli_modInv_update>
 c0033bc:	e038      	b.n	c003430 <uECC_vli_modInv+0x1ba>
 c0033be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c0033c2:	f107 0274 	add.w	r2, r7, #116	; 0x74
 c0033c6:	f107 0154 	add.w	r1, r7, #84	; 0x54
 c0033ca:	f107 0054 	add.w	r0, r7, #84	; 0x54
 c0033ce:	f7ff faff 	bl	c0029d0 <uECC_vli_sub>
 c0033d2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0033d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 c0033da:	4611      	mov	r1, r2
 c0033dc:	4618      	mov	r0, r3
 c0033de:	f7ff fd21 	bl	c002e24 <uECC_vli_rshift1>
 c0033e2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c0033e6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 c0033ea:	f107 0314 	add.w	r3, r7, #20
 c0033ee:	4618      	mov	r0, r3
 c0033f0:	f7ff fc79 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c0033f4:	4603      	mov	r3, r0
 c0033f6:	2b00      	cmp	r3, #0
 c0033f8:	da08      	bge.n	c00340c <uECC_vli_modInv+0x196>
 c0033fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c0033fe:	f107 0114 	add.w	r1, r7, #20
 c003402:	f107 0014 	add.w	r0, r7, #20
 c003406:	687a      	ldr	r2, [r7, #4]
 c003408:	f7ff fa9a 	bl	c002940 <uECC_vli_add>
 c00340c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 c003410:	f107 0234 	add.w	r2, r7, #52	; 0x34
 c003414:	f107 0114 	add.w	r1, r7, #20
 c003418:	f107 0014 	add.w	r0, r7, #20
 c00341c:	f7ff fad8 	bl	c0029d0 <uECC_vli_sub>
 c003420:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003424:	f107 0314 	add.w	r3, r7, #20
 c003428:	6879      	ldr	r1, [r7, #4]
 c00342a:	4618      	mov	r0, r3
 c00342c:	f7ff feeb 	bl	c003206 <vli_modInv_update>
 c003430:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003434:	f107 0154 	add.w	r1, r7, #84	; 0x54
 c003438:	f107 0374 	add.w	r3, r7, #116	; 0x74
 c00343c:	4618      	mov	r0, r3
 c00343e:	f7ff fc52 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c003442:	4603      	mov	r3, r0
 c003444:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 c003448:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 c00344c:	2b00      	cmp	r3, #0
 c00344e:	f47f af4c 	bne.w	c0032ea <uECC_vli_modInv+0x74>
 c003452:	f997 2003 	ldrsb.w	r2, [r7, #3]
 c003456:	f107 0334 	add.w	r3, r7, #52	; 0x34
 c00345a:	4619      	mov	r1, r3
 c00345c:	68f8      	ldr	r0, [r7, #12]
 c00345e:	f7ff fc1b 	bl	c002c98 <uECC_vli_set>
 c003462:	3798      	adds	r7, #152	; 0x98
 c003464:	46bd      	mov	sp, r7
 c003466:	bd80      	pop	{r7, pc}

0c003468 <double_jacobian_default>:
 c003468:	b580      	push	{r7, lr}
 c00346a:	b098      	sub	sp, #96	; 0x60
 c00346c:	af02      	add	r7, sp, #8
 c00346e:	60f8      	str	r0, [r7, #12]
 c003470:	60b9      	str	r1, [r7, #8]
 c003472:	607a      	str	r2, [r7, #4]
 c003474:	603b      	str	r3, [r7, #0]
 c003476:	683b      	ldr	r3, [r7, #0]
 c003478:	781b      	ldrb	r3, [r3, #0]
 c00347a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 c00347e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003482:	4619      	mov	r1, r3
 c003484:	6878      	ldr	r0, [r7, #4]
 c003486:	f7ff fb63 	bl	c002b50 <uECC_vli_isZero>
 c00348a:	4603      	mov	r3, r0
 c00348c:	2b00      	cmp	r3, #0
 c00348e:	f040 80e6 	bne.w	c00365e <double_jacobian_default+0x1f6>
 c003492:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c003496:	683a      	ldr	r2, [r7, #0]
 c003498:	68b9      	ldr	r1, [r7, #8]
 c00349a:	4618      	mov	r0, r3
 c00349c:	f7ff fea3 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c0034a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c0034a4:	f107 0010 	add.w	r0, r7, #16
 c0034a8:	683b      	ldr	r3, [r7, #0]
 c0034aa:	68f9      	ldr	r1, [r7, #12]
 c0034ac:	f7ff fe7f 	bl	c0031ae <uECC_vli_modMult_fast>
 c0034b0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c0034b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c0034b8:	683a      	ldr	r2, [r7, #0]
 c0034ba:	4618      	mov	r0, r3
 c0034bc:	f7ff fe93 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c0034c0:	683b      	ldr	r3, [r7, #0]
 c0034c2:	687a      	ldr	r2, [r7, #4]
 c0034c4:	68b9      	ldr	r1, [r7, #8]
 c0034c6:	68b8      	ldr	r0, [r7, #8]
 c0034c8:	f7ff fe71 	bl	c0031ae <uECC_vli_modMult_fast>
 c0034cc:	683a      	ldr	r2, [r7, #0]
 c0034ce:	6879      	ldr	r1, [r7, #4]
 c0034d0:	6878      	ldr	r0, [r7, #4]
 c0034d2:	f7ff fe88 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c0034d6:	683b      	ldr	r3, [r7, #0]
 c0034d8:	1d1a      	adds	r2, r3, #4
 c0034da:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0034de:	9300      	str	r3, [sp, #0]
 c0034e0:	4613      	mov	r3, r2
 c0034e2:	687a      	ldr	r2, [r7, #4]
 c0034e4:	68f9      	ldr	r1, [r7, #12]
 c0034e6:	68f8      	ldr	r0, [r7, #12]
 c0034e8:	f7ff fcc6 	bl	c002e78 <uECC_vli_modAdd>
 c0034ec:	683b      	ldr	r3, [r7, #0]
 c0034ee:	1d1a      	adds	r2, r3, #4
 c0034f0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0034f4:	9300      	str	r3, [sp, #0]
 c0034f6:	4613      	mov	r3, r2
 c0034f8:	687a      	ldr	r2, [r7, #4]
 c0034fa:	6879      	ldr	r1, [r7, #4]
 c0034fc:	6878      	ldr	r0, [r7, #4]
 c0034fe:	f7ff fcbb 	bl	c002e78 <uECC_vli_modAdd>
 c003502:	683b      	ldr	r3, [r7, #0]
 c003504:	1d1a      	adds	r2, r3, #4
 c003506:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c00350a:	9300      	str	r3, [sp, #0]
 c00350c:	4613      	mov	r3, r2
 c00350e:	687a      	ldr	r2, [r7, #4]
 c003510:	68f9      	ldr	r1, [r7, #12]
 c003512:	6878      	ldr	r0, [r7, #4]
 c003514:	f7ff fcd7 	bl	c002ec6 <uECC_vli_modSub>
 c003518:	683b      	ldr	r3, [r7, #0]
 c00351a:	687a      	ldr	r2, [r7, #4]
 c00351c:	68f9      	ldr	r1, [r7, #12]
 c00351e:	68f8      	ldr	r0, [r7, #12]
 c003520:	f7ff fe45 	bl	c0031ae <uECC_vli_modMult_fast>
 c003524:	683b      	ldr	r3, [r7, #0]
 c003526:	1d1a      	adds	r2, r3, #4
 c003528:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c00352c:	9300      	str	r3, [sp, #0]
 c00352e:	4613      	mov	r3, r2
 c003530:	68fa      	ldr	r2, [r7, #12]
 c003532:	68f9      	ldr	r1, [r7, #12]
 c003534:	6878      	ldr	r0, [r7, #4]
 c003536:	f7ff fc9f 	bl	c002e78 <uECC_vli_modAdd>
 c00353a:	683b      	ldr	r3, [r7, #0]
 c00353c:	1d1a      	adds	r2, r3, #4
 c00353e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003542:	9300      	str	r3, [sp, #0]
 c003544:	4613      	mov	r3, r2
 c003546:	687a      	ldr	r2, [r7, #4]
 c003548:	68f9      	ldr	r1, [r7, #12]
 c00354a:	68f8      	ldr	r0, [r7, #12]
 c00354c:	f7ff fc94 	bl	c002e78 <uECC_vli_modAdd>
 c003550:	2100      	movs	r1, #0
 c003552:	68f8      	ldr	r0, [r7, #12]
 c003554:	f7ff fb26 	bl	c002ba4 <uECC_vli_testBit>
 c003558:	4603      	mov	r3, r0
 c00355a:	2b00      	cmp	r3, #0
 c00355c:	d024      	beq.n	c0035a8 <double_jacobian_default+0x140>
 c00355e:	683b      	ldr	r3, [r7, #0]
 c003560:	1d1a      	adds	r2, r3, #4
 c003562:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003566:	68f9      	ldr	r1, [r7, #12]
 c003568:	68f8      	ldr	r0, [r7, #12]
 c00356a:	f7ff f9e9 	bl	c002940 <uECC_vli_add>
 c00356e:	6538      	str	r0, [r7, #80]	; 0x50
 c003570:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003574:	4619      	mov	r1, r3
 c003576:	68f8      	ldr	r0, [r7, #12]
 c003578:	f7ff fc54 	bl	c002e24 <uECC_vli_rshift1>
 c00357c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003580:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c003584:	3b01      	subs	r3, #1
 c003586:	009b      	lsls	r3, r3, #2
 c003588:	68fa      	ldr	r2, [r7, #12]
 c00358a:	4413      	add	r3, r2
 c00358c:	6819      	ldr	r1, [r3, #0]
 c00358e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c003590:	07da      	lsls	r2, r3, #31
 c003592:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003596:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c00359a:	3b01      	subs	r3, #1
 c00359c:	009b      	lsls	r3, r3, #2
 c00359e:	68f8      	ldr	r0, [r7, #12]
 c0035a0:	4403      	add	r3, r0
 c0035a2:	430a      	orrs	r2, r1
 c0035a4:	601a      	str	r2, [r3, #0]
 c0035a6:	e005      	b.n	c0035b4 <double_jacobian_default+0x14c>
 c0035a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0035ac:	4619      	mov	r1, r3
 c0035ae:	68f8      	ldr	r0, [r7, #12]
 c0035b0:	f7ff fc38 	bl	c002e24 <uECC_vli_rshift1>
 c0035b4:	683a      	ldr	r2, [r7, #0]
 c0035b6:	68f9      	ldr	r1, [r7, #12]
 c0035b8:	6878      	ldr	r0, [r7, #4]
 c0035ba:	f7ff fe14 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c0035be:	683b      	ldr	r3, [r7, #0]
 c0035c0:	1d19      	adds	r1, r3, #4
 c0035c2:	f107 0210 	add.w	r2, r7, #16
 c0035c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0035ca:	9300      	str	r3, [sp, #0]
 c0035cc:	460b      	mov	r3, r1
 c0035ce:	6879      	ldr	r1, [r7, #4]
 c0035d0:	6878      	ldr	r0, [r7, #4]
 c0035d2:	f7ff fc78 	bl	c002ec6 <uECC_vli_modSub>
 c0035d6:	683b      	ldr	r3, [r7, #0]
 c0035d8:	1d19      	adds	r1, r3, #4
 c0035da:	f107 0210 	add.w	r2, r7, #16
 c0035de:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0035e2:	9300      	str	r3, [sp, #0]
 c0035e4:	460b      	mov	r3, r1
 c0035e6:	6879      	ldr	r1, [r7, #4]
 c0035e8:	6878      	ldr	r0, [r7, #4]
 c0035ea:	f7ff fc6c 	bl	c002ec6 <uECC_vli_modSub>
 c0035ee:	683b      	ldr	r3, [r7, #0]
 c0035f0:	1d1a      	adds	r2, r3, #4
 c0035f2:	f107 0110 	add.w	r1, r7, #16
 c0035f6:	f107 0010 	add.w	r0, r7, #16
 c0035fa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c0035fe:	9300      	str	r3, [sp, #0]
 c003600:	4613      	mov	r3, r2
 c003602:	687a      	ldr	r2, [r7, #4]
 c003604:	f7ff fc5f 	bl	c002ec6 <uECC_vli_modSub>
 c003608:	f107 0210 	add.w	r2, r7, #16
 c00360c:	683b      	ldr	r3, [r7, #0]
 c00360e:	68f9      	ldr	r1, [r7, #12]
 c003610:	68f8      	ldr	r0, [r7, #12]
 c003612:	f7ff fdcc 	bl	c0031ae <uECC_vli_modMult_fast>
 c003616:	683b      	ldr	r3, [r7, #0]
 c003618:	1d19      	adds	r1, r3, #4
 c00361a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c00361e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 c003622:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003626:	9300      	str	r3, [sp, #0]
 c003628:	460b      	mov	r3, r1
 c00362a:	68f9      	ldr	r1, [r7, #12]
 c00362c:	f7ff fc4b 	bl	c002ec6 <uECC_vli_modSub>
 c003630:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003634:	461a      	mov	r2, r3
 c003636:	6879      	ldr	r1, [r7, #4]
 c003638:	68f8      	ldr	r0, [r7, #12]
 c00363a:	f7ff fb2d 	bl	c002c98 <uECC_vli_set>
 c00363e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 c003642:	461a      	mov	r2, r3
 c003644:	68b9      	ldr	r1, [r7, #8]
 c003646:	6878      	ldr	r0, [r7, #4]
 c003648:	f7ff fb26 	bl	c002c98 <uECC_vli_set>
 c00364c:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 c003650:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c003654:	4619      	mov	r1, r3
 c003656:	68b8      	ldr	r0, [r7, #8]
 c003658:	f7ff fb1e 	bl	c002c98 <uECC_vli_set>
 c00365c:	e000      	b.n	c003660 <double_jacobian_default+0x1f8>
 c00365e:	bf00      	nop
 c003660:	3758      	adds	r7, #88	; 0x58
 c003662:	46bd      	mov	sp, r7
 c003664:	bd80      	pop	{r7, pc}

0c003666 <x_side_default>:
 c003666:	b580      	push	{r7, lr}
 c003668:	b090      	sub	sp, #64	; 0x40
 c00366a:	af02      	add	r7, sp, #8
 c00366c:	60f8      	str	r0, [r7, #12]
 c00366e:	60b9      	str	r1, [r7, #8]
 c003670:	607a      	str	r2, [r7, #4]
 c003672:	f107 0314 	add.w	r3, r7, #20
 c003676:	2220      	movs	r2, #32
 c003678:	2100      	movs	r1, #0
 c00367a:	4618      	mov	r0, r3
 c00367c:	f004 ff27 	bl	c0084ce <memset>
 c003680:	2303      	movs	r3, #3
 c003682:	617b      	str	r3, [r7, #20]
 c003684:	687b      	ldr	r3, [r7, #4]
 c003686:	781b      	ldrb	r3, [r3, #0]
 c003688:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 c00368c:	687a      	ldr	r2, [r7, #4]
 c00368e:	68b9      	ldr	r1, [r7, #8]
 c003690:	68f8      	ldr	r0, [r7, #12]
 c003692:	f7ff fda8 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003696:	687b      	ldr	r3, [r7, #4]
 c003698:	1d19      	adds	r1, r3, #4
 c00369a:	f107 0214 	add.w	r2, r7, #20
 c00369e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c0036a2:	9300      	str	r3, [sp, #0]
 c0036a4:	460b      	mov	r3, r1
 c0036a6:	68f9      	ldr	r1, [r7, #12]
 c0036a8:	68f8      	ldr	r0, [r7, #12]
 c0036aa:	f7ff fc0c 	bl	c002ec6 <uECC_vli_modSub>
 c0036ae:	687b      	ldr	r3, [r7, #4]
 c0036b0:	68ba      	ldr	r2, [r7, #8]
 c0036b2:	68f9      	ldr	r1, [r7, #12]
 c0036b4:	68f8      	ldr	r0, [r7, #12]
 c0036b6:	f7ff fd7a 	bl	c0031ae <uECC_vli_modMult_fast>
 c0036ba:	687b      	ldr	r3, [r7, #4]
 c0036bc:	f103 0284 	add.w	r2, r3, #132	; 0x84
 c0036c0:	687b      	ldr	r3, [r7, #4]
 c0036c2:	1d19      	adds	r1, r3, #4
 c0036c4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c0036c8:	9300      	str	r3, [sp, #0]
 c0036ca:	460b      	mov	r3, r1
 c0036cc:	68f9      	ldr	r1, [r7, #12]
 c0036ce:	68f8      	ldr	r0, [r7, #12]
 c0036d0:	f7ff fbd2 	bl	c002e78 <uECC_vli_modAdd>
 c0036d4:	bf00      	nop
 c0036d6:	3738      	adds	r7, #56	; 0x38
 c0036d8:	46bd      	mov	sp, r7
 c0036da:	bd80      	pop	{r7, pc}

0c0036dc <mod_sqrt_default>:
 c0036dc:	b580      	push	{r7, lr}
 c0036de:	b094      	sub	sp, #80	; 0x50
 c0036e0:	af00      	add	r7, sp, #0
 c0036e2:	6078      	str	r0, [r7, #4]
 c0036e4:	6039      	str	r1, [r7, #0]
 c0036e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c0036ea:	2220      	movs	r2, #32
 c0036ec:	2100      	movs	r1, #0
 c0036ee:	4618      	mov	r0, r3
 c0036f0:	f004 feed 	bl	c0084ce <memset>
 c0036f4:	2301      	movs	r3, #1
 c0036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 c0036f8:	f107 030c 	add.w	r3, r7, #12
 c0036fc:	2220      	movs	r2, #32
 c0036fe:	2100      	movs	r1, #0
 c003700:	4618      	mov	r0, r3
 c003702:	f004 fee4 	bl	c0084ce <memset>
 c003706:	2301      	movs	r3, #1
 c003708:	60fb      	str	r3, [r7, #12]
 c00370a:	683b      	ldr	r3, [r7, #0]
 c00370c:	781b      	ldrb	r3, [r3, #0]
 c00370e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 c003712:	683b      	ldr	r3, [r7, #0]
 c003714:	1d19      	adds	r1, r3, #4
 c003716:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 c00371a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 c00371e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 c003722:	f7ff f90d 	bl	c002940 <uECC_vli_add>
 c003726:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 c00372a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c00372e:	4611      	mov	r1, r2
 c003730:	4618      	mov	r0, r3
 c003732:	f7ff fa77 	bl	c002c24 <uECC_vli_numBits>
 c003736:	4603      	mov	r3, r0
 c003738:	b29b      	uxth	r3, r3
 c00373a:	3b01      	subs	r3, #1
 c00373c:	b29b      	uxth	r3, r3
 c00373e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 c003742:	e020      	b.n	c003786 <mod_sqrt_default+0xaa>
 c003744:	f107 010c 	add.w	r1, r7, #12
 c003748:	f107 030c 	add.w	r3, r7, #12
 c00374c:	683a      	ldr	r2, [r7, #0]
 c00374e:	4618      	mov	r0, r3
 c003750:	f7ff fd49 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003754:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 c003758:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c00375c:	4611      	mov	r1, r2
 c00375e:	4618      	mov	r0, r3
 c003760:	f7ff fa20 	bl	c002ba4 <uECC_vli_testBit>
 c003764:	4603      	mov	r3, r0
 c003766:	2b00      	cmp	r3, #0
 c003768:	d007      	beq.n	c00377a <mod_sqrt_default+0x9e>
 c00376a:	f107 010c 	add.w	r1, r7, #12
 c00376e:	f107 000c 	add.w	r0, r7, #12
 c003772:	683b      	ldr	r3, [r7, #0]
 c003774:	687a      	ldr	r2, [r7, #4]
 c003776:	f7ff fd1a 	bl	c0031ae <uECC_vli_modMult_fast>
 c00377a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 c00377e:	3b01      	subs	r3, #1
 c003780:	b29b      	uxth	r3, r3
 c003782:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 c003786:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 c00378a:	2b01      	cmp	r3, #1
 c00378c:	dcda      	bgt.n	c003744 <mod_sqrt_default+0x68>
 c00378e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 c003792:	f107 030c 	add.w	r3, r7, #12
 c003796:	4619      	mov	r1, r3
 c003798:	6878      	ldr	r0, [r7, #4]
 c00379a:	f7ff fa7d 	bl	c002c98 <uECC_vli_set>
 c00379e:	bf00      	nop
 c0037a0:	3750      	adds	r7, #80	; 0x50
 c0037a2:	46bd      	mov	sp, r7
 c0037a4:	bd80      	pop	{r7, pc}
	...

0c0037a8 <uECC_secp256r1>:
 c0037a8:	b480      	push	{r7}
 c0037aa:	af00      	add	r7, sp, #0
 c0037ac:	4b02      	ldr	r3, [pc, #8]	; (c0037b8 <uECC_secp256r1+0x10>)
 c0037ae:	4618      	mov	r0, r3
 c0037b0:	46bd      	mov	sp, r7
 c0037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0037b6:	4770      	bx	lr
 c0037b8:	0c00960c 	.word	0x0c00960c

0c0037bc <vli_mmod_fast_secp256r1>:
 c0037bc:	b580      	push	{r7, lr}
 c0037be:	b08c      	sub	sp, #48	; 0x30
 c0037c0:	af00      	add	r7, sp, #0
 c0037c2:	6078      	str	r0, [r7, #4]
 c0037c4:	6039      	str	r1, [r7, #0]
 c0037c6:	2208      	movs	r2, #8
 c0037c8:	6839      	ldr	r1, [r7, #0]
 c0037ca:	6878      	ldr	r0, [r7, #4]
 c0037cc:	f7ff fa64 	bl	c002c98 <uECC_vli_set>
 c0037d0:	2300      	movs	r3, #0
 c0037d2:	617b      	str	r3, [r7, #20]
 c0037d4:	697b      	ldr	r3, [r7, #20]
 c0037d6:	613b      	str	r3, [r7, #16]
 c0037d8:	693b      	ldr	r3, [r7, #16]
 c0037da:	60fb      	str	r3, [r7, #12]
 c0037dc:	683b      	ldr	r3, [r7, #0]
 c0037de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0037e0:	61bb      	str	r3, [r7, #24]
 c0037e2:	683b      	ldr	r3, [r7, #0]
 c0037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0037e6:	61fb      	str	r3, [r7, #28]
 c0037e8:	683b      	ldr	r3, [r7, #0]
 c0037ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0037ec:	623b      	str	r3, [r7, #32]
 c0037ee:	683b      	ldr	r3, [r7, #0]
 c0037f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0037f2:	627b      	str	r3, [r7, #36]	; 0x24
 c0037f4:	683b      	ldr	r3, [r7, #0]
 c0037f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0037f8:	62bb      	str	r3, [r7, #40]	; 0x28
 c0037fa:	f107 020c 	add.w	r2, r7, #12
 c0037fe:	f107 010c 	add.w	r1, r7, #12
 c003802:	f107 000c 	add.w	r0, r7, #12
 c003806:	2308      	movs	r3, #8
 c003808:	f7ff f89a 	bl	c002940 <uECC_vli_add>
 c00380c:	4603      	mov	r3, r0
 c00380e:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003810:	f107 020c 	add.w	r2, r7, #12
 c003814:	2308      	movs	r3, #8
 c003816:	6879      	ldr	r1, [r7, #4]
 c003818:	6878      	ldr	r0, [r7, #4]
 c00381a:	f7ff f891 	bl	c002940 <uECC_vli_add>
 c00381e:	4602      	mov	r2, r0
 c003820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003822:	4413      	add	r3, r2
 c003824:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003826:	683b      	ldr	r3, [r7, #0]
 c003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c00382a:	61bb      	str	r3, [r7, #24]
 c00382c:	683b      	ldr	r3, [r7, #0]
 c00382e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003830:	61fb      	str	r3, [r7, #28]
 c003832:	683b      	ldr	r3, [r7, #0]
 c003834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003836:	623b      	str	r3, [r7, #32]
 c003838:	683b      	ldr	r3, [r7, #0]
 c00383a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c00383c:	627b      	str	r3, [r7, #36]	; 0x24
 c00383e:	2300      	movs	r3, #0
 c003840:	62bb      	str	r3, [r7, #40]	; 0x28
 c003842:	f107 020c 	add.w	r2, r7, #12
 c003846:	f107 010c 	add.w	r1, r7, #12
 c00384a:	f107 000c 	add.w	r0, r7, #12
 c00384e:	2308      	movs	r3, #8
 c003850:	f7ff f876 	bl	c002940 <uECC_vli_add>
 c003854:	4602      	mov	r2, r0
 c003856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003858:	4413      	add	r3, r2
 c00385a:	62fb      	str	r3, [r7, #44]	; 0x2c
 c00385c:	f107 020c 	add.w	r2, r7, #12
 c003860:	2308      	movs	r3, #8
 c003862:	6879      	ldr	r1, [r7, #4]
 c003864:	6878      	ldr	r0, [r7, #4]
 c003866:	f7ff f86b 	bl	c002940 <uECC_vli_add>
 c00386a:	4602      	mov	r2, r0
 c00386c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c00386e:	4413      	add	r3, r2
 c003870:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003872:	683b      	ldr	r3, [r7, #0]
 c003874:	6a1b      	ldr	r3, [r3, #32]
 c003876:	60fb      	str	r3, [r7, #12]
 c003878:	683b      	ldr	r3, [r7, #0]
 c00387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00387c:	613b      	str	r3, [r7, #16]
 c00387e:	683b      	ldr	r3, [r7, #0]
 c003880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003882:	617b      	str	r3, [r7, #20]
 c003884:	2300      	movs	r3, #0
 c003886:	623b      	str	r3, [r7, #32]
 c003888:	6a3b      	ldr	r3, [r7, #32]
 c00388a:	61fb      	str	r3, [r7, #28]
 c00388c:	69fb      	ldr	r3, [r7, #28]
 c00388e:	61bb      	str	r3, [r7, #24]
 c003890:	683b      	ldr	r3, [r7, #0]
 c003892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003894:	627b      	str	r3, [r7, #36]	; 0x24
 c003896:	683b      	ldr	r3, [r7, #0]
 c003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c00389a:	62bb      	str	r3, [r7, #40]	; 0x28
 c00389c:	f107 020c 	add.w	r2, r7, #12
 c0038a0:	2308      	movs	r3, #8
 c0038a2:	6879      	ldr	r1, [r7, #4]
 c0038a4:	6878      	ldr	r0, [r7, #4]
 c0038a6:	f7ff f84b 	bl	c002940 <uECC_vli_add>
 c0038aa:	4602      	mov	r2, r0
 c0038ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0038ae:	4413      	add	r3, r2
 c0038b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 c0038b2:	683b      	ldr	r3, [r7, #0]
 c0038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0038b6:	60fb      	str	r3, [r7, #12]
 c0038b8:	683b      	ldr	r3, [r7, #0]
 c0038ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0038bc:	613b      	str	r3, [r7, #16]
 c0038be:	683b      	ldr	r3, [r7, #0]
 c0038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0038c2:	617b      	str	r3, [r7, #20]
 c0038c4:	683b      	ldr	r3, [r7, #0]
 c0038c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0038c8:	61bb      	str	r3, [r7, #24]
 c0038ca:	683b      	ldr	r3, [r7, #0]
 c0038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0038ce:	61fb      	str	r3, [r7, #28]
 c0038d0:	683b      	ldr	r3, [r7, #0]
 c0038d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0038d4:	623b      	str	r3, [r7, #32]
 c0038d6:	683b      	ldr	r3, [r7, #0]
 c0038d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0038da:	627b      	str	r3, [r7, #36]	; 0x24
 c0038dc:	683b      	ldr	r3, [r7, #0]
 c0038de:	6a1b      	ldr	r3, [r3, #32]
 c0038e0:	62bb      	str	r3, [r7, #40]	; 0x28
 c0038e2:	f107 020c 	add.w	r2, r7, #12
 c0038e6:	2308      	movs	r3, #8
 c0038e8:	6879      	ldr	r1, [r7, #4]
 c0038ea:	6878      	ldr	r0, [r7, #4]
 c0038ec:	f7ff f828 	bl	c002940 <uECC_vli_add>
 c0038f0:	4602      	mov	r2, r0
 c0038f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0038f4:	4413      	add	r3, r2
 c0038f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 c0038f8:	683b      	ldr	r3, [r7, #0]
 c0038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0038fc:	60fb      	str	r3, [r7, #12]
 c0038fe:	683b      	ldr	r3, [r7, #0]
 c003900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c003902:	613b      	str	r3, [r7, #16]
 c003904:	683b      	ldr	r3, [r7, #0]
 c003906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003908:	617b      	str	r3, [r7, #20]
 c00390a:	2300      	movs	r3, #0
 c00390c:	623b      	str	r3, [r7, #32]
 c00390e:	6a3b      	ldr	r3, [r7, #32]
 c003910:	61fb      	str	r3, [r7, #28]
 c003912:	69fb      	ldr	r3, [r7, #28]
 c003914:	61bb      	str	r3, [r7, #24]
 c003916:	683b      	ldr	r3, [r7, #0]
 c003918:	6a1b      	ldr	r3, [r3, #32]
 c00391a:	627b      	str	r3, [r7, #36]	; 0x24
 c00391c:	683b      	ldr	r3, [r7, #0]
 c00391e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003920:	62bb      	str	r3, [r7, #40]	; 0x28
 c003922:	f107 020c 	add.w	r2, r7, #12
 c003926:	2308      	movs	r3, #8
 c003928:	6879      	ldr	r1, [r7, #4]
 c00392a:	6878      	ldr	r0, [r7, #4]
 c00392c:	f7ff f850 	bl	c0029d0 <uECC_vli_sub>
 c003930:	4602      	mov	r2, r0
 c003932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003934:	1a9b      	subs	r3, r3, r2
 c003936:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003938:	683b      	ldr	r3, [r7, #0]
 c00393a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c00393c:	60fb      	str	r3, [r7, #12]
 c00393e:	683b      	ldr	r3, [r7, #0]
 c003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c003942:	613b      	str	r3, [r7, #16]
 c003944:	683b      	ldr	r3, [r7, #0]
 c003946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003948:	617b      	str	r3, [r7, #20]
 c00394a:	683b      	ldr	r3, [r7, #0]
 c00394c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c00394e:	61bb      	str	r3, [r7, #24]
 c003950:	2300      	movs	r3, #0
 c003952:	623b      	str	r3, [r7, #32]
 c003954:	6a3b      	ldr	r3, [r7, #32]
 c003956:	61fb      	str	r3, [r7, #28]
 c003958:	683b      	ldr	r3, [r7, #0]
 c00395a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00395c:	627b      	str	r3, [r7, #36]	; 0x24
 c00395e:	683b      	ldr	r3, [r7, #0]
 c003960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c003962:	62bb      	str	r3, [r7, #40]	; 0x28
 c003964:	f107 020c 	add.w	r2, r7, #12
 c003968:	2308      	movs	r3, #8
 c00396a:	6879      	ldr	r1, [r7, #4]
 c00396c:	6878      	ldr	r0, [r7, #4]
 c00396e:	f7ff f82f 	bl	c0029d0 <uECC_vli_sub>
 c003972:	4602      	mov	r2, r0
 c003974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003976:	1a9b      	subs	r3, r3, r2
 c003978:	62fb      	str	r3, [r7, #44]	; 0x2c
 c00397a:	683b      	ldr	r3, [r7, #0]
 c00397c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c00397e:	60fb      	str	r3, [r7, #12]
 c003980:	683b      	ldr	r3, [r7, #0]
 c003982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c003984:	613b      	str	r3, [r7, #16]
 c003986:	683b      	ldr	r3, [r7, #0]
 c003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c00398a:	617b      	str	r3, [r7, #20]
 c00398c:	683b      	ldr	r3, [r7, #0]
 c00398e:	6a1b      	ldr	r3, [r3, #32]
 c003990:	61bb      	str	r3, [r7, #24]
 c003992:	683b      	ldr	r3, [r7, #0]
 c003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003996:	61fb      	str	r3, [r7, #28]
 c003998:	683b      	ldr	r3, [r7, #0]
 c00399a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00399c:	623b      	str	r3, [r7, #32]
 c00399e:	2300      	movs	r3, #0
 c0039a0:	627b      	str	r3, [r7, #36]	; 0x24
 c0039a2:	683b      	ldr	r3, [r7, #0]
 c0039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0039a6:	62bb      	str	r3, [r7, #40]	; 0x28
 c0039a8:	f107 020c 	add.w	r2, r7, #12
 c0039ac:	2308      	movs	r3, #8
 c0039ae:	6879      	ldr	r1, [r7, #4]
 c0039b0:	6878      	ldr	r0, [r7, #4]
 c0039b2:	f7ff f80d 	bl	c0029d0 <uECC_vli_sub>
 c0039b6:	4602      	mov	r2, r0
 c0039b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0039ba:	1a9b      	subs	r3, r3, r2
 c0039bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 c0039be:	683b      	ldr	r3, [r7, #0]
 c0039c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0039c2:	60fb      	str	r3, [r7, #12]
 c0039c4:	683b      	ldr	r3, [r7, #0]
 c0039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0039c8:	613b      	str	r3, [r7, #16]
 c0039ca:	2300      	movs	r3, #0
 c0039cc:	617b      	str	r3, [r7, #20]
 c0039ce:	683b      	ldr	r3, [r7, #0]
 c0039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0039d2:	61bb      	str	r3, [r7, #24]
 c0039d4:	683b      	ldr	r3, [r7, #0]
 c0039d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0039d8:	61fb      	str	r3, [r7, #28]
 c0039da:	683b      	ldr	r3, [r7, #0]
 c0039dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0039de:	623b      	str	r3, [r7, #32]
 c0039e0:	2300      	movs	r3, #0
 c0039e2:	627b      	str	r3, [r7, #36]	; 0x24
 c0039e4:	683b      	ldr	r3, [r7, #0]
 c0039e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0039e8:	62bb      	str	r3, [r7, #40]	; 0x28
 c0039ea:	f107 020c 	add.w	r2, r7, #12
 c0039ee:	2308      	movs	r3, #8
 c0039f0:	6879      	ldr	r1, [r7, #4]
 c0039f2:	6878      	ldr	r0, [r7, #4]
 c0039f4:	f7fe ffec 	bl	c0029d0 <uECC_vli_sub>
 c0039f8:	4602      	mov	r2, r0
 c0039fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0039fc:	1a9b      	subs	r3, r3, r2
 c0039fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003a02:	2b00      	cmp	r3, #0
 c003a04:	da17      	bge.n	c003a36 <vli_mmod_fast_secp256r1+0x27a>
 c003a06:	2308      	movs	r3, #8
 c003a08:	4a12      	ldr	r2, [pc, #72]	; (c003a54 <vli_mmod_fast_secp256r1+0x298>)
 c003a0a:	6879      	ldr	r1, [r7, #4]
 c003a0c:	6878      	ldr	r0, [r7, #4]
 c003a0e:	f7fe ff97 	bl	c002940 <uECC_vli_add>
 c003a12:	4602      	mov	r2, r0
 c003a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003a16:	4413      	add	r3, r2
 c003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003a1c:	2b00      	cmp	r3, #0
 c003a1e:	dbf2      	blt.n	c003a06 <vli_mmod_fast_secp256r1+0x24a>
 c003a20:	e014      	b.n	c003a4c <vli_mmod_fast_secp256r1+0x290>
 c003a22:	2308      	movs	r3, #8
 c003a24:	4a0b      	ldr	r2, [pc, #44]	; (c003a54 <vli_mmod_fast_secp256r1+0x298>)
 c003a26:	6879      	ldr	r1, [r7, #4]
 c003a28:	6878      	ldr	r0, [r7, #4]
 c003a2a:	f7fe ffd1 	bl	c0029d0 <uECC_vli_sub>
 c003a2e:	4602      	mov	r2, r0
 c003a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003a32:	1a9b      	subs	r3, r3, r2
 c003a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 c003a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c003a38:	2b00      	cmp	r3, #0
 c003a3a:	d1f2      	bne.n	c003a22 <vli_mmod_fast_secp256r1+0x266>
 c003a3c:	2208      	movs	r2, #8
 c003a3e:	6879      	ldr	r1, [r7, #4]
 c003a40:	4804      	ldr	r0, [pc, #16]	; (c003a54 <vli_mmod_fast_secp256r1+0x298>)
 c003a42:	f7ff f950 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c003a46:	4603      	mov	r3, r0
 c003a48:	2b01      	cmp	r3, #1
 c003a4a:	d1ea      	bne.n	c003a22 <vli_mmod_fast_secp256r1+0x266>
 c003a4c:	bf00      	nop
 c003a4e:	3730      	adds	r7, #48	; 0x30
 c003a50:	46bd      	mov	sp, r7
 c003a52:	bd80      	pop	{r7, pc}
 c003a54:	0c009610 	.word	0x0c009610

0c003a58 <apply_z>:
 c003a58:	b580      	push	{r7, lr}
 c003a5a:	b08c      	sub	sp, #48	; 0x30
 c003a5c:	af00      	add	r7, sp, #0
 c003a5e:	60f8      	str	r0, [r7, #12]
 c003a60:	60b9      	str	r1, [r7, #8]
 c003a62:	607a      	str	r2, [r7, #4]
 c003a64:	603b      	str	r3, [r7, #0]
 c003a66:	f107 0310 	add.w	r3, r7, #16
 c003a6a:	683a      	ldr	r2, [r7, #0]
 c003a6c:	6879      	ldr	r1, [r7, #4]
 c003a6e:	4618      	mov	r0, r3
 c003a70:	f7ff fbb9 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003a74:	f107 0210 	add.w	r2, r7, #16
 c003a78:	683b      	ldr	r3, [r7, #0]
 c003a7a:	68f9      	ldr	r1, [r7, #12]
 c003a7c:	68f8      	ldr	r0, [r7, #12]
 c003a7e:	f7ff fb96 	bl	c0031ae <uECC_vli_modMult_fast>
 c003a82:	f107 0110 	add.w	r1, r7, #16
 c003a86:	f107 0010 	add.w	r0, r7, #16
 c003a8a:	683b      	ldr	r3, [r7, #0]
 c003a8c:	687a      	ldr	r2, [r7, #4]
 c003a8e:	f7ff fb8e 	bl	c0031ae <uECC_vli_modMult_fast>
 c003a92:	f107 0210 	add.w	r2, r7, #16
 c003a96:	683b      	ldr	r3, [r7, #0]
 c003a98:	68b9      	ldr	r1, [r7, #8]
 c003a9a:	68b8      	ldr	r0, [r7, #8]
 c003a9c:	f7ff fb87 	bl	c0031ae <uECC_vli_modMult_fast>
 c003aa0:	bf00      	nop
 c003aa2:	3730      	adds	r7, #48	; 0x30
 c003aa4:	46bd      	mov	sp, r7
 c003aa6:	bd80      	pop	{r7, pc}

0c003aa8 <XYcZ_initial_double>:
 c003aa8:	b590      	push	{r4, r7, lr}
 c003aaa:	b08f      	sub	sp, #60	; 0x3c
 c003aac:	af00      	add	r7, sp, #0
 c003aae:	60f8      	str	r0, [r7, #12]
 c003ab0:	60b9      	str	r1, [r7, #8]
 c003ab2:	607a      	str	r2, [r7, #4]
 c003ab4:	603b      	str	r3, [r7, #0]
 c003ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c003ab8:	781b      	ldrb	r3, [r3, #0]
 c003aba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 c003abe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c003ac0:	2b00      	cmp	r3, #0
 c003ac2:	d008      	beq.n	c003ad6 <XYcZ_initial_double+0x2e>
 c003ac4:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 c003ac8:	f107 0314 	add.w	r3, r7, #20
 c003acc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 c003ace:	4618      	mov	r0, r3
 c003ad0:	f7ff f8e2 	bl	c002c98 <uECC_vli_set>
 c003ad4:	e009      	b.n	c003aea <XYcZ_initial_double+0x42>
 c003ad6:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 c003ada:	f107 0314 	add.w	r3, r7, #20
 c003ade:	4611      	mov	r1, r2
 c003ae0:	4618      	mov	r0, r3
 c003ae2:	f7ff f814 	bl	c002b0e <uECC_vli_clear>
 c003ae6:	2301      	movs	r3, #1
 c003ae8:	617b      	str	r3, [r7, #20]
 c003aea:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003aee:	461a      	mov	r2, r3
 c003af0:	68f9      	ldr	r1, [r7, #12]
 c003af2:	6878      	ldr	r0, [r7, #4]
 c003af4:	f7ff f8d0 	bl	c002c98 <uECC_vli_set>
 c003af8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003afc:	461a      	mov	r2, r3
 c003afe:	68b9      	ldr	r1, [r7, #8]
 c003b00:	6838      	ldr	r0, [r7, #0]
 c003b02:	f7ff f8c9 	bl	c002c98 <uECC_vli_set>
 c003b06:	f107 0214 	add.w	r2, r7, #20
 c003b0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c003b0c:	68b9      	ldr	r1, [r7, #8]
 c003b0e:	68f8      	ldr	r0, [r7, #12]
 c003b10:	f7ff ffa2 	bl	c003a58 <apply_z>
 c003b14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c003b16:	f8d3 40a4 	ldr.w	r4, [r3, #164]	; 0xa4
 c003b1a:	f107 0214 	add.w	r2, r7, #20
 c003b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c003b20:	68b9      	ldr	r1, [r7, #8]
 c003b22:	68f8      	ldr	r0, [r7, #12]
 c003b24:	47a0      	blx	r4
 c003b26:	f107 0214 	add.w	r2, r7, #20
 c003b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c003b2c:	6839      	ldr	r1, [r7, #0]
 c003b2e:	6878      	ldr	r0, [r7, #4]
 c003b30:	f7ff ff92 	bl	c003a58 <apply_z>
 c003b34:	bf00      	nop
 c003b36:	373c      	adds	r7, #60	; 0x3c
 c003b38:	46bd      	mov	sp, r7
 c003b3a:	bd90      	pop	{r4, r7, pc}

0c003b3c <XYcZ_add>:
 c003b3c:	b580      	push	{r7, lr}
 c003b3e:	b090      	sub	sp, #64	; 0x40
 c003b40:	af02      	add	r7, sp, #8
 c003b42:	60f8      	str	r0, [r7, #12]
 c003b44:	60b9      	str	r1, [r7, #8]
 c003b46:	607a      	str	r2, [r7, #4]
 c003b48:	603b      	str	r3, [r7, #0]
 c003b4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003b4c:	781b      	ldrb	r3, [r3, #0]
 c003b4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 c003b52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003b54:	1d1a      	adds	r2, r3, #4
 c003b56:	f107 0014 	add.w	r0, r7, #20
 c003b5a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003b5e:	9300      	str	r3, [sp, #0]
 c003b60:	4613      	mov	r3, r2
 c003b62:	68fa      	ldr	r2, [r7, #12]
 c003b64:	6879      	ldr	r1, [r7, #4]
 c003b66:	f7ff f9ae 	bl	c002ec6 <uECC_vli_modSub>
 c003b6a:	f107 0114 	add.w	r1, r7, #20
 c003b6e:	f107 0314 	add.w	r3, r7, #20
 c003b72:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 c003b74:	4618      	mov	r0, r3
 c003b76:	f7ff fb36 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003b7a:	f107 0214 	add.w	r2, r7, #20
 c003b7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003b80:	68f9      	ldr	r1, [r7, #12]
 c003b82:	68f8      	ldr	r0, [r7, #12]
 c003b84:	f7ff fb13 	bl	c0031ae <uECC_vli_modMult_fast>
 c003b88:	f107 0214 	add.w	r2, r7, #20
 c003b8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003b8e:	6879      	ldr	r1, [r7, #4]
 c003b90:	6878      	ldr	r0, [r7, #4]
 c003b92:	f7ff fb0c 	bl	c0031ae <uECC_vli_modMult_fast>
 c003b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003b98:	1d1a      	adds	r2, r3, #4
 c003b9a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003b9e:	9300      	str	r3, [sp, #0]
 c003ba0:	4613      	mov	r3, r2
 c003ba2:	68ba      	ldr	r2, [r7, #8]
 c003ba4:	6839      	ldr	r1, [r7, #0]
 c003ba6:	6838      	ldr	r0, [r7, #0]
 c003ba8:	f7ff f98d 	bl	c002ec6 <uECC_vli_modSub>
 c003bac:	f107 0314 	add.w	r3, r7, #20
 c003bb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 c003bb2:	6839      	ldr	r1, [r7, #0]
 c003bb4:	4618      	mov	r0, r3
 c003bb6:	f7ff fb16 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003bba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003bbc:	1d1a      	adds	r2, r3, #4
 c003bbe:	f107 0114 	add.w	r1, r7, #20
 c003bc2:	f107 0014 	add.w	r0, r7, #20
 c003bc6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003bca:	9300      	str	r3, [sp, #0]
 c003bcc:	4613      	mov	r3, r2
 c003bce:	68fa      	ldr	r2, [r7, #12]
 c003bd0:	f7ff f979 	bl	c002ec6 <uECC_vli_modSub>
 c003bd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003bd6:	1d1a      	adds	r2, r3, #4
 c003bd8:	f107 0114 	add.w	r1, r7, #20
 c003bdc:	f107 0014 	add.w	r0, r7, #20
 c003be0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003be4:	9300      	str	r3, [sp, #0]
 c003be6:	4613      	mov	r3, r2
 c003be8:	687a      	ldr	r2, [r7, #4]
 c003bea:	f7ff f96c 	bl	c002ec6 <uECC_vli_modSub>
 c003bee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003bf0:	1d1a      	adds	r2, r3, #4
 c003bf2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003bf6:	9300      	str	r3, [sp, #0]
 c003bf8:	4613      	mov	r3, r2
 c003bfa:	68fa      	ldr	r2, [r7, #12]
 c003bfc:	6879      	ldr	r1, [r7, #4]
 c003bfe:	6878      	ldr	r0, [r7, #4]
 c003c00:	f7ff f961 	bl	c002ec6 <uECC_vli_modSub>
 c003c04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003c06:	687a      	ldr	r2, [r7, #4]
 c003c08:	68b9      	ldr	r1, [r7, #8]
 c003c0a:	68b8      	ldr	r0, [r7, #8]
 c003c0c:	f7ff facf 	bl	c0031ae <uECC_vli_modMult_fast>
 c003c10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003c12:	1d19      	adds	r1, r3, #4
 c003c14:	f107 0214 	add.w	r2, r7, #20
 c003c18:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003c1c:	9300      	str	r3, [sp, #0]
 c003c1e:	460b      	mov	r3, r1
 c003c20:	68f9      	ldr	r1, [r7, #12]
 c003c22:	6878      	ldr	r0, [r7, #4]
 c003c24:	f7ff f94f 	bl	c002ec6 <uECC_vli_modSub>
 c003c28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003c2a:	687a      	ldr	r2, [r7, #4]
 c003c2c:	6839      	ldr	r1, [r7, #0]
 c003c2e:	6838      	ldr	r0, [r7, #0]
 c003c30:	f7ff fabd 	bl	c0031ae <uECC_vli_modMult_fast>
 c003c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c003c36:	1d1a      	adds	r2, r3, #4
 c003c38:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 c003c3c:	9300      	str	r3, [sp, #0]
 c003c3e:	4613      	mov	r3, r2
 c003c40:	68ba      	ldr	r2, [r7, #8]
 c003c42:	6839      	ldr	r1, [r7, #0]
 c003c44:	6838      	ldr	r0, [r7, #0]
 c003c46:	f7ff f93e 	bl	c002ec6 <uECC_vli_modSub>
 c003c4a:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 c003c4e:	f107 0314 	add.w	r3, r7, #20
 c003c52:	4619      	mov	r1, r3
 c003c54:	6878      	ldr	r0, [r7, #4]
 c003c56:	f7ff f81f 	bl	c002c98 <uECC_vli_set>
 c003c5a:	bf00      	nop
 c003c5c:	3738      	adds	r7, #56	; 0x38
 c003c5e:	46bd      	mov	sp, r7
 c003c60:	bd80      	pop	{r7, pc}

0c003c62 <XYcZ_addC>:
 c003c62:	b590      	push	{r4, r7, lr}
 c003c64:	b0a1      	sub	sp, #132	; 0x84
 c003c66:	af02      	add	r7, sp, #8
 c003c68:	60f8      	str	r0, [r7, #12]
 c003c6a:	60b9      	str	r1, [r7, #8]
 c003c6c:	607a      	str	r2, [r7, #4]
 c003c6e:	603b      	str	r3, [r7, #0]
 c003c70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003c74:	781b      	ldrb	r3, [r3, #0]
 c003c76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 c003c7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003c7e:	1d1a      	adds	r2, r3, #4
 c003c80:	f107 0054 	add.w	r0, r7, #84	; 0x54
 c003c84:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003c88:	9300      	str	r3, [sp, #0]
 c003c8a:	4613      	mov	r3, r2
 c003c8c:	68fa      	ldr	r2, [r7, #12]
 c003c8e:	6879      	ldr	r1, [r7, #4]
 c003c90:	f7ff f919 	bl	c002ec6 <uECC_vli_modSub>
 c003c94:	f107 0154 	add.w	r1, r7, #84	; 0x54
 c003c98:	f107 0354 	add.w	r3, r7, #84	; 0x54
 c003c9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 c003ca0:	4618      	mov	r0, r3
 c003ca2:	f7ff faa0 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003ca6:	f107 0254 	add.w	r2, r7, #84	; 0x54
 c003caa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003cae:	68f9      	ldr	r1, [r7, #12]
 c003cb0:	68f8      	ldr	r0, [r7, #12]
 c003cb2:	f7ff fa7c 	bl	c0031ae <uECC_vli_modMult_fast>
 c003cb6:	f107 0254 	add.w	r2, r7, #84	; 0x54
 c003cba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003cbe:	6879      	ldr	r1, [r7, #4]
 c003cc0:	6878      	ldr	r0, [r7, #4]
 c003cc2:	f7ff fa74 	bl	c0031ae <uECC_vli_modMult_fast>
 c003cc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003cca:	1d1a      	adds	r2, r3, #4
 c003ccc:	f107 0054 	add.w	r0, r7, #84	; 0x54
 c003cd0:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003cd4:	9300      	str	r3, [sp, #0]
 c003cd6:	4613      	mov	r3, r2
 c003cd8:	68ba      	ldr	r2, [r7, #8]
 c003cda:	6839      	ldr	r1, [r7, #0]
 c003cdc:	f7ff f8cc 	bl	c002e78 <uECC_vli_modAdd>
 c003ce0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003ce4:	1d1a      	adds	r2, r3, #4
 c003ce6:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003cea:	9300      	str	r3, [sp, #0]
 c003cec:	4613      	mov	r3, r2
 c003cee:	68ba      	ldr	r2, [r7, #8]
 c003cf0:	6839      	ldr	r1, [r7, #0]
 c003cf2:	6838      	ldr	r0, [r7, #0]
 c003cf4:	f7ff f8e7 	bl	c002ec6 <uECC_vli_modSub>
 c003cf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003cfc:	1d1a      	adds	r2, r3, #4
 c003cfe:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c003d02:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003d06:	9300      	str	r3, [sp, #0]
 c003d08:	4613      	mov	r3, r2
 c003d0a:	68fa      	ldr	r2, [r7, #12]
 c003d0c:	6879      	ldr	r1, [r7, #4]
 c003d0e:	f7ff f8da 	bl	c002ec6 <uECC_vli_modSub>
 c003d12:	f107 0234 	add.w	r2, r7, #52	; 0x34
 c003d16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d1a:	68b9      	ldr	r1, [r7, #8]
 c003d1c:	68b8      	ldr	r0, [r7, #8]
 c003d1e:	f7ff fa46 	bl	c0031ae <uECC_vli_modMult_fast>
 c003d22:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d26:	1d1a      	adds	r2, r3, #4
 c003d28:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c003d2c:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003d30:	9300      	str	r3, [sp, #0]
 c003d32:	4613      	mov	r3, r2
 c003d34:	687a      	ldr	r2, [r7, #4]
 c003d36:	68f9      	ldr	r1, [r7, #12]
 c003d38:	f7ff f89e 	bl	c002e78 <uECC_vli_modAdd>
 c003d3c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 c003d40:	6839      	ldr	r1, [r7, #0]
 c003d42:	6878      	ldr	r0, [r7, #4]
 c003d44:	f7ff fa4f 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d4c:	1d19      	adds	r1, r3, #4
 c003d4e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 c003d52:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003d56:	9300      	str	r3, [sp, #0]
 c003d58:	460b      	mov	r3, r1
 c003d5a:	6879      	ldr	r1, [r7, #4]
 c003d5c:	6878      	ldr	r0, [r7, #4]
 c003d5e:	f7ff f8b2 	bl	c002ec6 <uECC_vli_modSub>
 c003d62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d66:	1d1a      	adds	r2, r3, #4
 c003d68:	f107 0014 	add.w	r0, r7, #20
 c003d6c:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003d70:	9300      	str	r3, [sp, #0]
 c003d72:	4613      	mov	r3, r2
 c003d74:	687a      	ldr	r2, [r7, #4]
 c003d76:	68f9      	ldr	r1, [r7, #12]
 c003d78:	f7ff f8a5 	bl	c002ec6 <uECC_vli_modSub>
 c003d7c:	f107 0214 	add.w	r2, r7, #20
 c003d80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d84:	6839      	ldr	r1, [r7, #0]
 c003d86:	6838      	ldr	r0, [r7, #0]
 c003d88:	f7ff fa11 	bl	c0031ae <uECC_vli_modMult_fast>
 c003d8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003d90:	1d1a      	adds	r2, r3, #4
 c003d92:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003d96:	9300      	str	r3, [sp, #0]
 c003d98:	4613      	mov	r3, r2
 c003d9a:	68ba      	ldr	r2, [r7, #8]
 c003d9c:	6839      	ldr	r1, [r7, #0]
 c003d9e:	6838      	ldr	r0, [r7, #0]
 c003da0:	f7ff f891 	bl	c002ec6 <uECC_vli_modSub>
 c003da4:	f107 0154 	add.w	r1, r7, #84	; 0x54
 c003da8:	f107 0314 	add.w	r3, r7, #20
 c003dac:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 c003db0:	4618      	mov	r0, r3
 c003db2:	f7ff fa18 	bl	c0031e6 <uECC_vli_modSquare_fast>
 c003db6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003dba:	1d1c      	adds	r4, r3, #4
 c003dbc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 c003dc0:	f107 0114 	add.w	r1, r7, #20
 c003dc4:	f107 0014 	add.w	r0, r7, #20
 c003dc8:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003dcc:	9300      	str	r3, [sp, #0]
 c003dce:	4623      	mov	r3, r4
 c003dd0:	f7ff f879 	bl	c002ec6 <uECC_vli_modSub>
 c003dd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003dd8:	1d1a      	adds	r2, r3, #4
 c003dda:	f107 0114 	add.w	r1, r7, #20
 c003dde:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c003de2:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003de6:	9300      	str	r3, [sp, #0]
 c003de8:	4613      	mov	r3, r2
 c003dea:	68fa      	ldr	r2, [r7, #12]
 c003dec:	f7ff f86b 	bl	c002ec6 <uECC_vli_modSub>
 c003df0:	f107 0254 	add.w	r2, r7, #84	; 0x54
 c003df4:	f107 0134 	add.w	r1, r7, #52	; 0x34
 c003df8:	f107 0034 	add.w	r0, r7, #52	; 0x34
 c003dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003e00:	f7ff f9d5 	bl	c0031ae <uECC_vli_modMult_fast>
 c003e04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 c003e08:	1d1a      	adds	r2, r3, #4
 c003e0a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 c003e0e:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 c003e12:	9300      	str	r3, [sp, #0]
 c003e14:	4613      	mov	r3, r2
 c003e16:	68ba      	ldr	r2, [r7, #8]
 c003e18:	68b8      	ldr	r0, [r7, #8]
 c003e1a:	f7ff f854 	bl	c002ec6 <uECC_vli_modSub>
 c003e1e:	f997 2077 	ldrsb.w	r2, [r7, #119]	; 0x77
 c003e22:	f107 0314 	add.w	r3, r7, #20
 c003e26:	4619      	mov	r1, r3
 c003e28:	68f8      	ldr	r0, [r7, #12]
 c003e2a:	f7fe ff35 	bl	c002c98 <uECC_vli_set>
 c003e2e:	bf00      	nop
 c003e30:	377c      	adds	r7, #124	; 0x7c
 c003e32:	46bd      	mov	sp, r7
 c003e34:	bd90      	pop	{r4, r7, pc}

0c003e36 <EccPoint_mult>:
 c003e36:	b590      	push	{r4, r7, lr}
 c003e38:	b0b1      	sub	sp, #196	; 0xc4
 c003e3a:	af02      	add	r7, sp, #8
 c003e3c:	60f8      	str	r0, [r7, #12]
 c003e3e:	60b9      	str	r1, [r7, #8]
 c003e40:	607a      	str	r2, [r7, #4]
 c003e42:	603b      	str	r3, [r7, #0]
 c003e44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003e48:	781b      	ldrb	r3, [r3, #0]
 c003e4a:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 c003e4e:	f997 20b5 	ldrsb.w	r2, [r7, #181]	; 0xb5
 c003e52:	f107 0370 	add.w	r3, r7, #112	; 0x70
 c003e56:	3320      	adds	r3, #32
 c003e58:	68b9      	ldr	r1, [r7, #8]
 c003e5a:	4618      	mov	r0, r3
 c003e5c:	f7fe ff1c 	bl	c002c98 <uECC_vli_set>
 c003e60:	f997 30b5 	ldrsb.w	r3, [r7, #181]	; 0xb5
 c003e64:	009b      	lsls	r3, r3, #2
 c003e66:	68ba      	ldr	r2, [r7, #8]
 c003e68:	18d1      	adds	r1, r2, r3
 c003e6a:	f997 20b5 	ldrsb.w	r2, [r7, #181]	; 0xb5
 c003e6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c003e72:	3320      	adds	r3, #32
 c003e74:	4618      	mov	r0, r3
 c003e76:	f7fe ff0f 	bl	c002c98 <uECC_vli_set>
 c003e7a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 c003e7e:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003e82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c003e86:	f103 0120 	add.w	r1, r3, #32
 c003e8a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 c003e8e:	f103 0020 	add.w	r0, r3, #32
 c003e92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003e96:	9301      	str	r3, [sp, #4]
 c003e98:	683b      	ldr	r3, [r7, #0]
 c003e9a:	9300      	str	r3, [sp, #0]
 c003e9c:	4623      	mov	r3, r4
 c003e9e:	f7ff fe03 	bl	c003aa8 <XYcZ_initial_double>
 c003ea2:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 c003ea6:	3b02      	subs	r3, #2
 c003ea8:	b29b      	uxth	r3, r3
 c003eaa:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 c003eae:	e059      	b.n	c003f64 <EccPoint_mult+0x12e>
 c003eb0:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	; 0xb6
 c003eb4:	4619      	mov	r1, r3
 c003eb6:	6878      	ldr	r0, [r7, #4]
 c003eb8:	f7fe fe74 	bl	c002ba4 <uECC_vli_testBit>
 c003ebc:	4603      	mov	r3, r0
 c003ebe:	2b00      	cmp	r3, #0
 c003ec0:	bf0c      	ite	eq
 c003ec2:	2301      	moveq	r3, #1
 c003ec4:	2300      	movne	r3, #0
 c003ec6:	b2db      	uxtb	r3, r3
 c003ec8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 c003ecc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003ed0:	f1c3 0301 	rsb	r3, r3, #1
 c003ed4:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003ed8:	015b      	lsls	r3, r3, #5
 c003eda:	18d0      	adds	r0, r2, r3
 c003edc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003ee0:	f1c3 0301 	rsb	r3, r3, #1
 c003ee4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003ee8:	015b      	lsls	r3, r3, #5
 c003eea:	18d1      	adds	r1, r2, r3
 c003eec:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003ef0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003ef4:	015b      	lsls	r3, r3, #5
 c003ef6:	18d4      	adds	r4, r2, r3
 c003ef8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003efc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f00:	015b      	lsls	r3, r3, #5
 c003f02:	441a      	add	r2, r3
 c003f04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003f08:	9300      	str	r3, [sp, #0]
 c003f0a:	4613      	mov	r3, r2
 c003f0c:	4622      	mov	r2, r4
 c003f0e:	f7ff fea8 	bl	c003c62 <XYcZ_addC>
 c003f12:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003f16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f1a:	015b      	lsls	r3, r3, #5
 c003f1c:	18d0      	adds	r0, r2, r3
 c003f1e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003f22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f26:	015b      	lsls	r3, r3, #5
 c003f28:	18d1      	adds	r1, r2, r3
 c003f2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f2e:	f1c3 0301 	rsb	r3, r3, #1
 c003f32:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003f36:	015b      	lsls	r3, r3, #5
 c003f38:	18d4      	adds	r4, r2, r3
 c003f3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f3e:	f1c3 0301 	rsb	r3, r3, #1
 c003f42:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003f46:	015b      	lsls	r3, r3, #5
 c003f48:	441a      	add	r2, r3
 c003f4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003f4e:	9300      	str	r3, [sp, #0]
 c003f50:	4613      	mov	r3, r2
 c003f52:	4622      	mov	r2, r4
 c003f54:	f7ff fdf2 	bl	c003b3c <XYcZ_add>
 c003f58:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 c003f5c:	3b01      	subs	r3, #1
 c003f5e:	b29b      	uxth	r3, r3
 c003f60:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 c003f64:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	; 0xb6
 c003f68:	2b00      	cmp	r3, #0
 c003f6a:	dca1      	bgt.n	c003eb0 <EccPoint_mult+0x7a>
 c003f6c:	2100      	movs	r1, #0
 c003f6e:	6878      	ldr	r0, [r7, #4]
 c003f70:	f7fe fe18 	bl	c002ba4 <uECC_vli_testBit>
 c003f74:	4603      	mov	r3, r0
 c003f76:	2b00      	cmp	r3, #0
 c003f78:	bf0c      	ite	eq
 c003f7a:	2301      	moveq	r3, #1
 c003f7c:	2300      	movne	r3, #0
 c003f7e:	b2db      	uxtb	r3, r3
 c003f80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 c003f84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f88:	f1c3 0301 	rsb	r3, r3, #1
 c003f8c:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003f90:	015b      	lsls	r3, r3, #5
 c003f92:	18d0      	adds	r0, r2, r3
 c003f94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003f98:	f1c3 0301 	rsb	r3, r3, #1
 c003f9c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003fa0:	015b      	lsls	r3, r3, #5
 c003fa2:	18d1      	adds	r1, r2, r3
 c003fa4:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003fa8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003fac:	015b      	lsls	r3, r3, #5
 c003fae:	18d4      	adds	r4, r2, r3
 c003fb0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003fb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003fb8:	015b      	lsls	r3, r3, #5
 c003fba:	441a      	add	r2, r3
 c003fbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003fc0:	9300      	str	r3, [sp, #0]
 c003fc2:	4613      	mov	r3, r2
 c003fc4:	4622      	mov	r2, r4
 c003fc6:	f7ff fe4c 	bl	c003c62 <XYcZ_addC>
 c003fca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c003fce:	1d1c      	adds	r4, r3, #4
 c003fd0:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c003fd4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 c003fd8:	f103 0120 	add.w	r1, r3, #32
 c003fdc:	f107 0010 	add.w	r0, r7, #16
 c003fe0:	f997 30b5 	ldrsb.w	r3, [r7, #181]	; 0xb5
 c003fe4:	9300      	str	r3, [sp, #0]
 c003fe6:	4623      	mov	r3, r4
 c003fe8:	f7fe ff6d 	bl	c002ec6 <uECC_vli_modSub>
 c003fec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c003ff0:	f1c3 0301 	rsb	r3, r3, #1
 c003ff4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c003ff8:	015b      	lsls	r3, r3, #5
 c003ffa:	441a      	add	r2, r3
 c003ffc:	f107 0110 	add.w	r1, r7, #16
 c004000:	f107 0010 	add.w	r0, r7, #16
 c004004:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c004008:	f7ff f8d1 	bl	c0031ae <uECC_vli_modMult_fast>
 c00400c:	f107 0110 	add.w	r1, r7, #16
 c004010:	f107 0010 	add.w	r0, r7, #16
 c004014:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c004018:	68ba      	ldr	r2, [r7, #8]
 c00401a:	f7ff f8c8 	bl	c0031ae <uECC_vli_modMult_fast>
 c00401e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c004022:	1d1a      	adds	r2, r3, #4
 c004024:	f997 30b5 	ldrsb.w	r3, [r7, #181]	; 0xb5
 c004028:	f107 0110 	add.w	r1, r7, #16
 c00402c:	f107 0010 	add.w	r0, r7, #16
 c004030:	f7ff f921 	bl	c003276 <uECC_vli_modInv>
 c004034:	f997 30b5 	ldrsb.w	r3, [r7, #181]	; 0xb5
 c004038:	009b      	lsls	r3, r3, #2
 c00403a:	68ba      	ldr	r2, [r7, #8]
 c00403c:	441a      	add	r2, r3
 c00403e:	f107 0110 	add.w	r1, r7, #16
 c004042:	f107 0010 	add.w	r0, r7, #16
 c004046:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c00404a:	f7ff f8b0 	bl	c0031ae <uECC_vli_modMult_fast>
 c00404e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c004052:	f1c3 0301 	rsb	r3, r3, #1
 c004056:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c00405a:	015b      	lsls	r3, r3, #5
 c00405c:	441a      	add	r2, r3
 c00405e:	f107 0110 	add.w	r1, r7, #16
 c004062:	f107 0010 	add.w	r0, r7, #16
 c004066:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c00406a:	f7ff f8a0 	bl	c0031ae <uECC_vli_modMult_fast>
 c00406e:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c004072:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c004076:	015b      	lsls	r3, r3, #5
 c004078:	18d0      	adds	r0, r2, r3
 c00407a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c00407e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c004082:	015b      	lsls	r3, r3, #5
 c004084:	18d1      	adds	r1, r2, r3
 c004086:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c00408a:	f1c3 0301 	rsb	r3, r3, #1
 c00408e:	f107 0270 	add.w	r2, r7, #112	; 0x70
 c004092:	015b      	lsls	r3, r3, #5
 c004094:	18d4      	adds	r4, r2, r3
 c004096:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c00409a:	f1c3 0301 	rsb	r3, r3, #1
 c00409e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 c0040a2:	015b      	lsls	r3, r3, #5
 c0040a4:	441a      	add	r2, r3
 c0040a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c0040aa:	9300      	str	r3, [sp, #0]
 c0040ac:	4613      	mov	r3, r2
 c0040ae:	4622      	mov	r2, r4
 c0040b0:	f7ff fd44 	bl	c003b3c <XYcZ_add>
 c0040b4:	f107 0210 	add.w	r2, r7, #16
 c0040b8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c0040bc:	f107 0070 	add.w	r0, r7, #112	; 0x70
 c0040c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 c0040c4:	f7ff fcc8 	bl	c003a58 <apply_z>
 c0040c8:	f997 20b5 	ldrsb.w	r2, [r7, #181]	; 0xb5
 c0040cc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 c0040d0:	4619      	mov	r1, r3
 c0040d2:	68f8      	ldr	r0, [r7, #12]
 c0040d4:	f7fe fde0 	bl	c002c98 <uECC_vli_set>
 c0040d8:	f997 30b5 	ldrsb.w	r3, [r7, #181]	; 0xb5
 c0040dc:	009b      	lsls	r3, r3, #2
 c0040de:	68fa      	ldr	r2, [r7, #12]
 c0040e0:	4413      	add	r3, r2
 c0040e2:	f997 20b5 	ldrsb.w	r2, [r7, #181]	; 0xb5
 c0040e6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c0040ea:	4618      	mov	r0, r3
 c0040ec:	f7fe fdd4 	bl	c002c98 <uECC_vli_set>
 c0040f0:	bf00      	nop
 c0040f2:	37bc      	adds	r7, #188	; 0xbc
 c0040f4:	46bd      	mov	sp, r7
 c0040f6:	bd90      	pop	{r4, r7, pc}

0c0040f8 <regularize_k>:
 c0040f8:	b580      	push	{r7, lr}
 c0040fa:	b086      	sub	sp, #24
 c0040fc:	af00      	add	r7, sp, #0
 c0040fe:	60f8      	str	r0, [r7, #12]
 c004100:	60b9      	str	r1, [r7, #8]
 c004102:	607a      	str	r2, [r7, #4]
 c004104:	603b      	str	r3, [r7, #0]
 c004106:	683b      	ldr	r3, [r7, #0]
 c004108:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c00410c:	331f      	adds	r3, #31
 c00410e:	2b00      	cmp	r3, #0
 c004110:	da00      	bge.n	c004114 <regularize_k+0x1c>
 c004112:	331f      	adds	r3, #31
 c004114:	115b      	asrs	r3, r3, #5
 c004116:	75fb      	strb	r3, [r7, #23]
 c004118:	683b      	ldr	r3, [r7, #0]
 c00411a:	885b      	ldrh	r3, [r3, #2]
 c00411c:	82bb      	strh	r3, [r7, #20]
 c00411e:	683b      	ldr	r3, [r7, #0]
 c004120:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c004124:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c004128:	68f9      	ldr	r1, [r7, #12]
 c00412a:	68b8      	ldr	r0, [r7, #8]
 c00412c:	f7fe fc08 	bl	c002940 <uECC_vli_add>
 c004130:	4603      	mov	r3, r0
 c004132:	2b00      	cmp	r3, #0
 c004134:	d10f      	bne.n	c004156 <regularize_k+0x5e>
 c004136:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 c00413a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c00413e:	015b      	lsls	r3, r3, #5
 c004140:	429a      	cmp	r2, r3
 c004142:	da0a      	bge.n	c00415a <regularize_k+0x62>
 c004144:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 c004148:	4619      	mov	r1, r3
 c00414a:	68b8      	ldr	r0, [r7, #8]
 c00414c:	f7fe fd2a 	bl	c002ba4 <uECC_vli_testBit>
 c004150:	4603      	mov	r3, r0
 c004152:	2b00      	cmp	r3, #0
 c004154:	d001      	beq.n	c00415a <regularize_k+0x62>
 c004156:	2301      	movs	r3, #1
 c004158:	e000      	b.n	c00415c <regularize_k+0x64>
 c00415a:	2300      	movs	r3, #0
 c00415c:	613b      	str	r3, [r7, #16]
 c00415e:	683b      	ldr	r3, [r7, #0]
 c004160:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c004164:	f997 3017 	ldrsb.w	r3, [r7, #23]
 c004168:	68b9      	ldr	r1, [r7, #8]
 c00416a:	6878      	ldr	r0, [r7, #4]
 c00416c:	f7fe fbe8 	bl	c002940 <uECC_vli_add>
 c004170:	693b      	ldr	r3, [r7, #16]
 c004172:	4618      	mov	r0, r3
 c004174:	3718      	adds	r7, #24
 c004176:	46bd      	mov	sp, r7
 c004178:	bd80      	pop	{r7, pc}
	...

0c00417c <uECC_generate_random_int>:
 c00417c:	b580      	push	{r7, lr}
 c00417e:	b088      	sub	sp, #32
 c004180:	af00      	add	r7, sp, #0
 c004182:	60f8      	str	r0, [r7, #12]
 c004184:	60b9      	str	r1, [r7, #8]
 c004186:	4613      	mov	r3, r2
 c004188:	71fb      	strb	r3, [r7, #7]
 c00418a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c00418e:	61bb      	str	r3, [r7, #24]
 c004190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c004194:	4619      	mov	r1, r3
 c004196:	68b8      	ldr	r0, [r7, #8]
 c004198:	f7fe fd44 	bl	c002c24 <uECC_vli_numBits>
 c00419c:	4603      	mov	r3, r0
 c00419e:	82fb      	strh	r3, [r7, #22]
 c0041a0:	4b2a      	ldr	r3, [pc, #168]	; (c00424c <uECC_generate_random_int+0xd0>)
 c0041a2:	681b      	ldr	r3, [r3, #0]
 c0041a4:	2b00      	cmp	r3, #0
 c0041a6:	d101      	bne.n	c0041ac <uECC_generate_random_int+0x30>
 c0041a8:	2300      	movs	r3, #0
 c0041aa:	e04b      	b.n	c004244 <uECC_generate_random_int+0xc8>
 c0041ac:	2300      	movs	r3, #0
 c0041ae:	61fb      	str	r3, [r7, #28]
 c0041b0:	e044      	b.n	c00423c <uECC_generate_random_int+0xc0>
 c0041b2:	4b26      	ldr	r3, [pc, #152]	; (c00424c <uECC_generate_random_int+0xd0>)
 c0041b4:	681b      	ldr	r3, [r3, #0]
 c0041b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 c0041ba:	0092      	lsls	r2, r2, #2
 c0041bc:	4611      	mov	r1, r2
 c0041be:	68f8      	ldr	r0, [r7, #12]
 c0041c0:	4798      	blx	r3
 c0041c2:	4603      	mov	r3, r0
 c0041c4:	2b00      	cmp	r3, #0
 c0041c6:	d101      	bne.n	c0041cc <uECC_generate_random_int+0x50>
 c0041c8:	2300      	movs	r3, #0
 c0041ca:	e03b      	b.n	c004244 <uECC_generate_random_int+0xc8>
 c0041cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0041d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c0041d4:	3b01      	subs	r3, #1
 c0041d6:	009b      	lsls	r3, r3, #2
 c0041d8:	68fa      	ldr	r2, [r7, #12]
 c0041da:	4413      	add	r3, r2
 c0041dc:	6819      	ldr	r1, [r3, #0]
 c0041de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0041e2:	b29b      	uxth	r3, r3
 c0041e4:	015b      	lsls	r3, r3, #5
 c0041e6:	b29a      	uxth	r2, r3
 c0041e8:	8afb      	ldrh	r3, [r7, #22]
 c0041ea:	1ad3      	subs	r3, r2, r3
 c0041ec:	b29b      	uxth	r3, r3
 c0041ee:	b21b      	sxth	r3, r3
 c0041f0:	461a      	mov	r2, r3
 c0041f2:	69bb      	ldr	r3, [r7, #24]
 c0041f4:	fa23 f202 	lsr.w	r2, r3, r2
 c0041f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0041fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c004200:	3b01      	subs	r3, #1
 c004202:	009b      	lsls	r3, r3, #2
 c004204:	68f8      	ldr	r0, [r7, #12]
 c004206:	4403      	add	r3, r0
 c004208:	400a      	ands	r2, r1
 c00420a:	601a      	str	r2, [r3, #0]
 c00420c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c004210:	4619      	mov	r1, r3
 c004212:	68f8      	ldr	r0, [r7, #12]
 c004214:	f7fe fc9c 	bl	c002b50 <uECC_vli_isZero>
 c004218:	4603      	mov	r3, r0
 c00421a:	2b00      	cmp	r3, #0
 c00421c:	d10b      	bne.n	c004236 <uECC_generate_random_int+0xba>
 c00421e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c004222:	461a      	mov	r2, r3
 c004224:	68f9      	ldr	r1, [r7, #12]
 c004226:	68b8      	ldr	r0, [r7, #8]
 c004228:	f7fe fdcb 	bl	c002dc2 <uECC_vli_cmp>
 c00422c:	4603      	mov	r3, r0
 c00422e:	2b01      	cmp	r3, #1
 c004230:	d101      	bne.n	c004236 <uECC_generate_random_int+0xba>
 c004232:	2301      	movs	r3, #1
 c004234:	e006      	b.n	c004244 <uECC_generate_random_int+0xc8>
 c004236:	69fb      	ldr	r3, [r7, #28]
 c004238:	3301      	adds	r3, #1
 c00423a:	61fb      	str	r3, [r7, #28]
 c00423c:	69fb      	ldr	r3, [r7, #28]
 c00423e:	2b3f      	cmp	r3, #63	; 0x3f
 c004240:	d9b7      	bls.n	c0041b2 <uECC_generate_random_int+0x36>
 c004242:	2300      	movs	r3, #0
 c004244:	4618      	mov	r0, r3
 c004246:	3720      	adds	r7, #32
 c004248:	46bd      	mov	sp, r7
 c00424a:	bd80      	pop	{r7, pc}
 c00424c:	30000064 	.word	0x30000064

0c004250 <uECC_vli_nativeToBytes>:
 c004250:	b480      	push	{r7}
 c004252:	b087      	sub	sp, #28
 c004254:	af00      	add	r7, sp, #0
 c004256:	60f8      	str	r0, [r7, #12]
 c004258:	60b9      	str	r1, [r7, #8]
 c00425a:	607a      	str	r2, [r7, #4]
 c00425c:	2300      	movs	r3, #0
 c00425e:	617b      	str	r3, [r7, #20]
 c004260:	e018      	b.n	c004294 <uECC_vli_nativeToBytes+0x44>
 c004262:	68bb      	ldr	r3, [r7, #8]
 c004264:	1e5a      	subs	r2, r3, #1
 c004266:	697b      	ldr	r3, [r7, #20]
 c004268:	1ad3      	subs	r3, r2, r3
 c00426a:	613b      	str	r3, [r7, #16]
 c00426c:	693b      	ldr	r3, [r7, #16]
 c00426e:	f023 0303 	bic.w	r3, r3, #3
 c004272:	687a      	ldr	r2, [r7, #4]
 c004274:	4413      	add	r3, r2
 c004276:	681a      	ldr	r2, [r3, #0]
 c004278:	693b      	ldr	r3, [r7, #16]
 c00427a:	f003 0303 	and.w	r3, r3, #3
 c00427e:	00db      	lsls	r3, r3, #3
 c004280:	fa22 f103 	lsr.w	r1, r2, r3
 c004284:	697b      	ldr	r3, [r7, #20]
 c004286:	68fa      	ldr	r2, [r7, #12]
 c004288:	4413      	add	r3, r2
 c00428a:	b2ca      	uxtb	r2, r1
 c00428c:	701a      	strb	r2, [r3, #0]
 c00428e:	697b      	ldr	r3, [r7, #20]
 c004290:	3301      	adds	r3, #1
 c004292:	617b      	str	r3, [r7, #20]
 c004294:	697a      	ldr	r2, [r7, #20]
 c004296:	68bb      	ldr	r3, [r7, #8]
 c004298:	429a      	cmp	r2, r3
 c00429a:	dbe2      	blt.n	c004262 <uECC_vli_nativeToBytes+0x12>
 c00429c:	bf00      	nop
 c00429e:	bf00      	nop
 c0042a0:	371c      	adds	r7, #28
 c0042a2:	46bd      	mov	sp, r7
 c0042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0042a8:	4770      	bx	lr

0c0042aa <uECC_vli_bytesToNative>:
 c0042aa:	b580      	push	{r7, lr}
 c0042ac:	b086      	sub	sp, #24
 c0042ae:	af00      	add	r7, sp, #0
 c0042b0:	60f8      	str	r0, [r7, #12]
 c0042b2:	60b9      	str	r1, [r7, #8]
 c0042b4:	607a      	str	r2, [r7, #4]
 c0042b6:	687b      	ldr	r3, [r7, #4]
 c0042b8:	3303      	adds	r3, #3
 c0042ba:	2b00      	cmp	r3, #0
 c0042bc:	da00      	bge.n	c0042c0 <uECC_vli_bytesToNative+0x16>
 c0042be:	3303      	adds	r3, #3
 c0042c0:	109b      	asrs	r3, r3, #2
 c0042c2:	b25b      	sxtb	r3, r3
 c0042c4:	4619      	mov	r1, r3
 c0042c6:	68f8      	ldr	r0, [r7, #12]
 c0042c8:	f7fe fc21 	bl	c002b0e <uECC_vli_clear>
 c0042cc:	2300      	movs	r3, #0
 c0042ce:	617b      	str	r3, [r7, #20]
 c0042d0:	e01e      	b.n	c004310 <uECC_vli_bytesToNative+0x66>
 c0042d2:	687b      	ldr	r3, [r7, #4]
 c0042d4:	1e5a      	subs	r2, r3, #1
 c0042d6:	697b      	ldr	r3, [r7, #20]
 c0042d8:	1ad3      	subs	r3, r2, r3
 c0042da:	613b      	str	r3, [r7, #16]
 c0042dc:	693b      	ldr	r3, [r7, #16]
 c0042de:	f023 0303 	bic.w	r3, r3, #3
 c0042e2:	68fa      	ldr	r2, [r7, #12]
 c0042e4:	4413      	add	r3, r2
 c0042e6:	6819      	ldr	r1, [r3, #0]
 c0042e8:	697b      	ldr	r3, [r7, #20]
 c0042ea:	68ba      	ldr	r2, [r7, #8]
 c0042ec:	4413      	add	r3, r2
 c0042ee:	781b      	ldrb	r3, [r3, #0]
 c0042f0:	461a      	mov	r2, r3
 c0042f2:	693b      	ldr	r3, [r7, #16]
 c0042f4:	f003 0303 	and.w	r3, r3, #3
 c0042f8:	00db      	lsls	r3, r3, #3
 c0042fa:	409a      	lsls	r2, r3
 c0042fc:	693b      	ldr	r3, [r7, #16]
 c0042fe:	f023 0303 	bic.w	r3, r3, #3
 c004302:	68f8      	ldr	r0, [r7, #12]
 c004304:	4403      	add	r3, r0
 c004306:	430a      	orrs	r2, r1
 c004308:	601a      	str	r2, [r3, #0]
 c00430a:	697b      	ldr	r3, [r7, #20]
 c00430c:	3301      	adds	r3, #1
 c00430e:	617b      	str	r3, [r7, #20]
 c004310:	697a      	ldr	r2, [r7, #20]
 c004312:	687b      	ldr	r3, [r7, #4]
 c004314:	429a      	cmp	r2, r3
 c004316:	dbdc      	blt.n	c0042d2 <uECC_vli_bytesToNative+0x28>
 c004318:	bf00      	nop
 c00431a:	bf00      	nop
 c00431c:	3718      	adds	r7, #24
 c00431e:	46bd      	mov	sp, r7
 c004320:	bd80      	pop	{r7, pc}

0c004322 <bits2int>:
 c004322:	b580      	push	{r7, lr}
 c004324:	b08a      	sub	sp, #40	; 0x28
 c004326:	af00      	add	r7, sp, #0
 c004328:	60f8      	str	r0, [r7, #12]
 c00432a:	60b9      	str	r1, [r7, #8]
 c00432c:	607a      	str	r2, [r7, #4]
 c00432e:	603b      	str	r3, [r7, #0]
 c004330:	683b      	ldr	r3, [r7, #0]
 c004332:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c004336:	3307      	adds	r3, #7
 c004338:	2b00      	cmp	r3, #0
 c00433a:	da00      	bge.n	c00433e <bits2int+0x1c>
 c00433c:	3307      	adds	r3, #7
 c00433e:	10db      	asrs	r3, r3, #3
 c004340:	61fb      	str	r3, [r7, #28]
 c004342:	683b      	ldr	r3, [r7, #0]
 c004344:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c004348:	331f      	adds	r3, #31
 c00434a:	2b00      	cmp	r3, #0
 c00434c:	da00      	bge.n	c004350 <bits2int+0x2e>
 c00434e:	331f      	adds	r3, #31
 c004350:	115b      	asrs	r3, r3, #5
 c004352:	61bb      	str	r3, [r7, #24]
 c004354:	687a      	ldr	r2, [r7, #4]
 c004356:	69fb      	ldr	r3, [r7, #28]
 c004358:	429a      	cmp	r2, r3
 c00435a:	d901      	bls.n	c004360 <bits2int+0x3e>
 c00435c:	69fb      	ldr	r3, [r7, #28]
 c00435e:	607b      	str	r3, [r7, #4]
 c004360:	69bb      	ldr	r3, [r7, #24]
 c004362:	b25b      	sxtb	r3, r3
 c004364:	4619      	mov	r1, r3
 c004366:	68f8      	ldr	r0, [r7, #12]
 c004368:	f7fe fbd1 	bl	c002b0e <uECC_vli_clear>
 c00436c:	687b      	ldr	r3, [r7, #4]
 c00436e:	461a      	mov	r2, r3
 c004370:	68b9      	ldr	r1, [r7, #8]
 c004372:	68f8      	ldr	r0, [r7, #12]
 c004374:	f7ff ff99 	bl	c0042aa <uECC_vli_bytesToNative>
 c004378:	687b      	ldr	r3, [r7, #4]
 c00437a:	00db      	lsls	r3, r3, #3
 c00437c:	683a      	ldr	r2, [r7, #0]
 c00437e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 c004382:	4293      	cmp	r3, r2
 c004384:	d93a      	bls.n	c0043fc <bits2int+0xda>
 c004386:	687b      	ldr	r3, [r7, #4]
 c004388:	00db      	lsls	r3, r3, #3
 c00438a:	683a      	ldr	r2, [r7, #0]
 c00438c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 c004390:	1a9b      	subs	r3, r3, r2
 c004392:	617b      	str	r3, [r7, #20]
 c004394:	2300      	movs	r3, #0
 c004396:	627b      	str	r3, [r7, #36]	; 0x24
 c004398:	69bb      	ldr	r3, [r7, #24]
 c00439a:	009b      	lsls	r3, r3, #2
 c00439c:	68fa      	ldr	r2, [r7, #12]
 c00439e:	4413      	add	r3, r2
 c0043a0:	623b      	str	r3, [r7, #32]
 c0043a2:	e010      	b.n	c0043c6 <bits2int+0xa4>
 c0043a4:	6a3b      	ldr	r3, [r7, #32]
 c0043a6:	681b      	ldr	r3, [r3, #0]
 c0043a8:	613b      	str	r3, [r7, #16]
 c0043aa:	693a      	ldr	r2, [r7, #16]
 c0043ac:	697b      	ldr	r3, [r7, #20]
 c0043ae:	40da      	lsrs	r2, r3
 c0043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c0043b2:	431a      	orrs	r2, r3
 c0043b4:	6a3b      	ldr	r3, [r7, #32]
 c0043b6:	601a      	str	r2, [r3, #0]
 c0043b8:	697b      	ldr	r3, [r7, #20]
 c0043ba:	f1c3 0320 	rsb	r3, r3, #32
 c0043be:	693a      	ldr	r2, [r7, #16]
 c0043c0:	fa02 f303 	lsl.w	r3, r2, r3
 c0043c4:	627b      	str	r3, [r7, #36]	; 0x24
 c0043c6:	6a3b      	ldr	r3, [r7, #32]
 c0043c8:	1f1a      	subs	r2, r3, #4
 c0043ca:	623a      	str	r2, [r7, #32]
 c0043cc:	68fa      	ldr	r2, [r7, #12]
 c0043ce:	429a      	cmp	r2, r3
 c0043d0:	d3e8      	bcc.n	c0043a4 <bits2int+0x82>
 c0043d2:	683b      	ldr	r3, [r7, #0]
 c0043d4:	3324      	adds	r3, #36	; 0x24
 c0043d6:	69ba      	ldr	r2, [r7, #24]
 c0043d8:	b252      	sxtb	r2, r2
 c0043da:	68f9      	ldr	r1, [r7, #12]
 c0043dc:	4618      	mov	r0, r3
 c0043de:	f7fe fc82 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c0043e2:	4603      	mov	r3, r0
 c0043e4:	2b01      	cmp	r3, #1
 c0043e6:	d00a      	beq.n	c0043fe <bits2int+0xdc>
 c0043e8:	683b      	ldr	r3, [r7, #0]
 c0043ea:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c0043ee:	69bb      	ldr	r3, [r7, #24]
 c0043f0:	b25b      	sxtb	r3, r3
 c0043f2:	68f9      	ldr	r1, [r7, #12]
 c0043f4:	68f8      	ldr	r0, [r7, #12]
 c0043f6:	f7fe faeb 	bl	c0029d0 <uECC_vli_sub>
 c0043fa:	e000      	b.n	c0043fe <bits2int+0xdc>
 c0043fc:	bf00      	nop
 c0043fe:	3728      	adds	r7, #40	; 0x28
 c004400:	46bd      	mov	sp, r7
 c004402:	bd80      	pop	{r7, pc}

0c004404 <uECC_sign_with_k_internal>:
 c004404:	b590      	push	{r4, r7, lr}
 c004406:	b0ad      	sub	sp, #180	; 0xb4
 c004408:	af02      	add	r7, sp, #8
 c00440a:	60f8      	str	r0, [r7, #12]
 c00440c:	60b9      	str	r1, [r7, #8]
 c00440e:	607a      	str	r2, [r7, #4]
 c004410:	603b      	str	r3, [r7, #0]
 c004412:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 c004416:	657b      	str	r3, [r7, #84]	; 0x54
 c004418:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 c00441c:	65bb      	str	r3, [r7, #88]	; 0x58
 c00441e:	2300      	movs	r3, #0
 c004420:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 c004424:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004428:	781b      	ldrb	r3, [r3, #0]
 c00442a:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
 c00442e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004432:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c004436:	331f      	adds	r3, #31
 c004438:	2b00      	cmp	r3, #0
 c00443a:	da00      	bge.n	c00443e <uECC_sign_with_k_internal+0x3a>
 c00443c:	331f      	adds	r3, #31
 c00443e:	115b      	asrs	r3, r3, #5
 c004440:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
 c004444:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004448:	885b      	ldrh	r3, [r3, #2]
 c00444a:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 c00444e:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 c004452:	4619      	mov	r1, r3
 c004454:	6838      	ldr	r0, [r7, #0]
 c004456:	f7fe fb7b 	bl	c002b50 <uECC_vli_isZero>
 c00445a:	4603      	mov	r3, r0
 c00445c:	2b00      	cmp	r3, #0
 c00445e:	d10b      	bne.n	c004478 <uECC_sign_with_k_internal+0x74>
 c004460:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004464:	3324      	adds	r3, #36	; 0x24
 c004466:	f997 20a2 	ldrsb.w	r2, [r7, #162]	; 0xa2
 c00446a:	6839      	ldr	r1, [r7, #0]
 c00446c:	4618      	mov	r0, r3
 c00446e:	f7fe fca8 	bl	c002dc2 <uECC_vli_cmp>
 c004472:	4603      	mov	r3, r0
 c004474:	2b01      	cmp	r3, #1
 c004476:	d001      	beq.n	c00447c <uECC_sign_with_k_internal+0x78>
 c004478:	2300      	movs	r3, #0
 c00447a:	e128      	b.n	c0046ce <uECC_sign_with_k_internal+0x2ca>
 c00447c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 c004480:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 c004484:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004488:	6838      	ldr	r0, [r7, #0]
 c00448a:	f7ff fe35 	bl	c0040f8 <regularize_k>
 c00448e:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
 c004492:	4b91      	ldr	r3, [pc, #580]	; (c0046d8 <uECC_sign_with_k_internal+0x2d4>)
 c004494:	681b      	ldr	r3, [r3, #0]
 c004496:	2b00      	cmp	r3, #0
 c004498:	d01c      	beq.n	c0044d4 <uECC_sign_with_k_internal+0xd0>
 c00449a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 c00449e:	009b      	lsls	r3, r3, #2
 c0044a0:	33a8      	adds	r3, #168	; 0xa8
 c0044a2:	443b      	add	r3, r7
 c0044a4:	f853 0c54 	ldr.w	r0, [r3, #-84]
 c0044a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0044ac:	3304      	adds	r3, #4
 c0044ae:	f997 20a3 	ldrsb.w	r2, [r7, #163]	; 0xa3
 c0044b2:	4619      	mov	r1, r3
 c0044b4:	f7ff fe62 	bl	c00417c <uECC_generate_random_int>
 c0044b8:	4603      	mov	r3, r0
 c0044ba:	2b00      	cmp	r3, #0
 c0044bc:	d101      	bne.n	c0044c2 <uECC_sign_with_k_internal+0xbe>
 c0044be:	2300      	movs	r3, #0
 c0044c0:	e105      	b.n	c0046ce <uECC_sign_with_k_internal+0x2ca>
 c0044c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 c0044c6:	009b      	lsls	r3, r3, #2
 c0044c8:	33a8      	adds	r3, #168	; 0xa8
 c0044ca:	443b      	add	r3, r7
 c0044cc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 c0044d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 c0044d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0044d8:	f103 0144 	add.w	r1, r3, #68	; 0x44
 c0044dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 c0044e0:	2b00      	cmp	r3, #0
 c0044e2:	bf0c      	ite	eq
 c0044e4:	2301      	moveq	r3, #1
 c0044e6:	2300      	movne	r3, #0
 c0044e8:	b2db      	uxtb	r3, r3
 c0044ea:	009b      	lsls	r3, r3, #2
 c0044ec:	33a8      	adds	r3, #168	; 0xa8
 c0044ee:	443b      	add	r3, r7
 c0044f0:	f853 4c54 	ldr.w	r4, [r3, #-84]
 c0044f4:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 c0044f8:	3301      	adds	r3, #1
 c0044fa:	b29b      	uxth	r3, r3
 c0044fc:	b21b      	sxth	r3, r3
 c0044fe:	f107 0014 	add.w	r0, r7, #20
 c004502:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 c004506:	9201      	str	r2, [sp, #4]
 c004508:	9300      	str	r3, [sp, #0]
 c00450a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 c00450e:	4622      	mov	r2, r4
 c004510:	f7ff fc91 	bl	c003e36 <EccPoint_mult>
 c004514:	f997 20a3 	ldrsb.w	r2, [r7, #163]	; 0xa3
 c004518:	f107 0314 	add.w	r3, r7, #20
 c00451c:	4611      	mov	r1, r2
 c00451e:	4618      	mov	r0, r3
 c004520:	f7fe fb16 	bl	c002b50 <uECC_vli_isZero>
 c004524:	4603      	mov	r3, r0
 c004526:	2b00      	cmp	r3, #0
 c004528:	d001      	beq.n	c00452e <uECC_sign_with_k_internal+0x12a>
 c00452a:	2300      	movs	r3, #0
 c00452c:	e0cf      	b.n	c0046ce <uECC_sign_with_k_internal+0x2ca>
 c00452e:	4b6a      	ldr	r3, [pc, #424]	; (c0046d8 <uECC_sign_with_k_internal+0x2d4>)
 c004530:	681b      	ldr	r3, [r3, #0]
 c004532:	2b00      	cmp	r3, #0
 c004534:	d10a      	bne.n	c00454c <uECC_sign_with_k_internal+0x148>
 c004536:	f997 20a2 	ldrsb.w	r2, [r7, #162]	; 0xa2
 c00453a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 c00453e:	4611      	mov	r1, r2
 c004540:	4618      	mov	r0, r3
 c004542:	f7fe fae4 	bl	c002b0e <uECC_vli_clear>
 c004546:	2301      	movs	r3, #1
 c004548:	67fb      	str	r3, [r7, #124]	; 0x7c
 c00454a:	e00f      	b.n	c00456c <uECC_sign_with_k_internal+0x168>
 c00454c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004550:	f103 0124 	add.w	r1, r3, #36	; 0x24
 c004554:	f997 20a2 	ldrsb.w	r2, [r7, #162]	; 0xa2
 c004558:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 c00455c:	4618      	mov	r0, r3
 c00455e:	f7ff fe0d 	bl	c00417c <uECC_generate_random_int>
 c004562:	4603      	mov	r3, r0
 c004564:	2b00      	cmp	r3, #0
 c004566:	d101      	bne.n	c00456c <uECC_sign_with_k_internal+0x168>
 c004568:	2300      	movs	r3, #0
 c00456a:	e0b0      	b.n	c0046ce <uECC_sign_with_k_internal+0x2ca>
 c00456c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004570:	f103 0124 	add.w	r1, r3, #36	; 0x24
 c004574:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 c004578:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c00457c:	9300      	str	r3, [sp, #0]
 c00457e:	460b      	mov	r3, r1
 c004580:	6839      	ldr	r1, [r7, #0]
 c004582:	6838      	ldr	r0, [r7, #0]
 c004584:	f7fe fdf8 	bl	c003178 <uECC_vli_modMult>
 c004588:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c00458c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c004590:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c004594:	6839      	ldr	r1, [r7, #0]
 c004596:	6838      	ldr	r0, [r7, #0]
 c004598:	f7fe fe6d 	bl	c003276 <uECC_vli_modInv>
 c00459c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0045a0:	f103 0124 	add.w	r1, r3, #36	; 0x24
 c0045a4:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 c0045a8:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c0045ac:	9300      	str	r3, [sp, #0]
 c0045ae:	460b      	mov	r3, r1
 c0045b0:	6839      	ldr	r1, [r7, #0]
 c0045b2:	6838      	ldr	r0, [r7, #0]
 c0045b4:	f7fe fde0 	bl	c003178 <uECC_vli_modMult>
 c0045b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0045bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c0045c0:	4619      	mov	r1, r3
 c0045c2:	f107 0314 	add.w	r3, r7, #20
 c0045c6:	461a      	mov	r2, r3
 c0045c8:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 c0045cc:	f7ff fe40 	bl	c004250 <uECC_vli_nativeToBytes>
 c0045d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0045d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c0045d8:	3307      	adds	r3, #7
 c0045da:	2b00      	cmp	r3, #0
 c0045dc:	da00      	bge.n	c0045e0 <uECC_sign_with_k_internal+0x1dc>
 c0045de:	3307      	adds	r3, #7
 c0045e0:	10db      	asrs	r3, r3, #3
 c0045e2:	461a      	mov	r2, r3
 c0045e4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 c0045e8:	68f9      	ldr	r1, [r7, #12]
 c0045ea:	4618      	mov	r0, r3
 c0045ec:	f7ff fe5d 	bl	c0042aa <uECC_vli_bytesToNative>
 c0045f0:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c0045f4:	3b01      	subs	r3, #1
 c0045f6:	009b      	lsls	r3, r3, #2
 c0045f8:	33a8      	adds	r3, #168	; 0xa8
 c0045fa:	443b      	add	r3, r7
 c0045fc:	2200      	movs	r2, #0
 c0045fe:	f843 2c4c 	str.w	r2, [r3, #-76]
 c004602:	f997 20a3 	ldrsb.w	r2, [r7, #163]	; 0xa3
 c004606:	f107 0114 	add.w	r1, r7, #20
 c00460a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 c00460e:	4618      	mov	r0, r3
 c004610:	f7fe fb42 	bl	c002c98 <uECC_vli_set>
 c004614:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004618:	f103 0424 	add.w	r4, r3, #36	; 0x24
 c00461c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 c004620:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 c004624:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 c004628:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c00462c:	9300      	str	r3, [sp, #0]
 c00462e:	4623      	mov	r3, r4
 c004630:	f7fe fda2 	bl	c003178 <uECC_vli_modMult>
 c004634:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 c004638:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c00463c:	687a      	ldr	r2, [r7, #4]
 c00463e:	68b9      	ldr	r1, [r7, #8]
 c004640:	f7ff fe6f 	bl	c004322 <bits2int>
 c004644:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004648:	f103 0424 	add.w	r4, r3, #36	; 0x24
 c00464c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 c004650:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 c004654:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 c004658:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c00465c:	9300      	str	r3, [sp, #0]
 c00465e:	4623      	mov	r3, r4
 c004660:	f7fe fc0a 	bl	c002e78 <uECC_vli_modAdd>
 c004664:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c004668:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c00466c:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 c004670:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 c004674:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 c004678:	9300      	str	r3, [sp, #0]
 c00467a:	4613      	mov	r3, r2
 c00467c:	683a      	ldr	r2, [r7, #0]
 c00467e:	f7fe fd7b 	bl	c003178 <uECC_vli_modMult>
 c004682:	f997 20a2 	ldrsb.w	r2, [r7, #162]	; 0xa2
 c004686:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 c00468a:	4611      	mov	r1, r2
 c00468c:	4618      	mov	r0, r3
 c00468e:	f7fe fac9 	bl	c002c24 <uECC_vli_numBits>
 c004692:	4603      	mov	r3, r0
 c004694:	461a      	mov	r2, r3
 c004696:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c00469a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c00469e:	00db      	lsls	r3, r3, #3
 c0046a0:	429a      	cmp	r2, r3
 c0046a2:	dd01      	ble.n	c0046a8 <uECC_sign_with_k_internal+0x2a4>
 c0046a4:	2300      	movs	r3, #0
 c0046a6:	e012      	b.n	c0046ce <uECC_sign_with_k_internal+0x2ca>
 c0046a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0046ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c0046b0:	461a      	mov	r2, r3
 c0046b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c0046b6:	1898      	adds	r0, r3, r2
 c0046b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c0046bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c0046c0:	4619      	mov	r1, r3
 c0046c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 c0046c6:	461a      	mov	r2, r3
 c0046c8:	f7ff fdc2 	bl	c004250 <uECC_vli_nativeToBytes>
 c0046cc:	2301      	movs	r3, #1
 c0046ce:	4618      	mov	r0, r3
 c0046d0:	37ac      	adds	r7, #172	; 0xac
 c0046d2:	46bd      	mov	sp, r7
 c0046d4:	bd90      	pop	{r4, r7, pc}
 c0046d6:	bf00      	nop
 c0046d8:	30000064 	.word	0x30000064

0c0046dc <uECC_sign>:
 c0046dc:	b580      	push	{r7, lr}
 c0046de:	b090      	sub	sp, #64	; 0x40
 c0046e0:	af02      	add	r7, sp, #8
 c0046e2:	60f8      	str	r0, [r7, #12]
 c0046e4:	60b9      	str	r1, [r7, #8]
 c0046e6:	607a      	str	r2, [r7, #4]
 c0046e8:	603b      	str	r3, [r7, #0]
 c0046ea:	2300      	movs	r3, #0
 c0046ec:	637b      	str	r3, [r7, #52]	; 0x34
 c0046ee:	e029      	b.n	c004744 <uECC_sign+0x68>
 c0046f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c0046f2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 c0046f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c0046f8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c0046fc:	331f      	adds	r3, #31
 c0046fe:	2b00      	cmp	r3, #0
 c004700:	da00      	bge.n	c004704 <uECC_sign+0x28>
 c004702:	331f      	adds	r3, #31
 c004704:	115b      	asrs	r3, r3, #5
 c004706:	b25a      	sxtb	r2, r3
 c004708:	f107 0314 	add.w	r3, r7, #20
 c00470c:	4618      	mov	r0, r3
 c00470e:	f7ff fd35 	bl	c00417c <uECC_generate_random_int>
 c004712:	4603      	mov	r3, r0
 c004714:	2b00      	cmp	r3, #0
 c004716:	d101      	bne.n	c00471c <uECC_sign+0x40>
 c004718:	2300      	movs	r3, #0
 c00471a:	e017      	b.n	c00474c <uECC_sign+0x70>
 c00471c:	f107 0214 	add.w	r2, r7, #20
 c004720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c004722:	9301      	str	r3, [sp, #4]
 c004724:	683b      	ldr	r3, [r7, #0]
 c004726:	9300      	str	r3, [sp, #0]
 c004728:	4613      	mov	r3, r2
 c00472a:	687a      	ldr	r2, [r7, #4]
 c00472c:	68b9      	ldr	r1, [r7, #8]
 c00472e:	68f8      	ldr	r0, [r7, #12]
 c004730:	f7ff fe68 	bl	c004404 <uECC_sign_with_k_internal>
 c004734:	4603      	mov	r3, r0
 c004736:	2b00      	cmp	r3, #0
 c004738:	d001      	beq.n	c00473e <uECC_sign+0x62>
 c00473a:	2301      	movs	r3, #1
 c00473c:	e006      	b.n	c00474c <uECC_sign+0x70>
 c00473e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c004740:	3301      	adds	r3, #1
 c004742:	637b      	str	r3, [r7, #52]	; 0x34
 c004744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c004746:	2b3f      	cmp	r3, #63	; 0x3f
 c004748:	d9d2      	bls.n	c0046f0 <uECC_sign+0x14>
 c00474a:	2300      	movs	r3, #0
 c00474c:	4618      	mov	r0, r3
 c00474e:	3738      	adds	r7, #56	; 0x38
 c004750:	46bd      	mov	sp, r7
 c004752:	bd80      	pop	{r7, pc}

0c004754 <smax>:
 c004754:	b480      	push	{r7}
 c004756:	b083      	sub	sp, #12
 c004758:	af00      	add	r7, sp, #0
 c00475a:	4603      	mov	r3, r0
 c00475c:	460a      	mov	r2, r1
 c00475e:	80fb      	strh	r3, [r7, #6]
 c004760:	4613      	mov	r3, r2
 c004762:	80bb      	strh	r3, [r7, #4]
 c004764:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 c004768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 c00476c:	4293      	cmp	r3, r2
 c00476e:	bfb8      	it	lt
 c004770:	4613      	movlt	r3, r2
 c004772:	b21b      	sxth	r3, r3
 c004774:	4618      	mov	r0, r3
 c004776:	370c      	adds	r7, #12
 c004778:	46bd      	mov	sp, r7
 c00477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00477e:	4770      	bx	lr

0c004780 <uECC_verify>:
 c004780:	b590      	push	{r4, r7, lr}
 c004782:	b0ff      	sub	sp, #508	; 0x1fc
 c004784:	af02      	add	r7, sp, #8
 c004786:	f507 74f8 	add.w	r4, r7, #496	; 0x1f0
 c00478a:	f5a4 74f2 	sub.w	r4, r4, #484	; 0x1e4
 c00478e:	6020      	str	r0, [r4, #0]
 c004790:	f507 70f8 	add.w	r0, r7, #496	; 0x1f0
 c004794:	f5a0 70f4 	sub.w	r0, r0, #488	; 0x1e8
 c004798:	6001      	str	r1, [r0, #0]
 c00479a:	f507 71f8 	add.w	r1, r7, #496	; 0x1f0
 c00479e:	f5a1 71f6 	sub.w	r1, r1, #492	; 0x1ec
 c0047a2:	600a      	str	r2, [r1, #0]
 c0047a4:	f507 72f8 	add.w	r2, r7, #496	; 0x1f0
 c0047a8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 c0047ac:	6013      	str	r3, [r2, #0]
 c0047ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0047b2:	781b      	ldrb	r3, [r3, #0]
 c0047b4:	f887 31ed 	strb.w	r3, [r7, #493]	; 0x1ed
 c0047b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0047bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 c0047c0:	331f      	adds	r3, #31
 c0047c2:	2b00      	cmp	r3, #0
 c0047c4:	da00      	bge.n	c0047c8 <uECC_verify+0x48>
 c0047c6:	331f      	adds	r3, #31
 c0047c8:	115b      	asrs	r3, r3, #5
 c0047ca:	f887 31ec 	strb.w	r3, [r7, #492]	; 0x1ec
 c0047ce:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c0047d2:	3b01      	subs	r3, #1
 c0047d4:	009b      	lsls	r3, r3, #2
 c0047d6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 c0047da:	443b      	add	r3, r7
 c0047dc:	2200      	movs	r2, #0
 c0047de:	f843 2cd0 	str.w	r2, [r3, #-208]
 c0047e2:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c0047e6:	1e5a      	subs	r2, r3, #1
 c0047e8:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c0047ec:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 c0047f0:	2100      	movs	r1, #0
 c0047f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c0047f6:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c0047fa:	1e5a      	subs	r2, r3, #1
 c0047fc:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004800:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 c004804:	2100      	movs	r1, #0
 c004806:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c00480a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c00480e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c004812:	461a      	mov	r2, r3
 c004814:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004818:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 c00481c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 c004820:	6819      	ldr	r1, [r3, #0]
 c004822:	f7ff fd42 	bl	c0042aa <uECC_vli_bytesToNative>
 c004826:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c00482a:	009b      	lsls	r3, r3, #2
 c00482c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 c004830:	18d0      	adds	r0, r2, r3
 c004832:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004836:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c00483a:	461a      	mov	r2, r3
 c00483c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004840:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 c004844:	681b      	ldr	r3, [r3, #0]
 c004846:	1899      	adds	r1, r3, r2
 c004848:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c00484c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c004850:	461a      	mov	r2, r3
 c004852:	f7ff fd2a 	bl	c0042aa <uECC_vli_bytesToNative>
 c004856:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c00485a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c00485e:	461a      	mov	r2, r3
 c004860:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004864:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 c004868:	f107 0030 	add.w	r0, r7, #48	; 0x30
 c00486c:	6819      	ldr	r1, [r3, #0]
 c00486e:	f7ff fd1c 	bl	c0042aa <uECC_vli_bytesToNative>
 c004872:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004876:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c00487a:	461a      	mov	r2, r3
 c00487c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004880:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 c004884:	681b      	ldr	r3, [r3, #0]
 c004886:	1899      	adds	r1, r3, r2
 c004888:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c00488c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 c004890:	461a      	mov	r2, r3
 c004892:	f107 0310 	add.w	r3, r7, #16
 c004896:	4618      	mov	r0, r3
 c004898:	f7ff fd07 	bl	c0042aa <uECC_vli_bytesToNative>
 c00489c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c0048a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 c0048a4:	4611      	mov	r1, r2
 c0048a6:	4618      	mov	r0, r3
 c0048a8:	f7fe f952 	bl	c002b50 <uECC_vli_isZero>
 c0048ac:	4603      	mov	r3, r0
 c0048ae:	2b00      	cmp	r3, #0
 c0048b0:	d10a      	bne.n	c0048c8 <uECC_verify+0x148>
 c0048b2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c0048b6:	f107 0310 	add.w	r3, r7, #16
 c0048ba:	4611      	mov	r1, r2
 c0048bc:	4618      	mov	r0, r3
 c0048be:	f7fe f947 	bl	c002b50 <uECC_vli_isZero>
 c0048c2:	4603      	mov	r3, r0
 c0048c4:	2b00      	cmp	r3, #0
 c0048c6:	d001      	beq.n	c0048cc <uECC_verify+0x14c>
 c0048c8:	2300      	movs	r3, #0
 c0048ca:	e220      	b.n	c004d0e <uECC_verify+0x58e>
 c0048cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0048d0:	3324      	adds	r3, #36	; 0x24
 c0048d2:	f997 21ec 	ldrsb.w	r2, [r7, #492]	; 0x1ec
 c0048d6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c0048da:	4618      	mov	r0, r3
 c0048dc:	f7fe fa03 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c0048e0:	4603      	mov	r3, r0
 c0048e2:	2b01      	cmp	r3, #1
 c0048e4:	d10c      	bne.n	c004900 <uECC_verify+0x180>
 c0048e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0048ea:	3324      	adds	r3, #36	; 0x24
 c0048ec:	f997 21ec 	ldrsb.w	r2, [r7, #492]	; 0x1ec
 c0048f0:	f107 0110 	add.w	r1, r7, #16
 c0048f4:	4618      	mov	r0, r3
 c0048f6:	f7fe f9f6 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c0048fa:	4603      	mov	r3, r0
 c0048fc:	2b01      	cmp	r3, #1
 c0048fe:	d001      	beq.n	c004904 <uECC_verify+0x184>
 c004900:	2300      	movs	r3, #0
 c004902:	e204      	b.n	c004d0e <uECC_verify+0x58e>
 c004904:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004908:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c00490c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c004910:	f107 0110 	add.w	r1, r7, #16
 c004914:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 c004918:	f7fe fcad 	bl	c003276 <uECC_vli_modInv>
 c00491c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c004920:	3b01      	subs	r3, #1
 c004922:	009b      	lsls	r3, r3, #2
 c004924:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 c004928:	443b      	add	r3, r7
 c00492a:	2200      	movs	r2, #0
 c00492c:	f843 2c30 	str.w	r2, [r3, #-48]
 c004930:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004934:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 c004938:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c00493c:	f5a3 71f4 	sub.w	r1, r3, #488	; 0x1e8
 c004940:	f507 70e0 	add.w	r0, r7, #448	; 0x1c0
 c004944:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004948:	6812      	ldr	r2, [r2, #0]
 c00494a:	6809      	ldr	r1, [r1, #0]
 c00494c:	f7ff fce9 	bl	c004322 <bits2int>
 c004950:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004954:	f103 0424 	add.w	r4, r3, #36	; 0x24
 c004958:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c00495c:	f507 71e0 	add.w	r1, r7, #448	; 0x1c0
 c004960:	f507 70e0 	add.w	r0, r7, #448	; 0x1c0
 c004964:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c004968:	9300      	str	r3, [sp, #0]
 c00496a:	4623      	mov	r3, r4
 c00496c:	f7fe fc04 	bl	c003178 <uECC_vli_modMult>
 c004970:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004974:	f103 0424 	add.w	r4, r3, #36	; 0x24
 c004978:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c00497c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c004980:	f507 70d0 	add.w	r0, r7, #416	; 0x1a0
 c004984:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c004988:	9300      	str	r3, [sp, #0]
 c00498a:	4623      	mov	r3, r4
 c00498c:	f7fe fbf4 	bl	c003178 <uECC_vli_modMult>
 c004990:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004994:	f107 0150 	add.w	r1, r7, #80	; 0x50
 c004998:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 c00499c:	4618      	mov	r0, r3
 c00499e:	f7fe f97b 	bl	c002c98 <uECC_vli_set>
 c0049a2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c0049a6:	009b      	lsls	r3, r3, #2
 c0049a8:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 c0049ac:	18d0      	adds	r0, r2, r3
 c0049ae:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c0049b2:	009b      	lsls	r3, r3, #2
 c0049b4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 c0049b8:	4413      	add	r3, r2
 c0049ba:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c0049be:	4619      	mov	r1, r3
 c0049c0:	f7fe f96a 	bl	c002c98 <uECC_vli_set>
 c0049c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0049c8:	f103 0144 	add.w	r1, r3, #68	; 0x44
 c0049cc:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c0049d0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 c0049d4:	4618      	mov	r0, r3
 c0049d6:	f7fe f95f 	bl	c002c98 <uECC_vli_set>
 c0049da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0049de:	f103 0244 	add.w	r2, r3, #68	; 0x44
 c0049e2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c0049e6:	009b      	lsls	r3, r3, #2
 c0049e8:	18d1      	adds	r1, r2, r3
 c0049ea:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c0049ee:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 c0049f2:	4618      	mov	r0, r3
 c0049f4:	f7fe f950 	bl	c002c98 <uECC_vli_set>
 c0049f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c0049fc:	1d1c      	adds	r4, r3, #4
 c0049fe:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 c004a02:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 c004a06:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 c004a0a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004a0e:	9300      	str	r3, [sp, #0]
 c004a10:	4623      	mov	r3, r4
 c004a12:	f7fe fa58 	bl	c002ec6 <uECC_vli_modSub>
 c004a16:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004a1a:	009b      	lsls	r3, r3, #2
 c004a1c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 c004a20:	18d4      	adds	r4, r2, r3
 c004a22:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 c004a26:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 c004a2a:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 c004a2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004a32:	9300      	str	r3, [sp, #0]
 c004a34:	4623      	mov	r3, r4
 c004a36:	f7ff f881 	bl	c003b3c <XYcZ_add>
 c004a3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004a3e:	1d1a      	adds	r2, r3, #4
 c004a40:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004a44:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 c004a48:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 c004a4c:	f7fe fc13 	bl	c003276 <uECC_vli_modInv>
 c004a50:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004a54:	009b      	lsls	r3, r3, #2
 c004a56:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 c004a5a:	18d1      	adds	r1, r2, r3
 c004a5c:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c004a60:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 c004a64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004a68:	f7fe fff6 	bl	c003a58 <apply_z>
 c004a6c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004a70:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004a74:	2200      	movs	r2, #0
 c004a76:	601a      	str	r2, [r3, #0]
 c004a78:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004a7c:	f103 0244 	add.w	r2, r3, #68	; 0x44
 c004a80:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004a84:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004a88:	605a      	str	r2, [r3, #4]
 c004a8a:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004a8e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004a92:	f107 0250 	add.w	r2, r7, #80	; 0x50
 c004a96:	609a      	str	r2, [r3, #8]
 c004a98:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004a9c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004aa0:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 c004aa4:	60da      	str	r2, [r3, #12]
 c004aa6:	f997 21ec 	ldrsb.w	r2, [r7, #492]	; 0x1ec
 c004aaa:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 c004aae:	4611      	mov	r1, r2
 c004ab0:	4618      	mov	r0, r3
 c004ab2:	f7fe f8b7 	bl	c002c24 <uECC_vli_numBits>
 c004ab6:	4603      	mov	r3, r0
 c004ab8:	461c      	mov	r4, r3
 c004aba:	f997 21ec 	ldrsb.w	r2, [r7, #492]	; 0x1ec
 c004abe:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 c004ac2:	4611      	mov	r1, r2
 c004ac4:	4618      	mov	r0, r3
 c004ac6:	f7fe f8ad 	bl	c002c24 <uECC_vli_numBits>
 c004aca:	4603      	mov	r3, r0
 c004acc:	4619      	mov	r1, r3
 c004ace:	4620      	mov	r0, r4
 c004ad0:	f7ff fe40 	bl	c004754 <smax>
 c004ad4:	4603      	mov	r3, r0
 c004ad6:	f8a7 31ea 	strh.w	r3, [r7, #490]	; 0x1ea
 c004ada:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	; 0x1ea
 c004ade:	3b01      	subs	r3, #1
 c004ae0:	b29b      	uxth	r3, r3
 c004ae2:	b21a      	sxth	r2, r3
 c004ae4:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 c004ae8:	4611      	mov	r1, r2
 c004aea:	4618      	mov	r0, r3
 c004aec:	f7fe f85a 	bl	c002ba4 <uECC_vli_testBit>
 c004af0:	4603      	mov	r3, r0
 c004af2:	2b00      	cmp	r3, #0
 c004af4:	bf14      	ite	ne
 c004af6:	2301      	movne	r3, #1
 c004af8:	2300      	moveq	r3, #0
 c004afa:	b2db      	uxtb	r3, r3
 c004afc:	461c      	mov	r4, r3
 c004afe:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	; 0x1ea
 c004b02:	3b01      	subs	r3, #1
 c004b04:	b29b      	uxth	r3, r3
 c004b06:	b21a      	sxth	r2, r3
 c004b08:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 c004b0c:	4611      	mov	r1, r2
 c004b0e:	4618      	mov	r0, r3
 c004b10:	f7fe f848 	bl	c002ba4 <uECC_vli_testBit>
 c004b14:	4603      	mov	r3, r0
 c004b16:	2b00      	cmp	r3, #0
 c004b18:	d001      	beq.n	c004b1e <uECC_verify+0x39e>
 c004b1a:	2302      	movs	r3, #2
 c004b1c:	e000      	b.n	c004b20 <uECC_verify+0x3a0>
 c004b1e:	2300      	movs	r3, #0
 c004b20:	ea43 0204 	orr.w	r2, r3, r4
 c004b24:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004b28:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c004b30:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 c004b34:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004b38:	f507 7390 	add.w	r3, r7, #288	; 0x120
 c004b3c:	f8d7 11e4 	ldr.w	r1, [r7, #484]	; 0x1e4
 c004b40:	4618      	mov	r0, r3
 c004b42:	f7fe f8a9 	bl	c002c98 <uECC_vli_set>
 c004b46:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004b4a:	009b      	lsls	r3, r3, #2
 c004b4c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	; 0x1e4
 c004b50:	18d1      	adds	r1, r2, r3
 c004b52:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004b56:	f507 7380 	add.w	r3, r7, #256	; 0x100
 c004b5a:	4618      	mov	r0, r3
 c004b5c:	f7fe f89c 	bl	c002c98 <uECC_vli_set>
 c004b60:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004b64:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 c004b68:	4611      	mov	r1, r2
 c004b6a:	4618      	mov	r0, r3
 c004b6c:	f7fd ffcf 	bl	c002b0e <uECC_vli_clear>
 c004b70:	2301      	movs	r3, #1
 c004b72:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 c004b76:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	; 0x1ea
 c004b7a:	3b02      	subs	r3, #2
 c004b7c:	b29b      	uxth	r3, r3
 c004b7e:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
 c004b82:	e087      	b.n	c004c94 <uECC_verify+0x514>
 c004b84:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004b88:	f8d3 40a4 	ldr.w	r4, [r3, #164]	; 0xa4
 c004b8c:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c004b90:	f507 7180 	add.w	r1, r7, #256	; 0x100
 c004b94:	f507 7090 	add.w	r0, r7, #288	; 0x120
 c004b98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004b9c:	47a0      	blx	r4
 c004b9e:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	; 0x1ee
 c004ba2:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 c004ba6:	4611      	mov	r1, r2
 c004ba8:	4618      	mov	r0, r3
 c004baa:	f7fd fffb 	bl	c002ba4 <uECC_vli_testBit>
 c004bae:	4603      	mov	r3, r0
 c004bb0:	2b00      	cmp	r3, #0
 c004bb2:	bf14      	ite	ne
 c004bb4:	2301      	movne	r3, #1
 c004bb6:	2300      	moveq	r3, #0
 c004bb8:	b2db      	uxtb	r3, r3
 c004bba:	461c      	mov	r4, r3
 c004bbc:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	; 0x1ee
 c004bc0:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 c004bc4:	4611      	mov	r1, r2
 c004bc6:	4618      	mov	r0, r3
 c004bc8:	f7fd ffec 	bl	c002ba4 <uECC_vli_testBit>
 c004bcc:	4603      	mov	r3, r0
 c004bce:	2b00      	cmp	r3, #0
 c004bd0:	d001      	beq.n	c004bd6 <uECC_verify+0x456>
 c004bd2:	2302      	movs	r3, #2
 c004bd4:	e000      	b.n	c004bd8 <uECC_verify+0x458>
 c004bd6:	2300      	movs	r3, #0
 c004bd8:	4323      	orrs	r3, r4
 c004bda:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 c004bde:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 c004be2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 c004be6:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 c004bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c004bee:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 c004bf2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 c004bf6:	2b00      	cmp	r3, #0
 c004bf8:	d046      	beq.n	c004c88 <uECC_verify+0x508>
 c004bfa:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004bfe:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 c004c02:	f8d7 11e4 	ldr.w	r1, [r7, #484]	; 0x1e4
 c004c06:	4618      	mov	r0, r3
 c004c08:	f7fe f846 	bl	c002c98 <uECC_vli_set>
 c004c0c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004c10:	009b      	lsls	r3, r3, #2
 c004c12:	f8d7 21e4 	ldr.w	r2, [r7, #484]	; 0x1e4
 c004c16:	18d1      	adds	r1, r2, r3
 c004c18:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004c1c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 c004c20:	4618      	mov	r0, r3
 c004c22:	f7fe f839 	bl	c002c98 <uECC_vli_set>
 c004c26:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c004c2a:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 c004c2e:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 c004c32:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004c36:	f7fe ff0f 	bl	c003a58 <apply_z>
 c004c3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004c3e:	1d1c      	adds	r4, r3, #4
 c004c40:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 c004c44:	f507 7190 	add.w	r1, r7, #288	; 0x120
 c004c48:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 c004c4c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004c50:	9300      	str	r3, [sp, #0]
 c004c52:	4623      	mov	r3, r4
 c004c54:	f7fe f937 	bl	c002ec6 <uECC_vli_modSub>
 c004c58:	f507 7480 	add.w	r4, r7, #256	; 0x100
 c004c5c:	f507 7290 	add.w	r2, r7, #288	; 0x120
 c004c60:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 c004c64:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 c004c68:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004c6c:	9300      	str	r3, [sp, #0]
 c004c6e:	4623      	mov	r3, r4
 c004c70:	f7fe ff64 	bl	c003b3c <XYcZ_add>
 c004c74:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 c004c78:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 c004c7c:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 c004c80:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004c84:	f7fe fa93 	bl	c0031ae <uECC_vli_modMult_fast>
 c004c88:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 c004c8c:	3b01      	subs	r3, #1
 c004c8e:	b29b      	uxth	r3, r3
 c004c90:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
 c004c94:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	; 0x1ee
 c004c98:	2b00      	cmp	r3, #0
 c004c9a:	f6bf af73 	bge.w	c004b84 <uECC_verify+0x404>
 c004c9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004ca2:	1d1a      	adds	r2, r3, #4
 c004ca4:	f997 31ed 	ldrsb.w	r3, [r7, #493]	; 0x1ed
 c004ca8:	f507 71c0 	add.w	r1, r7, #384	; 0x180
 c004cac:	f507 70c0 	add.w	r0, r7, #384	; 0x180
 c004cb0:	f7fe fae1 	bl	c003276 <uECC_vli_modInv>
 c004cb4:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 c004cb8:	f507 7180 	add.w	r1, r7, #256	; 0x100
 c004cbc:	f507 7090 	add.w	r0, r7, #288	; 0x120
 c004cc0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004cc4:	f7fe fec8 	bl	c003a58 <apply_z>
 c004cc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004ccc:	3324      	adds	r3, #36	; 0x24
 c004cce:	f997 21ec 	ldrsb.w	r2, [r7, #492]	; 0x1ec
 c004cd2:	f507 7190 	add.w	r1, r7, #288	; 0x120
 c004cd6:	4618      	mov	r0, r3
 c004cd8:	f7fe f805 	bl	c002ce6 <uECC_vli_cmp_unsafe>
 c004cdc:	4603      	mov	r3, r0
 c004cde:	2b01      	cmp	r3, #1
 c004ce0:	d00b      	beq.n	c004cfa <uECC_verify+0x57a>
 c004ce2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 c004ce6:	f103 0224 	add.w	r2, r3, #36	; 0x24
 c004cea:	f997 31ec 	ldrsb.w	r3, [r7, #492]	; 0x1ec
 c004cee:	f507 7190 	add.w	r1, r7, #288	; 0x120
 c004cf2:	f507 7090 	add.w	r0, r7, #288	; 0x120
 c004cf6:	f7fd fe6b 	bl	c0029d0 <uECC_vli_sub>
 c004cfa:	f997 21ed 	ldrsb.w	r2, [r7, #493]	; 0x1ed
 c004cfe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 c004d02:	f507 7390 	add.w	r3, r7, #288	; 0x120
 c004d06:	4618      	mov	r0, r3
 c004d08:	f7fe f829 	bl	c002d5e <uECC_vli_equal>
 c004d0c:	4603      	mov	r3, r0
 c004d0e:	4618      	mov	r0, r3
 c004d10:	f507 77fa 	add.w	r7, r7, #500	; 0x1f4
 c004d14:	46bd      	mov	sp, r7
 c004d16:	bd90      	pop	{r4, r7, pc}

0c004d18 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 c004d18:	b580      	push	{r7, lr}
 c004d1a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 c004d1c:	4b22      	ldr	r3, [pc, #136]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d1e:	4a23      	ldr	r2, [pc, #140]	; (c004dac <MX_LPUART1_UART_Init+0x94>)
 c004d20:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 38400;
 c004d22:	4b21      	ldr	r3, [pc, #132]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d24:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 c004d28:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 c004d2a:	4b1f      	ldr	r3, [pc, #124]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d2c:	2200      	movs	r2, #0
 c004d2e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 c004d30:	4b1d      	ldr	r3, [pc, #116]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d32:	2200      	movs	r2, #0
 c004d34:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 c004d36:	4b1c      	ldr	r3, [pc, #112]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d38:	2200      	movs	r2, #0
 c004d3a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 c004d3c:	4b1a      	ldr	r3, [pc, #104]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d3e:	220c      	movs	r2, #12
 c004d40:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 c004d42:	4b19      	ldr	r3, [pc, #100]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d44:	2200      	movs	r2, #0
 c004d46:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c004d48:	4b17      	ldr	r3, [pc, #92]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d4a:	2200      	movs	r2, #0
 c004d4c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c004d4e:	4b16      	ldr	r3, [pc, #88]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d50:	2200      	movs	r2, #0
 c004d52:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c004d54:	4b14      	ldr	r3, [pc, #80]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d56:	2200      	movs	r2, #0
 c004d58:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 c004d5a:	4b13      	ldr	r3, [pc, #76]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d5c:	2200      	movs	r2, #0
 c004d5e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 c004d60:	4811      	ldr	r0, [pc, #68]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d62:	f002 fc55 	bl	c007610 <HAL_UART_Init>
 c004d66:	4603      	mov	r3, r0
 c004d68:	2b00      	cmp	r3, #0
 c004d6a:	d001      	beq.n	c004d70 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 c004d6c:	f7fd f868 	bl	c001e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c004d70:	2100      	movs	r1, #0
 c004d72:	480d      	ldr	r0, [pc, #52]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d74:	f003 faaa 	bl	c0082cc <HAL_UARTEx_SetTxFifoThreshold>
 c004d78:	4603      	mov	r3, r0
 c004d7a:	2b00      	cmp	r3, #0
 c004d7c:	d001      	beq.n	c004d82 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 c004d7e:	f7fd f85f 	bl	c001e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c004d82:	2100      	movs	r1, #0
 c004d84:	4808      	ldr	r0, [pc, #32]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d86:	f003 fadf 	bl	c008348 <HAL_UARTEx_SetRxFifoThreshold>
 c004d8a:	4603      	mov	r3, r0
 c004d8c:	2b00      	cmp	r3, #0
 c004d8e:	d001      	beq.n	c004d94 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 c004d90:	f7fd f856 	bl	c001e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 c004d94:	4804      	ldr	r0, [pc, #16]	; (c004da8 <MX_LPUART1_UART_Init+0x90>)
 c004d96:	f003 fa60 	bl	c00825a <HAL_UARTEx_DisableFifoMode>
 c004d9a:	4603      	mov	r3, r0
 c004d9c:	2b00      	cmp	r3, #0
 c004d9e:	d001      	beq.n	c004da4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 c004da0:	f7fd f84e 	bl	c001e40 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 c004da4:	bf00      	nop
 c004da6:	bd80      	pop	{r7, pc}
 c004da8:	30000410 	.word	0x30000410
 c004dac:	50008000 	.word	0x50008000

0c004db0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 c004db0:	b580      	push	{r7, lr}
 c004db2:	b0ae      	sub	sp, #184	; 0xb8
 c004db4:	af00      	add	r7, sp, #0
 c004db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c004db8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c004dbc:	2200      	movs	r2, #0
 c004dbe:	601a      	str	r2, [r3, #0]
 c004dc0:	605a      	str	r2, [r3, #4]
 c004dc2:	609a      	str	r2, [r3, #8]
 c004dc4:	60da      	str	r2, [r3, #12]
 c004dc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c004dc8:	f107 0310 	add.w	r3, r7, #16
 c004dcc:	2294      	movs	r2, #148	; 0x94
 c004dce:	2100      	movs	r1, #0
 c004dd0:	4618      	mov	r0, r3
 c004dd2:	f003 fb7c 	bl	c0084ce <memset>
  if(uartHandle->Instance==LPUART1)
 c004dd6:	687b      	ldr	r3, [r7, #4]
 c004dd8:	681b      	ldr	r3, [r3, #0]
 c004dda:	4a22      	ldr	r2, [pc, #136]	; (c004e64 <HAL_UART_MspInit+0xb4>)
 c004ddc:	4293      	cmp	r3, r2
 c004dde:	d13d      	bne.n	c004e5c <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 c004de0:	2320      	movs	r3, #32
 c004de2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 c004de4:	2300      	movs	r3, #0
 c004de6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c004de8:	f107 0310 	add.w	r3, r7, #16
 c004dec:	4618      	mov	r0, r3
 c004dee:	f001 fef9 	bl	c006be4 <HAL_RCCEx_PeriphCLKConfig>
 c004df2:	4603      	mov	r3, r0
 c004df4:	2b00      	cmp	r3, #0
 c004df6:	d001      	beq.n	c004dfc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 c004df8:	f7fd f822 	bl	c001e40 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 c004dfc:	4b1a      	ldr	r3, [pc, #104]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c004e00:	4a19      	ldr	r2, [pc, #100]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004e02:	f043 0301 	orr.w	r3, r3, #1
 c004e06:	65d3      	str	r3, [r2, #92]	; 0x5c
 c004e08:	4b17      	ldr	r3, [pc, #92]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c004e0c:	f003 0301 	and.w	r3, r3, #1
 c004e10:	60fb      	str	r3, [r7, #12]
 c004e12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 c004e14:	4b14      	ldr	r3, [pc, #80]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c004e18:	4a13      	ldr	r2, [pc, #76]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c004e1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 c004e20:	4b11      	ldr	r3, [pc, #68]	; (c004e68 <HAL_UART_MspInit+0xb8>)
 c004e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c004e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c004e28:	60bb      	str	r3, [r7, #8]
 c004e2a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 c004e2c:	f000 fed8 	bl	c005be0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 c004e30:	f44f 73c0 	mov.w	r3, #384	; 0x180
 c004e34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c004e38:	2302      	movs	r3, #2
 c004e3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c004e3e:	2300      	movs	r3, #0
 c004e40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c004e44:	2300      	movs	r3, #0
 c004e46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 c004e4a:	2308      	movs	r3, #8
 c004e4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 c004e50:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c004e54:	4619      	mov	r1, r3
 c004e56:	4805      	ldr	r0, [pc, #20]	; (c004e6c <HAL_UART_MspInit+0xbc>)
 c004e58:	f000 fa5e 	bl	c005318 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 c004e5c:	bf00      	nop
 c004e5e:	37b8      	adds	r7, #184	; 0xb8
 c004e60:	46bd      	mov	sp, r7
 c004e62:	bd80      	pop	{r7, pc}
 c004e64:	50008000 	.word	0x50008000
 c004e68:	50021000 	.word	0x50021000
 c004e6c:	52021800 	.word	0x52021800

0c004e70 <SecureUartTx>:
}

/* USER CODE BEGIN 1 */

void SecureUartTx(uint8_t* data, uint16_t len)
{
 c004e70:	b580      	push	{r7, lr}
 c004e72:	b082      	sub	sp, #8
 c004e74:	af00      	add	r7, sp, #0
 c004e76:	6078      	str	r0, [r7, #4]
 c004e78:	460b      	mov	r3, r1
 c004e7a:	807b      	strh	r3, [r7, #2]
  HAL_UART_Transmit(&hlpuart1, data, len, HAL_MAX_DELAY);
 c004e7c:	887a      	ldrh	r2, [r7, #2]
 c004e7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c004e82:	6879      	ldr	r1, [r7, #4]
 c004e84:	4803      	ldr	r0, [pc, #12]	; (c004e94 <SecureUartTx+0x24>)
 c004e86:	f002 fc13 	bl	c0076b0 <HAL_UART_Transmit>
}
 c004e8a:	bf00      	nop
 c004e8c:	3708      	adds	r7, #8
 c004e8e:	46bd      	mov	sp, r7
 c004e90:	bd80      	pop	{r7, pc}
 c004e92:	bf00      	nop
 c004e94:	30000410 	.word	0x30000410

0c004e98 <SecureUartRx>:

void SecureUartRx(uint8_t* data, uint16_t len)
{
 c004e98:	b580      	push	{r7, lr}
 c004e9a:	b082      	sub	sp, #8
 c004e9c:	af00      	add	r7, sp, #0
 c004e9e:	6078      	str	r0, [r7, #4]
 c004ea0:	460b      	mov	r3, r1
 c004ea2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&hlpuart1, data, len, HAL_MAX_DELAY);
 c004ea4:	887a      	ldrh	r2, [r7, #2]
 c004ea6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 c004eaa:	6879      	ldr	r1, [r7, #4]
 c004eac:	4803      	ldr	r0, [pc, #12]	; (c004ebc <SecureUartRx+0x24>)
 c004eae:	f002 fc95 	bl	c0077dc <HAL_UART_Receive>

}
 c004eb2:	bf00      	nop
 c004eb4:	3708      	adds	r7, #8
 c004eb6:	46bd      	mov	sp, r7
 c004eb8:	bd80      	pop	{r7, pc}
 c004eba:	bf00      	nop
 c004ebc:	30000410 	.word	0x30000410

0c004ec0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c004ec0:	f8df d034 	ldr.w	sp, [pc, #52]	; c004ef8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c004ec4:	f7fd fc18 	bl	c0026f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c004ec8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c004eca:	e003      	b.n	c004ed4 <LoopCopyDataInit>

0c004ecc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c004ecc:	4b0b      	ldr	r3, [pc, #44]	; (c004efc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c004ece:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c004ed0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c004ed2:	3104      	adds	r1, #4

0c004ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c004ed4:	480a      	ldr	r0, [pc, #40]	; (c004f00 <LoopForever+0xa>)
	ldr	r3, =_edata
 c004ed6:	4b0b      	ldr	r3, [pc, #44]	; (c004f04 <LoopForever+0xe>)
	adds	r2, r0, r1
 c004ed8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c004eda:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c004edc:	d3f6      	bcc.n	c004ecc <CopyDataInit>
	ldr	r2, =_sbss
 c004ede:	4a0a      	ldr	r2, [pc, #40]	; (c004f08 <LoopForever+0x12>)
	b	LoopFillZerobss
 c004ee0:	e002      	b.n	c004ee8 <LoopFillZerobss>

0c004ee2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c004ee2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c004ee4:	f842 3b04 	str.w	r3, [r2], #4

0c004ee8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c004ee8:	4b08      	ldr	r3, [pc, #32]	; (c004f0c <LoopForever+0x16>)
	cmp	r2, r3
 c004eea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c004eec:	d3f9      	bcc.n	c004ee2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c004eee:	f003 fabd 	bl	c00846c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c004ef2:	f7fc fe9d 	bl	c001c30 <main>

0c004ef6 <LoopForever>:

LoopForever:
    b LoopForever
 c004ef6:	e7fe      	b.n	c004ef6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c004ef8:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c004efc:	0c009840 	.word	0x0c009840
	ldr	r0, =_sdata
 c004f00:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c004f04:	300000d4 	.word	0x300000d4
	ldr	r2, =_sbss
 c004f08:	300000d4 	.word	0x300000d4
	ldr	r3, = _ebss
 c004f0c:	300004b4 	.word	0x300004b4

0c004f10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c004f10:	e7fe      	b.n	c004f10 <ADC1_2_IRQHandler>

0c004f12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c004f12:	b580      	push	{r7, lr}
 c004f14:	b082      	sub	sp, #8
 c004f16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c004f18:	2300      	movs	r3, #0
 c004f1a:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c004f1c:	2004      	movs	r0, #4
 c004f1e:	f000 f93f 	bl	c0051a0 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c004f22:	f7fd fc03 	bl	c00272c <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c004f26:	2007      	movs	r0, #7
 c004f28:	f000 f80e 	bl	c004f48 <HAL_InitTick>
 c004f2c:	4603      	mov	r3, r0
 c004f2e:	2b00      	cmp	r3, #0
 c004f30:	d002      	beq.n	c004f38 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c004f32:	2301      	movs	r3, #1
 c004f34:	71fb      	strb	r3, [r7, #7]
 c004f36:	e001      	b.n	c004f3c <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c004f38:	f7fd fa00 	bl	c00233c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c004f3c:	79fb      	ldrb	r3, [r7, #7]
}
 c004f3e:	4618      	mov	r0, r3
 c004f40:	3708      	adds	r7, #8
 c004f42:	46bd      	mov	sp, r7
 c004f44:	bd80      	pop	{r7, pc}
	...

0c004f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c004f48:	b580      	push	{r7, lr}
 c004f4a:	b084      	sub	sp, #16
 c004f4c:	af00      	add	r7, sp, #0
 c004f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c004f50:	2300      	movs	r3, #0
 c004f52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c004f54:	4b17      	ldr	r3, [pc, #92]	; (c004fb4 <HAL_InitTick+0x6c>)
 c004f56:	781b      	ldrb	r3, [r3, #0]
 c004f58:	2b00      	cmp	r3, #0
 c004f5a:	d023      	beq.n	c004fa4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c004f5c:	4b16      	ldr	r3, [pc, #88]	; (c004fb8 <HAL_InitTick+0x70>)
 c004f5e:	681a      	ldr	r2, [r3, #0]
 c004f60:	4b14      	ldr	r3, [pc, #80]	; (c004fb4 <HAL_InitTick+0x6c>)
 c004f62:	781b      	ldrb	r3, [r3, #0]
 c004f64:	4619      	mov	r1, r3
 c004f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c004f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 c004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 c004f72:	4618      	mov	r0, r3
 c004f74:	f000 f947 	bl	c005206 <HAL_SYSTICK_Config>
 c004f78:	4603      	mov	r3, r0
 c004f7a:	2b00      	cmp	r3, #0
 c004f7c:	d10f      	bne.n	c004f9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c004f7e:	687b      	ldr	r3, [r7, #4]
 c004f80:	2b07      	cmp	r3, #7
 c004f82:	d809      	bhi.n	c004f98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c004f84:	2200      	movs	r2, #0
 c004f86:	6879      	ldr	r1, [r7, #4]
 c004f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c004f8c:	f000 f913 	bl	c0051b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c004f90:	4a0a      	ldr	r2, [pc, #40]	; (c004fbc <HAL_InitTick+0x74>)
 c004f92:	687b      	ldr	r3, [r7, #4]
 c004f94:	6013      	str	r3, [r2, #0]
 c004f96:	e007      	b.n	c004fa8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c004f98:	2301      	movs	r3, #1
 c004f9a:	73fb      	strb	r3, [r7, #15]
 c004f9c:	e004      	b.n	c004fa8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c004f9e:	2301      	movs	r3, #1
 c004fa0:	73fb      	strb	r3, [r7, #15]
 c004fa2:	e001      	b.n	c004fa8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c004fa4:	2301      	movs	r3, #1
 c004fa6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c004fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 c004faa:	4618      	mov	r0, r3
 c004fac:	3710      	adds	r7, #16
 c004fae:	46bd      	mov	sp, r7
 c004fb0:	bd80      	pop	{r7, pc}
 c004fb2:	bf00      	nop
 c004fb4:	3000006c 	.word	0x3000006c
 c004fb8:	30000060 	.word	0x30000060
 c004fbc:	30000068 	.word	0x30000068

0c004fc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c004fc0:	b480      	push	{r7}
 c004fc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c004fc4:	4b06      	ldr	r3, [pc, #24]	; (c004fe0 <HAL_IncTick+0x20>)
 c004fc6:	781b      	ldrb	r3, [r3, #0]
 c004fc8:	461a      	mov	r2, r3
 c004fca:	4b06      	ldr	r3, [pc, #24]	; (c004fe4 <HAL_IncTick+0x24>)
 c004fcc:	681b      	ldr	r3, [r3, #0]
 c004fce:	4413      	add	r3, r2
 c004fd0:	4a04      	ldr	r2, [pc, #16]	; (c004fe4 <HAL_IncTick+0x24>)
 c004fd2:	6013      	str	r3, [r2, #0]
}
 c004fd4:	bf00      	nop
 c004fd6:	46bd      	mov	sp, r7
 c004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004fdc:	4770      	bx	lr
 c004fde:	bf00      	nop
 c004fe0:	3000006c 	.word	0x3000006c
 c004fe4:	300004a0 	.word	0x300004a0

0c004fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 c004fe8:	b480      	push	{r7}
 c004fea:	af00      	add	r7, sp, #0
  return uwTick;
 c004fec:	4b03      	ldr	r3, [pc, #12]	; (c004ffc <HAL_GetTick+0x14>)
 c004fee:	681b      	ldr	r3, [r3, #0]
}
 c004ff0:	4618      	mov	r0, r3
 c004ff2:	46bd      	mov	sp, r7
 c004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004ff8:	4770      	bx	lr
 c004ffa:	bf00      	nop
 c004ffc:	300004a0 	.word	0x300004a0

0c005000 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c005000:	b480      	push	{r7}
 c005002:	b085      	sub	sp, #20
 c005004:	af00      	add	r7, sp, #0
 c005006:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c005008:	687b      	ldr	r3, [r7, #4]
 c00500a:	f003 0307 	and.w	r3, r3, #7
 c00500e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c005010:	4b0c      	ldr	r3, [pc, #48]	; (c005044 <__NVIC_SetPriorityGrouping+0x44>)
 c005012:	68db      	ldr	r3, [r3, #12]
 c005014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c005016:	68ba      	ldr	r2, [r7, #8]
 c005018:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c00501c:	4013      	ands	r3, r2
 c00501e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c005020:	68fb      	ldr	r3, [r7, #12]
 c005022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c005024:	68bb      	ldr	r3, [r7, #8]
 c005026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c005028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c00502c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c005030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c005032:	4a04      	ldr	r2, [pc, #16]	; (c005044 <__NVIC_SetPriorityGrouping+0x44>)
 c005034:	68bb      	ldr	r3, [r7, #8]
 c005036:	60d3      	str	r3, [r2, #12]
}
 c005038:	bf00      	nop
 c00503a:	3714      	adds	r7, #20
 c00503c:	46bd      	mov	sp, r7
 c00503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005042:	4770      	bx	lr
 c005044:	e000ed00 	.word	0xe000ed00

0c005048 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c005048:	b480      	push	{r7}
 c00504a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c00504c:	4b04      	ldr	r3, [pc, #16]	; (c005060 <__NVIC_GetPriorityGrouping+0x18>)
 c00504e:	68db      	ldr	r3, [r3, #12]
 c005050:	0a1b      	lsrs	r3, r3, #8
 c005052:	f003 0307 	and.w	r3, r3, #7
}
 c005056:	4618      	mov	r0, r3
 c005058:	46bd      	mov	sp, r7
 c00505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00505e:	4770      	bx	lr
 c005060:	e000ed00 	.word	0xe000ed00

0c005064 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c005064:	b480      	push	{r7}
 c005066:	b083      	sub	sp, #12
 c005068:	af00      	add	r7, sp, #0
 c00506a:	4603      	mov	r3, r0
 c00506c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c00506e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c005072:	2b00      	cmp	r3, #0
 c005074:	db0b      	blt.n	c00508e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c005076:	79fb      	ldrb	r3, [r7, #7]
 c005078:	f003 021f 	and.w	r2, r3, #31
 c00507c:	4907      	ldr	r1, [pc, #28]	; (c00509c <__NVIC_EnableIRQ+0x38>)
 c00507e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c005082:	095b      	lsrs	r3, r3, #5
 c005084:	2001      	movs	r0, #1
 c005086:	fa00 f202 	lsl.w	r2, r0, r2
 c00508a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c00508e:	bf00      	nop
 c005090:	370c      	adds	r7, #12
 c005092:	46bd      	mov	sp, r7
 c005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005098:	4770      	bx	lr
 c00509a:	bf00      	nop
 c00509c:	e000e100 	.word	0xe000e100

0c0050a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c0050a0:	b480      	push	{r7}
 c0050a2:	b083      	sub	sp, #12
 c0050a4:	af00      	add	r7, sp, #0
 c0050a6:	4603      	mov	r3, r0
 c0050a8:	6039      	str	r1, [r7, #0]
 c0050aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c0050ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0050b0:	2b00      	cmp	r3, #0
 c0050b2:	db0a      	blt.n	c0050ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c0050b4:	683b      	ldr	r3, [r7, #0]
 c0050b6:	b2da      	uxtb	r2, r3
 c0050b8:	490c      	ldr	r1, [pc, #48]	; (c0050ec <__NVIC_SetPriority+0x4c>)
 c0050ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0050be:	0152      	lsls	r2, r2, #5
 c0050c0:	b2d2      	uxtb	r2, r2
 c0050c2:	440b      	add	r3, r1
 c0050c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c0050c8:	e00a      	b.n	c0050e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c0050ca:	683b      	ldr	r3, [r7, #0]
 c0050cc:	b2da      	uxtb	r2, r3
 c0050ce:	4908      	ldr	r1, [pc, #32]	; (c0050f0 <__NVIC_SetPriority+0x50>)
 c0050d0:	79fb      	ldrb	r3, [r7, #7]
 c0050d2:	f003 030f 	and.w	r3, r3, #15
 c0050d6:	3b04      	subs	r3, #4
 c0050d8:	0152      	lsls	r2, r2, #5
 c0050da:	b2d2      	uxtb	r2, r2
 c0050dc:	440b      	add	r3, r1
 c0050de:	761a      	strb	r2, [r3, #24]
}
 c0050e0:	bf00      	nop
 c0050e2:	370c      	adds	r7, #12
 c0050e4:	46bd      	mov	sp, r7
 c0050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0050ea:	4770      	bx	lr
 c0050ec:	e000e100 	.word	0xe000e100
 c0050f0:	e000ed00 	.word	0xe000ed00

0c0050f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c0050f4:	b480      	push	{r7}
 c0050f6:	b089      	sub	sp, #36	; 0x24
 c0050f8:	af00      	add	r7, sp, #0
 c0050fa:	60f8      	str	r0, [r7, #12]
 c0050fc:	60b9      	str	r1, [r7, #8]
 c0050fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c005100:	68fb      	ldr	r3, [r7, #12]
 c005102:	f003 0307 	and.w	r3, r3, #7
 c005106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c005108:	69fb      	ldr	r3, [r7, #28]
 c00510a:	f1c3 0307 	rsb	r3, r3, #7
 c00510e:	2b03      	cmp	r3, #3
 c005110:	bf28      	it	cs
 c005112:	2303      	movcs	r3, #3
 c005114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c005116:	69fb      	ldr	r3, [r7, #28]
 c005118:	3303      	adds	r3, #3
 c00511a:	2b06      	cmp	r3, #6
 c00511c:	d902      	bls.n	c005124 <NVIC_EncodePriority+0x30>
 c00511e:	69fb      	ldr	r3, [r7, #28]
 c005120:	3b04      	subs	r3, #4
 c005122:	e000      	b.n	c005126 <NVIC_EncodePriority+0x32>
 c005124:	2300      	movs	r3, #0
 c005126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c005128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 c00512c:	69bb      	ldr	r3, [r7, #24]
 c00512e:	fa02 f303 	lsl.w	r3, r2, r3
 c005132:	43da      	mvns	r2, r3
 c005134:	68bb      	ldr	r3, [r7, #8]
 c005136:	401a      	ands	r2, r3
 c005138:	697b      	ldr	r3, [r7, #20]
 c00513a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c00513c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 c005140:	697b      	ldr	r3, [r7, #20]
 c005142:	fa01 f303 	lsl.w	r3, r1, r3
 c005146:	43d9      	mvns	r1, r3
 c005148:	687b      	ldr	r3, [r7, #4]
 c00514a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c00514c:	4313      	orrs	r3, r2
         );
}
 c00514e:	4618      	mov	r0, r3
 c005150:	3724      	adds	r7, #36	; 0x24
 c005152:	46bd      	mov	sp, r7
 c005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005158:	4770      	bx	lr
	...

0c00515c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c00515c:	b580      	push	{r7, lr}
 c00515e:	b082      	sub	sp, #8
 c005160:	af00      	add	r7, sp, #0
 c005162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c005164:	687b      	ldr	r3, [r7, #4]
 c005166:	3b01      	subs	r3, #1
 c005168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c00516c:	d301      	bcc.n	c005172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c00516e:	2301      	movs	r3, #1
 c005170:	e00f      	b.n	c005192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c005172:	4a0a      	ldr	r2, [pc, #40]	; (c00519c <SysTick_Config+0x40>)
 c005174:	687b      	ldr	r3, [r7, #4]
 c005176:	3b01      	subs	r3, #1
 c005178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c00517a:	2107      	movs	r1, #7
 c00517c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c005180:	f7ff ff8e 	bl	c0050a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c005184:	4b05      	ldr	r3, [pc, #20]	; (c00519c <SysTick_Config+0x40>)
 c005186:	2200      	movs	r2, #0
 c005188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c00518a:	4b04      	ldr	r3, [pc, #16]	; (c00519c <SysTick_Config+0x40>)
 c00518c:	2207      	movs	r2, #7
 c00518e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c005190:	2300      	movs	r3, #0
}
 c005192:	4618      	mov	r0, r3
 c005194:	3708      	adds	r7, #8
 c005196:	46bd      	mov	sp, r7
 c005198:	bd80      	pop	{r7, pc}
 c00519a:	bf00      	nop
 c00519c:	e000e010 	.word	0xe000e010

0c0051a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c0051a0:	b580      	push	{r7, lr}
 c0051a2:	b082      	sub	sp, #8
 c0051a4:	af00      	add	r7, sp, #0
 c0051a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c0051a8:	6878      	ldr	r0, [r7, #4]
 c0051aa:	f7ff ff29 	bl	c005000 <__NVIC_SetPriorityGrouping>
}
 c0051ae:	bf00      	nop
 c0051b0:	3708      	adds	r7, #8
 c0051b2:	46bd      	mov	sp, r7
 c0051b4:	bd80      	pop	{r7, pc}

0c0051b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c0051b6:	b580      	push	{r7, lr}
 c0051b8:	b086      	sub	sp, #24
 c0051ba:	af00      	add	r7, sp, #0
 c0051bc:	4603      	mov	r3, r0
 c0051be:	60b9      	str	r1, [r7, #8]
 c0051c0:	607a      	str	r2, [r7, #4]
 c0051c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c0051c4:	f7ff ff40 	bl	c005048 <__NVIC_GetPriorityGrouping>
 c0051c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c0051ca:	687a      	ldr	r2, [r7, #4]
 c0051cc:	68b9      	ldr	r1, [r7, #8]
 c0051ce:	6978      	ldr	r0, [r7, #20]
 c0051d0:	f7ff ff90 	bl	c0050f4 <NVIC_EncodePriority>
 c0051d4:	4602      	mov	r2, r0
 c0051d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c0051da:	4611      	mov	r1, r2
 c0051dc:	4618      	mov	r0, r3
 c0051de:	f7ff ff5f 	bl	c0050a0 <__NVIC_SetPriority>
}
 c0051e2:	bf00      	nop
 c0051e4:	3718      	adds	r7, #24
 c0051e6:	46bd      	mov	sp, r7
 c0051e8:	bd80      	pop	{r7, pc}

0c0051ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c0051ea:	b580      	push	{r7, lr}
 c0051ec:	b082      	sub	sp, #8
 c0051ee:	af00      	add	r7, sp, #0
 c0051f0:	4603      	mov	r3, r0
 c0051f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c0051f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0051f8:	4618      	mov	r0, r3
 c0051fa:	f7ff ff33 	bl	c005064 <__NVIC_EnableIRQ>
}
 c0051fe:	bf00      	nop
 c005200:	3708      	adds	r7, #8
 c005202:	46bd      	mov	sp, r7
 c005204:	bd80      	pop	{r7, pc}

0c005206 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c005206:	b580      	push	{r7, lr}
 c005208:	b082      	sub	sp, #8
 c00520a:	af00      	add	r7, sp, #0
 c00520c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c00520e:	6878      	ldr	r0, [r7, #4]
 c005210:	f7ff ffa4 	bl	c00515c <SysTick_Config>
 c005214:	4603      	mov	r3, r0
}
 c005216:	4618      	mov	r0, r3
 c005218:	3708      	adds	r7, #8
 c00521a:	46bd      	mov	sp, r7
 c00521c:	bd80      	pop	{r7, pc}
	...

0c005220 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 c005220:	b480      	push	{r7}
 c005222:	b083      	sub	sp, #12
 c005224:	af00      	add	r7, sp, #0
 c005226:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c005228:	4a0b      	ldr	r2, [pc, #44]	; (c005258 <HAL_MPU_Enable+0x38>)
 c00522a:	687b      	ldr	r3, [r7, #4]
 c00522c:	f043 0301 	orr.w	r3, r3, #1
 c005230:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c005232:	4b0a      	ldr	r3, [pc, #40]	; (c00525c <HAL_MPU_Enable+0x3c>)
 c005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005236:	4a09      	ldr	r2, [pc, #36]	; (c00525c <HAL_MPU_Enable+0x3c>)
 c005238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c00523c:	6253      	str	r3, [r2, #36]	; 0x24
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 c00523e:	f3bf 8f5f 	dmb	sy
}
 c005242:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 c005244:	f3bf 8f6f 	isb	sy
}
 c005248:	bf00      	nop

  /* Follow ARM recommendation with */
  /* - Data Memory Barrier and Instruction Synchronization to insure MPU usage */
  __DMB(); /* Force memory writes before continuing */
  __ISB(); /* Flush and refill pipeline with updated permissions */
}
 c00524a:	bf00      	nop
 c00524c:	370c      	adds	r7, #12
 c00524e:	46bd      	mov	sp, r7
 c005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005254:	4770      	bx	lr
 c005256:	bf00      	nop
 c005258:	e000ed90 	.word	0xe000ed90
 c00525c:	e000ed00 	.word	0xe000ed00

0c005260 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 c005260:	b480      	push	{r7}
 c005262:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 c005264:	f3bf 8f5f 	dmb	sy
}
 c005268:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c00526a:	4b05      	ldr	r3, [pc, #20]	; (c005280 <HAL_MPU_Disable+0x20>)
 c00526c:	685b      	ldr	r3, [r3, #4]
 c00526e:	4a04      	ldr	r2, [pc, #16]	; (c005280 <HAL_MPU_Disable+0x20>)
 c005270:	f023 0301 	bic.w	r3, r3, #1
 c005274:	6053      	str	r3, [r2, #4]
}
 c005276:	bf00      	nop
 c005278:	46bd      	mov	sp, r7
 c00527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00527e:	4770      	bx	lr
 c005280:	e000ed90 	.word	0xe000ed90

0c005284 <HAL_MPU_ConfigRegion>:
  * @param  MPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
  *                        the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_RegionInit)
{
 c005284:	b580      	push	{r7, lr}
 c005286:	b082      	sub	sp, #8
 c005288:	af00      	add	r7, sp, #0
 c00528a:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, MPU_RegionInit);
 c00528c:	6879      	ldr	r1, [r7, #4]
 c00528e:	4803      	ldr	r0, [pc, #12]	; (c00529c <HAL_MPU_ConfigRegion+0x18>)
 c005290:	f000 f806 	bl	c0052a0 <MPU_ConfigRegion>
}
 c005294:	bf00      	nop
 c005296:	3708      	adds	r7, #8
 c005298:	46bd      	mov	sp, r7
 c00529a:	bd80      	pop	{r7, pc}
 c00529c:	e000ed90 	.word	0xe000ed90

0c0052a0 <MPU_ConfigRegion>:
  */

#if (__MPU_PRESENT == 1)

static void MPU_ConfigRegion(MPU_Type* MPUx, MPU_Region_InitTypeDef *MPU_RegionInit)
{
 c0052a0:	b480      	push	{r7}
 c0052a2:	b083      	sub	sp, #12
 c0052a4:	af00      	add	r7, sp, #0
 c0052a6:	6078      	str	r0, [r7, #4]
 c0052a8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 c0052aa:	f3bf 8f5f 	dmb	sy
}
 c0052ae:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = MPU_RegionInit->Number;
 c0052b0:	683b      	ldr	r3, [r7, #0]
 c0052b2:	785b      	ldrb	r3, [r3, #1]
 c0052b4:	461a      	mov	r2, r3
 c0052b6:	687b      	ldr	r3, [r7, #4]
 c0052b8:	609a      	str	r2, [r3, #8]

  if (MPU_RegionInit->Enable != MPU_REGION_DISABLE)
 c0052ba:	683b      	ldr	r3, [r7, #0]
 c0052bc:	781b      	ldrb	r3, [r3, #0]
 c0052be:	2b00      	cmp	r3, #0
 c0052c0:	d01e      	beq.n	c005300 <MPU_ConfigRegion+0x60>
    /* Check the parameters */
    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_RegionInit->DisableExec));
    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_RegionInit->AccessPermission));
    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_RegionInit->IsShareable));

    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0052c2:	683b      	ldr	r3, [r7, #0]
 c0052c4:	685b      	ldr	r3, [r3, #4]
 c0052c6:	f023 021f 	bic.w	r2, r3, #31
                  ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c0052ca:	683b      	ldr	r3, [r7, #0]
 c0052cc:	7bdb      	ldrb	r3, [r3, #15]
 c0052ce:	00db      	lsls	r3, r3, #3
    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0052d0:	431a      	orrs	r2, r3
                  ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c0052d2:	683b      	ldr	r3, [r7, #0]
 c0052d4:	7b5b      	ldrb	r3, [r3, #13]
 c0052d6:	005b      	lsls	r3, r3, #1
                  ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c0052d8:	4313      	orrs	r3, r2
                  ((uint32_t)MPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 c0052da:	683a      	ldr	r2, [r7, #0]
 c0052dc:	7b92      	ldrb	r2, [r2, #14]
                  ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c0052de:	431a      	orrs	r2, r3
    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c0052e0:	687b      	ldr	r3, [r7, #4]
 c0052e2:	60da      	str	r2, [r3, #12]

    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c0052e4:	683b      	ldr	r3, [r7, #0]
 c0052e6:	689b      	ldr	r3, [r3, #8]
 c0052e8:	f023 021f 	bic.w	r2, r3, #31
                  ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c0052ec:	683b      	ldr	r3, [r7, #0]
 c0052ee:	7b1b      	ldrb	r3, [r3, #12]
 c0052f0:	005b      	lsls	r3, r3, #1
    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c0052f2:	4313      	orrs	r3, r2
                  ((uint32_t)MPU_RegionInit->Enable          << MPU_RLAR_EN_Pos));
 c0052f4:	683a      	ldr	r2, [r7, #0]
 c0052f6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c0052f8:	431a      	orrs	r2, r3
    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c0052fa:	687b      	ldr	r3, [r7, #4]
 c0052fc:	611a      	str	r2, [r3, #16]
  else
  {
    MPUx->RBAR = 0U;
    MPUx->RLAR = 0U;
  }
}
 c0052fe:	e005      	b.n	c00530c <MPU_ConfigRegion+0x6c>
    MPUx->RBAR = 0U;
 c005300:	687b      	ldr	r3, [r7, #4]
 c005302:	2200      	movs	r2, #0
 c005304:	60da      	str	r2, [r3, #12]
    MPUx->RLAR = 0U;
 c005306:	687b      	ldr	r3, [r7, #4]
 c005308:	2200      	movs	r2, #0
 c00530a:	611a      	str	r2, [r3, #16]
}
 c00530c:	bf00      	nop
 c00530e:	370c      	adds	r7, #12
 c005310:	46bd      	mov	sp, r7
 c005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005316:	4770      	bx	lr

0c005318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c005318:	b480      	push	{r7}
 c00531a:	b087      	sub	sp, #28
 c00531c:	af00      	add	r7, sp, #0
 c00531e:	6078      	str	r0, [r7, #4]
 c005320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 c005322:	2300      	movs	r3, #0
 c005324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c005326:	e158      	b.n	c0055da <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c005328:	683b      	ldr	r3, [r7, #0]
 c00532a:	681a      	ldr	r2, [r3, #0]
 c00532c:	2101      	movs	r1, #1
 c00532e:	697b      	ldr	r3, [r7, #20]
 c005330:	fa01 f303 	lsl.w	r3, r1, r3
 c005334:	4013      	ands	r3, r2
 c005336:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 c005338:	68fb      	ldr	r3, [r7, #12]
 c00533a:	2b00      	cmp	r3, #0
 c00533c:	f000 814a 	beq.w	c0055d4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c005340:	683b      	ldr	r3, [r7, #0]
 c005342:	685b      	ldr	r3, [r3, #4]
 c005344:	2b01      	cmp	r3, #1
 c005346:	d00b      	beq.n	c005360 <HAL_GPIO_Init+0x48>
 c005348:	683b      	ldr	r3, [r7, #0]
 c00534a:	685b      	ldr	r3, [r3, #4]
 c00534c:	2b02      	cmp	r3, #2
 c00534e:	d007      	beq.n	c005360 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c005350:	683b      	ldr	r3, [r7, #0]
 c005352:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c005354:	2b11      	cmp	r3, #17
 c005356:	d003      	beq.n	c005360 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c005358:	683b      	ldr	r3, [r7, #0]
 c00535a:	685b      	ldr	r3, [r3, #4]
 c00535c:	2b12      	cmp	r3, #18
 c00535e:	d130      	bne.n	c0053c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 c005360:	687b      	ldr	r3, [r7, #4]
 c005362:	689b      	ldr	r3, [r3, #8]
 c005364:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c005366:	697b      	ldr	r3, [r7, #20]
 c005368:	005b      	lsls	r3, r3, #1
 c00536a:	2203      	movs	r2, #3
 c00536c:	fa02 f303 	lsl.w	r3, r2, r3
 c005370:	43db      	mvns	r3, r3
 c005372:	693a      	ldr	r2, [r7, #16]
 c005374:	4013      	ands	r3, r2
 c005376:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c005378:	683b      	ldr	r3, [r7, #0]
 c00537a:	68da      	ldr	r2, [r3, #12]
 c00537c:	697b      	ldr	r3, [r7, #20]
 c00537e:	005b      	lsls	r3, r3, #1
 c005380:	fa02 f303 	lsl.w	r3, r2, r3
 c005384:	693a      	ldr	r2, [r7, #16]
 c005386:	4313      	orrs	r3, r2
 c005388:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 c00538a:	687b      	ldr	r3, [r7, #4]
 c00538c:	693a      	ldr	r2, [r7, #16]
 c00538e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 c005390:	687b      	ldr	r3, [r7, #4]
 c005392:	685b      	ldr	r3, [r3, #4]
 c005394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c005396:	2201      	movs	r2, #1
 c005398:	697b      	ldr	r3, [r7, #20]
 c00539a:	fa02 f303 	lsl.w	r3, r2, r3
 c00539e:	43db      	mvns	r3, r3
 c0053a0:	693a      	ldr	r2, [r7, #16]
 c0053a2:	4013      	ands	r3, r2
 c0053a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 c0053a6:	683b      	ldr	r3, [r7, #0]
 c0053a8:	685b      	ldr	r3, [r3, #4]
 c0053aa:	091b      	lsrs	r3, r3, #4
 c0053ac:	f003 0201 	and.w	r2, r3, #1
 c0053b0:	697b      	ldr	r3, [r7, #20]
 c0053b2:	fa02 f303 	lsl.w	r3, r2, r3
 c0053b6:	693a      	ldr	r2, [r7, #16]
 c0053b8:	4313      	orrs	r3, r2
 c0053ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 c0053bc:	687b      	ldr	r3, [r7, #4]
 c0053be:	693a      	ldr	r2, [r7, #16]
 c0053c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 c0053c2:	687b      	ldr	r3, [r7, #4]
 c0053c4:	68db      	ldr	r3, [r3, #12]
 c0053c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c0053c8:	697b      	ldr	r3, [r7, #20]
 c0053ca:	005b      	lsls	r3, r3, #1
 c0053cc:	2203      	movs	r2, #3
 c0053ce:	fa02 f303 	lsl.w	r3, r2, r3
 c0053d2:	43db      	mvns	r3, r3
 c0053d4:	693a      	ldr	r2, [r7, #16]
 c0053d6:	4013      	ands	r3, r2
 c0053d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c0053da:	683b      	ldr	r3, [r7, #0]
 c0053dc:	689a      	ldr	r2, [r3, #8]
 c0053de:	697b      	ldr	r3, [r7, #20]
 c0053e0:	005b      	lsls	r3, r3, #1
 c0053e2:	fa02 f303 	lsl.w	r3, r2, r3
 c0053e6:	693a      	ldr	r2, [r7, #16]
 c0053e8:	4313      	orrs	r3, r2
 c0053ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 c0053ec:	687b      	ldr	r3, [r7, #4]
 c0053ee:	693a      	ldr	r2, [r7, #16]
 c0053f0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0053f2:	683b      	ldr	r3, [r7, #0]
 c0053f4:	685b      	ldr	r3, [r3, #4]
 c0053f6:	2b02      	cmp	r3, #2
 c0053f8:	d003      	beq.n	c005402 <HAL_GPIO_Init+0xea>
 c0053fa:	683b      	ldr	r3, [r7, #0]
 c0053fc:	685b      	ldr	r3, [r3, #4]
 c0053fe:	2b12      	cmp	r3, #18
 c005400:	d123      	bne.n	c00544a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 c005402:	697b      	ldr	r3, [r7, #20]
 c005404:	08da      	lsrs	r2, r3, #3
 c005406:	687b      	ldr	r3, [r7, #4]
 c005408:	3208      	adds	r2, #8
 c00540a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c00540e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c005410:	697b      	ldr	r3, [r7, #20]
 c005412:	f003 0307 	and.w	r3, r3, #7
 c005416:	009b      	lsls	r3, r3, #2
 c005418:	220f      	movs	r2, #15
 c00541a:	fa02 f303 	lsl.w	r3, r2, r3
 c00541e:	43db      	mvns	r3, r3
 c005420:	693a      	ldr	r2, [r7, #16]
 c005422:	4013      	ands	r3, r2
 c005424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c005426:	683b      	ldr	r3, [r7, #0]
 c005428:	691a      	ldr	r2, [r3, #16]
 c00542a:	697b      	ldr	r3, [r7, #20]
 c00542c:	f003 0307 	and.w	r3, r3, #7
 c005430:	009b      	lsls	r3, r3, #2
 c005432:	fa02 f303 	lsl.w	r3, r2, r3
 c005436:	693a      	ldr	r2, [r7, #16]
 c005438:	4313      	orrs	r3, r2
 c00543a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 c00543c:	697b      	ldr	r3, [r7, #20]
 c00543e:	08da      	lsrs	r2, r3, #3
 c005440:	687b      	ldr	r3, [r7, #4]
 c005442:	3208      	adds	r2, #8
 c005444:	6939      	ldr	r1, [r7, #16]
 c005446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c00544a:	687b      	ldr	r3, [r7, #4]
 c00544c:	681b      	ldr	r3, [r3, #0]
 c00544e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c005450:	697b      	ldr	r3, [r7, #20]
 c005452:	005b      	lsls	r3, r3, #1
 c005454:	2203      	movs	r2, #3
 c005456:	fa02 f303 	lsl.w	r3, r2, r3
 c00545a:	43db      	mvns	r3, r3
 c00545c:	693a      	ldr	r2, [r7, #16]
 c00545e:	4013      	ands	r3, r2
 c005460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c005462:	683b      	ldr	r3, [r7, #0]
 c005464:	685b      	ldr	r3, [r3, #4]
 c005466:	f003 0203 	and.w	r2, r3, #3
 c00546a:	697b      	ldr	r3, [r7, #20]
 c00546c:	005b      	lsls	r3, r3, #1
 c00546e:	fa02 f303 	lsl.w	r3, r2, r3
 c005472:	693a      	ldr	r2, [r7, #16]
 c005474:	4313      	orrs	r3, r2
 c005476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 c005478:	687b      	ldr	r3, [r7, #4]
 c00547a:	693a      	ldr	r2, [r7, #16]
 c00547c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c00547e:	683b      	ldr	r3, [r7, #0]
 c005480:	685b      	ldr	r3, [r3, #4]
 c005482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c005486:	2b00      	cmp	r3, #0
 c005488:	f000 80a4 	beq.w	c0055d4 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 c00548c:	4a5a      	ldr	r2, [pc, #360]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c00548e:	697b      	ldr	r3, [r7, #20]
 c005490:	089b      	lsrs	r3, r3, #2
 c005492:	3318      	adds	r3, #24
 c005494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c005498:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c00549a:	697b      	ldr	r3, [r7, #20]
 c00549c:	f003 0303 	and.w	r3, r3, #3
 c0054a0:	00db      	lsls	r3, r3, #3
 c0054a2:	220f      	movs	r2, #15
 c0054a4:	fa02 f303 	lsl.w	r3, r2, r3
 c0054a8:	43db      	mvns	r3, r3
 c0054aa:	693a      	ldr	r2, [r7, #16]
 c0054ac:	4013      	ands	r3, r2
 c0054ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0054b0:	687b      	ldr	r3, [r7, #4]
 c0054b2:	4a52      	ldr	r2, [pc, #328]	; (c0055fc <HAL_GPIO_Init+0x2e4>)
 c0054b4:	4293      	cmp	r3, r2
 c0054b6:	d025      	beq.n	c005504 <HAL_GPIO_Init+0x1ec>
 c0054b8:	687b      	ldr	r3, [r7, #4]
 c0054ba:	4a51      	ldr	r2, [pc, #324]	; (c005600 <HAL_GPIO_Init+0x2e8>)
 c0054bc:	4293      	cmp	r3, r2
 c0054be:	d01f      	beq.n	c005500 <HAL_GPIO_Init+0x1e8>
 c0054c0:	687b      	ldr	r3, [r7, #4]
 c0054c2:	4a50      	ldr	r2, [pc, #320]	; (c005604 <HAL_GPIO_Init+0x2ec>)
 c0054c4:	4293      	cmp	r3, r2
 c0054c6:	d019      	beq.n	c0054fc <HAL_GPIO_Init+0x1e4>
 c0054c8:	687b      	ldr	r3, [r7, #4]
 c0054ca:	4a4f      	ldr	r2, [pc, #316]	; (c005608 <HAL_GPIO_Init+0x2f0>)
 c0054cc:	4293      	cmp	r3, r2
 c0054ce:	d013      	beq.n	c0054f8 <HAL_GPIO_Init+0x1e0>
 c0054d0:	687b      	ldr	r3, [r7, #4]
 c0054d2:	4a4e      	ldr	r2, [pc, #312]	; (c00560c <HAL_GPIO_Init+0x2f4>)
 c0054d4:	4293      	cmp	r3, r2
 c0054d6:	d00d      	beq.n	c0054f4 <HAL_GPIO_Init+0x1dc>
 c0054d8:	687b      	ldr	r3, [r7, #4]
 c0054da:	4a4d      	ldr	r2, [pc, #308]	; (c005610 <HAL_GPIO_Init+0x2f8>)
 c0054dc:	4293      	cmp	r3, r2
 c0054de:	d007      	beq.n	c0054f0 <HAL_GPIO_Init+0x1d8>
 c0054e0:	687b      	ldr	r3, [r7, #4]
 c0054e2:	4a4c      	ldr	r2, [pc, #304]	; (c005614 <HAL_GPIO_Init+0x2fc>)
 c0054e4:	4293      	cmp	r3, r2
 c0054e6:	d101      	bne.n	c0054ec <HAL_GPIO_Init+0x1d4>
 c0054e8:	2306      	movs	r3, #6
 c0054ea:	e00c      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c0054ec:	2307      	movs	r3, #7
 c0054ee:	e00a      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c0054f0:	2305      	movs	r3, #5
 c0054f2:	e008      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c0054f4:	2304      	movs	r3, #4
 c0054f6:	e006      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c0054f8:	2303      	movs	r3, #3
 c0054fa:	e004      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c0054fc:	2302      	movs	r3, #2
 c0054fe:	e002      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c005500:	2301      	movs	r3, #1
 c005502:	e000      	b.n	c005506 <HAL_GPIO_Init+0x1ee>
 c005504:	2300      	movs	r3, #0
 c005506:	697a      	ldr	r2, [r7, #20]
 c005508:	f002 0203 	and.w	r2, r2, #3
 c00550c:	00d2      	lsls	r2, r2, #3
 c00550e:	4093      	lsls	r3, r2
 c005510:	693a      	ldr	r2, [r7, #16]
 c005512:	4313      	orrs	r3, r2
 c005514:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 c005516:	4938      	ldr	r1, [pc, #224]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c005518:	697b      	ldr	r3, [r7, #20]
 c00551a:	089b      	lsrs	r3, r3, #2
 c00551c:	3318      	adds	r3, #24
 c00551e:	693a      	ldr	r2, [r7, #16]
 c005520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 c005524:	4b34      	ldr	r3, [pc, #208]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c005526:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c00552a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00552c:	68fb      	ldr	r3, [r7, #12]
 c00552e:	43db      	mvns	r3, r3
 c005530:	693a      	ldr	r2, [r7, #16]
 c005532:	4013      	ands	r3, r2
 c005534:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c005536:	683b      	ldr	r3, [r7, #0]
 c005538:	685b      	ldr	r3, [r3, #4]
 c00553a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c00553e:	2b00      	cmp	r3, #0
 c005540:	d003      	beq.n	c00554a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 c005542:	693a      	ldr	r2, [r7, #16]
 c005544:	68fb      	ldr	r3, [r7, #12]
 c005546:	4313      	orrs	r3, r2
 c005548:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 c00554a:	4a2b      	ldr	r2, [pc, #172]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c00554c:	693b      	ldr	r3, [r7, #16]
 c00554e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 c005552:	4b29      	ldr	r3, [pc, #164]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c005554:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c005558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00555a:	68fb      	ldr	r3, [r7, #12]
 c00555c:	43db      	mvns	r3, r3
 c00555e:	693a      	ldr	r2, [r7, #16]
 c005560:	4013      	ands	r3, r2
 c005562:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c005564:	683b      	ldr	r3, [r7, #0]
 c005566:	685b      	ldr	r3, [r3, #4]
 c005568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00556c:	2b00      	cmp	r3, #0
 c00556e:	d003      	beq.n	c005578 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 c005570:	693a      	ldr	r2, [r7, #16]
 c005572:	68fb      	ldr	r3, [r7, #12]
 c005574:	4313      	orrs	r3, r2
 c005576:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 c005578:	4a1f      	ldr	r2, [pc, #124]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c00557a:	693b      	ldr	r3, [r7, #16]
 c00557c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c005580:	4b1d      	ldr	r3, [pc, #116]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c005582:	681b      	ldr	r3, [r3, #0]
 c005584:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c005586:	68fb      	ldr	r3, [r7, #12]
 c005588:	43db      	mvns	r3, r3
 c00558a:	693a      	ldr	r2, [r7, #16]
 c00558c:	4013      	ands	r3, r2
 c00558e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c005590:	683b      	ldr	r3, [r7, #0]
 c005592:	685b      	ldr	r3, [r3, #4]
 c005594:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c005598:	2b00      	cmp	r3, #0
 c00559a:	d003      	beq.n	c0055a4 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 c00559c:	693a      	ldr	r2, [r7, #16]
 c00559e:	68fb      	ldr	r3, [r7, #12]
 c0055a0:	4313      	orrs	r3, r2
 c0055a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 c0055a4:	4a14      	ldr	r2, [pc, #80]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c0055a6:	693b      	ldr	r3, [r7, #16]
 c0055a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 c0055aa:	4b13      	ldr	r3, [pc, #76]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c0055ac:	685b      	ldr	r3, [r3, #4]
 c0055ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0055b0:	68fb      	ldr	r3, [r7, #12]
 c0055b2:	43db      	mvns	r3, r3
 c0055b4:	693a      	ldr	r2, [r7, #16]
 c0055b6:	4013      	ands	r3, r2
 c0055b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c0055ba:	683b      	ldr	r3, [r7, #0]
 c0055bc:	685b      	ldr	r3, [r3, #4]
 c0055be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c0055c2:	2b00      	cmp	r3, #0
 c0055c4:	d003      	beq.n	c0055ce <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 c0055c6:	693a      	ldr	r2, [r7, #16]
 c0055c8:	68fb      	ldr	r3, [r7, #12]
 c0055ca:	4313      	orrs	r3, r2
 c0055cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 c0055ce:	4a0a      	ldr	r2, [pc, #40]	; (c0055f8 <HAL_GPIO_Init+0x2e0>)
 c0055d0:	693b      	ldr	r3, [r7, #16]
 c0055d2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 c0055d4:	697b      	ldr	r3, [r7, #20]
 c0055d6:	3301      	adds	r3, #1
 c0055d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0055da:	683b      	ldr	r3, [r7, #0]
 c0055dc:	681a      	ldr	r2, [r3, #0]
 c0055de:	697b      	ldr	r3, [r7, #20]
 c0055e0:	fa22 f303 	lsr.w	r3, r2, r3
 c0055e4:	2b00      	cmp	r3, #0
 c0055e6:	f47f ae9f 	bne.w	c005328 <HAL_GPIO_Init+0x10>
  }
}
 c0055ea:	bf00      	nop
 c0055ec:	bf00      	nop
 c0055ee:	371c      	adds	r7, #28
 c0055f0:	46bd      	mov	sp, r7
 c0055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0055f6:	4770      	bx	lr
 c0055f8:	5002f400 	.word	0x5002f400
 c0055fc:	52020000 	.word	0x52020000
 c005600:	52020400 	.word	0x52020400
 c005604:	52020800 	.word	0x52020800
 c005608:	52020c00 	.word	0x52020c00
 c00560c:	52021000 	.word	0x52021000
 c005610:	52021400 	.word	0x52021400
 c005614:	52021800 	.word	0x52021800

0c005618 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c005618:	b480      	push	{r7}
 c00561a:	b085      	sub	sp, #20
 c00561c:	af00      	add	r7, sp, #0
 c00561e:	6078      	str	r0, [r7, #4]
 c005620:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c005622:	683b      	ldr	r3, [r7, #0]
 c005624:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c005628:	d216      	bcs.n	c005658 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c00562a:	687b      	ldr	r3, [r7, #4]
 c00562c:	0f1b      	lsrs	r3, r3, #28
 c00562e:	015a      	lsls	r2, r3, #5
 c005630:	687b      	ldr	r3, [r7, #4]
 c005632:	f003 031f 	and.w	r3, r3, #31
 c005636:	4413      	add	r3, r2
 c005638:	2b32      	cmp	r3, #50	; 0x32
 c00563a:	d80d      	bhi.n	c005658 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c00563c:	687b      	ldr	r3, [r7, #4]
 c00563e:	f003 0320 	and.w	r3, r3, #32
 c005642:	2b00      	cmp	r3, #0
 c005644:	d00a      	beq.n	c00565c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
 c005646:	687b      	ldr	r3, [r7, #4]
 c005648:	0f1b      	lsrs	r3, r3, #28
 c00564a:	015a      	lsls	r2, r3, #5
 c00564c:	687b      	ldr	r3, [r7, #4]
 c00564e:	f003 031f 	and.w	r3, r3, #31
 c005652:	4413      	add	r3, r2
 c005654:	2b00      	cmp	r3, #0
 c005656:	d001      	beq.n	c00565c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
  {
    return HAL_ERROR;
 c005658:	2301      	movs	r3, #1
 c00565a:	e0a4      	b.n	c0057a6 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18e>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c00565c:	687b      	ldr	r3, [r7, #4]
 c00565e:	f003 0320 	and.w	r3, r3, #32
 c005662:	2b00      	cmp	r3, #0
 c005664:	d04a      	beq.n	c0056fc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe4>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c005666:	683a      	ldr	r2, [r7, #0]
 c005668:	f240 1301 	movw	r3, #257	; 0x101
 c00566c:	4013      	ands	r3, r2
 c00566e:	f240 1201 	movw	r2, #257	; 0x101
 c005672:	4293      	cmp	r3, r2
 c005674:	d10c      	bne.n	c005690 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x78>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c005676:	4b4f      	ldr	r3, [pc, #316]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c005678:	691b      	ldr	r3, [r3, #16]
 c00567a:	4b4e      	ldr	r3, [pc, #312]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00567c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 c005680:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c005682:	4b4c      	ldr	r3, [pc, #304]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c005684:	695a      	ldr	r2, [r3, #20]
 c005686:	494b      	ldr	r1, [pc, #300]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c005688:	4b4b      	ldr	r3, [pc, #300]	; (c0057b8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a0>)
 c00568a:	4313      	orrs	r3, r2
 c00568c:	614b      	str	r3, [r1, #20]
 c00568e:	e00f      	b.n	c0056b0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c005690:	683b      	ldr	r3, [r7, #0]
 c005692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c005696:	2b00      	cmp	r3, #0
 c005698:	d00a      	beq.n	c0056b0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00569a:	4b46      	ldr	r3, [pc, #280]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00569c:	691b      	ldr	r3, [r3, #16]
 c00569e:	4b45      	ldr	r3, [pc, #276]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056a0:	2200      	movs	r2, #0
 c0056a2:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c0056a4:	4b43      	ldr	r3, [pc, #268]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056a6:	695a      	ldr	r2, [r3, #20]
 c0056a8:	4942      	ldr	r1, [pc, #264]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056aa:	4b44      	ldr	r3, [pc, #272]	; (c0057bc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0056ac:	4013      	ands	r3, r2
 c0056ae:	614b      	str	r3, [r1, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0056b0:	683a      	ldr	r2, [r7, #0]
 c0056b2:	f240 2302 	movw	r3, #514	; 0x202
 c0056b6:	4013      	ands	r3, r2
 c0056b8:	f240 2202 	movw	r2, #514	; 0x202
 c0056bc:	4293      	cmp	r3, r2
 c0056be:	d10c      	bne.n	c0056da <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xc2>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0056c0:	4b3c      	ldr	r3, [pc, #240]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056c2:	6a1b      	ldr	r3, [r3, #32]
 c0056c4:	4b3b      	ldr	r3, [pc, #236]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 c0056ca:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0056cc:	4b39      	ldr	r3, [pc, #228]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c0056d0:	4938      	ldr	r1, [pc, #224]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056d2:	4b39      	ldr	r3, [pc, #228]	; (c0057b8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a0>)
 c0056d4:	4313      	orrs	r3, r2
 c0056d6:	624b      	str	r3, [r1, #36]	; 0x24
 c0056d8:	e064      	b.n	c0057a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0056da:	683b      	ldr	r3, [r7, #0]
 c0056dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0056e0:	2b00      	cmp	r3, #0
 c0056e2:	d05f      	beq.n	c0057a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0056e4:	4b33      	ldr	r3, [pc, #204]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056e6:	6a1b      	ldr	r3, [r3, #32]
 c0056e8:	4b32      	ldr	r3, [pc, #200]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056ea:	2200      	movs	r2, #0
 c0056ec:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0056ee:	4b31      	ldr	r3, [pc, #196]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c0056f2:	4930      	ldr	r1, [pc, #192]	; (c0057b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0056f4:	4b31      	ldr	r3, [pc, #196]	; (c0057bc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0056f6:	4013      	ands	r3, r2
 c0056f8:	624b      	str	r3, [r1, #36]	; 0x24
 c0056fa:	e053      	b.n	c0057a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
  {
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0056fc:	687b      	ldr	r3, [r7, #4]
 c0056fe:	0f1a      	lsrs	r2, r3, #28
 c005700:	4b2f      	ldr	r3, [pc, #188]	; (c0057c0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a8>)
 c005702:	4413      	add	r3, r2
 c005704:	009b      	lsls	r3, r3, #2
 c005706:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c005708:	683a      	ldr	r2, [r7, #0]
 c00570a:	f240 1301 	movw	r3, #257	; 0x101
 c00570e:	4013      	ands	r3, r2
 c005710:	f240 1201 	movw	r2, #257	; 0x101
 c005714:	4293      	cmp	r3, r2
 c005716:	d10a      	bne.n	c00572e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x116>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c005718:	68fb      	ldr	r3, [r7, #12]
 c00571a:	6819      	ldr	r1, [r3, #0]
 c00571c:	687b      	ldr	r3, [r7, #4]
 c00571e:	f003 031f 	and.w	r3, r3, #31
 c005722:	2201      	movs	r2, #1
 c005724:	409a      	lsls	r2, r3
 c005726:	68fb      	ldr	r3, [r7, #12]
 c005728:	430a      	orrs	r2, r1
 c00572a:	601a      	str	r2, [r3, #0]
 c00572c:	e010      	b.n	c005750 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x138>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c00572e:	683b      	ldr	r3, [r7, #0]
 c005730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c005734:	2b00      	cmp	r3, #0
 c005736:	d00b      	beq.n	c005750 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x138>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c005738:	68fb      	ldr	r3, [r7, #12]
 c00573a:	6819      	ldr	r1, [r3, #0]
 c00573c:	687b      	ldr	r3, [r7, #4]
 c00573e:	f003 031f 	and.w	r3, r3, #31
 c005742:	2201      	movs	r2, #1
 c005744:	fa02 f303 	lsl.w	r3, r2, r3
 c005748:	43da      	mvns	r2, r3
 c00574a:	68fb      	ldr	r3, [r7, #12]
 c00574c:	400a      	ands	r2, r1
 c00574e:	601a      	str	r2, [r3, #0]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC->PRIVCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c005750:	687b      	ldr	r3, [r7, #4]
 c005752:	0f1a      	lsrs	r2, r3, #28
 c005754:	4b1b      	ldr	r3, [pc, #108]	; (c0057c4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1ac>)
 c005756:	4413      	add	r3, r2
 c005758:	009b      	lsls	r3, r3, #2
 c00575a:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c00575c:	683a      	ldr	r2, [r7, #0]
 c00575e:	f240 2302 	movw	r3, #514	; 0x202
 c005762:	4013      	ands	r3, r2
 c005764:	f240 2202 	movw	r2, #514	; 0x202
 c005768:	4293      	cmp	r3, r2
 c00576a:	d10a      	bne.n	c005782 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x16a>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c00576c:	68fb      	ldr	r3, [r7, #12]
 c00576e:	6819      	ldr	r1, [r3, #0]
 c005770:	687b      	ldr	r3, [r7, #4]
 c005772:	f003 031f 	and.w	r3, r3, #31
 c005776:	2201      	movs	r2, #1
 c005778:	409a      	lsls	r2, r3
 c00577a:	68fb      	ldr	r3, [r7, #12]
 c00577c:	430a      	orrs	r2, r1
 c00577e:	601a      	str	r2, [r3, #0]
 c005780:	e010      	b.n	c0057a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c005782:	683b      	ldr	r3, [r7, #0]
 c005784:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c005788:	2b00      	cmp	r3, #0
 c00578a:	d00b      	beq.n	c0057a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c00578c:	68fb      	ldr	r3, [r7, #12]
 c00578e:	6819      	ldr	r1, [r3, #0]
 c005790:	687b      	ldr	r3, [r7, #4]
 c005792:	f003 031f 	and.w	r3, r3, #31
 c005796:	2201      	movs	r2, #1
 c005798:	fa02 f303 	lsl.w	r3, r2, r3
 c00579c:	43da      	mvns	r2, r3
 c00579e:	68fb      	ldr	r3, [r7, #12]
 c0057a0:	400a      	ands	r2, r1
 c0057a2:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c0057a4:	2300      	movs	r3, #0
}
 c0057a6:	4618      	mov	r0, r3
 c0057a8:	3714      	adds	r7, #20
 c0057aa:	46bd      	mov	sp, r7
 c0057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0057b0:	4770      	bx	lr
 c0057b2:	bf00      	nop
 c0057b4:	50032400 	.word	0x50032400
 c0057b8:	00076fff 	.word	0x00076fff
 c0057bc:	fff89000 	.word	0xfff89000
 c0057c0:	1400c904 	.word	0x1400c904
 c0057c4:	1400c908 	.word	0x1400c908

0c0057c8 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c0057c8:	b480      	push	{r7}
 c0057ca:	b089      	sub	sp, #36	; 0x24
 c0057cc:	af00      	add	r7, sp, #0
 c0057ce:	6078      	str	r0, [r7, #4]
 c0057d0:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0057d2:	687b      	ldr	r3, [r7, #4]
 c0057d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c0057d8:	d00b      	beq.n	c0057f2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c0057da:	687b      	ldr	r3, [r7, #4]
 c0057dc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c0057e0:	d007      	beq.n	c0057f2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c0057e2:	687b      	ldr	r3, [r7, #4]
 c0057e4:	4a36      	ldr	r2, [pc, #216]	; (c0058c0 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c0057e6:	4293      	cmp	r3, r2
 c0057e8:	d003      	beq.n	c0057f2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c0057ea:	687b      	ldr	r3, [r7, #4]
 c0057ec:	4a35      	ldr	r2, [pc, #212]	; (c0058c4 <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c0057ee:	4293      	cmp	r3, r2
 c0057f0:	d111      	bne.n	c005816 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c0057f2:	683b      	ldr	r3, [r7, #0]
 c0057f4:	681b      	ldr	r3, [r3, #0]
 c0057f6:	2b00      	cmp	r3, #0
 c0057f8:	d004      	beq.n	c005804 <HAL_GTZC_MPCBB_ConfigMem+0x3c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c0057fa:	683b      	ldr	r3, [r7, #0]
 c0057fc:	681b      	ldr	r3, [r3, #0]
 c0057fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c005802:	d108      	bne.n	c005816 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c005804:	683b      	ldr	r3, [r7, #0]
 c005806:	685b      	ldr	r3, [r3, #4]
 c005808:	2b00      	cmp	r3, #0
 c00580a:	d006      	beq.n	c00581a <HAL_GTZC_MPCBB_ConfigMem+0x52>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c00580c:	683b      	ldr	r3, [r7, #0]
 c00580e:	685b      	ldr	r3, [r3, #4]
 c005810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c005814:	d001      	beq.n	c00581a <HAL_GTZC_MPCBB_ConfigMem+0x52>
  {
    return HAL_ERROR;
 c005816:	2301      	movs	r3, #1
 c005818:	e04b      	b.n	c0058b2 <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c00581a:	683b      	ldr	r3, [r7, #0]
 c00581c:	685b      	ldr	r3, [r3, #4]
 c00581e:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c005820:	683b      	ldr	r3, [r7, #0]
 c005822:	681b      	ldr	r3, [r3, #0]
 c005824:	693a      	ldr	r2, [r7, #16]
 c005826:	4313      	orrs	r3, r2
 c005828:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00582a:	687b      	ldr	r3, [r7, #4]
 c00582c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c005830:	d003      	beq.n	c00583a <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c005832:	687b      	ldr	r3, [r7, #4]
 c005834:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c005838:	d105      	bne.n	c005846 <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c00583a:	4b23      	ldr	r3, [pc, #140]	; (c0058c8 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c00583c:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c00583e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 c005842:	61bb      	str	r3, [r7, #24]
 c005844:	e004      	b.n	c005850 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c005846:	4b21      	ldr	r3, [pc, #132]	; (c0058cc <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c005848:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c00584a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c00584e:	61bb      	str	r3, [r7, #24]
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c005850:	69fb      	ldr	r3, [r7, #28]
 c005852:	681b      	ldr	r3, [r3, #0]
 c005854:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c005858:	693b      	ldr	r3, [r7, #16]
 c00585a:	431a      	orrs	r2, r3
 c00585c:	69fb      	ldr	r3, [r7, #28]
 c00585e:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c005860:	69bb      	ldr	r3, [r7, #24]
 c005862:	0b5b      	lsrs	r3, r3, #13
 c005864:	2201      	movs	r2, #1
 c005866:	fa02 f303 	lsl.w	r3, r2, r3
 c00586a:	3b01      	subs	r3, #1
 c00586c:	60fb      	str	r3, [r7, #12]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c00586e:	69fb      	ldr	r3, [r7, #28]
 c005870:	691a      	ldr	r2, [r3, #16]
 c005872:	68fb      	ldr	r3, [r7, #12]
 c005874:	43db      	mvns	r3, r3
 c005876:	401a      	ands	r2, r3
 c005878:	683b      	ldr	r3, [r7, #0]
 c00587a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c00587c:	431a      	orrs	r2, r3
 c00587e:	69fb      	ldr	r3, [r7, #28]
 c005880:	611a      	str	r2, [r3, #16]

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c005882:	69bb      	ldr	r3, [r7, #24]
 c005884:	0b5b      	lsrs	r3, r3, #13
 c005886:	60bb      	str	r3, [r7, #8]
  for (i = 0U; i < size_in_superblocks; i++)
 c005888:	2300      	movs	r3, #0
 c00588a:	617b      	str	r3, [r7, #20]
 c00588c:	e00c      	b.n	c0058a8 <HAL_GTZC_MPCBB_ConfigMem+0xe0>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c00588e:	683b      	ldr	r3, [r7, #0]
 c005890:	697a      	ldr	r2, [r7, #20]
 c005892:	3202      	adds	r2, #2
 c005894:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c005898:	69fb      	ldr	r3, [r7, #28]
 c00589a:	697a      	ldr	r2, [r7, #20]
 c00589c:	3240      	adds	r2, #64	; 0x40
 c00589e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c0058a2:	697b      	ldr	r3, [r7, #20]
 c0058a4:	3301      	adds	r3, #1
 c0058a6:	617b      	str	r3, [r7, #20]
 c0058a8:	697a      	ldr	r2, [r7, #20]
 c0058aa:	68bb      	ldr	r3, [r7, #8]
 c0058ac:	429a      	cmp	r2, r3
 c0058ae:	d3ee      	bcc.n	c00588e <HAL_GTZC_MPCBB_ConfigMem+0xc6>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
 c0058b0:	2300      	movs	r3, #0
}
 c0058b2:	4618      	mov	r0, r3
 c0058b4:	3724      	adds	r7, #36	; 0x24
 c0058b6:	46bd      	mov	sp, r7
 c0058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0058bc:	4770      	bx	lr
 c0058be:	bf00      	nop
 c0058c0:	20030000 	.word	0x20030000
 c0058c4:	30030000 	.word	0x30030000
 c0058c8:	50032c00 	.word	0x50032c00
 c0058cc:	50033000 	.word	0x50033000

0c0058d0 <HAL_GTZC_TZIC_EnableIT>:
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId.
  *         Use GTZC_PERIPH_ALL to select all peripherals.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_EnableIT(uint32_t PeriphId)
{
 c0058d0:	b480      	push	{r7}
 c0058d2:	b085      	sub	sp, #20
 c0058d4:	af00      	add	r7, sp, #0
 c0058d6:	6078      	str	r0, [r7, #4]
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c0058d8:	687b      	ldr	r3, [r7, #4]
 c0058da:	0f1b      	lsrs	r3, r3, #28
 c0058dc:	015a      	lsls	r2, r3, #5
 c0058de:	687b      	ldr	r3, [r7, #4]
 c0058e0:	f003 031f 	and.w	r3, r3, #31
 c0058e4:	4413      	add	r3, r2
 c0058e6:	2b47      	cmp	r3, #71	; 0x47
 c0058e8:	d80d      	bhi.n	c005906 <HAL_GTZC_TZIC_EnableIT+0x36>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c0058ea:	687b      	ldr	r3, [r7, #4]
 c0058ec:	f003 0320 	and.w	r3, r3, #32
 c0058f0:	2b00      	cmp	r3, #0
 c0058f2:	d00a      	beq.n	c00590a <HAL_GTZC_TZIC_EnableIT+0x3a>
 c0058f4:	687b      	ldr	r3, [r7, #4]
 c0058f6:	0f1b      	lsrs	r3, r3, #28
 c0058f8:	015a      	lsls	r2, r3, #5
 c0058fa:	687b      	ldr	r3, [r7, #4]
 c0058fc:	f003 031f 	and.w	r3, r3, #31
 c005900:	4413      	add	r3, r2
 c005902:	2b00      	cmp	r3, #0
 c005904:	d001      	beq.n	c00590a <HAL_GTZC_TZIC_EnableIT+0x3a>
  {
    return HAL_ERROR;
 c005906:	2301      	movs	r3, #1
 c005908:	e022      	b.n	c005950 <HAL_GTZC_TZIC_EnableIT+0x80>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c00590a:	687b      	ldr	r3, [r7, #4]
 c00590c:	f003 0320 	and.w	r3, r3, #32
 c005910:	2b00      	cmp	r3, #0
 c005912:	d00a      	beq.n	c00592a <HAL_GTZC_TZIC_EnableIT+0x5a>
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c005914:	4b11      	ldr	r3, [pc, #68]	; (c00595c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c005916:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 c00591a:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c00591c:	4b0f      	ldr	r3, [pc, #60]	; (c00595c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c00591e:	4a10      	ldr	r2, [pc, #64]	; (c005960 <HAL_GTZC_TZIC_EnableIT+0x90>)
 c005920:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c005922:	4b0e      	ldr	r3, [pc, #56]	; (c00595c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c005924:	22ff      	movs	r2, #255	; 0xff
 c005926:	609a      	str	r2, [r3, #8]
 c005928:	e011      	b.n	c00594e <HAL_GTZC_TZIC_EnableIT+0x7e>
  }
  else
  {
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c00592a:	687b      	ldr	r3, [r7, #4]
 c00592c:	0f1b      	lsrs	r3, r3, #28
 c00592e:	f103 53a0 	add.w	r3, r3, #335544320	; 0x14000000
 c005932:	f503 434a 	add.w	r3, r3, #51712	; 0xca00
 c005936:	009b      	lsls	r3, r3, #2
 c005938:	60fb      	str	r3, [r7, #12]
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c00593a:	68fb      	ldr	r3, [r7, #12]
 c00593c:	6819      	ldr	r1, [r3, #0]
 c00593e:	687b      	ldr	r3, [r7, #4]
 c005940:	f003 031f 	and.w	r3, r3, #31
 c005944:	2201      	movs	r2, #1
 c005946:	409a      	lsls	r2, r3
 c005948:	68fb      	ldr	r3, [r7, #12]
 c00594a:	430a      	orrs	r2, r1
 c00594c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 c00594e:	2300      	movs	r3, #0
}
 c005950:	4618      	mov	r0, r3
 c005952:	3714      	adds	r7, #20
 c005954:	46bd      	mov	sp, r7
 c005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00595a:	4770      	bx	lr
 c00595c:	50032800 	.word	0x50032800
 c005960:	3fff6fff 	.word	0x3fff6fff

0c005964 <HAL_GTZC_IRQHandler>:
/**
  * @brief  This function handles GTZC interrupt request.
  * @retval None.
  */
void HAL_GTZC_IRQHandler(void)
{
 c005964:	b580      	push	{r7, lr}
 c005966:	b084      	sub	sp, #16
 c005968:	af00      	add	r7, sp, #0
  uint32_t flag;
  uint32_t ier_itsources;
  uint32_t sr_flags;

  /* Get current IT Flags and IT sources value on 1st register */
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c00596a:	4b3f      	ldr	r3, [pc, #252]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c00596c:	681b      	ldr	r3, [r3, #0]
 c00596e:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c005970:	4b3d      	ldr	r3, [pc, #244]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c005972:	691b      	ldr	r3, [r3, #16]
 c005974:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c005976:	68ba      	ldr	r2, [r7, #8]
 c005978:	687b      	ldr	r3, [r7, #4]
 c00597a:	4013      	ands	r3, r2
 c00597c:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c00597e:	683b      	ldr	r3, [r7, #0]
 c005980:	2b00      	cmp	r3, #0
 c005982:	d019      	beq.n	c0059b8 <HAL_GTZC_IRQHandler+0x54>
  {
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c005984:	4a38      	ldr	r2, [pc, #224]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c005986:	683b      	ldr	r3, [r7, #0]
 c005988:	6213      	str	r3, [r2, #32]

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c00598a:	2300      	movs	r3, #0
 c00598c:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c00598e:	e00d      	b.n	c0059ac <HAL_GTZC_IRQHandler+0x48>
    {
      if ((flag & (1UL << position)) != 0U)
 c005990:	683a      	ldr	r2, [r7, #0]
 c005992:	68fb      	ldr	r3, [r7, #12]
 c005994:	fa22 f303 	lsr.w	r3, r2, r3
 c005998:	f003 0301 	and.w	r3, r3, #1
 c00599c:	2b00      	cmp	r3, #0
 c00599e:	d002      	beq.n	c0059a6 <HAL_GTZC_IRQHandler+0x42>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c0059a0:	68f8      	ldr	r0, [r7, #12]
 c0059a2:	f000 f863 	bl	c005a6c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c0059a6:	68fb      	ldr	r3, [r7, #12]
 c0059a8:	3301      	adds	r3, #1
 c0059aa:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c0059ac:	683a      	ldr	r2, [r7, #0]
 c0059ae:	68fb      	ldr	r3, [r7, #12]
 c0059b0:	fa22 f303 	lsr.w	r3, r2, r3
 c0059b4:	2b00      	cmp	r3, #0
 c0059b6:	d1eb      	bne.n	c005990 <HAL_GTZC_IRQHandler+0x2c>
    }
  }

  /* Get current IT Flags and IT sources value on 2nd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c0059b8:	4b2b      	ldr	r3, [pc, #172]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c0059ba:	685b      	ldr	r3, [r3, #4]
 c0059bc:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c0059be:	4b2a      	ldr	r3, [pc, #168]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c0059c0:	695b      	ldr	r3, [r3, #20]
 c0059c2:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c0059c4:	68ba      	ldr	r2, [r7, #8]
 c0059c6:	687b      	ldr	r3, [r7, #4]
 c0059c8:	4013      	ands	r3, r2
 c0059ca:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c0059cc:	683b      	ldr	r3, [r7, #0]
 c0059ce:	2b00      	cmp	r3, #0
 c0059d0:	d01c      	beq.n	c005a0c <HAL_GTZC_IRQHandler+0xa8>
  {
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c0059d2:	4a25      	ldr	r2, [pc, #148]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c0059d4:	683b      	ldr	r3, [r7, #0]
 c0059d6:	6253      	str	r3, [r2, #36]	; 0x24

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c0059d8:	2300      	movs	r3, #0
 c0059da:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c0059dc:	e010      	b.n	c005a00 <HAL_GTZC_IRQHandler+0x9c>
    {
      if ((flag & (1UL << position)) != 0U)
 c0059de:	683a      	ldr	r2, [r7, #0]
 c0059e0:	68fb      	ldr	r3, [r7, #12]
 c0059e2:	fa22 f303 	lsr.w	r3, r2, r3
 c0059e6:	f003 0301 	and.w	r3, r3, #1
 c0059ea:	2b00      	cmp	r3, #0
 c0059ec:	d005      	beq.n	c0059fa <HAL_GTZC_IRQHandler+0x96>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c0059ee:	68fb      	ldr	r3, [r7, #12]
 c0059f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0059f4:	4618      	mov	r0, r3
 c0059f6:	f000 f839 	bl	c005a6c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c0059fa:	68fb      	ldr	r3, [r7, #12]
 c0059fc:	3301      	adds	r3, #1
 c0059fe:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c005a00:	683a      	ldr	r2, [r7, #0]
 c005a02:	68fb      	ldr	r3, [r7, #12]
 c005a04:	fa22 f303 	lsr.w	r3, r2, r3
 c005a08:	2b00      	cmp	r3, #0
 c005a0a:	d1e8      	bne.n	c0059de <HAL_GTZC_IRQHandler+0x7a>
    }
  }

  /* Get current IT Flags and IT sources value on 3rd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c005a0c:	4b16      	ldr	r3, [pc, #88]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c005a0e:	689b      	ldr	r3, [r3, #8]
 c005a10:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c005a12:	4b15      	ldr	r3, [pc, #84]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c005a14:	699b      	ldr	r3, [r3, #24]
 c005a16:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c005a18:	68ba      	ldr	r2, [r7, #8]
 c005a1a:	687b      	ldr	r3, [r7, #4]
 c005a1c:	4013      	ands	r3, r2
 c005a1e:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c005a20:	683b      	ldr	r3, [r7, #0]
 c005a22:	2b00      	cmp	r3, #0
 c005a24:	d01c      	beq.n	c005a60 <HAL_GTZC_IRQHandler+0xfc>
  {
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c005a26:	4a10      	ldr	r2, [pc, #64]	; (c005a68 <HAL_GTZC_IRQHandler+0x104>)
 c005a28:	683b      	ldr	r3, [r7, #0]
 c005a2a:	6293      	str	r3, [r2, #40]	; 0x28

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c005a2c:	2300      	movs	r3, #0
 c005a2e:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c005a30:	e010      	b.n	c005a54 <HAL_GTZC_IRQHandler+0xf0>
    {
      if ((flag & (1UL << position)) != 0U)
 c005a32:	683a      	ldr	r2, [r7, #0]
 c005a34:	68fb      	ldr	r3, [r7, #12]
 c005a36:	fa22 f303 	lsr.w	r3, r2, r3
 c005a3a:	f003 0301 	and.w	r3, r3, #1
 c005a3e:	2b00      	cmp	r3, #0
 c005a40:	d005      	beq.n	c005a4e <HAL_GTZC_IRQHandler+0xea>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c005a42:	68fb      	ldr	r3, [r7, #12]
 c005a44:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 c005a48:	4618      	mov	r0, r3
 c005a4a:	f000 f80f 	bl	c005a6c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c005a4e:	68fb      	ldr	r3, [r7, #12]
 c005a50:	3301      	adds	r3, #1
 c005a52:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c005a54:	683a      	ldr	r2, [r7, #0]
 c005a56:	68fb      	ldr	r3, [r7, #12]
 c005a58:	fa22 f303 	lsr.w	r3, r2, r3
 c005a5c:	2b00      	cmp	r3, #0
 c005a5e:	d1e8      	bne.n	c005a32 <HAL_GTZC_IRQHandler+0xce>
    }
  }
}
 c005a60:	bf00      	nop
 c005a62:	3710      	adds	r7, #16
 c005a64:	46bd      	mov	sp, r7
 c005a66:	bd80      	pop	{r7, pc}
 c005a68:	50032800 	.word	0x50032800

0c005a6c <HAL_GTZC_TZIC_Callback>:
  * @param  PeriphId Peripheral identifier triggering the illegal access.
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId
  * @retval None.
  */
__weak void HAL_GTZC_TZIC_Callback(uint32_t PeriphId)
{
 c005a6c:	b480      	push	{r7}
 c005a6e:	b083      	sub	sp, #12
 c005a70:	af00      	add	r7, sp, #0
 c005a72:	6078      	str	r0, [r7, #4]
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c005a74:	bf00      	nop
 c005a76:	370c      	adds	r7, #12
 c005a78:	46bd      	mov	sp, r7
 c005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005a7e:	4770      	bx	lr

0c005a80 <HAL_PWR_ConfigAttributes>:
  *            @arg @ref PWR_SEC          Secure-only access
  *            @arg @ref PWR_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
 c005a80:	b480      	push	{r7}
 c005a82:	b083      	sub	sp, #12
 c005a84:	af00      	add	r7, sp, #0
 c005a86:	6078      	str	r0, [r7, #4]
 c005a88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c005a8a:	683a      	ldr	r2, [r7, #0]
 c005a8c:	f240 2302 	movw	r3, #514	; 0x202
 c005a90:	4013      	ands	r3, r2
 c005a92:	f240 2202 	movw	r2, #514	; 0x202
 c005a96:	4293      	cmp	r3, r2
 c005a98:	d108      	bne.n	c005aac <HAL_PWR_ConfigAttributes+0x2c>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c005a9a:	4b1b      	ldr	r3, [pc, #108]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c005aa0:	4a19      	ldr	r2, [pc, #100]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005aa2:	f043 0301 	orr.w	r3, r3, #1
 c005aa6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 c005aaa:	e00c      	b.n	c005ac6 <HAL_PWR_ConfigAttributes+0x46>
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c005aac:	683b      	ldr	r3, [r7, #0]
 c005aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c005ab2:	2b00      	cmp	r3, #0
 c005ab4:	d007      	beq.n	c005ac6 <HAL_PWR_ConfigAttributes+0x46>
  {
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c005ab6:	4b14      	ldr	r3, [pc, #80]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c005abc:	4a12      	ldr	r2, [pc, #72]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005abe:	f023 0301 	bic.w	r3, r3, #1
 c005ac2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80


#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c005ac6:	683a      	ldr	r2, [r7, #0]
 c005ac8:	f240 1301 	movw	r3, #257	; 0x101
 c005acc:	4013      	ands	r3, r2
 c005ace:	f240 1201 	movw	r2, #257	; 0x101
 c005ad2:	4293      	cmp	r3, r2
 c005ad4:	d106      	bne.n	c005ae4 <HAL_PWR_ConfigAttributes+0x64>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
 c005ad6:	4b0c      	ldr	r3, [pc, #48]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005ad8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c005ada:	490b      	ldr	r1, [pc, #44]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005adc:	687b      	ldr	r3, [r7, #4]
 c005ade:	4313      	orrs	r3, r2
 c005ae0:	678b      	str	r3, [r1, #120]	; 0x78
  {
    /* do nothing */
  }

#endif /* __ARM_FEATURE_CMSE */
}
 c005ae2:	e00b      	b.n	c005afc <HAL_PWR_ConfigAttributes+0x7c>
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c005ae4:	683b      	ldr	r3, [r7, #0]
 c005ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c005aea:	2b00      	cmp	r3, #0
 c005aec:	d006      	beq.n	c005afc <HAL_PWR_ConfigAttributes+0x7c>
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c005aee:	4b06      	ldr	r3, [pc, #24]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005af0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c005af2:	687b      	ldr	r3, [r7, #4]
 c005af4:	43db      	mvns	r3, r3
 c005af6:	4904      	ldr	r1, [pc, #16]	; (c005b08 <HAL_PWR_ConfigAttributes+0x88>)
 c005af8:	4013      	ands	r3, r2
 c005afa:	678b      	str	r3, [r1, #120]	; 0x78
}
 c005afc:	bf00      	nop
 c005afe:	370c      	adds	r7, #12
 c005b00:	46bd      	mov	sp, r7
 c005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005b06:	4770      	bx	lr
 c005b08:	50007000 	.word	0x50007000

0c005b0c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 c005b0c:	b480      	push	{r7}
 c005b0e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 c005b10:	4b04      	ldr	r3, [pc, #16]	; (c005b24 <HAL_PWREx_GetVoltageRange+0x18>)
 c005b12:	681b      	ldr	r3, [r3, #0]
 c005b14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 c005b18:	4618      	mov	r0, r3
 c005b1a:	46bd      	mov	sp, r7
 c005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005b20:	4770      	bx	lr
 c005b22:	bf00      	nop
 c005b24:	50007000 	.word	0x50007000

0c005b28 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 c005b28:	b580      	push	{r7, lr}
 c005b2a:	b084      	sub	sp, #16
 c005b2c:	af00      	add	r7, sp, #0
 c005b2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005b30:	4b27      	ldr	r3, [pc, #156]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005b32:	681b      	ldr	r3, [r3, #0]
 c005b34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 c005b38:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c005b3a:	f000 f871 	bl	c005c20 <HAL_PWREx_SMPS_GetEffectiveMode>
 c005b3e:	4603      	mov	r3, r0
 c005b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c005b44:	d101      	bne.n	c005b4a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 c005b46:	2301      	movs	r3, #1
 c005b48:	e03e      	b.n	c005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c005b4a:	4b21      	ldr	r3, [pc, #132]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005b4c:	68db      	ldr	r3, [r3, #12]
 c005b4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c005b52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c005b56:	d101      	bne.n	c005b5c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 c005b58:	2301      	movs	r3, #1
 c005b5a:	e035      	b.n	c005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 c005b5c:	68ba      	ldr	r2, [r7, #8]
 c005b5e:	687b      	ldr	r3, [r7, #4]
 c005b60:	429a      	cmp	r2, r3
 c005b62:	d101      	bne.n	c005b68 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 c005b64:	2300      	movs	r3, #0
 c005b66:	e02f      	b.n	c005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c005b68:	4b19      	ldr	r3, [pc, #100]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005b6a:	681b      	ldr	r3, [r3, #0]
 c005b6c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 c005b70:	4917      	ldr	r1, [pc, #92]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005b72:	687b      	ldr	r3, [r7, #4]
 c005b74:	4313      	orrs	r3, r2
 c005b76:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005b78:	4b16      	ldr	r3, [pc, #88]	; (c005bd4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 c005b7a:	681b      	ldr	r3, [r3, #0]
 c005b7c:	095b      	lsrs	r3, r3, #5
 c005b7e:	4a16      	ldr	r2, [pc, #88]	; (c005bd8 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 c005b80:	fba2 2303 	umull	r2, r3, r2, r3
 c005b84:	09db      	lsrs	r3, r3, #7
 c005b86:	2232      	movs	r2, #50	; 0x32
 c005b88:	fb02 f303 	mul.w	r3, r2, r3
 c005b8c:	4a13      	ldr	r2, [pc, #76]	; (c005bdc <HAL_PWREx_ControlVoltageScaling+0xb4>)
 c005b8e:	fba2 2303 	umull	r2, r3, r2, r3
 c005b92:	08db      	lsrs	r3, r3, #3
 c005b94:	3301      	adds	r3, #1
 c005b96:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c005b98:	e002      	b.n	c005ba0 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 c005b9a:	68fb      	ldr	r3, [r7, #12]
 c005b9c:	3b01      	subs	r3, #1
 c005b9e:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c005ba0:	4b0b      	ldr	r3, [pc, #44]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005ba2:	695b      	ldr	r3, [r3, #20]
 c005ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005bac:	d102      	bne.n	c005bb4 <HAL_PWREx_ControlVoltageScaling+0x8c>
 c005bae:	68fb      	ldr	r3, [r7, #12]
 c005bb0:	2b00      	cmp	r3, #0
 c005bb2:	d1f2      	bne.n	c005b9a <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c005bb4:	4b06      	ldr	r3, [pc, #24]	; (c005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c005bb6:	695b      	ldr	r3, [r3, #20]
 c005bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c005bc0:	d101      	bne.n	c005bc6 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 c005bc2:	2303      	movs	r3, #3
 c005bc4:	e000      	b.n	c005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 c005bc6:	2300      	movs	r3, #0
}
 c005bc8:	4618      	mov	r0, r3
 c005bca:	3710      	adds	r7, #16
 c005bcc:	46bd      	mov	sp, r7
 c005bce:	bd80      	pop	{r7, pc}
 c005bd0:	50007000 	.word	0x50007000
 c005bd4:	30000060 	.word	0x30000060
 c005bd8:	0a7c5ac5 	.word	0x0a7c5ac5
 c005bdc:	cccccccd 	.word	0xcccccccd

0c005be0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 c005be0:	b480      	push	{r7}
 c005be2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c005be4:	4b05      	ldr	r3, [pc, #20]	; (c005bfc <HAL_PWREx_EnableVddIO2+0x1c>)
 c005be6:	685b      	ldr	r3, [r3, #4]
 c005be8:	4a04      	ldr	r2, [pc, #16]	; (c005bfc <HAL_PWREx_EnableVddIO2+0x1c>)
 c005bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 c005bee:	6053      	str	r3, [r2, #4]
}
 c005bf0:	bf00      	nop
 c005bf2:	46bd      	mov	sp, r7
 c005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005bf8:	4770      	bx	lr
 c005bfa:	bf00      	nop
 c005bfc:	50007000 	.word	0x50007000

0c005c00 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c005c00:	b480      	push	{r7}
 c005c02:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c005c04:	4b05      	ldr	r3, [pc, #20]	; (c005c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c005c06:	689b      	ldr	r3, [r3, #8]
 c005c08:	4a04      	ldr	r2, [pc, #16]	; (c005c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c005c0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c005c0e:	6093      	str	r3, [r2, #8]
}
 c005c10:	bf00      	nop
 c005c12:	46bd      	mov	sp, r7
 c005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005c18:	4770      	bx	lr
 c005c1a:	bf00      	nop
 c005c1c:	50007000 	.word	0x50007000

0c005c20 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 c005c20:	b480      	push	{r7}
 c005c22:	b083      	sub	sp, #12
 c005c24:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c005c26:	4b0f      	ldr	r3, [pc, #60]	; (c005c64 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 c005c28:	691b      	ldr	r3, [r3, #16]
 c005c2a:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c005c2c:	683b      	ldr	r3, [r7, #0]
 c005c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c005c32:	2b00      	cmp	r3, #0
 c005c34:	d003      	beq.n	c005c3e <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 c005c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c005c3a:	607b      	str	r3, [r7, #4]
 c005c3c:	e00a      	b.n	c005c54 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c005c3e:	683b      	ldr	r3, [r7, #0]
 c005c40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c005c44:	2b00      	cmp	r3, #0
 c005c46:	d103      	bne.n	c005c50 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 c005c48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c005c4c:	607b      	str	r3, [r7, #4]
 c005c4e:	e001      	b.n	c005c54 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 c005c50:	2300      	movs	r3, #0
 c005c52:	607b      	str	r3, [r7, #4]
  }

  return mode;
 c005c54:	687b      	ldr	r3, [r7, #4]
}
 c005c56:	4618      	mov	r0, r3
 c005c58:	370c      	adds	r7, #12
 c005c5a:	46bd      	mov	sp, r7
 c005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c005c60:	4770      	bx	lr
 c005c62:	bf00      	nop
 c005c64:	50007000 	.word	0x50007000

0c005c68 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 c005c68:	b580      	push	{r7, lr}
 c005c6a:	b088      	sub	sp, #32
 c005c6c:	af00      	add	r7, sp, #0
 c005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 c005c70:	687b      	ldr	r3, [r7, #4]
 c005c72:	2b00      	cmp	r3, #0
 c005c74:	d102      	bne.n	c005c7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 c005c76:	2301      	movs	r3, #1
 c005c78:	f000 bcd0 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005c7c:	4b99      	ldr	r3, [pc, #612]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005c7e:	689b      	ldr	r3, [r3, #8]
 c005c80:	f003 030c 	and.w	r3, r3, #12
 c005c84:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005c86:	4b97      	ldr	r3, [pc, #604]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005c88:	68db      	ldr	r3, [r3, #12]
 c005c8a:	f003 0303 	and.w	r3, r3, #3
 c005c8e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005c90:	687b      	ldr	r3, [r7, #4]
 c005c92:	681b      	ldr	r3, [r3, #0]
 c005c94:	f003 0310 	and.w	r3, r3, #16
 c005c98:	2b00      	cmp	r3, #0
 c005c9a:	f000 80e9 	beq.w	c005e70 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c005c9e:	69bb      	ldr	r3, [r7, #24]
 c005ca0:	2b00      	cmp	r3, #0
 c005ca2:	d006      	beq.n	c005cb2 <HAL_RCC_OscConfig+0x4a>
 c005ca4:	69bb      	ldr	r3, [r7, #24]
 c005ca6:	2b0c      	cmp	r3, #12
 c005ca8:	f040 8083 	bne.w	c005db2 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c005cac:	697b      	ldr	r3, [r7, #20]
 c005cae:	2b01      	cmp	r3, #1
 c005cb0:	d17f      	bne.n	c005db2 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c005cb2:	4b8c      	ldr	r3, [pc, #560]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005cb4:	681b      	ldr	r3, [r3, #0]
 c005cb6:	f003 0302 	and.w	r3, r3, #2
 c005cba:	2b00      	cmp	r3, #0
 c005cbc:	d006      	beq.n	c005ccc <HAL_RCC_OscConfig+0x64>
 c005cbe:	687b      	ldr	r3, [r7, #4]
 c005cc0:	69db      	ldr	r3, [r3, #28]
 c005cc2:	2b00      	cmp	r3, #0
 c005cc4:	d102      	bne.n	c005ccc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 c005cc6:	2301      	movs	r3, #1
 c005cc8:	f000 bca8 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c005ccc:	687b      	ldr	r3, [r7, #4]
 c005cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c005cd0:	4b84      	ldr	r3, [pc, #528]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005cd2:	681b      	ldr	r3, [r3, #0]
 c005cd4:	f003 0308 	and.w	r3, r3, #8
 c005cd8:	2b00      	cmp	r3, #0
 c005cda:	d004      	beq.n	c005ce6 <HAL_RCC_OscConfig+0x7e>
 c005cdc:	4b81      	ldr	r3, [pc, #516]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005cde:	681b      	ldr	r3, [r3, #0]
 c005ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c005ce4:	e005      	b.n	c005cf2 <HAL_RCC_OscConfig+0x8a>
 c005ce6:	4b7f      	ldr	r3, [pc, #508]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c005cec:	091b      	lsrs	r3, r3, #4
 c005cee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c005cf2:	4293      	cmp	r3, r2
 c005cf4:	d224      	bcs.n	c005d40 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c005cf6:	687b      	ldr	r3, [r7, #4]
 c005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005cfa:	4618      	mov	r0, r3
 c005cfc:	f000 fe96 	bl	c006a2c <RCC_SetFlashLatencyFromMSIRange>
 c005d00:	4603      	mov	r3, r0
 c005d02:	2b00      	cmp	r3, #0
 c005d04:	d002      	beq.n	c005d0c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 c005d06:	2301      	movs	r3, #1
 c005d08:	f000 bc88 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005d0c:	4b75      	ldr	r3, [pc, #468]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d0e:	681b      	ldr	r3, [r3, #0]
 c005d10:	4a74      	ldr	r2, [pc, #464]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d12:	f043 0308 	orr.w	r3, r3, #8
 c005d16:	6013      	str	r3, [r2, #0]
 c005d18:	4b72      	ldr	r3, [pc, #456]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d1a:	681b      	ldr	r3, [r3, #0]
 c005d1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c005d20:	687b      	ldr	r3, [r7, #4]
 c005d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005d24:	496f      	ldr	r1, [pc, #444]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d26:	4313      	orrs	r3, r2
 c005d28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005d2a:	4b6e      	ldr	r3, [pc, #440]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d2c:	685b      	ldr	r3, [r3, #4]
 c005d2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c005d32:	687b      	ldr	r3, [r7, #4]
 c005d34:	6a1b      	ldr	r3, [r3, #32]
 c005d36:	021b      	lsls	r3, r3, #8
 c005d38:	496a      	ldr	r1, [pc, #424]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d3a:	4313      	orrs	r3, r2
 c005d3c:	604b      	str	r3, [r1, #4]
 c005d3e:	e026      	b.n	c005d8e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005d40:	4b68      	ldr	r3, [pc, #416]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d42:	681b      	ldr	r3, [r3, #0]
 c005d44:	4a67      	ldr	r2, [pc, #412]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d46:	f043 0308 	orr.w	r3, r3, #8
 c005d4a:	6013      	str	r3, [r2, #0]
 c005d4c:	4b65      	ldr	r3, [pc, #404]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d4e:	681b      	ldr	r3, [r3, #0]
 c005d50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c005d54:	687b      	ldr	r3, [r7, #4]
 c005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005d58:	4962      	ldr	r1, [pc, #392]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d5a:	4313      	orrs	r3, r2
 c005d5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005d5e:	4b61      	ldr	r3, [pc, #388]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d60:	685b      	ldr	r3, [r3, #4]
 c005d62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c005d66:	687b      	ldr	r3, [r7, #4]
 c005d68:	6a1b      	ldr	r3, [r3, #32]
 c005d6a:	021b      	lsls	r3, r3, #8
 c005d6c:	495d      	ldr	r1, [pc, #372]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005d6e:	4313      	orrs	r3, r2
 c005d70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005d72:	69bb      	ldr	r3, [r7, #24]
 c005d74:	2b00      	cmp	r3, #0
 c005d76:	d10a      	bne.n	c005d8e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c005d78:	687b      	ldr	r3, [r7, #4]
 c005d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005d7c:	4618      	mov	r0, r3
 c005d7e:	f000 fe55 	bl	c006a2c <RCC_SetFlashLatencyFromMSIRange>
 c005d82:	4603      	mov	r3, r0
 c005d84:	2b00      	cmp	r3, #0
 c005d86:	d002      	beq.n	c005d8e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 c005d88:	2301      	movs	r3, #1
 c005d8a:	f000 bc47 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c005d8e:	f000 fe11 	bl	c0069b4 <HAL_RCC_GetHCLKFreq>
 c005d92:	4603      	mov	r3, r0
 c005d94:	4a54      	ldr	r2, [pc, #336]	; (c005ee8 <HAL_RCC_OscConfig+0x280>)
 c005d96:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 c005d98:	4b54      	ldr	r3, [pc, #336]	; (c005eec <HAL_RCC_OscConfig+0x284>)
 c005d9a:	681b      	ldr	r3, [r3, #0]
 c005d9c:	4618      	mov	r0, r3
 c005d9e:	f7ff f8d3 	bl	c004f48 <HAL_InitTick>
 c005da2:	4603      	mov	r3, r0
 c005da4:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 c005da6:	7bfb      	ldrb	r3, [r7, #15]
 c005da8:	2b00      	cmp	r3, #0
 c005daa:	d060      	beq.n	c005e6e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 c005dac:	7bfb      	ldrb	r3, [r7, #15]
 c005dae:	f000 bc35 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c005db2:	687b      	ldr	r3, [r7, #4]
 c005db4:	69db      	ldr	r3, [r3, #28]
 c005db6:	2b00      	cmp	r3, #0
 c005db8:	d039      	beq.n	c005e2e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 c005dba:	4b4a      	ldr	r3, [pc, #296]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005dbc:	681b      	ldr	r3, [r3, #0]
 c005dbe:	4a49      	ldr	r2, [pc, #292]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005dc0:	f043 0301 	orr.w	r3, r3, #1
 c005dc4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c005dc6:	f7ff f90f 	bl	c004fe8 <HAL_GetTick>
 c005dca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005dcc:	e00f      	b.n	c005dee <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c005dce:	f7ff f90b 	bl	c004fe8 <HAL_GetTick>
 c005dd2:	4602      	mov	r2, r0
 c005dd4:	693b      	ldr	r3, [r7, #16]
 c005dd6:	1ad3      	subs	r3, r2, r3
 c005dd8:	2b02      	cmp	r3, #2
 c005dda:	d908      	bls.n	c005dee <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005ddc:	4b41      	ldr	r3, [pc, #260]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005dde:	681b      	ldr	r3, [r3, #0]
 c005de0:	f003 0302 	and.w	r3, r3, #2
 c005de4:	2b00      	cmp	r3, #0
 c005de6:	d102      	bne.n	c005dee <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 c005de8:	2303      	movs	r3, #3
 c005dea:	f000 bc17 	b.w	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005dee:	4b3d      	ldr	r3, [pc, #244]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005df0:	681b      	ldr	r3, [r3, #0]
 c005df2:	f003 0302 	and.w	r3, r3, #2
 c005df6:	2b00      	cmp	r3, #0
 c005df8:	d0e9      	beq.n	c005dce <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005dfa:	4b3a      	ldr	r3, [pc, #232]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005dfc:	681b      	ldr	r3, [r3, #0]
 c005dfe:	4a39      	ldr	r2, [pc, #228]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e00:	f043 0308 	orr.w	r3, r3, #8
 c005e04:	6013      	str	r3, [r2, #0]
 c005e06:	4b37      	ldr	r3, [pc, #220]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e08:	681b      	ldr	r3, [r3, #0]
 c005e0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c005e0e:	687b      	ldr	r3, [r7, #4]
 c005e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c005e12:	4934      	ldr	r1, [pc, #208]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e14:	4313      	orrs	r3, r2
 c005e16:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005e18:	4b32      	ldr	r3, [pc, #200]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e1a:	685b      	ldr	r3, [r3, #4]
 c005e1c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c005e20:	687b      	ldr	r3, [r7, #4]
 c005e22:	6a1b      	ldr	r3, [r3, #32]
 c005e24:	021b      	lsls	r3, r3, #8
 c005e26:	492f      	ldr	r1, [pc, #188]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e28:	4313      	orrs	r3, r2
 c005e2a:	604b      	str	r3, [r1, #4]
 c005e2c:	e020      	b.n	c005e70 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 c005e2e:	4b2d      	ldr	r3, [pc, #180]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e30:	681b      	ldr	r3, [r3, #0]
 c005e32:	4a2c      	ldr	r2, [pc, #176]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e34:	f023 0301 	bic.w	r3, r3, #1
 c005e38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c005e3a:	f7ff f8d5 	bl	c004fe8 <HAL_GetTick>
 c005e3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c005e40:	e00e      	b.n	c005e60 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c005e42:	f7ff f8d1 	bl	c004fe8 <HAL_GetTick>
 c005e46:	4602      	mov	r2, r0
 c005e48:	693b      	ldr	r3, [r7, #16]
 c005e4a:	1ad3      	subs	r3, r2, r3
 c005e4c:	2b02      	cmp	r3, #2
 c005e4e:	d907      	bls.n	c005e60 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c005e50:	4b24      	ldr	r3, [pc, #144]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e52:	681b      	ldr	r3, [r3, #0]
 c005e54:	f003 0302 	and.w	r3, r3, #2
 c005e58:	2b00      	cmp	r3, #0
 c005e5a:	d001      	beq.n	c005e60 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 c005e5c:	2303      	movs	r3, #3
 c005e5e:	e3dd      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c005e60:	4b20      	ldr	r3, [pc, #128]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e62:	681b      	ldr	r3, [r3, #0]
 c005e64:	f003 0302 	and.w	r3, r3, #2
 c005e68:	2b00      	cmp	r3, #0
 c005e6a:	d1ea      	bne.n	c005e42 <HAL_RCC_OscConfig+0x1da>
 c005e6c:	e000      	b.n	c005e70 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c005e6e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c005e70:	687b      	ldr	r3, [r7, #4]
 c005e72:	681b      	ldr	r3, [r3, #0]
 c005e74:	f003 0301 	and.w	r3, r3, #1
 c005e78:	2b00      	cmp	r3, #0
 c005e7a:	d07e      	beq.n	c005f7a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c005e7c:	69bb      	ldr	r3, [r7, #24]
 c005e7e:	2b08      	cmp	r3, #8
 c005e80:	d005      	beq.n	c005e8e <HAL_RCC_OscConfig+0x226>
 c005e82:	69bb      	ldr	r3, [r7, #24]
 c005e84:	2b0c      	cmp	r3, #12
 c005e86:	d10e      	bne.n	c005ea6 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c005e88:	697b      	ldr	r3, [r7, #20]
 c005e8a:	2b03      	cmp	r3, #3
 c005e8c:	d10b      	bne.n	c005ea6 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c005e8e:	4b15      	ldr	r3, [pc, #84]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005e90:	681b      	ldr	r3, [r3, #0]
 c005e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005e96:	2b00      	cmp	r3, #0
 c005e98:	d06e      	beq.n	c005f78 <HAL_RCC_OscConfig+0x310>
 c005e9a:	687b      	ldr	r3, [r7, #4]
 c005e9c:	685b      	ldr	r3, [r3, #4]
 c005e9e:	2b00      	cmp	r3, #0
 c005ea0:	d16a      	bne.n	c005f78 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 c005ea2:	2301      	movs	r3, #1
 c005ea4:	e3ba      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c005ea6:	687b      	ldr	r3, [r7, #4]
 c005ea8:	685b      	ldr	r3, [r3, #4]
 c005eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c005eae:	d106      	bne.n	c005ebe <HAL_RCC_OscConfig+0x256>
 c005eb0:	4b0c      	ldr	r3, [pc, #48]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005eb2:	681b      	ldr	r3, [r3, #0]
 c005eb4:	4a0b      	ldr	r2, [pc, #44]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005eba:	6013      	str	r3, [r2, #0]
 c005ebc:	e024      	b.n	c005f08 <HAL_RCC_OscConfig+0x2a0>
 c005ebe:	687b      	ldr	r3, [r7, #4]
 c005ec0:	685b      	ldr	r3, [r3, #4]
 c005ec2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c005ec6:	d113      	bne.n	c005ef0 <HAL_RCC_OscConfig+0x288>
 c005ec8:	4b06      	ldr	r3, [pc, #24]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005eca:	681b      	ldr	r3, [r3, #0]
 c005ecc:	4a05      	ldr	r2, [pc, #20]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005ece:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c005ed2:	6013      	str	r3, [r2, #0]
 c005ed4:	4b03      	ldr	r3, [pc, #12]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005ed6:	681b      	ldr	r3, [r3, #0]
 c005ed8:	4a02      	ldr	r2, [pc, #8]	; (c005ee4 <HAL_RCC_OscConfig+0x27c>)
 c005eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005ede:	6013      	str	r3, [r2, #0]
 c005ee0:	e012      	b.n	c005f08 <HAL_RCC_OscConfig+0x2a0>
 c005ee2:	bf00      	nop
 c005ee4:	50021000 	.word	0x50021000
 c005ee8:	30000060 	.word	0x30000060
 c005eec:	30000068 	.word	0x30000068
 c005ef0:	4b8b      	ldr	r3, [pc, #556]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005ef2:	681b      	ldr	r3, [r3, #0]
 c005ef4:	4a8a      	ldr	r2, [pc, #552]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c005efa:	6013      	str	r3, [r2, #0]
 c005efc:	4b88      	ldr	r3, [pc, #544]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005efe:	681b      	ldr	r3, [r3, #0]
 c005f00:	4a87      	ldr	r2, [pc, #540]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c005f06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c005f08:	687b      	ldr	r3, [r7, #4]
 c005f0a:	685b      	ldr	r3, [r3, #4]
 c005f0c:	2b00      	cmp	r3, #0
 c005f0e:	d019      	beq.n	c005f44 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c005f10:	f7ff f86a 	bl	c004fe8 <HAL_GetTick>
 c005f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c005f16:	e00e      	b.n	c005f36 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c005f18:	f7ff f866 	bl	c004fe8 <HAL_GetTick>
 c005f1c:	4602      	mov	r2, r0
 c005f1e:	693b      	ldr	r3, [r7, #16]
 c005f20:	1ad3      	subs	r3, r2, r3
 c005f22:	2b64      	cmp	r3, #100	; 0x64
 c005f24:	d907      	bls.n	c005f36 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c005f26:	4b7e      	ldr	r3, [pc, #504]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f28:	681b      	ldr	r3, [r3, #0]
 c005f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005f2e:	2b00      	cmp	r3, #0
 c005f30:	d101      	bne.n	c005f36 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 c005f32:	2303      	movs	r3, #3
 c005f34:	e372      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c005f36:	4b7a      	ldr	r3, [pc, #488]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f38:	681b      	ldr	r3, [r3, #0]
 c005f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005f3e:	2b00      	cmp	r3, #0
 c005f40:	d0ea      	beq.n	c005f18 <HAL_RCC_OscConfig+0x2b0>
 c005f42:	e01a      	b.n	c005f7a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c005f44:	f7ff f850 	bl	c004fe8 <HAL_GetTick>
 c005f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c005f4a:	e00e      	b.n	c005f6a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c005f4c:	f7ff f84c 	bl	c004fe8 <HAL_GetTick>
 c005f50:	4602      	mov	r2, r0
 c005f52:	693b      	ldr	r3, [r7, #16]
 c005f54:	1ad3      	subs	r3, r2, r3
 c005f56:	2b64      	cmp	r3, #100	; 0x64
 c005f58:	d907      	bls.n	c005f6a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c005f5a:	4b71      	ldr	r3, [pc, #452]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f5c:	681b      	ldr	r3, [r3, #0]
 c005f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005f62:	2b00      	cmp	r3, #0
 c005f64:	d001      	beq.n	c005f6a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 c005f66:	2303      	movs	r3, #3
 c005f68:	e358      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c005f6a:	4b6d      	ldr	r3, [pc, #436]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f6c:	681b      	ldr	r3, [r3, #0]
 c005f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005f72:	2b00      	cmp	r3, #0
 c005f74:	d1ea      	bne.n	c005f4c <HAL_RCC_OscConfig+0x2e4>
 c005f76:	e000      	b.n	c005f7a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c005f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c005f7a:	687b      	ldr	r3, [r7, #4]
 c005f7c:	681b      	ldr	r3, [r3, #0]
 c005f7e:	f003 0302 	and.w	r3, r3, #2
 c005f82:	2b00      	cmp	r3, #0
 c005f84:	d06c      	beq.n	c006060 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c005f86:	69bb      	ldr	r3, [r7, #24]
 c005f88:	2b04      	cmp	r3, #4
 c005f8a:	d005      	beq.n	c005f98 <HAL_RCC_OscConfig+0x330>
 c005f8c:	69bb      	ldr	r3, [r7, #24]
 c005f8e:	2b0c      	cmp	r3, #12
 c005f90:	d119      	bne.n	c005fc6 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c005f92:	697b      	ldr	r3, [r7, #20]
 c005f94:	2b02      	cmp	r3, #2
 c005f96:	d116      	bne.n	c005fc6 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c005f98:	4b61      	ldr	r3, [pc, #388]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005f9a:	681b      	ldr	r3, [r3, #0]
 c005f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005fa0:	2b00      	cmp	r3, #0
 c005fa2:	d005      	beq.n	c005fb0 <HAL_RCC_OscConfig+0x348>
 c005fa4:	687b      	ldr	r3, [r7, #4]
 c005fa6:	68db      	ldr	r3, [r3, #12]
 c005fa8:	2b00      	cmp	r3, #0
 c005faa:	d101      	bne.n	c005fb0 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 c005fac:	2301      	movs	r3, #1
 c005fae:	e335      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c005fb0:	4b5b      	ldr	r3, [pc, #364]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005fb2:	685b      	ldr	r3, [r3, #4]
 c005fb4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c005fb8:	687b      	ldr	r3, [r7, #4]
 c005fba:	691b      	ldr	r3, [r3, #16]
 c005fbc:	061b      	lsls	r3, r3, #24
 c005fbe:	4958      	ldr	r1, [pc, #352]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005fc0:	4313      	orrs	r3, r2
 c005fc2:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c005fc4:	e04c      	b.n	c006060 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c005fc6:	687b      	ldr	r3, [r7, #4]
 c005fc8:	68db      	ldr	r3, [r3, #12]
 c005fca:	2b00      	cmp	r3, #0
 c005fcc:	d029      	beq.n	c006022 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 c005fce:	4b54      	ldr	r3, [pc, #336]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005fd0:	681b      	ldr	r3, [r3, #0]
 c005fd2:	4a53      	ldr	r2, [pc, #332]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c005fd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c005fda:	f7ff f805 	bl	c004fe8 <HAL_GetTick>
 c005fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c005fe0:	e00e      	b.n	c006000 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c005fe2:	f7ff f801 	bl	c004fe8 <HAL_GetTick>
 c005fe6:	4602      	mov	r2, r0
 c005fe8:	693b      	ldr	r3, [r7, #16]
 c005fea:	1ad3      	subs	r3, r2, r3
 c005fec:	2b02      	cmp	r3, #2
 c005fee:	d907      	bls.n	c006000 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c005ff0:	4b4b      	ldr	r3, [pc, #300]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c005ff2:	681b      	ldr	r3, [r3, #0]
 c005ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005ff8:	2b00      	cmp	r3, #0
 c005ffa:	d101      	bne.n	c006000 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 c005ffc:	2303      	movs	r3, #3
 c005ffe:	e30d      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006000:	4b47      	ldr	r3, [pc, #284]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006002:	681b      	ldr	r3, [r3, #0]
 c006004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c006008:	2b00      	cmp	r3, #0
 c00600a:	d0ea      	beq.n	c005fe2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c00600c:	4b44      	ldr	r3, [pc, #272]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c00600e:	685b      	ldr	r3, [r3, #4]
 c006010:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c006014:	687b      	ldr	r3, [r7, #4]
 c006016:	691b      	ldr	r3, [r3, #16]
 c006018:	061b      	lsls	r3, r3, #24
 c00601a:	4941      	ldr	r1, [pc, #260]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c00601c:	4313      	orrs	r3, r2
 c00601e:	604b      	str	r3, [r1, #4]
 c006020:	e01e      	b.n	c006060 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 c006022:	4b3f      	ldr	r3, [pc, #252]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006024:	681b      	ldr	r3, [r3, #0]
 c006026:	4a3e      	ldr	r2, [pc, #248]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 c00602c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00602e:	f7fe ffdb 	bl	c004fe8 <HAL_GetTick>
 c006032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c006034:	e00e      	b.n	c006054 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c006036:	f7fe ffd7 	bl	c004fe8 <HAL_GetTick>
 c00603a:	4602      	mov	r2, r0
 c00603c:	693b      	ldr	r3, [r7, #16]
 c00603e:	1ad3      	subs	r3, r2, r3
 c006040:	2b02      	cmp	r3, #2
 c006042:	d907      	bls.n	c006054 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c006044:	4b36      	ldr	r3, [pc, #216]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006046:	681b      	ldr	r3, [r3, #0]
 c006048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00604c:	2b00      	cmp	r3, #0
 c00604e:	d001      	beq.n	c006054 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 c006050:	2303      	movs	r3, #3
 c006052:	e2e3      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c006054:	4b32      	ldr	r3, [pc, #200]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006056:	681b      	ldr	r3, [r3, #0]
 c006058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00605c:	2b00      	cmp	r3, #0
 c00605e:	d1ea      	bne.n	c006036 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c006060:	687b      	ldr	r3, [r7, #4]
 c006062:	681b      	ldr	r3, [r3, #0]
 c006064:	f003 0308 	and.w	r3, r3, #8
 c006068:	2b00      	cmp	r3, #0
 c00606a:	d062      	beq.n	c006132 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c00606c:	687b      	ldr	r3, [r7, #4]
 c00606e:	695b      	ldr	r3, [r3, #20]
 c006070:	2b00      	cmp	r3, #0
 c006072:	d038      	beq.n	c0060e6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c006074:	687b      	ldr	r3, [r7, #4]
 c006076:	699b      	ldr	r3, [r3, #24]
 c006078:	2b00      	cmp	r3, #0
 c00607a:	d108      	bne.n	c00608e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00607c:	4b28      	ldr	r3, [pc, #160]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c00607e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c006082:	4a27      	ldr	r2, [pc, #156]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006084:	f023 0310 	bic.w	r3, r3, #16
 c006088:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 c00608c:	e007      	b.n	c00609e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00608e:	4b24      	ldr	r3, [pc, #144]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006090:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c006094:	4a22      	ldr	r2, [pc, #136]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c006096:	f043 0310 	orr.w	r3, r3, #16
 c00609a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 c00609e:	4b20      	ldr	r3, [pc, #128]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0060a4:	4a1e      	ldr	r2, [pc, #120]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060a6:	f043 0301 	orr.w	r3, r3, #1
 c0060aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0060ae:	f7fe ff9b 	bl	c004fe8 <HAL_GetTick>
 c0060b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0060b4:	e00f      	b.n	c0060d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c0060b6:	f7fe ff97 	bl	c004fe8 <HAL_GetTick>
 c0060ba:	4602      	mov	r2, r0
 c0060bc:	693b      	ldr	r3, [r7, #16]
 c0060be:	1ad3      	subs	r3, r2, r3
 c0060c0:	2b07      	cmp	r3, #7
 c0060c2:	d908      	bls.n	c0060d6 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0060c4:	4b16      	ldr	r3, [pc, #88]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0060ca:	f003 0302 	and.w	r3, r3, #2
 c0060ce:	2b00      	cmp	r3, #0
 c0060d0:	d101      	bne.n	c0060d6 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 c0060d2:	2303      	movs	r3, #3
 c0060d4:	e2a2      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c0060d6:	4b12      	ldr	r3, [pc, #72]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0060dc:	f003 0302 	and.w	r3, r3, #2
 c0060e0:	2b00      	cmp	r3, #0
 c0060e2:	d0e8      	beq.n	c0060b6 <HAL_RCC_OscConfig+0x44e>
 c0060e4:	e025      	b.n	c006132 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 c0060e6:	4b0e      	ldr	r3, [pc, #56]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0060ec:	4a0c      	ldr	r2, [pc, #48]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c0060ee:	f023 0301 	bic.w	r3, r3, #1
 c0060f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0060f6:	f7fe ff77 	bl	c004fe8 <HAL_GetTick>
 c0060fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c0060fc:	e012      	b.n	c006124 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c0060fe:	f7fe ff73 	bl	c004fe8 <HAL_GetTick>
 c006102:	4602      	mov	r2, r0
 c006104:	693b      	ldr	r3, [r7, #16]
 c006106:	1ad3      	subs	r3, r2, r3
 c006108:	2b07      	cmp	r3, #7
 c00610a:	d90b      	bls.n	c006124 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c00610c:	4b04      	ldr	r3, [pc, #16]	; (c006120 <HAL_RCC_OscConfig+0x4b8>)
 c00610e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c006112:	f003 0302 	and.w	r3, r3, #2
 c006116:	2b00      	cmp	r3, #0
 c006118:	d004      	beq.n	c006124 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 c00611a:	2303      	movs	r3, #3
 c00611c:	e27e      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
 c00611e:	bf00      	nop
 c006120:	50021000 	.word	0x50021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c006124:	4ba8      	ldr	r3, [pc, #672]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c00612a:	f003 0302 	and.w	r3, r3, #2
 c00612e:	2b00      	cmp	r3, #0
 c006130:	d1e5      	bne.n	c0060fe <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c006132:	687b      	ldr	r3, [r7, #4]
 c006134:	681b      	ldr	r3, [r3, #0]
 c006136:	f003 0304 	and.w	r3, r3, #4
 c00613a:	2b00      	cmp	r3, #0
 c00613c:	f000 812d 	beq.w	c00639a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 c006140:	2300      	movs	r3, #0
 c006142:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c006144:	4ba0      	ldr	r3, [pc, #640]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00614c:	2b00      	cmp	r3, #0
 c00614e:	d10d      	bne.n	c00616c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c006150:	4b9d      	ldr	r3, [pc, #628]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006154:	4a9c      	ldr	r2, [pc, #624]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006156:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c00615a:	6593      	str	r3, [r2, #88]	; 0x58
 c00615c:	4b9a      	ldr	r3, [pc, #616]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00615e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c006164:	60bb      	str	r3, [r7, #8]
 c006166:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 c006168:	2301      	movs	r3, #1
 c00616a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00616c:	4b97      	ldr	r3, [pc, #604]	; (c0063cc <HAL_RCC_OscConfig+0x764>)
 c00616e:	681b      	ldr	r3, [r3, #0]
 c006170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c006174:	2b00      	cmp	r3, #0
 c006176:	d11e      	bne.n	c0061b6 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c006178:	4b94      	ldr	r3, [pc, #592]	; (c0063cc <HAL_RCC_OscConfig+0x764>)
 c00617a:	681b      	ldr	r3, [r3, #0]
 c00617c:	4a93      	ldr	r2, [pc, #588]	; (c0063cc <HAL_RCC_OscConfig+0x764>)
 c00617e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c006182:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 c006184:	f7fe ff30 	bl	c004fe8 <HAL_GetTick>
 c006188:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00618a:	e00e      	b.n	c0061aa <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c00618c:	f7fe ff2c 	bl	c004fe8 <HAL_GetTick>
 c006190:	4602      	mov	r2, r0
 c006192:	693b      	ldr	r3, [r7, #16]
 c006194:	1ad3      	subs	r3, r2, r3
 c006196:	2b02      	cmp	r3, #2
 c006198:	d907      	bls.n	c0061aa <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00619a:	4b8c      	ldr	r3, [pc, #560]	; (c0063cc <HAL_RCC_OscConfig+0x764>)
 c00619c:	681b      	ldr	r3, [r3, #0]
 c00619e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0061a2:	2b00      	cmp	r3, #0
 c0061a4:	d101      	bne.n	c0061aa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 c0061a6:	2303      	movs	r3, #3
 c0061a8:	e238      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0061aa:	4b88      	ldr	r3, [pc, #544]	; (c0063cc <HAL_RCC_OscConfig+0x764>)
 c0061ac:	681b      	ldr	r3, [r3, #0]
 c0061ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0061b2:	2b00      	cmp	r3, #0
 c0061b4:	d0ea      	beq.n	c00618c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c0061b6:	687b      	ldr	r3, [r7, #4]
 c0061b8:	689b      	ldr	r3, [r3, #8]
 c0061ba:	f003 0301 	and.w	r3, r3, #1
 c0061be:	2b00      	cmp	r3, #0
 c0061c0:	d01f      	beq.n	c006202 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c0061c2:	687b      	ldr	r3, [r7, #4]
 c0061c4:	689b      	ldr	r3, [r3, #8]
 c0061c6:	f003 0304 	and.w	r3, r3, #4
 c0061ca:	2b00      	cmp	r3, #0
 c0061cc:	d010      	beq.n	c0061f0 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c0061ce:	4b7e      	ldr	r3, [pc, #504]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0061d4:	4a7c      	ldr	r2, [pc, #496]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061d6:	f043 0304 	orr.w	r3, r3, #4
 c0061da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0061de:	4b7a      	ldr	r3, [pc, #488]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0061e4:	4a78      	ldr	r2, [pc, #480]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061e6:	f043 0301 	orr.w	r3, r3, #1
 c0061ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c0061ee:	e018      	b.n	c006222 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0061f0:	4b75      	ldr	r3, [pc, #468]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0061f6:	4a74      	ldr	r2, [pc, #464]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0061f8:	f043 0301 	orr.w	r3, r3, #1
 c0061fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c006200:	e00f      	b.n	c006222 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c006202:	4b71      	ldr	r3, [pc, #452]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006208:	4a6f      	ldr	r2, [pc, #444]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00620a:	f023 0301 	bic.w	r3, r3, #1
 c00620e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c006212:	4b6d      	ldr	r3, [pc, #436]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006218:	4a6b      	ldr	r2, [pc, #428]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00621a:	f023 0304 	bic.w	r3, r3, #4
 c00621e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c006222:	687b      	ldr	r3, [r7, #4]
 c006224:	689b      	ldr	r3, [r3, #8]
 c006226:	2b00      	cmp	r3, #0
 c006228:	d068      	beq.n	c0062fc <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c00622a:	f7fe fedd 	bl	c004fe8 <HAL_GetTick>
 c00622e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006230:	e011      	b.n	c006256 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006232:	f7fe fed9 	bl	c004fe8 <HAL_GetTick>
 c006236:	4602      	mov	r2, r0
 c006238:	693b      	ldr	r3, [r7, #16]
 c00623a:	1ad3      	subs	r3, r2, r3
 c00623c:	f241 3288 	movw	r2, #5000	; 0x1388
 c006240:	4293      	cmp	r3, r2
 c006242:	d908      	bls.n	c006256 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006244:	4b60      	ldr	r3, [pc, #384]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00624a:	f003 0302 	and.w	r3, r3, #2
 c00624e:	2b00      	cmp	r3, #0
 c006250:	d101      	bne.n	c006256 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 c006252:	2303      	movs	r3, #3
 c006254:	e1e2      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006256:	4b5c      	ldr	r3, [pc, #368]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00625c:	f003 0302 	and.w	r3, r3, #2
 c006260:	2b00      	cmp	r3, #0
 c006262:	d0e6      	beq.n	c006232 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c006264:	687b      	ldr	r3, [r7, #4]
 c006266:	689b      	ldr	r3, [r3, #8]
 c006268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c00626c:	2b00      	cmp	r3, #0
 c00626e:	d022      	beq.n	c0062b6 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c006270:	4b55      	ldr	r3, [pc, #340]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006276:	4a54      	ldr	r2, [pc, #336]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c00627c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c006280:	e011      	b.n	c0062a6 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006282:	f7fe feb1 	bl	c004fe8 <HAL_GetTick>
 c006286:	4602      	mov	r2, r0
 c006288:	693b      	ldr	r3, [r7, #16]
 c00628a:	1ad3      	subs	r3, r2, r3
 c00628c:	f241 3288 	movw	r2, #5000	; 0x1388
 c006290:	4293      	cmp	r3, r2
 c006292:	d908      	bls.n	c0062a6 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c006294:	4b4c      	ldr	r3, [pc, #304]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00629a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00629e:	2b00      	cmp	r3, #0
 c0062a0:	d101      	bne.n	c0062a6 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 c0062a2:	2303      	movs	r3, #3
 c0062a4:	e1ba      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c0062a6:	4b48      	ldr	r3, [pc, #288]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0062a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0062ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0062b0:	2b00      	cmp	r3, #0
 c0062b2:	d0e6      	beq.n	c006282 <HAL_RCC_OscConfig+0x61a>
 c0062b4:	e068      	b.n	c006388 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0062b6:	4b44      	ldr	r3, [pc, #272]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0062b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0062bc:	4a42      	ldr	r2, [pc, #264]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0062be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0062c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062c6:	e011      	b.n	c0062ec <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062c8:	f7fe fe8e 	bl	c004fe8 <HAL_GetTick>
 c0062cc:	4602      	mov	r2, r0
 c0062ce:	693b      	ldr	r3, [r7, #16]
 c0062d0:	1ad3      	subs	r3, r2, r3
 c0062d2:	f241 3288 	movw	r2, #5000	; 0x1388
 c0062d6:	4293      	cmp	r3, r2
 c0062d8:	d908      	bls.n	c0062ec <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062da:	4b3b      	ldr	r3, [pc, #236]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0062dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0062e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0062e4:	2b00      	cmp	r3, #0
 c0062e6:	d001      	beq.n	c0062ec <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 c0062e8:	2303      	movs	r3, #3
 c0062ea:	e197      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062ec:	4b36      	ldr	r3, [pc, #216]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0062ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0062f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0062f6:	2b00      	cmp	r3, #0
 c0062f8:	d1e6      	bne.n	c0062c8 <HAL_RCC_OscConfig+0x660>
 c0062fa:	e045      	b.n	c006388 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0062fc:	f7fe fe74 	bl	c004fe8 <HAL_GetTick>
 c006300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c006302:	e011      	b.n	c006328 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006304:	f7fe fe70 	bl	c004fe8 <HAL_GetTick>
 c006308:	4602      	mov	r2, r0
 c00630a:	693b      	ldr	r3, [r7, #16]
 c00630c:	1ad3      	subs	r3, r2, r3
 c00630e:	f241 3288 	movw	r2, #5000	; 0x1388
 c006312:	4293      	cmp	r3, r2
 c006314:	d908      	bls.n	c006328 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c006316:	4b2c      	ldr	r3, [pc, #176]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00631c:	f003 0302 	and.w	r3, r3, #2
 c006320:	2b00      	cmp	r3, #0
 c006322:	d001      	beq.n	c006328 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 c006324:	2303      	movs	r3, #3
 c006326:	e179      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c006328:	4b27      	ldr	r3, [pc, #156]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00632a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00632e:	f003 0302 	and.w	r3, r3, #2
 c006332:	2b00      	cmp	r3, #0
 c006334:	d1e6      	bne.n	c006304 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c006336:	4b24      	ldr	r3, [pc, #144]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00633c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c006340:	2b00      	cmp	r3, #0
 c006342:	d021      	beq.n	c006388 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c006344:	4b20      	ldr	r3, [pc, #128]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00634a:	4a1f      	ldr	r2, [pc, #124]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00634c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c006350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c006354:	e011      	b.n	c00637a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006356:	f7fe fe47 	bl	c004fe8 <HAL_GetTick>
 c00635a:	4602      	mov	r2, r0
 c00635c:	693b      	ldr	r3, [r7, #16]
 c00635e:	1ad3      	subs	r3, r2, r3
 c006360:	f241 3288 	movw	r2, #5000	; 0x1388
 c006364:	4293      	cmp	r3, r2
 c006366:	d908      	bls.n	c00637a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c006368:	4b17      	ldr	r3, [pc, #92]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00636a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00636e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c006372:	2b00      	cmp	r3, #0
 c006374:	d001      	beq.n	c00637a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 c006376:	2303      	movs	r3, #3
 c006378:	e150      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c00637a:	4b13      	ldr	r3, [pc, #76]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c00637c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006380:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c006384:	2b00      	cmp	r3, #0
 c006386:	d1e6      	bne.n	c006356 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c006388:	7ffb      	ldrb	r3, [r7, #31]
 c00638a:	2b01      	cmp	r3, #1
 c00638c:	d105      	bne.n	c00639a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c00638e:	4b0e      	ldr	r3, [pc, #56]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006392:	4a0d      	ldr	r2, [pc, #52]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c006394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c006398:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c00639a:	687b      	ldr	r3, [r7, #4]
 c00639c:	681b      	ldr	r3, [r3, #0]
 c00639e:	f003 0320 	and.w	r3, r3, #32
 c0063a2:	2b00      	cmp	r3, #0
 c0063a4:	d04f      	beq.n	c006446 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c0063a6:	687b      	ldr	r3, [r7, #4]
 c0063a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0063aa:	2b00      	cmp	r3, #0
 c0063ac:	d028      	beq.n	c006400 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 c0063ae:	4b06      	ldr	r3, [pc, #24]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0063b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0063b4:	4a04      	ldr	r2, [pc, #16]	; (c0063c8 <HAL_RCC_OscConfig+0x760>)
 c0063b6:	f043 0301 	orr.w	r3, r3, #1
 c0063ba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0063be:	f7fe fe13 	bl	c004fe8 <HAL_GetTick>
 c0063c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c0063c4:	e014      	b.n	c0063f0 <HAL_RCC_OscConfig+0x788>
 c0063c6:	bf00      	nop
 c0063c8:	50021000 	.word	0x50021000
 c0063cc:	50007000 	.word	0x50007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c0063d0:	f7fe fe0a 	bl	c004fe8 <HAL_GetTick>
 c0063d4:	4602      	mov	r2, r0
 c0063d6:	693b      	ldr	r3, [r7, #16]
 c0063d8:	1ad3      	subs	r3, r2, r3
 c0063da:	2b02      	cmp	r3, #2
 c0063dc:	d908      	bls.n	c0063f0 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c0063de:	4b91      	ldr	r3, [pc, #580]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0063e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0063e4:	f003 0302 	and.w	r3, r3, #2
 c0063e8:	2b00      	cmp	r3, #0
 c0063ea:	d101      	bne.n	c0063f0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 c0063ec:	2303      	movs	r3, #3
 c0063ee:	e115      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c0063f0:	4b8c      	ldr	r3, [pc, #560]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0063f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0063f6:	f003 0302 	and.w	r3, r3, #2
 c0063fa:	2b00      	cmp	r3, #0
 c0063fc:	d0e8      	beq.n	c0063d0 <HAL_RCC_OscConfig+0x768>
 c0063fe:	e022      	b.n	c006446 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 c006400:	4b88      	ldr	r3, [pc, #544]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006402:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c006406:	4a87      	ldr	r2, [pc, #540]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006408:	f023 0301 	bic.w	r3, r3, #1
 c00640c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c006410:	f7fe fdea 	bl	c004fe8 <HAL_GetTick>
 c006414:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006416:	e00f      	b.n	c006438 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c006418:	f7fe fde6 	bl	c004fe8 <HAL_GetTick>
 c00641c:	4602      	mov	r2, r0
 c00641e:	693b      	ldr	r3, [r7, #16]
 c006420:	1ad3      	subs	r3, r2, r3
 c006422:	2b02      	cmp	r3, #2
 c006424:	d908      	bls.n	c006438 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006426:	4b7f      	ldr	r3, [pc, #508]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006428:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c00642c:	f003 0302 	and.w	r3, r3, #2
 c006430:	2b00      	cmp	r3, #0
 c006432:	d001      	beq.n	c006438 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 c006434:	2303      	movs	r3, #3
 c006436:	e0f1      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006438:	4b7a      	ldr	r3, [pc, #488]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00643a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c00643e:	f003 0302 	and.w	r3, r3, #2
 c006442:	2b00      	cmp	r3, #0
 c006444:	d1e8      	bne.n	c006418 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c006446:	687b      	ldr	r3, [r7, #4]
 c006448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c00644a:	2b00      	cmp	r3, #0
 c00644c:	f000 80e5 	beq.w	c00661a <HAL_RCC_OscConfig+0x9b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c006450:	4b74      	ldr	r3, [pc, #464]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006452:	689b      	ldr	r3, [r3, #8]
 c006454:	f003 030c 	and.w	r3, r3, #12
 c006458:	2b0c      	cmp	r3, #12
 c00645a:	f000 809f 	beq.w	c00659c <HAL_RCC_OscConfig+0x934>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c00645e:	687b      	ldr	r3, [r7, #4]
 c006460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006462:	2b02      	cmp	r3, #2
 c006464:	d166      	bne.n	c006534 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c006466:	4b6f      	ldr	r3, [pc, #444]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006468:	681b      	ldr	r3, [r3, #0]
 c00646a:	4a6e      	ldr	r2, [pc, #440]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00646c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c006470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c006472:	f7fe fdb9 	bl	c004fe8 <HAL_GetTick>
 c006476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006478:	e00e      	b.n	c006498 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00647a:	f7fe fdb5 	bl	c004fe8 <HAL_GetTick>
 c00647e:	4602      	mov	r2, r0
 c006480:	693b      	ldr	r3, [r7, #16]
 c006482:	1ad3      	subs	r3, r2, r3
 c006484:	2b02      	cmp	r3, #2
 c006486:	d907      	bls.n	c006498 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006488:	4b66      	ldr	r3, [pc, #408]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00648a:	681b      	ldr	r3, [r3, #0]
 c00648c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c006490:	2b00      	cmp	r3, #0
 c006492:	d001      	beq.n	c006498 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 c006494:	2303      	movs	r3, #3
 c006496:	e0c1      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006498:	4b62      	ldr	r3, [pc, #392]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00649a:	681b      	ldr	r3, [r3, #0]
 c00649c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0064a0:	2b00      	cmp	r3, #0
 c0064a2:	d1ea      	bne.n	c00647a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c0064a4:	4b5f      	ldr	r3, [pc, #380]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064a6:	68da      	ldr	r2, [r3, #12]
 c0064a8:	4b5f      	ldr	r3, [pc, #380]	; (c006628 <HAL_RCC_OscConfig+0x9c0>)
 c0064aa:	4013      	ands	r3, r2
 c0064ac:	687a      	ldr	r2, [r7, #4]
 c0064ae:	6b11      	ldr	r1, [r2, #48]	; 0x30
 c0064b0:	687a      	ldr	r2, [r7, #4]
 c0064b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 c0064b4:	3a01      	subs	r2, #1
 c0064b6:	0112      	lsls	r2, r2, #4
 c0064b8:	4311      	orrs	r1, r2
 c0064ba:	687a      	ldr	r2, [r7, #4]
 c0064bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 c0064be:	0212      	lsls	r2, r2, #8
 c0064c0:	4311      	orrs	r1, r2
 c0064c2:	687a      	ldr	r2, [r7, #4]
 c0064c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 c0064c6:	0852      	lsrs	r2, r2, #1
 c0064c8:	3a01      	subs	r2, #1
 c0064ca:	0552      	lsls	r2, r2, #21
 c0064cc:	4311      	orrs	r1, r2
 c0064ce:	687a      	ldr	r2, [r7, #4]
 c0064d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 c0064d2:	0852      	lsrs	r2, r2, #1
 c0064d4:	3a01      	subs	r2, #1
 c0064d6:	0652      	lsls	r2, r2, #25
 c0064d8:	4311      	orrs	r1, r2
 c0064da:	687a      	ldr	r2, [r7, #4]
 c0064dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 c0064de:	06d2      	lsls	r2, r2, #27
 c0064e0:	430a      	orrs	r2, r1
 c0064e2:	4950      	ldr	r1, [pc, #320]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064e4:	4313      	orrs	r3, r2
 c0064e6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 c0064e8:	4b4e      	ldr	r3, [pc, #312]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064ea:	681b      	ldr	r3, [r3, #0]
 c0064ec:	4a4d      	ldr	r2, [pc, #308]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c0064f2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c0064f4:	4b4b      	ldr	r3, [pc, #300]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064f6:	68db      	ldr	r3, [r3, #12]
 c0064f8:	4a4a      	ldr	r2, [pc, #296]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0064fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c0064fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c006500:	f7fe fd72 	bl	c004fe8 <HAL_GetTick>
 c006504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c006506:	e00e      	b.n	c006526 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c006508:	f7fe fd6e 	bl	c004fe8 <HAL_GetTick>
 c00650c:	4602      	mov	r2, r0
 c00650e:	693b      	ldr	r3, [r7, #16]
 c006510:	1ad3      	subs	r3, r2, r3
 c006512:	2b02      	cmp	r3, #2
 c006514:	d907      	bls.n	c006526 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c006516:	4b43      	ldr	r3, [pc, #268]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006518:	681b      	ldr	r3, [r3, #0]
 c00651a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c00651e:	2b00      	cmp	r3, #0
 c006520:	d101      	bne.n	c006526 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 c006522:	2303      	movs	r3, #3
 c006524:	e07a      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c006526:	4b3f      	ldr	r3, [pc, #252]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006528:	681b      	ldr	r3, [r3, #0]
 c00652a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c00652e:	2b00      	cmp	r3, #0
 c006530:	d0ea      	beq.n	c006508 <HAL_RCC_OscConfig+0x8a0>
 c006532:	e072      	b.n	c00661a <HAL_RCC_OscConfig+0x9b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c006534:	4b3b      	ldr	r3, [pc, #236]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006536:	681b      	ldr	r3, [r3, #0]
 c006538:	4a3a      	ldr	r2, [pc, #232]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00653a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c00653e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c006540:	4b38      	ldr	r3, [pc, #224]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006542:	681b      	ldr	r3, [r3, #0]
 c006544:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 c006548:	2b00      	cmp	r3, #0
 c00654a:	d105      	bne.n	c006558 <HAL_RCC_OscConfig+0x8f0>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 c00654c:	4b35      	ldr	r3, [pc, #212]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00654e:	68db      	ldr	r3, [r3, #12]
 c006550:	4a34      	ldr	r2, [pc, #208]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006552:	f023 0303 	bic.w	r3, r3, #3
 c006556:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c006558:	4b32      	ldr	r3, [pc, #200]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00655a:	68db      	ldr	r3, [r3, #12]
 c00655c:	4a31      	ldr	r2, [pc, #196]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c00655e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 c006562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c006566:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c006568:	f7fe fd3e 	bl	c004fe8 <HAL_GetTick>
 c00656c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00656e:	e00e      	b.n	c00658e <HAL_RCC_OscConfig+0x926>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c006570:	f7fe fd3a 	bl	c004fe8 <HAL_GetTick>
 c006574:	4602      	mov	r2, r0
 c006576:	693b      	ldr	r3, [r7, #16]
 c006578:	1ad3      	subs	r3, r2, r3
 c00657a:	2b02      	cmp	r3, #2
 c00657c:	d907      	bls.n	c00658e <HAL_RCC_OscConfig+0x926>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00657e:	4b29      	ldr	r3, [pc, #164]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006580:	681b      	ldr	r3, [r3, #0]
 c006582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c006586:	2b00      	cmp	r3, #0
 c006588:	d001      	beq.n	c00658e <HAL_RCC_OscConfig+0x926>
            {
              return HAL_TIMEOUT;
 c00658a:	2303      	movs	r3, #3
 c00658c:	e046      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00658e:	4b25      	ldr	r3, [pc, #148]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c006590:	681b      	ldr	r3, [r3, #0]
 c006592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c006596:	2b00      	cmp	r3, #0
 c006598:	d1ea      	bne.n	c006570 <HAL_RCC_OscConfig+0x908>
 c00659a:	e03e      	b.n	c00661a <HAL_RCC_OscConfig+0x9b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c00659c:	687b      	ldr	r3, [r7, #4]
 c00659e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0065a0:	2b01      	cmp	r3, #1
 c0065a2:	d101      	bne.n	c0065a8 <HAL_RCC_OscConfig+0x940>
      {
        return HAL_ERROR;
 c0065a4:	2301      	movs	r3, #1
 c0065a6:	e039      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 c0065a8:	4b1e      	ldr	r3, [pc, #120]	; (c006624 <HAL_RCC_OscConfig+0x9bc>)
 c0065aa:	68db      	ldr	r3, [r3, #12]
 c0065ac:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0065ae:	697b      	ldr	r3, [r7, #20]
 c0065b0:	f003 0203 	and.w	r2, r3, #3
 c0065b4:	687b      	ldr	r3, [r7, #4]
 c0065b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0065b8:	429a      	cmp	r2, r3
 c0065ba:	d12c      	bne.n	c006616 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c0065bc:	697b      	ldr	r3, [r7, #20]
 c0065be:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 c0065c2:	687b      	ldr	r3, [r7, #4]
 c0065c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0065c6:	3b01      	subs	r3, #1
 c0065c8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0065ca:	429a      	cmp	r2, r3
 c0065cc:	d123      	bne.n	c006616 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c0065ce:	697b      	ldr	r3, [r7, #20]
 c0065d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 c0065d4:	687b      	ldr	r3, [r7, #4]
 c0065d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0065d8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c0065da:	429a      	cmp	r2, r3
 c0065dc:	d11b      	bne.n	c006616 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c0065de:	697b      	ldr	r3, [r7, #20]
 c0065e0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 c0065e4:	687b      	ldr	r3, [r7, #4]
 c0065e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c0065e8:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c0065ea:	429a      	cmp	r2, r3
 c0065ec:	d113      	bne.n	c006616 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c0065ee:	697b      	ldr	r3, [r7, #20]
 c0065f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 c0065f4:	687b      	ldr	r3, [r7, #4]
 c0065f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c0065f8:	085b      	lsrs	r3, r3, #1
 c0065fa:	3b01      	subs	r3, #1
 c0065fc:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c0065fe:	429a      	cmp	r2, r3
 c006600:	d109      	bne.n	c006616 <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c006602:	697b      	ldr	r3, [r7, #20]
 c006604:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 c006608:	687b      	ldr	r3, [r7, #4]
 c00660a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c00660c:	085b      	lsrs	r3, r3, #1
 c00660e:	3b01      	subs	r3, #1
 c006610:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c006612:	429a      	cmp	r2, r3
 c006614:	d001      	beq.n	c00661a <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_ERROR;
 c006616:	2301      	movs	r3, #1
 c006618:	e000      	b.n	c00661c <HAL_RCC_OscConfig+0x9b4>
        }
      }
    }
  }

  return HAL_OK;
 c00661a:	2300      	movs	r3, #0
}
 c00661c:	4618      	mov	r0, r3
 c00661e:	3720      	adds	r7, #32
 c006620:	46bd      	mov	sp, r7
 c006622:	bd80      	pop	{r7, pc}
 c006624:	50021000 	.word	0x50021000
 c006628:	019f800c 	.word	0x019f800c

0c00662c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 c00662c:	b580      	push	{r7, lr}
 c00662e:	b086      	sub	sp, #24
 c006630:	af00      	add	r7, sp, #0
 c006632:	6078      	str	r0, [r7, #4]
 c006634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c006636:	2300      	movs	r3, #0
 c006638:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 c00663a:	687b      	ldr	r3, [r7, #4]
 c00663c:	2b00      	cmp	r3, #0
 c00663e:	d101      	bne.n	c006644 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 c006640:	2301      	movs	r3, #1
 c006642:	e10d      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c006644:	4b88      	ldr	r3, [pc, #544]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c006646:	681b      	ldr	r3, [r3, #0]
 c006648:	f003 030f 	and.w	r3, r3, #15
 c00664c:	683a      	ldr	r2, [r7, #0]
 c00664e:	429a      	cmp	r2, r3
 c006650:	d910      	bls.n	c006674 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c006652:	4b85      	ldr	r3, [pc, #532]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c006654:	681b      	ldr	r3, [r3, #0]
 c006656:	f023 020f 	bic.w	r2, r3, #15
 c00665a:	4983      	ldr	r1, [pc, #524]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c00665c:	683b      	ldr	r3, [r7, #0]
 c00665e:	4313      	orrs	r3, r2
 c006660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c006662:	4b81      	ldr	r3, [pc, #516]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c006664:	681b      	ldr	r3, [r3, #0]
 c006666:	f003 030f 	and.w	r3, r3, #15
 c00666a:	683a      	ldr	r2, [r7, #0]
 c00666c:	429a      	cmp	r2, r3
 c00666e:	d001      	beq.n	c006674 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 c006670:	2301      	movs	r3, #1
 c006672:	e0f5      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c006674:	687b      	ldr	r3, [r7, #4]
 c006676:	681b      	ldr	r3, [r3, #0]
 c006678:	f003 0301 	and.w	r3, r3, #1
 c00667c:	2b00      	cmp	r3, #0
 c00667e:	f000 8094 	beq.w	c0067aa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c006682:	687b      	ldr	r3, [r7, #4]
 c006684:	685b      	ldr	r3, [r3, #4]
 c006686:	2b03      	cmp	r3, #3
 c006688:	d134      	bne.n	c0066f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00668a:	4b78      	ldr	r3, [pc, #480]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c00668c:	681b      	ldr	r3, [r3, #0]
 c00668e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c006692:	2b00      	cmp	r3, #0
 c006694:	d101      	bne.n	c00669a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 c006696:	2301      	movs	r3, #1
 c006698:	e0e2      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 c00669a:	f000 fa2b 	bl	c006af4 <RCC_GetSysClockFreqFromPLLSource>
 c00669e:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 c0066a0:	693b      	ldr	r3, [r7, #16]
 c0066a2:	4a73      	ldr	r2, [pc, #460]	; (c006870 <HAL_RCC_ClockConfig+0x244>)
 c0066a4:	4293      	cmp	r3, r2
 c0066a6:	d956      	bls.n	c006756 <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c0066a8:	4b70      	ldr	r3, [pc, #448]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066aa:	689b      	ldr	r3, [r3, #8]
 c0066ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c0066b0:	2b00      	cmp	r3, #0
 c0066b2:	d10a      	bne.n	c0066ca <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0066b4:	4b6d      	ldr	r3, [pc, #436]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066b6:	689b      	ldr	r3, [r3, #8]
 c0066b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0066bc:	4a6b      	ldr	r2, [pc, #428]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0066c2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c0066c4:	2380      	movs	r3, #128	; 0x80
 c0066c6:	617b      	str	r3, [r7, #20]
 c0066c8:	e045      	b.n	c006756 <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c0066ca:	687b      	ldr	r3, [r7, #4]
 c0066cc:	681b      	ldr	r3, [r3, #0]
 c0066ce:	f003 0302 	and.w	r3, r3, #2
 c0066d2:	2b00      	cmp	r3, #0
 c0066d4:	d03f      	beq.n	c006756 <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 c0066d6:	687b      	ldr	r3, [r7, #4]
 c0066d8:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c0066da:	2b00      	cmp	r3, #0
 c0066dc:	d13b      	bne.n	c006756 <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0066de:	4b63      	ldr	r3, [pc, #396]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066e0:	689b      	ldr	r3, [r3, #8]
 c0066e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0066e6:	4a61      	ldr	r2, [pc, #388]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0066ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c0066ee:	2380      	movs	r3, #128	; 0x80
 c0066f0:	617b      	str	r3, [r7, #20]
 c0066f2:	e030      	b.n	c006756 <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c0066f4:	687b      	ldr	r3, [r7, #4]
 c0066f6:	685b      	ldr	r3, [r3, #4]
 c0066f8:	2b02      	cmp	r3, #2
 c0066fa:	d107      	bne.n	c00670c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0066fc:	4b5b      	ldr	r3, [pc, #364]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0066fe:	681b      	ldr	r3, [r3, #0]
 c006700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c006704:	2b00      	cmp	r3, #0
 c006706:	d115      	bne.n	c006734 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c006708:	2301      	movs	r3, #1
 c00670a:	e0a9      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c00670c:	687b      	ldr	r3, [r7, #4]
 c00670e:	685b      	ldr	r3, [r3, #4]
 c006710:	2b00      	cmp	r3, #0
 c006712:	d107      	bne.n	c006724 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c006714:	4b55      	ldr	r3, [pc, #340]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006716:	681b      	ldr	r3, [r3, #0]
 c006718:	f003 0302 	and.w	r3, r3, #2
 c00671c:	2b00      	cmp	r3, #0
 c00671e:	d109      	bne.n	c006734 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c006720:	2301      	movs	r3, #1
 c006722:	e09d      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006724:	4b51      	ldr	r3, [pc, #324]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006726:	681b      	ldr	r3, [r3, #0]
 c006728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00672c:	2b00      	cmp	r3, #0
 c00672e:	d101      	bne.n	c006734 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c006730:	2301      	movs	r3, #1
 c006732:	e095      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 c006734:	f000 f8a2 	bl	c00687c <HAL_RCC_GetSysClockFreq>
 c006738:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 c00673a:	693b      	ldr	r3, [r7, #16]
 c00673c:	4a4c      	ldr	r2, [pc, #304]	; (c006870 <HAL_RCC_ClockConfig+0x244>)
 c00673e:	4293      	cmp	r3, r2
 c006740:	d909      	bls.n	c006756 <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c006742:	4b4a      	ldr	r3, [pc, #296]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006744:	689b      	ldr	r3, [r3, #8]
 c006746:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00674a:	4a48      	ldr	r2, [pc, #288]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c00674c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c006750:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 c006752:	2380      	movs	r3, #128	; 0x80
 c006754:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c006756:	4b45      	ldr	r3, [pc, #276]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006758:	689b      	ldr	r3, [r3, #8]
 c00675a:	f023 0203 	bic.w	r2, r3, #3
 c00675e:	687b      	ldr	r3, [r7, #4]
 c006760:	685b      	ldr	r3, [r3, #4]
 c006762:	4942      	ldr	r1, [pc, #264]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006764:	4313      	orrs	r3, r2
 c006766:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c006768:	f7fe fc3e 	bl	c004fe8 <HAL_GetTick>
 c00676c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00676e:	e013      	b.n	c006798 <HAL_RCC_ClockConfig+0x16c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c006770:	f7fe fc3a 	bl	c004fe8 <HAL_GetTick>
 c006774:	4602      	mov	r2, r0
 c006776:	68fb      	ldr	r3, [r7, #12]
 c006778:	1ad3      	subs	r3, r2, r3
 c00677a:	f241 3288 	movw	r2, #5000	; 0x1388
 c00677e:	4293      	cmp	r3, r2
 c006780:	d90a      	bls.n	c006798 <HAL_RCC_ClockConfig+0x16c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c006782:	4b3a      	ldr	r3, [pc, #232]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006784:	689b      	ldr	r3, [r3, #8]
 c006786:	f003 020c 	and.w	r2, r3, #12
 c00678a:	687b      	ldr	r3, [r7, #4]
 c00678c:	685b      	ldr	r3, [r3, #4]
 c00678e:	009b      	lsls	r3, r3, #2
 c006790:	429a      	cmp	r2, r3
 c006792:	d001      	beq.n	c006798 <HAL_RCC_ClockConfig+0x16c>
        {
          return HAL_TIMEOUT;
 c006794:	2303      	movs	r3, #3
 c006796:	e063      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c006798:	4b34      	ldr	r3, [pc, #208]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c00679a:	689b      	ldr	r3, [r3, #8]
 c00679c:	f003 020c 	and.w	r2, r3, #12
 c0067a0:	687b      	ldr	r3, [r7, #4]
 c0067a2:	685b      	ldr	r3, [r3, #4]
 c0067a4:	009b      	lsls	r3, r3, #2
 c0067a6:	429a      	cmp	r2, r3
 c0067a8:	d1e2      	bne.n	c006770 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c0067aa:	687b      	ldr	r3, [r7, #4]
 c0067ac:	681b      	ldr	r3, [r3, #0]
 c0067ae:	f003 0302 	and.w	r3, r3, #2
 c0067b2:	2b00      	cmp	r3, #0
 c0067b4:	d009      	beq.n	c0067ca <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c0067b6:	4b2d      	ldr	r3, [pc, #180]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0067b8:	689b      	ldr	r3, [r3, #8]
 c0067ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c0067be:	687b      	ldr	r3, [r7, #4]
 c0067c0:	689b      	ldr	r3, [r3, #8]
 c0067c2:	492a      	ldr	r1, [pc, #168]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0067c4:	4313      	orrs	r3, r2
 c0067c6:	608b      	str	r3, [r1, #8]
 c0067c8:	e008      	b.n	c0067dc <HAL_RCC_ClockConfig+0x1b0>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 c0067ca:	697b      	ldr	r3, [r7, #20]
 c0067cc:	2b80      	cmp	r3, #128	; 0x80
 c0067ce:	d105      	bne.n	c0067dc <HAL_RCC_ClockConfig+0x1b0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c0067d0:	4b26      	ldr	r3, [pc, #152]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0067d2:	689b      	ldr	r3, [r3, #8]
 c0067d4:	4a25      	ldr	r2, [pc, #148]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c0067d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0067da:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c0067dc:	4b22      	ldr	r3, [pc, #136]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c0067de:	681b      	ldr	r3, [r3, #0]
 c0067e0:	f003 030f 	and.w	r3, r3, #15
 c0067e4:	683a      	ldr	r2, [r7, #0]
 c0067e6:	429a      	cmp	r2, r3
 c0067e8:	d210      	bcs.n	c00680c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0067ea:	4b1f      	ldr	r3, [pc, #124]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c0067ec:	681b      	ldr	r3, [r3, #0]
 c0067ee:	f023 020f 	bic.w	r2, r3, #15
 c0067f2:	491d      	ldr	r1, [pc, #116]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c0067f4:	683b      	ldr	r3, [r7, #0]
 c0067f6:	4313      	orrs	r3, r2
 c0067f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0067fa:	4b1b      	ldr	r3, [pc, #108]	; (c006868 <HAL_RCC_ClockConfig+0x23c>)
 c0067fc:	681b      	ldr	r3, [r3, #0]
 c0067fe:	f003 030f 	and.w	r3, r3, #15
 c006802:	683a      	ldr	r2, [r7, #0]
 c006804:	429a      	cmp	r2, r3
 c006806:	d001      	beq.n	c00680c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 c006808:	2301      	movs	r3, #1
 c00680a:	e029      	b.n	c006860 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c00680c:	687b      	ldr	r3, [r7, #4]
 c00680e:	681b      	ldr	r3, [r3, #0]
 c006810:	f003 0304 	and.w	r3, r3, #4
 c006814:	2b00      	cmp	r3, #0
 c006816:	d008      	beq.n	c00682a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c006818:	4b14      	ldr	r3, [pc, #80]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c00681a:	689b      	ldr	r3, [r3, #8]
 c00681c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c006820:	687b      	ldr	r3, [r7, #4]
 c006822:	68db      	ldr	r3, [r3, #12]
 c006824:	4911      	ldr	r1, [pc, #68]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006826:	4313      	orrs	r3, r2
 c006828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c00682a:	687b      	ldr	r3, [r7, #4]
 c00682c:	681b      	ldr	r3, [r3, #0]
 c00682e:	f003 0308 	and.w	r3, r3, #8
 c006832:	2b00      	cmp	r3, #0
 c006834:	d009      	beq.n	c00684a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c006836:	4b0d      	ldr	r3, [pc, #52]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006838:	689b      	ldr	r3, [r3, #8]
 c00683a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 c00683e:	687b      	ldr	r3, [r7, #4]
 c006840:	691b      	ldr	r3, [r3, #16]
 c006842:	00db      	lsls	r3, r3, #3
 c006844:	4909      	ldr	r1, [pc, #36]	; (c00686c <HAL_RCC_ClockConfig+0x240>)
 c006846:	4313      	orrs	r3, r2
 c006848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c00684a:	f000 f8b3 	bl	c0069b4 <HAL_RCC_GetHCLKFreq>
 c00684e:	4603      	mov	r3, r0
 c006850:	4a08      	ldr	r2, [pc, #32]	; (c006874 <HAL_RCC_ClockConfig+0x248>)
 c006852:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 c006854:	4b08      	ldr	r3, [pc, #32]	; (c006878 <HAL_RCC_ClockConfig+0x24c>)
 c006856:	681b      	ldr	r3, [r3, #0]
 c006858:	4618      	mov	r0, r3
 c00685a:	f7fe fb75 	bl	c004f48 <HAL_InitTick>
 c00685e:	4603      	mov	r3, r0
}
 c006860:	4618      	mov	r0, r3
 c006862:	3718      	adds	r7, #24
 c006864:	46bd      	mov	sp, r7
 c006866:	bd80      	pop	{r7, pc}
 c006868:	50022000 	.word	0x50022000
 c00686c:	50021000 	.word	0x50021000
 c006870:	04c4b400 	.word	0x04c4b400
 c006874:	30000060 	.word	0x30000060
 c006878:	30000068 	.word	0x30000068

0c00687c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 c00687c:	b480      	push	{r7}
 c00687e:	b089      	sub	sp, #36	; 0x24
 c006880:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c006882:	2300      	movs	r3, #0
 c006884:	61fb      	str	r3, [r7, #28]
 c006886:	2300      	movs	r3, #0
 c006888:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c00688a:	4b47      	ldr	r3, [pc, #284]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c00688c:	689b      	ldr	r3, [r3, #8]
 c00688e:	f003 030c 	and.w	r3, r3, #12
 c006892:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c006894:	4b44      	ldr	r3, [pc, #272]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c006896:	68db      	ldr	r3, [r3, #12]
 c006898:	f003 0303 	and.w	r3, r3, #3
 c00689c:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c00689e:	693b      	ldr	r3, [r7, #16]
 c0068a0:	2b00      	cmp	r3, #0
 c0068a2:	d005      	beq.n	c0068b0 <HAL_RCC_GetSysClockFreq+0x34>
 c0068a4:	693b      	ldr	r3, [r7, #16]
 c0068a6:	2b0c      	cmp	r3, #12
 c0068a8:	d121      	bne.n	c0068ee <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c0068aa:	68fb      	ldr	r3, [r7, #12]
 c0068ac:	2b01      	cmp	r3, #1
 c0068ae:	d11e      	bne.n	c0068ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0068b0:	4b3d      	ldr	r3, [pc, #244]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c0068b2:	681b      	ldr	r3, [r3, #0]
 c0068b4:	f003 0308 	and.w	r3, r3, #8
 c0068b8:	2b00      	cmp	r3, #0
 c0068ba:	d107      	bne.n	c0068cc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0068bc:	4b3a      	ldr	r3, [pc, #232]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c0068be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0068c2:	0a1b      	lsrs	r3, r3, #8
 c0068c4:	f003 030f 	and.w	r3, r3, #15
 c0068c8:	61fb      	str	r3, [r7, #28]
 c0068ca:	e005      	b.n	c0068d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0068cc:	4b36      	ldr	r3, [pc, #216]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c0068ce:	681b      	ldr	r3, [r3, #0]
 c0068d0:	091b      	lsrs	r3, r3, #4
 c0068d2:	f003 030f 	and.w	r3, r3, #15
 c0068d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c0068d8:	4a34      	ldr	r2, [pc, #208]	; (c0069ac <HAL_RCC_GetSysClockFreq+0x130>)
 c0068da:	69fb      	ldr	r3, [r7, #28]
 c0068dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c0068e0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c0068e2:	693b      	ldr	r3, [r7, #16]
 c0068e4:	2b00      	cmp	r3, #0
 c0068e6:	d10d      	bne.n	c006904 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 c0068e8:	69fb      	ldr	r3, [r7, #28]
 c0068ea:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c0068ec:	e00a      	b.n	c006904 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c0068ee:	693b      	ldr	r3, [r7, #16]
 c0068f0:	2b04      	cmp	r3, #4
 c0068f2:	d102      	bne.n	c0068fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 c0068f4:	4b2e      	ldr	r3, [pc, #184]	; (c0069b0 <HAL_RCC_GetSysClockFreq+0x134>)
 c0068f6:	61bb      	str	r3, [r7, #24]
 c0068f8:	e004      	b.n	c006904 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 c0068fa:	693b      	ldr	r3, [r7, #16]
 c0068fc:	2b08      	cmp	r3, #8
 c0068fe:	d101      	bne.n	c006904 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 c006900:	4b2b      	ldr	r3, [pc, #172]	; (c0069b0 <HAL_RCC_GetSysClockFreq+0x134>)
 c006902:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c006904:	693b      	ldr	r3, [r7, #16]
 c006906:	2b0c      	cmp	r3, #12
 c006908:	d146      	bne.n	c006998 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00690a:	4b27      	ldr	r3, [pc, #156]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c00690c:	68db      	ldr	r3, [r3, #12]
 c00690e:	f003 0303 	and.w	r3, r3, #3
 c006912:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c006914:	4b24      	ldr	r3, [pc, #144]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c006916:	68db      	ldr	r3, [r3, #12]
 c006918:	091b      	lsrs	r3, r3, #4
 c00691a:	f003 030f 	and.w	r3, r3, #15
 c00691e:	3301      	adds	r3, #1
 c006920:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 c006922:	68bb      	ldr	r3, [r7, #8]
 c006924:	2b02      	cmp	r3, #2
 c006926:	d003      	beq.n	c006930 <HAL_RCC_GetSysClockFreq+0xb4>
 c006928:	68bb      	ldr	r3, [r7, #8]
 c00692a:	2b03      	cmp	r3, #3
 c00692c:	d00d      	beq.n	c00694a <HAL_RCC_GetSysClockFreq+0xce>
 c00692e:	e019      	b.n	c006964 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c006930:	4a1f      	ldr	r2, [pc, #124]	; (c0069b0 <HAL_RCC_GetSysClockFreq+0x134>)
 c006932:	687b      	ldr	r3, [r7, #4]
 c006934:	fbb2 f3f3 	udiv	r3, r2, r3
 c006938:	4a1b      	ldr	r2, [pc, #108]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c00693a:	68d2      	ldr	r2, [r2, #12]
 c00693c:	0a12      	lsrs	r2, r2, #8
 c00693e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c006942:	fb02 f303 	mul.w	r3, r2, r3
 c006946:	617b      	str	r3, [r7, #20]
        break;
 c006948:	e019      	b.n	c00697e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00694a:	4a19      	ldr	r2, [pc, #100]	; (c0069b0 <HAL_RCC_GetSysClockFreq+0x134>)
 c00694c:	687b      	ldr	r3, [r7, #4]
 c00694e:	fbb2 f3f3 	udiv	r3, r2, r3
 c006952:	4a15      	ldr	r2, [pc, #84]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c006954:	68d2      	ldr	r2, [r2, #12]
 c006956:	0a12      	lsrs	r2, r2, #8
 c006958:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c00695c:	fb02 f303 	mul.w	r3, r2, r3
 c006960:	617b      	str	r3, [r7, #20]
        break;
 c006962:	e00c      	b.n	c00697e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c006964:	69fa      	ldr	r2, [r7, #28]
 c006966:	687b      	ldr	r3, [r7, #4]
 c006968:	fbb2 f3f3 	udiv	r3, r2, r3
 c00696c:	4a0e      	ldr	r2, [pc, #56]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c00696e:	68d2      	ldr	r2, [r2, #12]
 c006970:	0a12      	lsrs	r2, r2, #8
 c006972:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c006976:	fb02 f303 	mul.w	r3, r2, r3
 c00697a:	617b      	str	r3, [r7, #20]
        break;
 c00697c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00697e:	4b0a      	ldr	r3, [pc, #40]	; (c0069a8 <HAL_RCC_GetSysClockFreq+0x12c>)
 c006980:	68db      	ldr	r3, [r3, #12]
 c006982:	0e5b      	lsrs	r3, r3, #25
 c006984:	f003 0303 	and.w	r3, r3, #3
 c006988:	3301      	adds	r3, #1
 c00698a:	005b      	lsls	r3, r3, #1
 c00698c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 c00698e:	697a      	ldr	r2, [r7, #20]
 c006990:	683b      	ldr	r3, [r7, #0]
 c006992:	fbb2 f3f3 	udiv	r3, r2, r3
 c006996:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 c006998:	69bb      	ldr	r3, [r7, #24]
}
 c00699a:	4618      	mov	r0, r3
 c00699c:	3724      	adds	r7, #36	; 0x24
 c00699e:	46bd      	mov	sp, r7
 c0069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0069a4:	4770      	bx	lr
 c0069a6:	bf00      	nop
 c0069a8:	50021000 	.word	0x50021000
 c0069ac:	0c0095cc 	.word	0x0c0095cc
 c0069b0:	00f42400 	.word	0x00f42400

0c0069b4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 c0069b4:	b580      	push	{r7, lr}
 c0069b6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c0069b8:	f7ff ff60 	bl	c00687c <HAL_RCC_GetSysClockFreq>
 c0069bc:	4602      	mov	r2, r0
 c0069be:	4b05      	ldr	r3, [pc, #20]	; (c0069d4 <HAL_RCC_GetHCLKFreq+0x20>)
 c0069c0:	689b      	ldr	r3, [r3, #8]
 c0069c2:	091b      	lsrs	r3, r3, #4
 c0069c4:	f003 030f 	and.w	r3, r3, #15
 c0069c8:	4903      	ldr	r1, [pc, #12]	; (c0069d8 <HAL_RCC_GetHCLKFreq+0x24>)
 c0069ca:	5ccb      	ldrb	r3, [r1, r3]
 c0069cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 c0069d0:	4618      	mov	r0, r3
 c0069d2:	bd80      	pop	{r7, pc}
 c0069d4:	50021000 	.word	0x50021000
 c0069d8:	0c0095b4 	.word	0x0c0095b4

0c0069dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 c0069dc:	b580      	push	{r7, lr}
 c0069de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c0069e0:	f7ff ffe8 	bl	c0069b4 <HAL_RCC_GetHCLKFreq>
 c0069e4:	4602      	mov	r2, r0
 c0069e6:	4b05      	ldr	r3, [pc, #20]	; (c0069fc <HAL_RCC_GetPCLK1Freq+0x20>)
 c0069e8:	689b      	ldr	r3, [r3, #8]
 c0069ea:	0a1b      	lsrs	r3, r3, #8
 c0069ec:	f003 0307 	and.w	r3, r3, #7
 c0069f0:	4903      	ldr	r1, [pc, #12]	; (c006a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 c0069f2:	5ccb      	ldrb	r3, [r1, r3]
 c0069f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 c0069f8:	4618      	mov	r0, r3
 c0069fa:	bd80      	pop	{r7, pc}
 c0069fc:	50021000 	.word	0x50021000
 c006a00:	0c0095c4 	.word	0x0c0095c4

0c006a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 c006a04:	b580      	push	{r7, lr}
 c006a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c006a08:	f7ff ffd4 	bl	c0069b4 <HAL_RCC_GetHCLKFreq>
 c006a0c:	4602      	mov	r2, r0
 c006a0e:	4b05      	ldr	r3, [pc, #20]	; (c006a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 c006a10:	689b      	ldr	r3, [r3, #8]
 c006a12:	0adb      	lsrs	r3, r3, #11
 c006a14:	f003 0307 	and.w	r3, r3, #7
 c006a18:	4903      	ldr	r1, [pc, #12]	; (c006a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 c006a1a:	5ccb      	ldrb	r3, [r1, r3]
 c006a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 c006a20:	4618      	mov	r0, r3
 c006a22:	bd80      	pop	{r7, pc}
 c006a24:	50021000 	.word	0x50021000
 c006a28:	0c0095c4 	.word	0x0c0095c4

0c006a2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c006a2c:	b580      	push	{r7, lr}
 c006a2e:	b086      	sub	sp, #24
 c006a30:	af00      	add	r7, sp, #0
 c006a32:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 c006a34:	2300      	movs	r3, #0
 c006a36:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c006a38:	4b2c      	ldr	r3, [pc, #176]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c006a40:	2b00      	cmp	r3, #0
 c006a42:	d003      	beq.n	c006a4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c006a44:	f7ff f862 	bl	c005b0c <HAL_PWREx_GetVoltageRange>
 c006a48:	6138      	str	r0, [r7, #16]
 c006a4a:	e014      	b.n	c006a76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 c006a4c:	4b27      	ldr	r3, [pc, #156]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006a50:	4a26      	ldr	r2, [pc, #152]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c006a56:	6593      	str	r3, [r2, #88]	; 0x58
 c006a58:	4b24      	ldr	r3, [pc, #144]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c006a60:	60fb      	str	r3, [r7, #12]
 c006a62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 c006a64:	f7ff f852 	bl	c005b0c <HAL_PWREx_GetVoltageRange>
 c006a68:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 c006a6a:	4b20      	ldr	r3, [pc, #128]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006a6e:	4a1f      	ldr	r2, [pc, #124]	; (c006aec <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c006a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c006a74:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c006a76:	693b      	ldr	r3, [r7, #16]
 c006a78:	2b00      	cmp	r3, #0
 c006a7a:	d003      	beq.n	c006a84 <RCC_SetFlashLatencyFromMSIRange+0x58>
 c006a7c:	693b      	ldr	r3, [r7, #16]
 c006a7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006a82:	d10b      	bne.n	c006a9c <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 c006a84:	687b      	ldr	r3, [r7, #4]
 c006a86:	2b80      	cmp	r3, #128	; 0x80
 c006a88:	d919      	bls.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 c006a8a:	687b      	ldr	r3, [r7, #4]
 c006a8c:	2ba0      	cmp	r3, #160	; 0xa0
 c006a8e:	d902      	bls.n	c006a96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c006a90:	2302      	movs	r3, #2
 c006a92:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c006a94:	e013      	b.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c006a96:	2301      	movs	r3, #1
 c006a98:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c006a9a:	e010      	b.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 c006a9c:	687b      	ldr	r3, [r7, #4]
 c006a9e:	2b80      	cmp	r3, #128	; 0x80
 c006aa0:	d902      	bls.n	c006aa8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 c006aa2:	2303      	movs	r3, #3
 c006aa4:	617b      	str	r3, [r7, #20]
 c006aa6:	e00a      	b.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 c006aa8:	687b      	ldr	r3, [r7, #4]
 c006aaa:	2b80      	cmp	r3, #128	; 0x80
 c006aac:	d102      	bne.n	c006ab4 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c006aae:	2302      	movs	r3, #2
 c006ab0:	617b      	str	r3, [r7, #20]
 c006ab2:	e004      	b.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 c006ab4:	687b      	ldr	r3, [r7, #4]
 c006ab6:	2b70      	cmp	r3, #112	; 0x70
 c006ab8:	d101      	bne.n	c006abe <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c006aba:	2301      	movs	r3, #1
 c006abc:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c006abe:	4b0c      	ldr	r3, [pc, #48]	; (c006af0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c006ac0:	681b      	ldr	r3, [r3, #0]
 c006ac2:	f023 020f 	bic.w	r2, r3, #15
 c006ac6:	490a      	ldr	r1, [pc, #40]	; (c006af0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c006ac8:	697b      	ldr	r3, [r7, #20]
 c006aca:	4313      	orrs	r3, r2
 c006acc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c006ace:	4b08      	ldr	r3, [pc, #32]	; (c006af0 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c006ad0:	681b      	ldr	r3, [r3, #0]
 c006ad2:	f003 030f 	and.w	r3, r3, #15
 c006ad6:	697a      	ldr	r2, [r7, #20]
 c006ad8:	429a      	cmp	r2, r3
 c006ada:	d001      	beq.n	c006ae0 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 c006adc:	2301      	movs	r3, #1
 c006ade:	e000      	b.n	c006ae2 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 c006ae0:	2300      	movs	r3, #0
}
 c006ae2:	4618      	mov	r0, r3
 c006ae4:	3718      	adds	r7, #24
 c006ae6:	46bd      	mov	sp, r7
 c006ae8:	bd80      	pop	{r7, pc}
 c006aea:	bf00      	nop
 c006aec:	50021000 	.word	0x50021000
 c006af0:	50022000 	.word	0x50022000

0c006af4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 c006af4:	b480      	push	{r7}
 c006af6:	b087      	sub	sp, #28
 c006af8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 c006afa:	2300      	movs	r3, #0
 c006afc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 c006afe:	4b36      	ldr	r3, [pc, #216]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b00:	68db      	ldr	r3, [r3, #12]
 c006b02:	f003 0303 	and.w	r3, r3, #3
 c006b06:	2b01      	cmp	r3, #1
 c006b08:	d118      	bne.n	c006b3c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c006b0a:	4b33      	ldr	r3, [pc, #204]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b0c:	681b      	ldr	r3, [r3, #0]
 c006b0e:	f003 0308 	and.w	r3, r3, #8
 c006b12:	2b00      	cmp	r3, #0
 c006b14:	d107      	bne.n	c006b26 <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c006b16:	4b30      	ldr	r3, [pc, #192]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c006b1c:	0a1b      	lsrs	r3, r3, #8
 c006b1e:	f003 030f 	and.w	r3, r3, #15
 c006b22:	617b      	str	r3, [r7, #20]
 c006b24:	e005      	b.n	c006b32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c006b26:	4b2c      	ldr	r3, [pc, #176]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b28:	681b      	ldr	r3, [r3, #0]
 c006b2a:	091b      	lsrs	r3, r3, #4
 c006b2c:	f003 030f 	and.w	r3, r3, #15
 c006b30:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c006b32:	4a2a      	ldr	r2, [pc, #168]	; (c006bdc <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 c006b34:	697b      	ldr	r3, [r7, #20]
 c006b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c006b3a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c006b3c:	4b26      	ldr	r3, [pc, #152]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b3e:	68db      	ldr	r3, [r3, #12]
 c006b40:	f003 0303 	and.w	r3, r3, #3
 c006b44:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c006b46:	4b24      	ldr	r3, [pc, #144]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b48:	68db      	ldr	r3, [r3, #12]
 c006b4a:	091b      	lsrs	r3, r3, #4
 c006b4c:	f003 030f 	and.w	r3, r3, #15
 c006b50:	3301      	adds	r3, #1
 c006b52:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 c006b54:	68fb      	ldr	r3, [r7, #12]
 c006b56:	2b02      	cmp	r3, #2
 c006b58:	d003      	beq.n	c006b62 <RCC_GetSysClockFreqFromPLLSource+0x6e>
 c006b5a:	68fb      	ldr	r3, [r7, #12]
 c006b5c:	2b03      	cmp	r3, #3
 c006b5e:	d00d      	beq.n	c006b7c <RCC_GetSysClockFreqFromPLLSource+0x88>
 c006b60:	e019      	b.n	c006b96 <RCC_GetSysClockFreqFromPLLSource+0xa2>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c006b62:	4a1f      	ldr	r2, [pc, #124]	; (c006be0 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 c006b64:	68bb      	ldr	r3, [r7, #8]
 c006b66:	fbb2 f3f3 	udiv	r3, r2, r3
 c006b6a:	4a1b      	ldr	r2, [pc, #108]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b6c:	68d2      	ldr	r2, [r2, #12]
 c006b6e:	0a12      	lsrs	r2, r2, #8
 c006b70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c006b74:	fb02 f303 	mul.w	r3, r2, r3
 c006b78:	613b      	str	r3, [r7, #16]
      break;
 c006b7a:	e019      	b.n	c006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c006b7c:	4a18      	ldr	r2, [pc, #96]	; (c006be0 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 c006b7e:	68bb      	ldr	r3, [r7, #8]
 c006b80:	fbb2 f3f3 	udiv	r3, r2, r3
 c006b84:	4a14      	ldr	r2, [pc, #80]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006b86:	68d2      	ldr	r2, [r2, #12]
 c006b88:	0a12      	lsrs	r2, r2, #8
 c006b8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c006b8e:	fb02 f303 	mul.w	r3, r2, r3
 c006b92:	613b      	str	r3, [r7, #16]
      break;
 c006b94:	e00c      	b.n	c006bb0 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c006b96:	697a      	ldr	r2, [r7, #20]
 c006b98:	68bb      	ldr	r3, [r7, #8]
 c006b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 c006b9e:	4a0e      	ldr	r2, [pc, #56]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006ba0:	68d2      	ldr	r2, [r2, #12]
 c006ba2:	0a12      	lsrs	r2, r2, #8
 c006ba4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c006ba8:	fb02 f303 	mul.w	r3, r2, r3
 c006bac:	613b      	str	r3, [r7, #16]
      break;
 c006bae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c006bb0:	4b09      	ldr	r3, [pc, #36]	; (c006bd8 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c006bb2:	68db      	ldr	r3, [r3, #12]
 c006bb4:	0e5b      	lsrs	r3, r3, #25
 c006bb6:	f003 0303 	and.w	r3, r3, #3
 c006bba:	3301      	adds	r3, #1
 c006bbc:	005b      	lsls	r3, r3, #1
 c006bbe:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 c006bc0:	693a      	ldr	r2, [r7, #16]
 c006bc2:	687b      	ldr	r3, [r7, #4]
 c006bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 c006bc8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 c006bca:	683b      	ldr	r3, [r7, #0]
}
 c006bcc:	4618      	mov	r0, r3
 c006bce:	371c      	adds	r7, #28
 c006bd0:	46bd      	mov	sp, r7
 c006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006bd6:	4770      	bx	lr
 c006bd8:	50021000 	.word	0x50021000
 c006bdc:	0c0095cc 	.word	0x0c0095cc
 c006be0:	00f42400 	.word	0x00f42400

0c006be4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 c006be4:	b580      	push	{r7, lr}
 c006be6:	b088      	sub	sp, #32
 c006be8:	af00      	add	r7, sp, #0
 c006bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c006bec:	2300      	movs	r3, #0
 c006bee:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 c006bf0:	2300      	movs	r3, #0
 c006bf2:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c006bf4:	687b      	ldr	r3, [r7, #4]
 c006bf6:	681b      	ldr	r3, [r3, #0]
 c006bf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c006bfc:	2b00      	cmp	r3, #0
 c006bfe:	d040      	beq.n	c006c82 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 c006c00:	687b      	ldr	r3, [r7, #4]
 c006c02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c006c04:	2b80      	cmp	r3, #128	; 0x80
 c006c06:	d02a      	beq.n	c006c5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c006c08:	2b80      	cmp	r3, #128	; 0x80
 c006c0a:	d825      	bhi.n	c006c58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c006c0c:	2b60      	cmp	r3, #96	; 0x60
 c006c0e:	d026      	beq.n	c006c5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c006c10:	2b60      	cmp	r3, #96	; 0x60
 c006c12:	d821      	bhi.n	c006c58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c006c14:	2b40      	cmp	r3, #64	; 0x40
 c006c16:	d006      	beq.n	c006c26 <HAL_RCCEx_PeriphCLKConfig+0x42>
 c006c18:	2b40      	cmp	r3, #64	; 0x40
 c006c1a:	d81d      	bhi.n	c006c58 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c006c1c:	2b00      	cmp	r3, #0
 c006c1e:	d009      	beq.n	c006c34 <HAL_RCCEx_PeriphCLKConfig+0x50>
 c006c20:	2b20      	cmp	r3, #32
 c006c22:	d010      	beq.n	c006c46 <HAL_RCCEx_PeriphCLKConfig+0x62>
 c006c24:	e018      	b.n	c006c58 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c006c26:	4b8f      	ldr	r3, [pc, #572]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006c28:	68db      	ldr	r3, [r3, #12]
 c006c2a:	4a8e      	ldr	r2, [pc, #568]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c006c30:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c006c32:	e015      	b.n	c006c60 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c006c34:	687b      	ldr	r3, [r7, #4]
 c006c36:	3304      	adds	r3, #4
 c006c38:	2100      	movs	r1, #0
 c006c3a:	4618      	mov	r0, r3
 c006c3c:	f000 fb56 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c006c40:	4603      	mov	r3, r0
 c006c42:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c006c44:	e00c      	b.n	c006c60 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c006c46:	687b      	ldr	r3, [r7, #4]
 c006c48:	3320      	adds	r3, #32
 c006c4a:	2100      	movs	r1, #0
 c006c4c:	4618      	mov	r0, r3
 c006c4e:	f000 fc33 	bl	c0074b8 <RCCEx_PLLSAI2_Config>
 c006c52:	4603      	mov	r3, r0
 c006c54:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c006c56:	e003      	b.n	c006c60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c006c58:	2301      	movs	r3, #1
 c006c5a:	77fb      	strb	r3, [r7, #31]
        break;
 c006c5c:	e000      	b.n	c006c60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 c006c5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 c006c60:	7ffb      	ldrb	r3, [r7, #31]
 c006c62:	2b00      	cmp	r3, #0
 c006c64:	d10b      	bne.n	c006c7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c006c66:	4b7f      	ldr	r3, [pc, #508]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006c68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c006c6c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 c006c70:	687b      	ldr	r3, [r7, #4]
 c006c72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c006c74:	497b      	ldr	r1, [pc, #492]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006c76:	4313      	orrs	r3, r2
 c006c78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c006c7c:	e001      	b.n	c006c82 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006c7e:	7ffb      	ldrb	r3, [r7, #31]
 c006c80:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c006c82:	687b      	ldr	r3, [r7, #4]
 c006c84:	681b      	ldr	r3, [r3, #0]
 c006c86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c006c8a:	2b00      	cmp	r3, #0
 c006c8c:	d047      	beq.n	c006d1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 c006c8e:	687b      	ldr	r3, [r7, #4]
 c006c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c006c92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c006c96:	d030      	beq.n	c006cfa <HAL_RCCEx_PeriphCLKConfig+0x116>
 c006c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c006c9c:	d82a      	bhi.n	c006cf4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c006c9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006ca2:	d02a      	beq.n	c006cfa <HAL_RCCEx_PeriphCLKConfig+0x116>
 c006ca4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006ca8:	d824      	bhi.n	c006cf4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c006caa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006cae:	d008      	beq.n	c006cc2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 c006cb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006cb4:	d81e      	bhi.n	c006cf4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c006cb6:	2b00      	cmp	r3, #0
 c006cb8:	d00a      	beq.n	c006cd0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 c006cba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c006cbe:	d010      	beq.n	c006ce2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 c006cc0:	e018      	b.n	c006cf4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c006cc2:	4b68      	ldr	r3, [pc, #416]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006cc4:	68db      	ldr	r3, [r3, #12]
 c006cc6:	4a67      	ldr	r2, [pc, #412]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006cc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c006ccc:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c006cce:	e015      	b.n	c006cfc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c006cd0:	687b      	ldr	r3, [r7, #4]
 c006cd2:	3304      	adds	r3, #4
 c006cd4:	2100      	movs	r1, #0
 c006cd6:	4618      	mov	r0, r3
 c006cd8:	f000 fb08 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c006cdc:	4603      	mov	r3, r0
 c006cde:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c006ce0:	e00c      	b.n	c006cfc <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c006ce2:	687b      	ldr	r3, [r7, #4]
 c006ce4:	3320      	adds	r3, #32
 c006ce6:	2100      	movs	r1, #0
 c006ce8:	4618      	mov	r0, r3
 c006cea:	f000 fbe5 	bl	c0074b8 <RCCEx_PLLSAI2_Config>
 c006cee:	4603      	mov	r3, r0
 c006cf0:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c006cf2:	e003      	b.n	c006cfc <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c006cf4:	2301      	movs	r3, #1
 c006cf6:	77fb      	strb	r3, [r7, #31]
        break;
 c006cf8:	e000      	b.n	c006cfc <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 c006cfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 c006cfc:	7ffb      	ldrb	r3, [r7, #31]
 c006cfe:	2b00      	cmp	r3, #0
 c006d00:	d10b      	bne.n	c006d1a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c006d02:	4b58      	ldr	r3, [pc, #352]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c006d08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c006d0c:	687b      	ldr	r3, [r7, #4]
 c006d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c006d10:	4954      	ldr	r1, [pc, #336]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d12:	4313      	orrs	r3, r2
 c006d14:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c006d18:	e001      	b.n	c006d1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006d1a:	7ffb      	ldrb	r3, [r7, #31]
 c006d1c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c006d1e:	687b      	ldr	r3, [r7, #4]
 c006d20:	681b      	ldr	r3, [r3, #0]
 c006d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c006d26:	2b00      	cmp	r3, #0
 c006d28:	f000 80ab 	beq.w	c006e82 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 c006d2c:	2300      	movs	r3, #0
 c006d2e:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 c006d30:	4b4c      	ldr	r3, [pc, #304]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c006d38:	2b00      	cmp	r3, #0
 c006d3a:	d10d      	bne.n	c006d58 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c006d3c:	4b49      	ldr	r3, [pc, #292]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006d40:	4a48      	ldr	r2, [pc, #288]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c006d46:	6593      	str	r3, [r2, #88]	; 0x58
 c006d48:	4b46      	ldr	r3, [pc, #280]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c006d50:	60fb      	str	r3, [r7, #12]
 c006d52:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 c006d54:	2301      	movs	r3, #1
 c006d56:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c006d58:	4b43      	ldr	r3, [pc, #268]	; (c006e68 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c006d5a:	681b      	ldr	r3, [r3, #0]
 c006d5c:	4a42      	ldr	r2, [pc, #264]	; (c006e68 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c006d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c006d62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 c006d64:	f7fe f940 	bl	c004fe8 <HAL_GetTick>
 c006d68:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c006d6a:	e00f      	b.n	c006d8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c006d6c:	f7fe f93c 	bl	c004fe8 <HAL_GetTick>
 c006d70:	4602      	mov	r2, r0
 c006d72:	693b      	ldr	r3, [r7, #16]
 c006d74:	1ad3      	subs	r3, r2, r3
 c006d76:	2b02      	cmp	r3, #2
 c006d78:	d908      	bls.n	c006d8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c006d7a:	4b3b      	ldr	r3, [pc, #236]	; (c006e68 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c006d7c:	681b      	ldr	r3, [r3, #0]
 c006d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c006d82:	2b00      	cmp	r3, #0
 c006d84:	d109      	bne.n	c006d9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 c006d86:	2303      	movs	r3, #3
 c006d88:	77fb      	strb	r3, [r7, #31]
        }
        break;
 c006d8a:	e006      	b.n	c006d9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c006d8c:	4b36      	ldr	r3, [pc, #216]	; (c006e68 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c006d8e:	681b      	ldr	r3, [r3, #0]
 c006d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c006d94:	2b00      	cmp	r3, #0
 c006d96:	d0e9      	beq.n	c006d6c <HAL_RCCEx_PeriphCLKConfig+0x188>
 c006d98:	e000      	b.n	c006d9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 c006d9a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 c006d9c:	7ffb      	ldrb	r3, [r7, #31]
 c006d9e:	2b00      	cmp	r3, #0
 c006da0:	d164      	bne.n	c006e6c <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c006da2:	4b30      	ldr	r3, [pc, #192]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006da8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c006dac:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c006dae:	69bb      	ldr	r3, [r7, #24]
 c006db0:	2b00      	cmp	r3, #0
 c006db2:	d01f      	beq.n	c006df4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 c006db4:	687b      	ldr	r3, [r7, #4]
 c006db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006dba:	69ba      	ldr	r2, [r7, #24]
 c006dbc:	429a      	cmp	r2, r3
 c006dbe:	d019      	beq.n	c006df4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c006dc0:	4b28      	ldr	r3, [pc, #160]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006dc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c006dca:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 c006dcc:	4b25      	ldr	r3, [pc, #148]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006dd2:	4a24      	ldr	r2, [pc, #144]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c006dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 c006ddc:	4b21      	ldr	r3, [pc, #132]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006de2:	4a20      	ldr	r2, [pc, #128]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c006de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 c006dec:	4a1d      	ldr	r2, [pc, #116]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006dee:	69bb      	ldr	r3, [r7, #24]
 c006df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c006df4:	69bb      	ldr	r3, [r7, #24]
 c006df6:	f003 0301 	and.w	r3, r3, #1
 c006dfa:	2b00      	cmp	r3, #0
 c006dfc:	d01f      	beq.n	c006e3e <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c006dfe:	f7fe f8f3 	bl	c004fe8 <HAL_GetTick>
 c006e02:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006e04:	e012      	b.n	c006e2c <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006e06:	f7fe f8ef 	bl	c004fe8 <HAL_GetTick>
 c006e0a:	4602      	mov	r2, r0
 c006e0c:	693b      	ldr	r3, [r7, #16]
 c006e0e:	1ad3      	subs	r3, r2, r3
 c006e10:	f241 3288 	movw	r2, #5000	; 0x1388
 c006e14:	4293      	cmp	r3, r2
 c006e16:	d909      	bls.n	c006e2c <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006e18:	4b12      	ldr	r3, [pc, #72]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006e1e:	f003 0302 	and.w	r3, r3, #2
 c006e22:	2b00      	cmp	r3, #0
 c006e24:	d10a      	bne.n	c006e3c <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 c006e26:	2303      	movs	r3, #3
 c006e28:	77fb      	strb	r3, [r7, #31]
            }
            break;
 c006e2a:	e007      	b.n	c006e3c <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006e2c:	4b0d      	ldr	r3, [pc, #52]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006e32:	f003 0302 	and.w	r3, r3, #2
 c006e36:	2b00      	cmp	r3, #0
 c006e38:	d0e5      	beq.n	c006e06 <HAL_RCCEx_PeriphCLKConfig+0x222>
 c006e3a:	e000      	b.n	c006e3e <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 c006e3c:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 c006e3e:	7ffb      	ldrb	r3, [r7, #31]
 c006e40:	2b00      	cmp	r3, #0
 c006e42:	d10c      	bne.n	c006e5e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 c006e44:	4b07      	ldr	r3, [pc, #28]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006e4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c006e4e:	687b      	ldr	r3, [r7, #4]
 c006e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c006e54:	4903      	ldr	r1, [pc, #12]	; (c006e64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c006e56:	4313      	orrs	r3, r2
 c006e58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 c006e5c:	e008      	b.n	c006e70 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 c006e5e:	7ffb      	ldrb	r3, [r7, #31]
 c006e60:	77bb      	strb	r3, [r7, #30]
 c006e62:	e005      	b.n	c006e70 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 c006e64:	50021000 	.word	0x50021000
 c006e68:	50007000 	.word	0x50007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 c006e6c:	7ffb      	ldrb	r3, [r7, #31]
 c006e6e:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c006e70:	7dfb      	ldrb	r3, [r7, #23]
 c006e72:	2b01      	cmp	r3, #1
 c006e74:	d105      	bne.n	c006e82 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c006e76:	4b9c      	ldr	r3, [pc, #624]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c006e7a:	4a9b      	ldr	r2, [pc, #620]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c006e80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c006e82:	687b      	ldr	r3, [r7, #4]
 c006e84:	681b      	ldr	r3, [r3, #0]
 c006e86:	f003 0301 	and.w	r3, r3, #1
 c006e8a:	2b00      	cmp	r3, #0
 c006e8c:	d00a      	beq.n	c006ea4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 c006e8e:	4b96      	ldr	r3, [pc, #600]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006e94:	f023 0203 	bic.w	r2, r3, #3
 c006e98:	687b      	ldr	r3, [r7, #4]
 c006e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c006e9c:	4992      	ldr	r1, [pc, #584]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006e9e:	4313      	orrs	r3, r2
 c006ea0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c006ea4:	687b      	ldr	r3, [r7, #4]
 c006ea6:	681b      	ldr	r3, [r3, #0]
 c006ea8:	f003 0302 	and.w	r3, r3, #2
 c006eac:	2b00      	cmp	r3, #0
 c006eae:	d00a      	beq.n	c006ec6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 c006eb0:	4b8d      	ldr	r3, [pc, #564]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006eb6:	f023 020c 	bic.w	r2, r3, #12
 c006eba:	687b      	ldr	r3, [r7, #4]
 c006ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c006ebe:	498a      	ldr	r1, [pc, #552]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006ec0:	4313      	orrs	r3, r2
 c006ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c006ec6:	687b      	ldr	r3, [r7, #4]
 c006ec8:	681b      	ldr	r3, [r3, #0]
 c006eca:	f003 0304 	and.w	r3, r3, #4
 c006ece:	2b00      	cmp	r3, #0
 c006ed0:	d00a      	beq.n	c006ee8 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 c006ed2:	4b85      	ldr	r3, [pc, #532]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006ed8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c006edc:	687b      	ldr	r3, [r7, #4]
 c006ede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c006ee0:	4981      	ldr	r1, [pc, #516]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006ee2:	4313      	orrs	r3, r2
 c006ee4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c006ee8:	687b      	ldr	r3, [r7, #4]
 c006eea:	681b      	ldr	r3, [r3, #0]
 c006eec:	f003 0308 	and.w	r3, r3, #8
 c006ef0:	2b00      	cmp	r3, #0
 c006ef2:	d00a      	beq.n	c006f0a <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 c006ef4:	4b7c      	ldr	r3, [pc, #496]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006efa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 c006efe:	687b      	ldr	r3, [r7, #4]
 c006f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c006f02:	4979      	ldr	r1, [pc, #484]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f04:	4313      	orrs	r3, r2
 c006f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c006f0a:	687b      	ldr	r3, [r7, #4]
 c006f0c:	681b      	ldr	r3, [r3, #0]
 c006f0e:	f003 0310 	and.w	r3, r3, #16
 c006f12:	2b00      	cmp	r3, #0
 c006f14:	d00a      	beq.n	c006f2c <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 c006f16:	4b74      	ldr	r3, [pc, #464]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c006f20:	687b      	ldr	r3, [r7, #4]
 c006f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c006f24:	4970      	ldr	r1, [pc, #448]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f26:	4313      	orrs	r3, r2
 c006f28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c006f2c:	687b      	ldr	r3, [r7, #4]
 c006f2e:	681b      	ldr	r3, [r3, #0]
 c006f30:	f003 0320 	and.w	r3, r3, #32
 c006f34:	2b00      	cmp	r3, #0
 c006f36:	d00a      	beq.n	c006f4e <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 c006f38:	4b6b      	ldr	r3, [pc, #428]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f3e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 c006f42:	687b      	ldr	r3, [r7, #4]
 c006f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c006f46:	4968      	ldr	r1, [pc, #416]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f48:	4313      	orrs	r3, r2
 c006f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 c006f4e:	687b      	ldr	r3, [r7, #4]
 c006f50:	681b      	ldr	r3, [r3, #0]
 c006f52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c006f56:	2b00      	cmp	r3, #0
 c006f58:	d00a      	beq.n	c006f70 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 c006f5a:	4b63      	ldr	r3, [pc, #396]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 c006f64:	687b      	ldr	r3, [r7, #4]
 c006f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c006f68:	495f      	ldr	r1, [pc, #380]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f6a:	4313      	orrs	r3, r2
 c006f6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 c006f70:	687b      	ldr	r3, [r7, #4]
 c006f72:	681b      	ldr	r3, [r3, #0]
 c006f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c006f78:	2b00      	cmp	r3, #0
 c006f7a:	d00a      	beq.n	c006f92 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 c006f7c:	4b5a      	ldr	r3, [pc, #360]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c006f86:	687b      	ldr	r3, [r7, #4]
 c006f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c006f8a:	4957      	ldr	r1, [pc, #348]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006f8c:	4313      	orrs	r3, r2
 c006f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 c006f92:	687b      	ldr	r3, [r7, #4]
 c006f94:	681b      	ldr	r3, [r3, #0]
 c006f96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c006f9a:	2b00      	cmp	r3, #0
 c006f9c:	d00a      	beq.n	c006fb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 c006f9e:	4b52      	ldr	r3, [pc, #328]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006fa4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 c006fa8:	687b      	ldr	r3, [r7, #4]
 c006faa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c006fac:	494e      	ldr	r1, [pc, #312]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006fae:	4313      	orrs	r3, r2
 c006fb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 c006fb4:	687b      	ldr	r3, [r7, #4]
 c006fb6:	681b      	ldr	r3, [r3, #0]
 c006fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c006fbc:	2b00      	cmp	r3, #0
 c006fbe:	d031      	beq.n	c007024 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 c006fc0:	687b      	ldr	r3, [r7, #4]
 c006fc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c006fc4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c006fc8:	d00e      	beq.n	c006fe8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 c006fca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c006fce:	d814      	bhi.n	c006ffa <HAL_RCCEx_PeriphCLKConfig+0x416>
 c006fd0:	2b00      	cmp	r3, #0
 c006fd2:	d015      	beq.n	c007000 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c006fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c006fd8:	d10f      	bne.n	c006ffa <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c006fda:	4b43      	ldr	r3, [pc, #268]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006fdc:	68db      	ldr	r3, [r3, #12]
 c006fde:	4a42      	ldr	r2, [pc, #264]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c006fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c006fe4:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c006fe6:	e00c      	b.n	c007002 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c006fe8:	687b      	ldr	r3, [r7, #4]
 c006fea:	3304      	adds	r3, #4
 c006fec:	2100      	movs	r1, #0
 c006fee:	4618      	mov	r0, r3
 c006ff0:	f000 f97c 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c006ff4:	4603      	mov	r3, r0
 c006ff6:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c006ff8:	e003      	b.n	c007002 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 c006ffa:	2301      	movs	r3, #1
 c006ffc:	77fb      	strb	r3, [r7, #31]
        break;
 c006ffe:	e000      	b.n	c007002 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 c007000:	bf00      	nop
    }

    if (ret == HAL_OK)
 c007002:	7ffb      	ldrb	r3, [r7, #31]
 c007004:	2b00      	cmp	r3, #0
 c007006:	d10b      	bne.n	c007020 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 c007008:	4b37      	ldr	r3, [pc, #220]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c00700a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00700e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 c007012:	687b      	ldr	r3, [r7, #4]
 c007014:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c007016:	4934      	ldr	r1, [pc, #208]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007018:	4313      	orrs	r3, r2
 c00701a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c00701e:	e001      	b.n	c007024 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c007020:	7ffb      	ldrb	r3, [r7, #31]
 c007022:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c007024:	687b      	ldr	r3, [r7, #4]
 c007026:	681b      	ldr	r3, [r3, #0]
 c007028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c00702c:	2b00      	cmp	r3, #0
 c00702e:	d00a      	beq.n	c007046 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 c007030:	4b2d      	ldr	r3, [pc, #180]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007036:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 c00703a:	687b      	ldr	r3, [r7, #4]
 c00703c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c00703e:	492a      	ldr	r1, [pc, #168]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007040:	4313      	orrs	r3, r2
 c007042:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c007046:	687b      	ldr	r3, [r7, #4]
 c007048:	681b      	ldr	r3, [r3, #0]
 c00704a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c00704e:	2b00      	cmp	r3, #0
 c007050:	d00a      	beq.n	c007068 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 c007052:	4b25      	ldr	r3, [pc, #148]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007058:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 c00705c:	687b      	ldr	r3, [r7, #4]
 c00705e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c007060:	4921      	ldr	r1, [pc, #132]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007062:	4313      	orrs	r3, r2
 c007064:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c007068:	687b      	ldr	r3, [r7, #4]
 c00706a:	681b      	ldr	r3, [r3, #0]
 c00706c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c007070:	2b00      	cmp	r3, #0
 c007072:	d00a      	beq.n	c00708a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 c007074:	4b1c      	ldr	r3, [pc, #112]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00707a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 c00707e:	687b      	ldr	r3, [r7, #4]
 c007080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c007082:	4919      	ldr	r1, [pc, #100]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007084:	4313      	orrs	r3, r2
 c007086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c00708a:	687b      	ldr	r3, [r7, #4]
 c00708c:	681b      	ldr	r3, [r3, #0]
 c00708e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c007092:	2b00      	cmp	r3, #0
 c007094:	d00a      	beq.n	c0070ac <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 c007096:	4b14      	ldr	r3, [pc, #80]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c007098:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c00709c:	f023 0203 	bic.w	r2, r3, #3
 c0070a0:	687b      	ldr	r3, [r7, #4]
 c0070a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0070a4:	4910      	ldr	r1, [pc, #64]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0070a6:	4313      	orrs	r3, r2
 c0070a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 c0070ac:	687b      	ldr	r3, [r7, #4]
 c0070ae:	681b      	ldr	r3, [r3, #0]
 c0070b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c0070b4:	2b00      	cmp	r3, #0
 c0070b6:	d02b      	beq.n	c007110 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c0070b8:	4b0b      	ldr	r3, [pc, #44]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0070ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0070be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c0070c2:	687b      	ldr	r3, [r7, #4]
 c0070c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0070c6:	4908      	ldr	r1, [pc, #32]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0070c8:	4313      	orrs	r3, r2
 c0070ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c0070ce:	687b      	ldr	r3, [r7, #4]
 c0070d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0070d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c0070d6:	d109      	bne.n	c0070ec <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c0070d8:	4b03      	ldr	r3, [pc, #12]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0070da:	68db      	ldr	r3, [r3, #12]
 c0070dc:	4a02      	ldr	r2, [pc, #8]	; (c0070e8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0070de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c0070e2:	60d3      	str	r3, [r2, #12]
 c0070e4:	e014      	b.n	c007110 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 c0070e6:	bf00      	nop
 c0070e8:	50021000 	.word	0x50021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 c0070ec:	687b      	ldr	r3, [r7, #4]
 c0070ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0070f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c0070f4:	d10c      	bne.n	c007110 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c0070f6:	687b      	ldr	r3, [r7, #4]
 c0070f8:	3304      	adds	r3, #4
 c0070fa:	2101      	movs	r1, #1
 c0070fc:	4618      	mov	r0, r3
 c0070fe:	f000 f8f5 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c007102:	4603      	mov	r3, r0
 c007104:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 c007106:	7ffb      	ldrb	r3, [r7, #31]
 c007108:	2b00      	cmp	r3, #0
 c00710a:	d001      	beq.n	c007110 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 c00710c:	7ffb      	ldrb	r3, [r7, #31]
 c00710e:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c007110:	687b      	ldr	r3, [r7, #4]
 c007112:	681b      	ldr	r3, [r3, #0]
 c007114:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c007118:	2b00      	cmp	r3, #0
 c00711a:	d04a      	beq.n	c0071b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c00711c:	687b      	ldr	r3, [r7, #4]
 c00711e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c007120:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c007124:	d108      	bne.n	c007138 <HAL_RCCEx_PeriphCLKConfig+0x554>
 c007126:	4b70      	ldr	r3, [pc, #448]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007128:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c00712c:	4a6e      	ldr	r2, [pc, #440]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00712e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c007132:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 c007136:	e012      	b.n	c00715e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 c007138:	4b6b      	ldr	r3, [pc, #428]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00713a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00713e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c007142:	687b      	ldr	r3, [r7, #4]
 c007144:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c007146:	4968      	ldr	r1, [pc, #416]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007148:	4313      	orrs	r3, r2
 c00714a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c00714e:	4b66      	ldr	r3, [pc, #408]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007150:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c007154:	4a64      	ldr	r2, [pc, #400]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007156:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 c00715a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c00715e:	687b      	ldr	r3, [r7, #4]
 c007160:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c007162:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c007166:	d10d      	bne.n	c007184 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c007168:	687b      	ldr	r3, [r7, #4]
 c00716a:	3304      	adds	r3, #4
 c00716c:	2101      	movs	r1, #1
 c00716e:	4618      	mov	r0, r3
 c007170:	f000 f8bc 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c007174:	4603      	mov	r3, r0
 c007176:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c007178:	7ffb      	ldrb	r3, [r7, #31]
 c00717a:	2b00      	cmp	r3, #0
 c00717c:	d019      	beq.n	c0071b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 c00717e:	7ffb      	ldrb	r3, [r7, #31]
 c007180:	77bb      	strb	r3, [r7, #30]
 c007182:	e016      	b.n	c0071b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 c007184:	687b      	ldr	r3, [r7, #4]
 c007186:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c007188:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c00718c:	d106      	bne.n	c00719c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00718e:	4b56      	ldr	r3, [pc, #344]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007190:	68db      	ldr	r3, [r3, #12]
 c007192:	4a55      	ldr	r2, [pc, #340]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007194:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c007198:	60d3      	str	r3, [r2, #12]
 c00719a:	e00a      	b.n	c0071b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 c00719c:	687b      	ldr	r3, [r7, #4]
 c00719e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c0071a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c0071a4:	d105      	bne.n	c0071b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c0071a6:	4b50      	ldr	r3, [pc, #320]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071a8:	68db      	ldr	r3, [r3, #12]
 c0071aa:	4a4f      	ldr	r2, [pc, #316]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c0071b0:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c0071b2:	687b      	ldr	r3, [r7, #4]
 c0071b4:	681b      	ldr	r3, [r3, #0]
 c0071b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c0071ba:	2b00      	cmp	r3, #0
 c0071bc:	d028      	beq.n	c007210 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c0071be:	4b4a      	ldr	r3, [pc, #296]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0071c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c0071c8:	687b      	ldr	r3, [r7, #4]
 c0071ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0071cc:	4946      	ldr	r1, [pc, #280]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071ce:	4313      	orrs	r3, r2
 c0071d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c0071d4:	687b      	ldr	r3, [r7, #4]
 c0071d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0071d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c0071dc:	d106      	bne.n	c0071ec <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c0071de:	4b42      	ldr	r3, [pc, #264]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071e0:	68db      	ldr	r3, [r3, #12]
 c0071e2:	4a41      	ldr	r2, [pc, #260]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0071e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c0071e8:	60d3      	str	r3, [r2, #12]
 c0071ea:	e011      	b.n	c007210 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 c0071ec:	687b      	ldr	r3, [r7, #4]
 c0071ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0071f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c0071f4:	d10c      	bne.n	c007210 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c0071f6:	687b      	ldr	r3, [r7, #4]
 c0071f8:	3304      	adds	r3, #4
 c0071fa:	2101      	movs	r1, #1
 c0071fc:	4618      	mov	r0, r3
 c0071fe:	f000 f875 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c007202:	4603      	mov	r3, r0
 c007204:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c007206:	7ffb      	ldrb	r3, [r7, #31]
 c007208:	2b00      	cmp	r3, #0
 c00720a:	d001      	beq.n	c007210 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 c00720c:	7ffb      	ldrb	r3, [r7, #31]
 c00720e:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c007210:	687b      	ldr	r3, [r7, #4]
 c007212:	681b      	ldr	r3, [r3, #0]
 c007214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c007218:	2b00      	cmp	r3, #0
 c00721a:	d01e      	beq.n	c00725a <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c00721c:	4b32      	ldr	r3, [pc, #200]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00721e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007222:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 c007226:	687b      	ldr	r3, [r7, #4]
 c007228:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c00722c:	492e      	ldr	r1, [pc, #184]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00722e:	4313      	orrs	r3, r2
 c007230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c007234:	687b      	ldr	r3, [r7, #4]
 c007236:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c00723a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c00723e:	d10c      	bne.n	c00725a <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 c007240:	687b      	ldr	r3, [r7, #4]
 c007242:	3304      	adds	r3, #4
 c007244:	2102      	movs	r1, #2
 c007246:	4618      	mov	r0, r3
 c007248:	f000 f850 	bl	c0072ec <RCCEx_PLLSAI1_Config>
 c00724c:	4603      	mov	r3, r0
 c00724e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c007250:	7ffb      	ldrb	r3, [r7, #31]
 c007252:	2b00      	cmp	r3, #0
 c007254:	d001      	beq.n	c00725a <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 c007256:	7ffb      	ldrb	r3, [r7, #31]
 c007258:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c00725a:	687b      	ldr	r3, [r7, #4]
 c00725c:	681b      	ldr	r3, [r3, #0]
 c00725e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c007262:	2b00      	cmp	r3, #0
 c007264:	d00b      	beq.n	c00727e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 c007266:	4b20      	ldr	r3, [pc, #128]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007268:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c00726c:	f023 0204 	bic.w	r2, r3, #4
 c007270:	687b      	ldr	r3, [r7, #4]
 c007272:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c007276:	491c      	ldr	r1, [pc, #112]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c007278:	4313      	orrs	r3, r2
 c00727a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 c00727e:	687b      	ldr	r3, [r7, #4]
 c007280:	681b      	ldr	r3, [r3, #0]
 c007282:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c007286:	2b00      	cmp	r3, #0
 c007288:	d00b      	beq.n	c0072a2 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 c00728a:	4b17      	ldr	r3, [pc, #92]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00728c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c007290:	f023 0218 	bic.w	r2, r3, #24
 c007294:	687b      	ldr	r3, [r7, #4]
 c007296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00729a:	4913      	ldr	r1, [pc, #76]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c00729c:	4313      	orrs	r3, r2
 c00729e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c0072a2:	687b      	ldr	r3, [r7, #4]
 c0072a4:	681b      	ldr	r3, [r3, #0]
 c0072a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c0072aa:	2b00      	cmp	r3, #0
 c0072ac:	d017      	beq.n	c0072de <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c0072ae:	4b0e      	ldr	r3, [pc, #56]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0072b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0072b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c0072b8:	687b      	ldr	r3, [r7, #4]
 c0072ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c0072be:	490a      	ldr	r1, [pc, #40]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0072c0:	4313      	orrs	r3, r2
 c0072c2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c0072c6:	687b      	ldr	r3, [r7, #4]
 c0072c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c0072cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c0072d0:	d105      	bne.n	c0072de <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c0072d2:	4b05      	ldr	r3, [pc, #20]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0072d4:	68db      	ldr	r3, [r3, #12]
 c0072d6:	4a04      	ldr	r2, [pc, #16]	; (c0072e8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c0072d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c0072dc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 c0072de:	7fbb      	ldrb	r3, [r7, #30]
}
 c0072e0:	4618      	mov	r0, r3
 c0072e2:	3720      	adds	r7, #32
 c0072e4:	46bd      	mov	sp, r7
 c0072e6:	bd80      	pop	{r7, pc}
 c0072e8:	50021000 	.word	0x50021000

0c0072ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 c0072ec:	b580      	push	{r7, lr}
 c0072ee:	b084      	sub	sp, #16
 c0072f0:	af00      	add	r7, sp, #0
 c0072f2:	6078      	str	r0, [r7, #4]
 c0072f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c0072f6:	2300      	movs	r3, #0
 c0072f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 c0072fa:	687b      	ldr	r3, [r7, #4]
 c0072fc:	681b      	ldr	r3, [r3, #0]
 c0072fe:	2b03      	cmp	r3, #3
 c007300:	d018      	beq.n	c007334 <RCCEx_PLLSAI1_Config+0x48>
 c007302:	2b03      	cmp	r3, #3
 c007304:	d81f      	bhi.n	c007346 <RCCEx_PLLSAI1_Config+0x5a>
 c007306:	2b01      	cmp	r3, #1
 c007308:	d002      	beq.n	c007310 <RCCEx_PLLSAI1_Config+0x24>
 c00730a:	2b02      	cmp	r3, #2
 c00730c:	d009      	beq.n	c007322 <RCCEx_PLLSAI1_Config+0x36>
 c00730e:	e01a      	b.n	c007346 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c007310:	4b65      	ldr	r3, [pc, #404]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007312:	681b      	ldr	r3, [r3, #0]
 c007314:	f003 0302 	and.w	r3, r3, #2
 c007318:	2b00      	cmp	r3, #0
 c00731a:	d117      	bne.n	c00734c <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 c00731c:	2301      	movs	r3, #1
 c00731e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c007320:	e014      	b.n	c00734c <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c007322:	4b61      	ldr	r3, [pc, #388]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007324:	681b      	ldr	r3, [r3, #0]
 c007326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00732a:	2b00      	cmp	r3, #0
 c00732c:	d110      	bne.n	c007350 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 c00732e:	2301      	movs	r3, #1
 c007330:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c007332:	e00d      	b.n	c007350 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c007334:	4b5c      	ldr	r3, [pc, #368]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007336:	681b      	ldr	r3, [r3, #0]
 c007338:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c00733c:	2b00      	cmp	r3, #0
 c00733e:	d109      	bne.n	c007354 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 c007340:	2301      	movs	r3, #1
 c007342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c007344:	e006      	b.n	c007354 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 c007346:	2301      	movs	r3, #1
 c007348:	73fb      	strb	r3, [r7, #15]
      break;
 c00734a:	e004      	b.n	c007356 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c00734c:	bf00      	nop
 c00734e:	e002      	b.n	c007356 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c007350:	bf00      	nop
 c007352:	e000      	b.n	c007356 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c007354:	bf00      	nop
  }

  if (status == HAL_OK)
 c007356:	7bfb      	ldrb	r3, [r7, #15]
 c007358:	2b00      	cmp	r3, #0
 c00735a:	f040 809f 	bne.w	c00749c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 c00735e:	4b52      	ldr	r3, [pc, #328]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007360:	681b      	ldr	r3, [r3, #0]
 c007362:	4a51      	ldr	r2, [pc, #324]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007364:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c007368:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c00736a:	f7fd fe3d 	bl	c004fe8 <HAL_GetTick>
 c00736e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c007370:	e00f      	b.n	c007392 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c007372:	f7fd fe39 	bl	c004fe8 <HAL_GetTick>
 c007376:	4602      	mov	r2, r0
 c007378:	68bb      	ldr	r3, [r7, #8]
 c00737a:	1ad3      	subs	r3, r2, r3
 c00737c:	2b02      	cmp	r3, #2
 c00737e:	d908      	bls.n	c007392 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c007380:	4b49      	ldr	r3, [pc, #292]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007382:	681b      	ldr	r3, [r3, #0]
 c007384:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c007388:	2b00      	cmp	r3, #0
 c00738a:	d009      	beq.n	c0073a0 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 c00738c:	2303      	movs	r3, #3
 c00738e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c007390:	e006      	b.n	c0073a0 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c007392:	4b45      	ldr	r3, [pc, #276]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007394:	681b      	ldr	r3, [r3, #0]
 c007396:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c00739a:	2b00      	cmp	r3, #0
 c00739c:	d1e9      	bne.n	c007372 <RCCEx_PLLSAI1_Config+0x86>
 c00739e:	e000      	b.n	c0073a2 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 c0073a0:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c0073a2:	7bfb      	ldrb	r3, [r7, #15]
 c0073a4:	2b00      	cmp	r3, #0
 c0073a6:	d179      	bne.n	c00749c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c0073a8:	683b      	ldr	r3, [r7, #0]
 c0073aa:	2b00      	cmp	r3, #0
 c0073ac:	d116      	bne.n	c0073dc <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c0073ae:	4b3e      	ldr	r3, [pc, #248]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c0073b0:	691a      	ldr	r2, [r3, #16]
 c0073b2:	4b3e      	ldr	r3, [pc, #248]	; (c0074ac <RCCEx_PLLSAI1_Config+0x1c0>)
 c0073b4:	4013      	ands	r3, r2
 c0073b6:	687a      	ldr	r2, [r7, #4]
 c0073b8:	6892      	ldr	r2, [r2, #8]
 c0073ba:	0211      	lsls	r1, r2, #8
 c0073bc:	687a      	ldr	r2, [r7, #4]
 c0073be:	68d2      	ldr	r2, [r2, #12]
 c0073c0:	06d2      	lsls	r2, r2, #27
 c0073c2:	4311      	orrs	r1, r2
 c0073c4:	687a      	ldr	r2, [r7, #4]
 c0073c6:	6852      	ldr	r2, [r2, #4]
 c0073c8:	3a01      	subs	r2, #1
 c0073ca:	0112      	lsls	r2, r2, #4
 c0073cc:	4311      	orrs	r1, r2
 c0073ce:	687a      	ldr	r2, [r7, #4]
 c0073d0:	6812      	ldr	r2, [r2, #0]
 c0073d2:	430a      	orrs	r2, r1
 c0073d4:	4934      	ldr	r1, [pc, #208]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c0073d6:	4313      	orrs	r3, r2
 c0073d8:	610b      	str	r3, [r1, #16]
 c0073da:	e033      	b.n	c007444 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 c0073dc:	683b      	ldr	r3, [r7, #0]
 c0073de:	2b01      	cmp	r3, #1
 c0073e0:	d118      	bne.n	c007414 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c0073e2:	4b31      	ldr	r3, [pc, #196]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c0073e4:	691a      	ldr	r2, [r3, #16]
 c0073e6:	4b32      	ldr	r3, [pc, #200]	; (c0074b0 <RCCEx_PLLSAI1_Config+0x1c4>)
 c0073e8:	4013      	ands	r3, r2
 c0073ea:	687a      	ldr	r2, [r7, #4]
 c0073ec:	6892      	ldr	r2, [r2, #8]
 c0073ee:	0211      	lsls	r1, r2, #8
 c0073f0:	687a      	ldr	r2, [r7, #4]
 c0073f2:	6912      	ldr	r2, [r2, #16]
 c0073f4:	0852      	lsrs	r2, r2, #1
 c0073f6:	3a01      	subs	r2, #1
 c0073f8:	0552      	lsls	r2, r2, #21
 c0073fa:	4311      	orrs	r1, r2
 c0073fc:	687a      	ldr	r2, [r7, #4]
 c0073fe:	6852      	ldr	r2, [r2, #4]
 c007400:	3a01      	subs	r2, #1
 c007402:	0112      	lsls	r2, r2, #4
 c007404:	4311      	orrs	r1, r2
 c007406:	687a      	ldr	r2, [r7, #4]
 c007408:	6812      	ldr	r2, [r2, #0]
 c00740a:	430a      	orrs	r2, r1
 c00740c:	4926      	ldr	r1, [pc, #152]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c00740e:	4313      	orrs	r3, r2
 c007410:	610b      	str	r3, [r1, #16]
 c007412:	e017      	b.n	c007444 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c007414:	4b24      	ldr	r3, [pc, #144]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007416:	691a      	ldr	r2, [r3, #16]
 c007418:	4b26      	ldr	r3, [pc, #152]	; (c0074b4 <RCCEx_PLLSAI1_Config+0x1c8>)
 c00741a:	4013      	ands	r3, r2
 c00741c:	687a      	ldr	r2, [r7, #4]
 c00741e:	6892      	ldr	r2, [r2, #8]
 c007420:	0211      	lsls	r1, r2, #8
 c007422:	687a      	ldr	r2, [r7, #4]
 c007424:	6952      	ldr	r2, [r2, #20]
 c007426:	0852      	lsrs	r2, r2, #1
 c007428:	3a01      	subs	r2, #1
 c00742a:	0652      	lsls	r2, r2, #25
 c00742c:	4311      	orrs	r1, r2
 c00742e:	687a      	ldr	r2, [r7, #4]
 c007430:	6852      	ldr	r2, [r2, #4]
 c007432:	3a01      	subs	r2, #1
 c007434:	0112      	lsls	r2, r2, #4
 c007436:	4311      	orrs	r1, r2
 c007438:	687a      	ldr	r2, [r7, #4]
 c00743a:	6812      	ldr	r2, [r2, #0]
 c00743c:	430a      	orrs	r2, r1
 c00743e:	491a      	ldr	r1, [pc, #104]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007440:	4313      	orrs	r3, r2
 c007442:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 c007444:	4b18      	ldr	r3, [pc, #96]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007446:	681b      	ldr	r3, [r3, #0]
 c007448:	4a17      	ldr	r2, [pc, #92]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c00744a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c00744e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c007450:	f7fd fdca 	bl	c004fe8 <HAL_GetTick>
 c007454:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c007456:	e00f      	b.n	c007478 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c007458:	f7fd fdc6 	bl	c004fe8 <HAL_GetTick>
 c00745c:	4602      	mov	r2, r0
 c00745e:	68bb      	ldr	r3, [r7, #8]
 c007460:	1ad3      	subs	r3, r2, r3
 c007462:	2b02      	cmp	r3, #2
 c007464:	d908      	bls.n	c007478 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c007466:	4b10      	ldr	r3, [pc, #64]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007468:	681b      	ldr	r3, [r3, #0]
 c00746a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c00746e:	2b00      	cmp	r3, #0
 c007470:	d109      	bne.n	c007486 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 c007472:	2303      	movs	r3, #3
 c007474:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c007476:	e006      	b.n	c007486 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c007478:	4b0b      	ldr	r3, [pc, #44]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c00747a:	681b      	ldr	r3, [r3, #0]
 c00747c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c007480:	2b00      	cmp	r3, #0
 c007482:	d0e9      	beq.n	c007458 <RCCEx_PLLSAI1_Config+0x16c>
 c007484:	e000      	b.n	c007488 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 c007486:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c007488:	7bfb      	ldrb	r3, [r7, #15]
 c00748a:	2b00      	cmp	r3, #0
 c00748c:	d106      	bne.n	c00749c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 c00748e:	4b06      	ldr	r3, [pc, #24]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007490:	691a      	ldr	r2, [r3, #16]
 c007492:	687b      	ldr	r3, [r7, #4]
 c007494:	699b      	ldr	r3, [r3, #24]
 c007496:	4904      	ldr	r1, [pc, #16]	; (c0074a8 <RCCEx_PLLSAI1_Config+0x1bc>)
 c007498:	4313      	orrs	r3, r2
 c00749a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 c00749c:	7bfb      	ldrb	r3, [r7, #15]
}
 c00749e:	4618      	mov	r0, r3
 c0074a0:	3710      	adds	r7, #16
 c0074a2:	46bd      	mov	sp, r7
 c0074a4:	bd80      	pop	{r7, pc}
 c0074a6:	bf00      	nop
 c0074a8:	50021000 	.word	0x50021000
 c0074ac:	07ff800c 	.word	0x07ff800c
 c0074b0:	ff9f800c 	.word	0xff9f800c
 c0074b4:	f9ff800c 	.word	0xf9ff800c

0c0074b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 c0074b8:	b580      	push	{r7, lr}
 c0074ba:	b084      	sub	sp, #16
 c0074bc:	af00      	add	r7, sp, #0
 c0074be:	6078      	str	r0, [r7, #4]
 c0074c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c0074c2:	2300      	movs	r3, #0
 c0074c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 c0074c6:	687b      	ldr	r3, [r7, #4]
 c0074c8:	681b      	ldr	r3, [r3, #0]
 c0074ca:	2b03      	cmp	r3, #3
 c0074cc:	d018      	beq.n	c007500 <RCCEx_PLLSAI2_Config+0x48>
 c0074ce:	2b03      	cmp	r3, #3
 c0074d0:	d81f      	bhi.n	c007512 <RCCEx_PLLSAI2_Config+0x5a>
 c0074d2:	2b01      	cmp	r3, #1
 c0074d4:	d002      	beq.n	c0074dc <RCCEx_PLLSAI2_Config+0x24>
 c0074d6:	2b02      	cmp	r3, #2
 c0074d8:	d009      	beq.n	c0074ee <RCCEx_PLLSAI2_Config+0x36>
 c0074da:	e01a      	b.n	c007512 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c0074dc:	4b4a      	ldr	r3, [pc, #296]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0074de:	681b      	ldr	r3, [r3, #0]
 c0074e0:	f003 0302 	and.w	r3, r3, #2
 c0074e4:	2b00      	cmp	r3, #0
 c0074e6:	d117      	bne.n	c007518 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 c0074e8:	2301      	movs	r3, #1
 c0074ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c0074ec:	e014      	b.n	c007518 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c0074ee:	4b46      	ldr	r3, [pc, #280]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0074f0:	681b      	ldr	r3, [r3, #0]
 c0074f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0074f6:	2b00      	cmp	r3, #0
 c0074f8:	d110      	bne.n	c00751c <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 c0074fa:	2301      	movs	r3, #1
 c0074fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c0074fe:	e00d      	b.n	c00751c <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c007500:	4b41      	ldr	r3, [pc, #260]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c007502:	681b      	ldr	r3, [r3, #0]
 c007504:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c007508:	2b00      	cmp	r3, #0
 c00750a:	d109      	bne.n	c007520 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 c00750c:	2301      	movs	r3, #1
 c00750e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c007510:	e006      	b.n	c007520 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 c007512:	2301      	movs	r3, #1
 c007514:	73fb      	strb	r3, [r7, #15]
      break;
 c007516:	e004      	b.n	c007522 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c007518:	bf00      	nop
 c00751a:	e002      	b.n	c007522 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c00751c:	bf00      	nop
 c00751e:	e000      	b.n	c007522 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c007520:	bf00      	nop
  }

  if (status == HAL_OK)
 c007522:	7bfb      	ldrb	r3, [r7, #15]
 c007524:	2b00      	cmp	r3, #0
 c007526:	d169      	bne.n	c0075fc <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 c007528:	4b37      	ldr	r3, [pc, #220]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c00752a:	681b      	ldr	r3, [r3, #0]
 c00752c:	4a36      	ldr	r2, [pc, #216]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c00752e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c007532:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c007534:	f7fd fd58 	bl	c004fe8 <HAL_GetTick>
 c007538:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00753a:	e00f      	b.n	c00755c <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c00753c:	f7fd fd54 	bl	c004fe8 <HAL_GetTick>
 c007540:	4602      	mov	r2, r0
 c007542:	68bb      	ldr	r3, [r7, #8]
 c007544:	1ad3      	subs	r3, r2, r3
 c007546:	2b02      	cmp	r3, #2
 c007548:	d908      	bls.n	c00755c <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00754a:	4b2f      	ldr	r3, [pc, #188]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c00754c:	681b      	ldr	r3, [r3, #0]
 c00754e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c007552:	2b00      	cmp	r3, #0
 c007554:	d009      	beq.n	c00756a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 c007556:	2303      	movs	r3, #3
 c007558:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c00755a:	e006      	b.n	c00756a <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00755c:	4b2a      	ldr	r3, [pc, #168]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c00755e:	681b      	ldr	r3, [r3, #0]
 c007560:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c007564:	2b00      	cmp	r3, #0
 c007566:	d1e9      	bne.n	c00753c <RCCEx_PLLSAI2_Config+0x84>
 c007568:	e000      	b.n	c00756c <RCCEx_PLLSAI2_Config+0xb4>
        break;
 c00756a:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c00756c:	7bfb      	ldrb	r3, [r7, #15]
 c00756e:	2b00      	cmp	r3, #0
 c007570:	d144      	bne.n	c0075fc <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c007572:	683b      	ldr	r3, [r7, #0]
 c007574:	2b00      	cmp	r3, #0
 c007576:	d115      	bne.n	c0075a4 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 c007578:	4b23      	ldr	r3, [pc, #140]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c00757a:	695a      	ldr	r2, [r3, #20]
 c00757c:	4b23      	ldr	r3, [pc, #140]	; (c00760c <RCCEx_PLLSAI2_Config+0x154>)
 c00757e:	4013      	ands	r3, r2
 c007580:	687a      	ldr	r2, [r7, #4]
 c007582:	6892      	ldr	r2, [r2, #8]
 c007584:	0211      	lsls	r1, r2, #8
 c007586:	687a      	ldr	r2, [r7, #4]
 c007588:	68d2      	ldr	r2, [r2, #12]
 c00758a:	06d2      	lsls	r2, r2, #27
 c00758c:	4311      	orrs	r1, r2
 c00758e:	687a      	ldr	r2, [r7, #4]
 c007590:	6852      	ldr	r2, [r2, #4]
 c007592:	3a01      	subs	r2, #1
 c007594:	0112      	lsls	r2, r2, #4
 c007596:	4311      	orrs	r1, r2
 c007598:	687a      	ldr	r2, [r7, #4]
 c00759a:	6812      	ldr	r2, [r2, #0]
 c00759c:	430a      	orrs	r2, r1
 c00759e:	491a      	ldr	r1, [pc, #104]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075a0:	4313      	orrs	r3, r2
 c0075a2:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 c0075a4:	4b18      	ldr	r3, [pc, #96]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075a6:	681b      	ldr	r3, [r3, #0]
 c0075a8:	4a17      	ldr	r2, [pc, #92]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0075ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0075b0:	f7fd fd1a 	bl	c004fe8 <HAL_GetTick>
 c0075b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0075b6:	e00f      	b.n	c0075d8 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c0075b8:	f7fd fd16 	bl	c004fe8 <HAL_GetTick>
 c0075bc:	4602      	mov	r2, r0
 c0075be:	68bb      	ldr	r3, [r7, #8]
 c0075c0:	1ad3      	subs	r3, r2, r3
 c0075c2:	2b02      	cmp	r3, #2
 c0075c4:	d908      	bls.n	c0075d8 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0075c6:	4b10      	ldr	r3, [pc, #64]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075c8:	681b      	ldr	r3, [r3, #0]
 c0075ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0075ce:	2b00      	cmp	r3, #0
 c0075d0:	d109      	bne.n	c0075e6 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 c0075d2:	2303      	movs	r3, #3
 c0075d4:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c0075d6:	e006      	b.n	c0075e6 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0075d8:	4b0b      	ldr	r3, [pc, #44]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075da:	681b      	ldr	r3, [r3, #0]
 c0075dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0075e0:	2b00      	cmp	r3, #0
 c0075e2:	d0e9      	beq.n	c0075b8 <RCCEx_PLLSAI2_Config+0x100>
 c0075e4:	e000      	b.n	c0075e8 <RCCEx_PLLSAI2_Config+0x130>
          break;
 c0075e6:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c0075e8:	7bfb      	ldrb	r3, [r7, #15]
 c0075ea:	2b00      	cmp	r3, #0
 c0075ec:	d106      	bne.n	c0075fc <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 c0075ee:	4b06      	ldr	r3, [pc, #24]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075f0:	695a      	ldr	r2, [r3, #20]
 c0075f2:	687b      	ldr	r3, [r7, #4]
 c0075f4:	691b      	ldr	r3, [r3, #16]
 c0075f6:	4904      	ldr	r1, [pc, #16]	; (c007608 <RCCEx_PLLSAI2_Config+0x150>)
 c0075f8:	4313      	orrs	r3, r2
 c0075fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 c0075fc:	7bfb      	ldrb	r3, [r7, #15]
}
 c0075fe:	4618      	mov	r0, r3
 c007600:	3710      	adds	r7, #16
 c007602:	46bd      	mov	sp, r7
 c007604:	bd80      	pop	{r7, pc}
 c007606:	bf00      	nop
 c007608:	50021000 	.word	0x50021000
 c00760c:	07ff800c 	.word	0x07ff800c

0c007610 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 c007610:	b580      	push	{r7, lr}
 c007612:	b082      	sub	sp, #8
 c007614:	af00      	add	r7, sp, #0
 c007616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 c007618:	687b      	ldr	r3, [r7, #4]
 c00761a:	2b00      	cmp	r3, #0
 c00761c:	d101      	bne.n	c007622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 c00761e:	2301      	movs	r3, #1
 c007620:	e042      	b.n	c0076a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 c007622:	687b      	ldr	r3, [r7, #4]
 c007624:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c007628:	2b00      	cmp	r3, #0
 c00762a:	d106      	bne.n	c00763a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 c00762c:	687b      	ldr	r3, [r7, #4]
 c00762e:	2200      	movs	r2, #0
 c007630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 c007634:	6878      	ldr	r0, [r7, #4]
 c007636:	f7fd fbbb 	bl	c004db0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 c00763a:	687b      	ldr	r3, [r7, #4]
 c00763c:	2224      	movs	r2, #36	; 0x24
 c00763e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 c007642:	687b      	ldr	r3, [r7, #4]
 c007644:	681b      	ldr	r3, [r3, #0]
 c007646:	681a      	ldr	r2, [r3, #0]
 c007648:	687b      	ldr	r3, [r7, #4]
 c00764a:	681b      	ldr	r3, [r3, #0]
 c00764c:	f022 0201 	bic.w	r2, r2, #1
 c007650:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 c007652:	6878      	ldr	r0, [r7, #4]
 c007654:	f000 f996 	bl	c007984 <UART_SetConfig>
 c007658:	4603      	mov	r3, r0
 c00765a:	2b01      	cmp	r3, #1
 c00765c:	d101      	bne.n	c007662 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 c00765e:	2301      	movs	r3, #1
 c007660:	e022      	b.n	c0076a8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c007662:	687b      	ldr	r3, [r7, #4]
 c007664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007666:	2b00      	cmp	r3, #0
 c007668:	d002      	beq.n	c007670 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 c00766a:	6878      	ldr	r0, [r7, #4]
 c00766c:	f000 fc88 	bl	c007f80 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c007670:	687b      	ldr	r3, [r7, #4]
 c007672:	681b      	ldr	r3, [r3, #0]
 c007674:	685a      	ldr	r2, [r3, #4]
 c007676:	687b      	ldr	r3, [r7, #4]
 c007678:	681b      	ldr	r3, [r3, #0]
 c00767a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 c00767e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c007680:	687b      	ldr	r3, [r7, #4]
 c007682:	681b      	ldr	r3, [r3, #0]
 c007684:	689a      	ldr	r2, [r3, #8]
 c007686:	687b      	ldr	r3, [r7, #4]
 c007688:	681b      	ldr	r3, [r3, #0]
 c00768a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 c00768e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 c007690:	687b      	ldr	r3, [r7, #4]
 c007692:	681b      	ldr	r3, [r3, #0]
 c007694:	681a      	ldr	r2, [r3, #0]
 c007696:	687b      	ldr	r3, [r7, #4]
 c007698:	681b      	ldr	r3, [r3, #0]
 c00769a:	f042 0201 	orr.w	r2, r2, #1
 c00769e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 c0076a0:	6878      	ldr	r0, [r7, #4]
 c0076a2:	f000 fd0f 	bl	c0080c4 <UART_CheckIdleState>
 c0076a6:	4603      	mov	r3, r0
}
 c0076a8:	4618      	mov	r0, r3
 c0076aa:	3708      	adds	r7, #8
 c0076ac:	46bd      	mov	sp, r7
 c0076ae:	bd80      	pop	{r7, pc}

0c0076b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c0076b0:	b580      	push	{r7, lr}
 c0076b2:	b08a      	sub	sp, #40	; 0x28
 c0076b4:	af02      	add	r7, sp, #8
 c0076b6:	60f8      	str	r0, [r7, #12]
 c0076b8:	60b9      	str	r1, [r7, #8]
 c0076ba:	603b      	str	r3, [r7, #0]
 c0076bc:	4613      	mov	r3, r2
 c0076be:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 c0076c0:	68fb      	ldr	r3, [r7, #12]
 c0076c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c0076c6:	2b20      	cmp	r3, #32
 c0076c8:	f040 8083 	bne.w	c0077d2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 c0076cc:	68bb      	ldr	r3, [r7, #8]
 c0076ce:	2b00      	cmp	r3, #0
 c0076d0:	d002      	beq.n	c0076d8 <HAL_UART_Transmit+0x28>
 c0076d2:	88fb      	ldrh	r3, [r7, #6]
 c0076d4:	2b00      	cmp	r3, #0
 c0076d6:	d101      	bne.n	c0076dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 c0076d8:	2301      	movs	r3, #1
 c0076da:	e07b      	b.n	c0077d4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 c0076dc:	68fb      	ldr	r3, [r7, #12]
 c0076de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c0076e2:	2b01      	cmp	r3, #1
 c0076e4:	d101      	bne.n	c0076ea <HAL_UART_Transmit+0x3a>
 c0076e6:	2302      	movs	r3, #2
 c0076e8:	e074      	b.n	c0077d4 <HAL_UART_Transmit+0x124>
 c0076ea:	68fb      	ldr	r3, [r7, #12]
 c0076ec:	2201      	movs	r2, #1
 c0076ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0076f2:	68fb      	ldr	r3, [r7, #12]
 c0076f4:	2200      	movs	r2, #0
 c0076f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c0076fa:	68fb      	ldr	r3, [r7, #12]
 c0076fc:	2221      	movs	r2, #33	; 0x21
 c0076fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c007702:	f7fd fc71 	bl	c004fe8 <HAL_GetTick>
 c007706:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 c007708:	68fb      	ldr	r3, [r7, #12]
 c00770a:	88fa      	ldrh	r2, [r7, #6]
 c00770c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 c007710:	68fb      	ldr	r3, [r7, #12]
 c007712:	88fa      	ldrh	r2, [r7, #6]
 c007714:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c007718:	68fb      	ldr	r3, [r7, #12]
 c00771a:	689b      	ldr	r3, [r3, #8]
 c00771c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c007720:	d108      	bne.n	c007734 <HAL_UART_Transmit+0x84>
 c007722:	68fb      	ldr	r3, [r7, #12]
 c007724:	691b      	ldr	r3, [r3, #16]
 c007726:	2b00      	cmp	r3, #0
 c007728:	d104      	bne.n	c007734 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 c00772a:	2300      	movs	r3, #0
 c00772c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 c00772e:	68bb      	ldr	r3, [r7, #8]
 c007730:	61bb      	str	r3, [r7, #24]
 c007732:	e003      	b.n	c00773c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 c007734:	68bb      	ldr	r3, [r7, #8]
 c007736:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 c007738:	2300      	movs	r3, #0
 c00773a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 c00773c:	68fb      	ldr	r3, [r7, #12]
 c00773e:	2200      	movs	r2, #0
 c007740:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 c007744:	e02c      	b.n	c0077a0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c007746:	683b      	ldr	r3, [r7, #0]
 c007748:	9300      	str	r3, [sp, #0]
 c00774a:	697b      	ldr	r3, [r7, #20]
 c00774c:	2200      	movs	r2, #0
 c00774e:	2180      	movs	r1, #128	; 0x80
 c007750:	68f8      	ldr	r0, [r7, #12]
 c007752:	f000 fd02 	bl	c00815a <UART_WaitOnFlagUntilTimeout>
 c007756:	4603      	mov	r3, r0
 c007758:	2b00      	cmp	r3, #0
 c00775a:	d001      	beq.n	c007760 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 c00775c:	2303      	movs	r3, #3
 c00775e:	e039      	b.n	c0077d4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 c007760:	69fb      	ldr	r3, [r7, #28]
 c007762:	2b00      	cmp	r3, #0
 c007764:	d10b      	bne.n	c00777e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c007766:	69bb      	ldr	r3, [r7, #24]
 c007768:	881b      	ldrh	r3, [r3, #0]
 c00776a:	461a      	mov	r2, r3
 c00776c:	68fb      	ldr	r3, [r7, #12]
 c00776e:	681b      	ldr	r3, [r3, #0]
 c007770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 c007774:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 c007776:	69bb      	ldr	r3, [r7, #24]
 c007778:	3302      	adds	r3, #2
 c00777a:	61bb      	str	r3, [r7, #24]
 c00777c:	e007      	b.n	c00778e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c00777e:	69fb      	ldr	r3, [r7, #28]
 c007780:	781a      	ldrb	r2, [r3, #0]
 c007782:	68fb      	ldr	r3, [r7, #12]
 c007784:	681b      	ldr	r3, [r3, #0]
 c007786:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 c007788:	69fb      	ldr	r3, [r7, #28]
 c00778a:	3301      	adds	r3, #1
 c00778c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 c00778e:	68fb      	ldr	r3, [r7, #12]
 c007790:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c007794:	b29b      	uxth	r3, r3
 c007796:	3b01      	subs	r3, #1
 c007798:	b29a      	uxth	r2, r3
 c00779a:	68fb      	ldr	r3, [r7, #12]
 c00779c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 c0077a0:	68fb      	ldr	r3, [r7, #12]
 c0077a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c0077a6:	b29b      	uxth	r3, r3
 c0077a8:	2b00      	cmp	r3, #0
 c0077aa:	d1cc      	bne.n	c007746 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c0077ac:	683b      	ldr	r3, [r7, #0]
 c0077ae:	9300      	str	r3, [sp, #0]
 c0077b0:	697b      	ldr	r3, [r7, #20]
 c0077b2:	2200      	movs	r2, #0
 c0077b4:	2140      	movs	r1, #64	; 0x40
 c0077b6:	68f8      	ldr	r0, [r7, #12]
 c0077b8:	f000 fccf 	bl	c00815a <UART_WaitOnFlagUntilTimeout>
 c0077bc:	4603      	mov	r3, r0
 c0077be:	2b00      	cmp	r3, #0
 c0077c0:	d001      	beq.n	c0077c6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 c0077c2:	2303      	movs	r3, #3
 c0077c4:	e006      	b.n	c0077d4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 c0077c6:	68fb      	ldr	r3, [r7, #12]
 c0077c8:	2220      	movs	r2, #32
 c0077ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 c0077ce:	2300      	movs	r3, #0
 c0077d0:	e000      	b.n	c0077d4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 c0077d2:	2302      	movs	r3, #2
  }
}
 c0077d4:	4618      	mov	r0, r3
 c0077d6:	3720      	adds	r7, #32
 c0077d8:	46bd      	mov	sp, r7
 c0077da:	bd80      	pop	{r7, pc}

0c0077dc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c0077dc:	b580      	push	{r7, lr}
 c0077de:	b08a      	sub	sp, #40	; 0x28
 c0077e0:	af02      	add	r7, sp, #8
 c0077e2:	60f8      	str	r0, [r7, #12]
 c0077e4:	60b9      	str	r1, [r7, #8]
 c0077e6:	603b      	str	r3, [r7, #0]
 c0077e8:	4613      	mov	r3, r2
 c0077ea:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 c0077ec:	68fb      	ldr	r3, [r7, #12]
 c0077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0077f2:	2b20      	cmp	r3, #32
 c0077f4:	f040 80c0 	bne.w	c007978 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 c0077f8:	68bb      	ldr	r3, [r7, #8]
 c0077fa:	2b00      	cmp	r3, #0
 c0077fc:	d002      	beq.n	c007804 <HAL_UART_Receive+0x28>
 c0077fe:	88fb      	ldrh	r3, [r7, #6]
 c007800:	2b00      	cmp	r3, #0
 c007802:	d101      	bne.n	c007808 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 c007804:	2301      	movs	r3, #1
 c007806:	e0b8      	b.n	c00797a <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 c007808:	68fb      	ldr	r3, [r7, #12]
 c00780a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c00780e:	2b01      	cmp	r3, #1
 c007810:	d101      	bne.n	c007816 <HAL_UART_Receive+0x3a>
 c007812:	2302      	movs	r3, #2
 c007814:	e0b1      	b.n	c00797a <HAL_UART_Receive+0x19e>
 c007816:	68fb      	ldr	r3, [r7, #12]
 c007818:	2201      	movs	r2, #1
 c00781a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00781e:	68fb      	ldr	r3, [r7, #12]
 c007820:	2200      	movs	r2, #0
 c007822:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c007826:	68fb      	ldr	r3, [r7, #12]
 c007828:	2222      	movs	r2, #34	; 0x22
 c00782a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00782e:	68fb      	ldr	r3, [r7, #12]
 c007830:	2200      	movs	r2, #0
 c007832:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c007834:	f7fd fbd8 	bl	c004fe8 <HAL_GetTick>
 c007838:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 c00783a:	68fb      	ldr	r3, [r7, #12]
 c00783c:	88fa      	ldrh	r2, [r7, #6]
 c00783e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 c007842:	68fb      	ldr	r3, [r7, #12]
 c007844:	88fa      	ldrh	r2, [r7, #6]
 c007846:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 c00784a:	68fb      	ldr	r3, [r7, #12]
 c00784c:	689b      	ldr	r3, [r3, #8]
 c00784e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c007852:	d10e      	bne.n	c007872 <HAL_UART_Receive+0x96>
 c007854:	68fb      	ldr	r3, [r7, #12]
 c007856:	691b      	ldr	r3, [r3, #16]
 c007858:	2b00      	cmp	r3, #0
 c00785a:	d105      	bne.n	c007868 <HAL_UART_Receive+0x8c>
 c00785c:	68fb      	ldr	r3, [r7, #12]
 c00785e:	f240 12ff 	movw	r2, #511	; 0x1ff
 c007862:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c007866:	e02d      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c007868:	68fb      	ldr	r3, [r7, #12]
 c00786a:	22ff      	movs	r2, #255	; 0xff
 c00786c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c007870:	e028      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c007872:	68fb      	ldr	r3, [r7, #12]
 c007874:	689b      	ldr	r3, [r3, #8]
 c007876:	2b00      	cmp	r3, #0
 c007878:	d10d      	bne.n	c007896 <HAL_UART_Receive+0xba>
 c00787a:	68fb      	ldr	r3, [r7, #12]
 c00787c:	691b      	ldr	r3, [r3, #16]
 c00787e:	2b00      	cmp	r3, #0
 c007880:	d104      	bne.n	c00788c <HAL_UART_Receive+0xb0>
 c007882:	68fb      	ldr	r3, [r7, #12]
 c007884:	22ff      	movs	r2, #255	; 0xff
 c007886:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c00788a:	e01b      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c00788c:	68fb      	ldr	r3, [r7, #12]
 c00788e:	227f      	movs	r2, #127	; 0x7f
 c007890:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c007894:	e016      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c007896:	68fb      	ldr	r3, [r7, #12]
 c007898:	689b      	ldr	r3, [r3, #8]
 c00789a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c00789e:	d10d      	bne.n	c0078bc <HAL_UART_Receive+0xe0>
 c0078a0:	68fb      	ldr	r3, [r7, #12]
 c0078a2:	691b      	ldr	r3, [r3, #16]
 c0078a4:	2b00      	cmp	r3, #0
 c0078a6:	d104      	bne.n	c0078b2 <HAL_UART_Receive+0xd6>
 c0078a8:	68fb      	ldr	r3, [r7, #12]
 c0078aa:	227f      	movs	r2, #127	; 0x7f
 c0078ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c0078b0:	e008      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c0078b2:	68fb      	ldr	r3, [r7, #12]
 c0078b4:	223f      	movs	r2, #63	; 0x3f
 c0078b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c0078ba:	e003      	b.n	c0078c4 <HAL_UART_Receive+0xe8>
 c0078bc:	68fb      	ldr	r3, [r7, #12]
 c0078be:	2200      	movs	r2, #0
 c0078c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 c0078c4:	68fb      	ldr	r3, [r7, #12]
 c0078c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 c0078ca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0078cc:	68fb      	ldr	r3, [r7, #12]
 c0078ce:	689b      	ldr	r3, [r3, #8]
 c0078d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c0078d4:	d108      	bne.n	c0078e8 <HAL_UART_Receive+0x10c>
 c0078d6:	68fb      	ldr	r3, [r7, #12]
 c0078d8:	691b      	ldr	r3, [r3, #16]
 c0078da:	2b00      	cmp	r3, #0
 c0078dc:	d104      	bne.n	c0078e8 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 c0078de:	2300      	movs	r3, #0
 c0078e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 c0078e2:	68bb      	ldr	r3, [r7, #8]
 c0078e4:	61bb      	str	r3, [r7, #24]
 c0078e6:	e003      	b.n	c0078f0 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 c0078e8:	68bb      	ldr	r3, [r7, #8]
 c0078ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 c0078ec:	2300      	movs	r3, #0
 c0078ee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 c0078f0:	68fb      	ldr	r3, [r7, #12]
 c0078f2:	2200      	movs	r2, #0
 c0078f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 c0078f8:	e032      	b.n	c007960 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 c0078fa:	683b      	ldr	r3, [r7, #0]
 c0078fc:	9300      	str	r3, [sp, #0]
 c0078fe:	697b      	ldr	r3, [r7, #20]
 c007900:	2200      	movs	r2, #0
 c007902:	2120      	movs	r1, #32
 c007904:	68f8      	ldr	r0, [r7, #12]
 c007906:	f000 fc28 	bl	c00815a <UART_WaitOnFlagUntilTimeout>
 c00790a:	4603      	mov	r3, r0
 c00790c:	2b00      	cmp	r3, #0
 c00790e:	d001      	beq.n	c007914 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 c007910:	2303      	movs	r3, #3
 c007912:	e032      	b.n	c00797a <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 c007914:	69fb      	ldr	r3, [r7, #28]
 c007916:	2b00      	cmp	r3, #0
 c007918:	d10c      	bne.n	c007934 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c00791a:	68fb      	ldr	r3, [r7, #12]
 c00791c:	681b      	ldr	r3, [r3, #0]
 c00791e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007920:	b29a      	uxth	r2, r3
 c007922:	8a7b      	ldrh	r3, [r7, #18]
 c007924:	4013      	ands	r3, r2
 c007926:	b29a      	uxth	r2, r3
 c007928:	69bb      	ldr	r3, [r7, #24]
 c00792a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 c00792c:	69bb      	ldr	r3, [r7, #24]
 c00792e:	3302      	adds	r3, #2
 c007930:	61bb      	str	r3, [r7, #24]
 c007932:	e00c      	b.n	c00794e <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c007934:	68fb      	ldr	r3, [r7, #12]
 c007936:	681b      	ldr	r3, [r3, #0]
 c007938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00793a:	b2da      	uxtb	r2, r3
 c00793c:	8a7b      	ldrh	r3, [r7, #18]
 c00793e:	b2db      	uxtb	r3, r3
 c007940:	4013      	ands	r3, r2
 c007942:	b2da      	uxtb	r2, r3
 c007944:	69fb      	ldr	r3, [r7, #28]
 c007946:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 c007948:	69fb      	ldr	r3, [r7, #28]
 c00794a:	3301      	adds	r3, #1
 c00794c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 c00794e:	68fb      	ldr	r3, [r7, #12]
 c007950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c007954:	b29b      	uxth	r3, r3
 c007956:	3b01      	subs	r3, #1
 c007958:	b29a      	uxth	r2, r3
 c00795a:	68fb      	ldr	r3, [r7, #12]
 c00795c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 c007960:	68fb      	ldr	r3, [r7, #12]
 c007962:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c007966:	b29b      	uxth	r3, r3
 c007968:	2b00      	cmp	r3, #0
 c00796a:	d1c6      	bne.n	c0078fa <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 c00796c:	68fb      	ldr	r3, [r7, #12]
 c00796e:	2220      	movs	r2, #32
 c007970:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 c007974:	2300      	movs	r3, #0
 c007976:	e000      	b.n	c00797a <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 c007978:	2302      	movs	r3, #2
  }
}
 c00797a:	4618      	mov	r0, r3
 c00797c:	3720      	adds	r7, #32
 c00797e:	46bd      	mov	sp, r7
 c007980:	bd80      	pop	{r7, pc}
	...

0c007984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 c007984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c007988:	b08c      	sub	sp, #48	; 0x30
 c00798a:	af00      	add	r7, sp, #0
 c00798c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 c00798e:	2300      	movs	r3, #0
 c007990:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007994:	697b      	ldr	r3, [r7, #20]
 c007996:	689a      	ldr	r2, [r3, #8]
 c007998:	697b      	ldr	r3, [r7, #20]
 c00799a:	691b      	ldr	r3, [r3, #16]
 c00799c:	431a      	orrs	r2, r3
 c00799e:	697b      	ldr	r3, [r7, #20]
 c0079a0:	695b      	ldr	r3, [r3, #20]
 c0079a2:	431a      	orrs	r2, r3
 c0079a4:	697b      	ldr	r3, [r7, #20]
 c0079a6:	69db      	ldr	r3, [r3, #28]
 c0079a8:	4313      	orrs	r3, r2
 c0079aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c0079ac:	697b      	ldr	r3, [r7, #20]
 c0079ae:	681b      	ldr	r3, [r3, #0]
 c0079b0:	681a      	ldr	r2, [r3, #0]
 c0079b2:	4baa      	ldr	r3, [pc, #680]	; (c007c5c <UART_SetConfig+0x2d8>)
 c0079b4:	4013      	ands	r3, r2
 c0079b6:	697a      	ldr	r2, [r7, #20]
 c0079b8:	6812      	ldr	r2, [r2, #0]
 c0079ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c0079bc:	430b      	orrs	r3, r1
 c0079be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c0079c0:	697b      	ldr	r3, [r7, #20]
 c0079c2:	681b      	ldr	r3, [r3, #0]
 c0079c4:	685b      	ldr	r3, [r3, #4]
 c0079c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 c0079ca:	697b      	ldr	r3, [r7, #20]
 c0079cc:	68da      	ldr	r2, [r3, #12]
 c0079ce:	697b      	ldr	r3, [r7, #20]
 c0079d0:	681b      	ldr	r3, [r3, #0]
 c0079d2:	430a      	orrs	r2, r1
 c0079d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c0079d6:	697b      	ldr	r3, [r7, #20]
 c0079d8:	699b      	ldr	r3, [r3, #24]
 c0079da:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c0079dc:	697b      	ldr	r3, [r7, #20]
 c0079de:	681b      	ldr	r3, [r3, #0]
 c0079e0:	4a9f      	ldr	r2, [pc, #636]	; (c007c60 <UART_SetConfig+0x2dc>)
 c0079e2:	4293      	cmp	r3, r2
 c0079e4:	d004      	beq.n	c0079f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 c0079e6:	697b      	ldr	r3, [r7, #20]
 c0079e8:	6a1b      	ldr	r3, [r3, #32]
 c0079ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c0079ec:	4313      	orrs	r3, r2
 c0079ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c0079f0:	697b      	ldr	r3, [r7, #20]
 c0079f2:	681b      	ldr	r3, [r3, #0]
 c0079f4:	689b      	ldr	r3, [r3, #8]
 c0079f6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 c0079fa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 c0079fe:	697a      	ldr	r2, [r7, #20]
 c007a00:	6812      	ldr	r2, [r2, #0]
 c007a02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c007a04:	430b      	orrs	r3, r1
 c007a06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c007a08:	697b      	ldr	r3, [r7, #20]
 c007a0a:	681b      	ldr	r3, [r3, #0]
 c007a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c007a0e:	f023 010f 	bic.w	r1, r3, #15
 c007a12:	697b      	ldr	r3, [r7, #20]
 c007a14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c007a16:	697b      	ldr	r3, [r7, #20]
 c007a18:	681b      	ldr	r3, [r3, #0]
 c007a1a:	430a      	orrs	r2, r1
 c007a1c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007a1e:	697b      	ldr	r3, [r7, #20]
 c007a20:	681b      	ldr	r3, [r3, #0]
 c007a22:	4a90      	ldr	r2, [pc, #576]	; (c007c64 <UART_SetConfig+0x2e0>)
 c007a24:	4293      	cmp	r3, r2
 c007a26:	d125      	bne.n	c007a74 <UART_SetConfig+0xf0>
 c007a28:	4b8f      	ldr	r3, [pc, #572]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007a2e:	f003 0303 	and.w	r3, r3, #3
 c007a32:	2b03      	cmp	r3, #3
 c007a34:	d81a      	bhi.n	c007a6c <UART_SetConfig+0xe8>
 c007a36:	a201      	add	r2, pc, #4	; (adr r2, c007a3c <UART_SetConfig+0xb8>)
 c007a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c007a3c:	0c007a4d 	.word	0x0c007a4d
 c007a40:	0c007a5d 	.word	0x0c007a5d
 c007a44:	0c007a55 	.word	0x0c007a55
 c007a48:	0c007a65 	.word	0x0c007a65
 c007a4c:	2301      	movs	r3, #1
 c007a4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007a52:	e114      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007a54:	2302      	movs	r3, #2
 c007a56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007a5a:	e110      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007a5c:	2304      	movs	r3, #4
 c007a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007a62:	e10c      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007a64:	2308      	movs	r3, #8
 c007a66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007a6a:	e108      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007a6c:	2310      	movs	r3, #16
 c007a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007a72:	e104      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007a74:	697b      	ldr	r3, [r7, #20]
 c007a76:	681b      	ldr	r3, [r3, #0]
 c007a78:	4a7c      	ldr	r2, [pc, #496]	; (c007c6c <UART_SetConfig+0x2e8>)
 c007a7a:	4293      	cmp	r3, r2
 c007a7c:	d138      	bne.n	c007af0 <UART_SetConfig+0x16c>
 c007a7e:	4b7a      	ldr	r3, [pc, #488]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007a84:	f003 030c 	and.w	r3, r3, #12
 c007a88:	2b0c      	cmp	r3, #12
 c007a8a:	d82d      	bhi.n	c007ae8 <UART_SetConfig+0x164>
 c007a8c:	a201      	add	r2, pc, #4	; (adr r2, c007a94 <UART_SetConfig+0x110>)
 c007a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c007a92:	bf00      	nop
 c007a94:	0c007ac9 	.word	0x0c007ac9
 c007a98:	0c007ae9 	.word	0x0c007ae9
 c007a9c:	0c007ae9 	.word	0x0c007ae9
 c007aa0:	0c007ae9 	.word	0x0c007ae9
 c007aa4:	0c007ad9 	.word	0x0c007ad9
 c007aa8:	0c007ae9 	.word	0x0c007ae9
 c007aac:	0c007ae9 	.word	0x0c007ae9
 c007ab0:	0c007ae9 	.word	0x0c007ae9
 c007ab4:	0c007ad1 	.word	0x0c007ad1
 c007ab8:	0c007ae9 	.word	0x0c007ae9
 c007abc:	0c007ae9 	.word	0x0c007ae9
 c007ac0:	0c007ae9 	.word	0x0c007ae9
 c007ac4:	0c007ae1 	.word	0x0c007ae1
 c007ac8:	2300      	movs	r3, #0
 c007aca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007ace:	e0d6      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007ad0:	2302      	movs	r3, #2
 c007ad2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007ad6:	e0d2      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007ad8:	2304      	movs	r3, #4
 c007ada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007ade:	e0ce      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007ae0:	2308      	movs	r3, #8
 c007ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007ae6:	e0ca      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007ae8:	2310      	movs	r3, #16
 c007aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007aee:	e0c6      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007af0:	697b      	ldr	r3, [r7, #20]
 c007af2:	681b      	ldr	r3, [r3, #0]
 c007af4:	4a5e      	ldr	r2, [pc, #376]	; (c007c70 <UART_SetConfig+0x2ec>)
 c007af6:	4293      	cmp	r3, r2
 c007af8:	d125      	bne.n	c007b46 <UART_SetConfig+0x1c2>
 c007afa:	4b5b      	ldr	r3, [pc, #364]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007b00:	f003 0330 	and.w	r3, r3, #48	; 0x30
 c007b04:	2b30      	cmp	r3, #48	; 0x30
 c007b06:	d016      	beq.n	c007b36 <UART_SetConfig+0x1b2>
 c007b08:	2b30      	cmp	r3, #48	; 0x30
 c007b0a:	d818      	bhi.n	c007b3e <UART_SetConfig+0x1ba>
 c007b0c:	2b20      	cmp	r3, #32
 c007b0e:	d00a      	beq.n	c007b26 <UART_SetConfig+0x1a2>
 c007b10:	2b20      	cmp	r3, #32
 c007b12:	d814      	bhi.n	c007b3e <UART_SetConfig+0x1ba>
 c007b14:	2b00      	cmp	r3, #0
 c007b16:	d002      	beq.n	c007b1e <UART_SetConfig+0x19a>
 c007b18:	2b10      	cmp	r3, #16
 c007b1a:	d008      	beq.n	c007b2e <UART_SetConfig+0x1aa>
 c007b1c:	e00f      	b.n	c007b3e <UART_SetConfig+0x1ba>
 c007b1e:	2300      	movs	r3, #0
 c007b20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b24:	e0ab      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b26:	2302      	movs	r3, #2
 c007b28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b2c:	e0a7      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b2e:	2304      	movs	r3, #4
 c007b30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b34:	e0a3      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b36:	2308      	movs	r3, #8
 c007b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b3c:	e09f      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b3e:	2310      	movs	r3, #16
 c007b40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b44:	e09b      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b46:	697b      	ldr	r3, [r7, #20]
 c007b48:	681b      	ldr	r3, [r3, #0]
 c007b4a:	4a4a      	ldr	r2, [pc, #296]	; (c007c74 <UART_SetConfig+0x2f0>)
 c007b4c:	4293      	cmp	r3, r2
 c007b4e:	d125      	bne.n	c007b9c <UART_SetConfig+0x218>
 c007b50:	4b45      	ldr	r3, [pc, #276]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007b56:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 c007b5a:	2bc0      	cmp	r3, #192	; 0xc0
 c007b5c:	d016      	beq.n	c007b8c <UART_SetConfig+0x208>
 c007b5e:	2bc0      	cmp	r3, #192	; 0xc0
 c007b60:	d818      	bhi.n	c007b94 <UART_SetConfig+0x210>
 c007b62:	2b80      	cmp	r3, #128	; 0x80
 c007b64:	d00a      	beq.n	c007b7c <UART_SetConfig+0x1f8>
 c007b66:	2b80      	cmp	r3, #128	; 0x80
 c007b68:	d814      	bhi.n	c007b94 <UART_SetConfig+0x210>
 c007b6a:	2b00      	cmp	r3, #0
 c007b6c:	d002      	beq.n	c007b74 <UART_SetConfig+0x1f0>
 c007b6e:	2b40      	cmp	r3, #64	; 0x40
 c007b70:	d008      	beq.n	c007b84 <UART_SetConfig+0x200>
 c007b72:	e00f      	b.n	c007b94 <UART_SetConfig+0x210>
 c007b74:	2300      	movs	r3, #0
 c007b76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b7a:	e080      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b7c:	2302      	movs	r3, #2
 c007b7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b82:	e07c      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b84:	2304      	movs	r3, #4
 c007b86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b8a:	e078      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b8c:	2308      	movs	r3, #8
 c007b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b92:	e074      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b94:	2310      	movs	r3, #16
 c007b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007b9a:	e070      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007b9c:	697b      	ldr	r3, [r7, #20]
 c007b9e:	681b      	ldr	r3, [r3, #0]
 c007ba0:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
 c007ba4:	d12a      	bne.n	c007bfc <UART_SetConfig+0x278>
 c007ba6:	4b30      	ldr	r3, [pc, #192]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007bac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c007bb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c007bb4:	d01a      	beq.n	c007bec <UART_SetConfig+0x268>
 c007bb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c007bba:	d81b      	bhi.n	c007bf4 <UART_SetConfig+0x270>
 c007bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c007bc0:	d00c      	beq.n	c007bdc <UART_SetConfig+0x258>
 c007bc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c007bc6:	d815      	bhi.n	c007bf4 <UART_SetConfig+0x270>
 c007bc8:	2b00      	cmp	r3, #0
 c007bca:	d003      	beq.n	c007bd4 <UART_SetConfig+0x250>
 c007bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c007bd0:	d008      	beq.n	c007be4 <UART_SetConfig+0x260>
 c007bd2:	e00f      	b.n	c007bf4 <UART_SetConfig+0x270>
 c007bd4:	2300      	movs	r3, #0
 c007bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007bda:	e050      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007bdc:	2302      	movs	r3, #2
 c007bde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007be2:	e04c      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007be4:	2304      	movs	r3, #4
 c007be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007bea:	e048      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007bec:	2308      	movs	r3, #8
 c007bee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007bf2:	e044      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007bf4:	2310      	movs	r3, #16
 c007bf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007bfa:	e040      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007bfc:	697b      	ldr	r3, [r7, #20]
 c007bfe:	681b      	ldr	r3, [r3, #0]
 c007c00:	4a17      	ldr	r2, [pc, #92]	; (c007c60 <UART_SetConfig+0x2dc>)
 c007c02:	4293      	cmp	r3, r2
 c007c04:	d138      	bne.n	c007c78 <UART_SetConfig+0x2f4>
 c007c06:	4b18      	ldr	r3, [pc, #96]	; (c007c68 <UART_SetConfig+0x2e4>)
 c007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007c0c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 c007c10:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c007c14:	d01a      	beq.n	c007c4c <UART_SetConfig+0x2c8>
 c007c16:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c007c1a:	d81b      	bhi.n	c007c54 <UART_SetConfig+0x2d0>
 c007c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c007c20:	d00c      	beq.n	c007c3c <UART_SetConfig+0x2b8>
 c007c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c007c26:	d815      	bhi.n	c007c54 <UART_SetConfig+0x2d0>
 c007c28:	2b00      	cmp	r3, #0
 c007c2a:	d003      	beq.n	c007c34 <UART_SetConfig+0x2b0>
 c007c2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c007c30:	d008      	beq.n	c007c44 <UART_SetConfig+0x2c0>
 c007c32:	e00f      	b.n	c007c54 <UART_SetConfig+0x2d0>
 c007c34:	2300      	movs	r3, #0
 c007c36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007c3a:	e020      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007c3c:	2302      	movs	r3, #2
 c007c3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007c42:	e01c      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007c44:	2304      	movs	r3, #4
 c007c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007c4a:	e018      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007c4c:	2308      	movs	r3, #8
 c007c4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007c52:	e014      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007c54:	2310      	movs	r3, #16
 c007c56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007c5a:	e010      	b.n	c007c7e <UART_SetConfig+0x2fa>
 c007c5c:	cfff69f3 	.word	0xcfff69f3
 c007c60:	50008000 	.word	0x50008000
 c007c64:	50013800 	.word	0x50013800
 c007c68:	50021000 	.word	0x50021000
 c007c6c:	50004400 	.word	0x50004400
 c007c70:	50004800 	.word	0x50004800
 c007c74:	50004c00 	.word	0x50004c00
 c007c78:	2310      	movs	r3, #16
 c007c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 c007c7e:	697b      	ldr	r3, [r7, #20]
 c007c80:	681b      	ldr	r3, [r3, #0]
 c007c82:	4ab0      	ldr	r2, [pc, #704]	; (c007f44 <UART_SetConfig+0x5c0>)
 c007c84:	4293      	cmp	r3, r2
 c007c86:	f040 809b 	bne.w	c007dc0 <UART_SetConfig+0x43c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 c007c8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c007c8e:	2b08      	cmp	r3, #8
 c007c90:	d827      	bhi.n	c007ce2 <UART_SetConfig+0x35e>
 c007c92:	a201      	add	r2, pc, #4	; (adr r2, c007c98 <UART_SetConfig+0x314>)
 c007c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c007c98:	0c007cbd 	.word	0x0c007cbd
 c007c9c:	0c007cc5 	.word	0x0c007cc5
 c007ca0:	0c007ccd 	.word	0x0c007ccd
 c007ca4:	0c007ce3 	.word	0x0c007ce3
 c007ca8:	0c007cd3 	.word	0x0c007cd3
 c007cac:	0c007ce3 	.word	0x0c007ce3
 c007cb0:	0c007ce3 	.word	0x0c007ce3
 c007cb4:	0c007ce3 	.word	0x0c007ce3
 c007cb8:	0c007cdb 	.word	0x0c007cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c007cbc:	f7fe fe8e 	bl	c0069dc <HAL_RCC_GetPCLK1Freq>
 c007cc0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007cc2:	e014      	b.n	c007cee <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c007cc4:	f7fe fe9e 	bl	c006a04 <HAL_RCC_GetPCLK2Freq>
 c007cc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007cca:	e010      	b.n	c007cee <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c007ccc:	4b9e      	ldr	r3, [pc, #632]	; (c007f48 <UART_SetConfig+0x5c4>)
 c007cce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007cd0:	e00d      	b.n	c007cee <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c007cd2:	f7fe fdd3 	bl	c00687c <HAL_RCC_GetSysClockFreq>
 c007cd6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007cd8:	e009      	b.n	c007cee <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c007cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c007cde:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007ce0:	e005      	b.n	c007cee <UART_SetConfig+0x36a>
      default:
        pclk = 0U;
 c007ce2:	2300      	movs	r3, #0
 c007ce4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c007ce6:	2301      	movs	r3, #1
 c007ce8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007cec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 c007cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007cf0:	2b00      	cmp	r3, #0
 c007cf2:	f000 8130 	beq.w	c007f56 <UART_SetConfig+0x5d2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c007cf6:	697b      	ldr	r3, [r7, #20]
 c007cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007cfa:	4a94      	ldr	r2, [pc, #592]	; (c007f4c <UART_SetConfig+0x5c8>)
 c007cfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007d00:	461a      	mov	r2, r3
 c007d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007d04:	fbb3 f3f2 	udiv	r3, r3, r2
 c007d08:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
//      volatile uint32_t value1 = 3U * huart->Init.BaudRate;
//      volatile uint32_t value2 = 4096U * huart->Init.BaudRate;
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c007d0a:	697b      	ldr	r3, [r7, #20]
 c007d0c:	685a      	ldr	r2, [r3, #4]
 c007d0e:	4613      	mov	r3, r2
 c007d10:	005b      	lsls	r3, r3, #1
 c007d12:	4413      	add	r3, r2
 c007d14:	69ba      	ldr	r2, [r7, #24]
 c007d16:	429a      	cmp	r2, r3
 c007d18:	d305      	bcc.n	c007d26 <UART_SetConfig+0x3a2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 c007d1a:	697b      	ldr	r3, [r7, #20]
 c007d1c:	685b      	ldr	r3, [r3, #4]
 c007d1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c007d20:	69ba      	ldr	r2, [r7, #24]
 c007d22:	429a      	cmp	r2, r3
 c007d24:	d903      	bls.n	c007d2e <UART_SetConfig+0x3aa>
      {
        ret = HAL_ERROR;
 c007d26:	2301      	movs	r3, #1
 c007d28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c007d2c:	e113      	b.n	c007f56 <UART_SetConfig+0x5d2>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007d30:	2200      	movs	r2, #0
 c007d32:	60bb      	str	r3, [r7, #8]
 c007d34:	60fa      	str	r2, [r7, #12]
 c007d36:	697b      	ldr	r3, [r7, #20]
 c007d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007d3a:	4a84      	ldr	r2, [pc, #528]	; (c007f4c <UART_SetConfig+0x5c8>)
 c007d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007d40:	b29b      	uxth	r3, r3
 c007d42:	2200      	movs	r2, #0
 c007d44:	603b      	str	r3, [r7, #0]
 c007d46:	607a      	str	r2, [r7, #4]
 c007d48:	e9d7 2300 	ldrd	r2, r3, [r7]
 c007d4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 c007d50:	f7f8 faae 	bl	c0002b0 <__aeabi_uldivmod>
 c007d54:	4602      	mov	r2, r0
 c007d56:	460b      	mov	r3, r1
 c007d58:	4610      	mov	r0, r2
 c007d5a:	4619      	mov	r1, r3
 c007d5c:	f04f 0200 	mov.w	r2, #0
 c007d60:	f04f 0300 	mov.w	r3, #0
 c007d64:	020b      	lsls	r3, r1, #8
 c007d66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 c007d6a:	0202      	lsls	r2, r0, #8
 c007d6c:	6979      	ldr	r1, [r7, #20]
 c007d6e:	6849      	ldr	r1, [r1, #4]
 c007d70:	0849      	lsrs	r1, r1, #1
 c007d72:	2000      	movs	r0, #0
 c007d74:	460c      	mov	r4, r1
 c007d76:	4605      	mov	r5, r0
 c007d78:	eb12 0804 	adds.w	r8, r2, r4
 c007d7c:	eb43 0905 	adc.w	r9, r3, r5
 c007d80:	697b      	ldr	r3, [r7, #20]
 c007d82:	685b      	ldr	r3, [r3, #4]
 c007d84:	2200      	movs	r2, #0
 c007d86:	469a      	mov	sl, r3
 c007d88:	4693      	mov	fp, r2
 c007d8a:	4652      	mov	r2, sl
 c007d8c:	465b      	mov	r3, fp
 c007d8e:	4640      	mov	r0, r8
 c007d90:	4649      	mov	r1, r9
 c007d92:	f7f8 fa8d 	bl	c0002b0 <__aeabi_uldivmod>
 c007d96:	4602      	mov	r2, r0
 c007d98:	460b      	mov	r3, r1
 c007d9a:	4613      	mov	r3, r2
 c007d9c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c007d9e:	6a3b      	ldr	r3, [r7, #32]
 c007da0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c007da4:	d308      	bcc.n	c007db8 <UART_SetConfig+0x434>
 c007da6:	6a3b      	ldr	r3, [r7, #32]
 c007da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c007dac:	d204      	bcs.n	c007db8 <UART_SetConfig+0x434>
        {
          huart->Instance->BRR = usartdiv;
 c007dae:	697b      	ldr	r3, [r7, #20]
 c007db0:	681b      	ldr	r3, [r3, #0]
 c007db2:	6a3a      	ldr	r2, [r7, #32]
 c007db4:	60da      	str	r2, [r3, #12]
 c007db6:	e0ce      	b.n	c007f56 <UART_SetConfig+0x5d2>
        }
        else
        {
          ret = HAL_ERROR;
 c007db8:	2301      	movs	r3, #1
 c007dba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c007dbe:	e0ca      	b.n	c007f56 <UART_SetConfig+0x5d2>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c007dc0:	697b      	ldr	r3, [r7, #20]
 c007dc2:	69db      	ldr	r3, [r3, #28]
 c007dc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c007dc8:	d167      	bne.n	c007e9a <UART_SetConfig+0x516>
  {
    switch (clocksource)
 c007dca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c007dce:	2b08      	cmp	r3, #8
 c007dd0:	d827      	bhi.n	c007e22 <UART_SetConfig+0x49e>
 c007dd2:	a201      	add	r2, pc, #4	; (adr r2, c007dd8 <UART_SetConfig+0x454>)
 c007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c007dd8:	0c007dfd 	.word	0x0c007dfd
 c007ddc:	0c007e05 	.word	0x0c007e05
 c007de0:	0c007e0d 	.word	0x0c007e0d
 c007de4:	0c007e23 	.word	0x0c007e23
 c007de8:	0c007e13 	.word	0x0c007e13
 c007dec:	0c007e23 	.word	0x0c007e23
 c007df0:	0c007e23 	.word	0x0c007e23
 c007df4:	0c007e23 	.word	0x0c007e23
 c007df8:	0c007e1b 	.word	0x0c007e1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c007dfc:	f7fe fdee 	bl	c0069dc <HAL_RCC_GetPCLK1Freq>
 c007e00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007e02:	e014      	b.n	c007e2e <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c007e04:	f7fe fdfe 	bl	c006a04 <HAL_RCC_GetPCLK2Freq>
 c007e08:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007e0a:	e010      	b.n	c007e2e <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c007e0c:	4b4e      	ldr	r3, [pc, #312]	; (c007f48 <UART_SetConfig+0x5c4>)
 c007e0e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007e10:	e00d      	b.n	c007e2e <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c007e12:	f7fe fd33 	bl	c00687c <HAL_RCC_GetSysClockFreq>
 c007e16:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007e18:	e009      	b.n	c007e2e <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c007e1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c007e1e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007e20:	e005      	b.n	c007e2e <UART_SetConfig+0x4aa>
      default:
        pclk = 0U;
 c007e22:	2300      	movs	r3, #0
 c007e24:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c007e26:	2301      	movs	r3, #1
 c007e28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007e2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 c007e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007e30:	2b00      	cmp	r3, #0
 c007e32:	f000 8090 	beq.w	c007f56 <UART_SetConfig+0x5d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007e36:	697b      	ldr	r3, [r7, #20]
 c007e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007e3a:	4a44      	ldr	r2, [pc, #272]	; (c007f4c <UART_SetConfig+0x5c8>)
 c007e3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007e40:	461a      	mov	r2, r3
 c007e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007e44:	fbb3 f3f2 	udiv	r3, r3, r2
 c007e48:	005a      	lsls	r2, r3, #1
 c007e4a:	697b      	ldr	r3, [r7, #20]
 c007e4c:	685b      	ldr	r3, [r3, #4]
 c007e4e:	085b      	lsrs	r3, r3, #1
 c007e50:	441a      	add	r2, r3
 c007e52:	697b      	ldr	r3, [r7, #20]
 c007e54:	685b      	ldr	r3, [r3, #4]
 c007e56:	fbb2 f3f3 	udiv	r3, r2, r3
 c007e5a:	b29b      	uxth	r3, r3
 c007e5c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007e5e:	6a3b      	ldr	r3, [r7, #32]
 c007e60:	2b0f      	cmp	r3, #15
 c007e62:	d916      	bls.n	c007e92 <UART_SetConfig+0x50e>
 c007e64:	6a3b      	ldr	r3, [r7, #32]
 c007e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c007e6a:	d212      	bcs.n	c007e92 <UART_SetConfig+0x50e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007e6c:	6a3b      	ldr	r3, [r7, #32]
 c007e6e:	b29b      	uxth	r3, r3
 c007e70:	f023 030f 	bic.w	r3, r3, #15
 c007e74:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c007e76:	6a3b      	ldr	r3, [r7, #32]
 c007e78:	085b      	lsrs	r3, r3, #1
 c007e7a:	b29b      	uxth	r3, r3
 c007e7c:	f003 0307 	and.w	r3, r3, #7
 c007e80:	b29a      	uxth	r2, r3
 c007e82:	8bfb      	ldrh	r3, [r7, #30]
 c007e84:	4313      	orrs	r3, r2
 c007e86:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 c007e88:	697b      	ldr	r3, [r7, #20]
 c007e8a:	681b      	ldr	r3, [r3, #0]
 c007e8c:	8bfa      	ldrh	r2, [r7, #30]
 c007e8e:	60da      	str	r2, [r3, #12]
 c007e90:	e061      	b.n	c007f56 <UART_SetConfig+0x5d2>
      }
      else
      {
        ret = HAL_ERROR;
 c007e92:	2301      	movs	r3, #1
 c007e94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c007e98:	e05d      	b.n	c007f56 <UART_SetConfig+0x5d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 c007e9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c007e9e:	2b08      	cmp	r3, #8
 c007ea0:	d827      	bhi.n	c007ef2 <UART_SetConfig+0x56e>
 c007ea2:	a201      	add	r2, pc, #4	; (adr r2, c007ea8 <UART_SetConfig+0x524>)
 c007ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c007ea8:	0c007ecd 	.word	0x0c007ecd
 c007eac:	0c007ed5 	.word	0x0c007ed5
 c007eb0:	0c007edd 	.word	0x0c007edd
 c007eb4:	0c007ef3 	.word	0x0c007ef3
 c007eb8:	0c007ee3 	.word	0x0c007ee3
 c007ebc:	0c007ef3 	.word	0x0c007ef3
 c007ec0:	0c007ef3 	.word	0x0c007ef3
 c007ec4:	0c007ef3 	.word	0x0c007ef3
 c007ec8:	0c007eeb 	.word	0x0c007eeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c007ecc:	f7fe fd86 	bl	c0069dc <HAL_RCC_GetPCLK1Freq>
 c007ed0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007ed2:	e014      	b.n	c007efe <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c007ed4:	f7fe fd96 	bl	c006a04 <HAL_RCC_GetPCLK2Freq>
 c007ed8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007eda:	e010      	b.n	c007efe <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c007edc:	4b1a      	ldr	r3, [pc, #104]	; (c007f48 <UART_SetConfig+0x5c4>)
 c007ede:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007ee0:	e00d      	b.n	c007efe <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c007ee2:	f7fe fccb 	bl	c00687c <HAL_RCC_GetSysClockFreq>
 c007ee6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007ee8:	e009      	b.n	c007efe <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c007eea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c007eee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007ef0:	e005      	b.n	c007efe <UART_SetConfig+0x57a>
      default:
        pclk = 0U;
 c007ef2:	2300      	movs	r3, #0
 c007ef4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c007ef6:	2301      	movs	r3, #1
 c007ef8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007efc:	bf00      	nop
    }

    if (pclk != 0U)
 c007efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007f00:	2b00      	cmp	r3, #0
 c007f02:	d028      	beq.n	c007f56 <UART_SetConfig+0x5d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007f04:	697b      	ldr	r3, [r7, #20]
 c007f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007f08:	4a10      	ldr	r2, [pc, #64]	; (c007f4c <UART_SetConfig+0x5c8>)
 c007f0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007f0e:	461a      	mov	r2, r3
 c007f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007f12:	fbb3 f2f2 	udiv	r2, r3, r2
 c007f16:	697b      	ldr	r3, [r7, #20]
 c007f18:	685b      	ldr	r3, [r3, #4]
 c007f1a:	085b      	lsrs	r3, r3, #1
 c007f1c:	441a      	add	r2, r3
 c007f1e:	697b      	ldr	r3, [r7, #20]
 c007f20:	685b      	ldr	r3, [r3, #4]
 c007f22:	fbb2 f3f3 	udiv	r3, r2, r3
 c007f26:	b29b      	uxth	r3, r3
 c007f28:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007f2a:	6a3b      	ldr	r3, [r7, #32]
 c007f2c:	2b0f      	cmp	r3, #15
 c007f2e:	d90f      	bls.n	c007f50 <UART_SetConfig+0x5cc>
 c007f30:	6a3b      	ldr	r3, [r7, #32]
 c007f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c007f36:	d20b      	bcs.n	c007f50 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = usartdiv;
 c007f38:	697b      	ldr	r3, [r7, #20]
 c007f3a:	681b      	ldr	r3, [r3, #0]
 c007f3c:	6a3a      	ldr	r2, [r7, #32]
 c007f3e:	60da      	str	r2, [r3, #12]
 c007f40:	e009      	b.n	c007f56 <UART_SetConfig+0x5d2>
 c007f42:	bf00      	nop
 c007f44:	50008000 	.word	0x50008000
 c007f48:	00f42400 	.word	0x00f42400
 c007f4c:	0c0096c0 	.word	0x0c0096c0
      }
      else
      {
        ret = HAL_ERROR;
 c007f50:	2301      	movs	r3, #1
 c007f52:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 c007f56:	697b      	ldr	r3, [r7, #20]
 c007f58:	2201      	movs	r2, #1
 c007f5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 c007f5e:	697b      	ldr	r3, [r7, #20]
 c007f60:	2201      	movs	r2, #1
 c007f62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 c007f66:	697b      	ldr	r3, [r7, #20]
 c007f68:	2200      	movs	r2, #0
 c007f6a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 c007f6c:	697b      	ldr	r3, [r7, #20]
 c007f6e:	2200      	movs	r2, #0
 c007f70:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 c007f72:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 c007f76:	4618      	mov	r0, r3
 c007f78:	3730      	adds	r7, #48	; 0x30
 c007f7a:	46bd      	mov	sp, r7
 c007f7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0c007f80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 c007f80:	b480      	push	{r7}
 c007f82:	b083      	sub	sp, #12
 c007f84:	af00      	add	r7, sp, #0
 c007f86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c007f88:	687b      	ldr	r3, [r7, #4]
 c007f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007f8c:	f003 0301 	and.w	r3, r3, #1
 c007f90:	2b00      	cmp	r3, #0
 c007f92:	d00a      	beq.n	c007faa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c007f94:	687b      	ldr	r3, [r7, #4]
 c007f96:	681b      	ldr	r3, [r3, #0]
 c007f98:	685b      	ldr	r3, [r3, #4]
 c007f9a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 c007f9e:	687b      	ldr	r3, [r7, #4]
 c007fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 c007fa2:	687b      	ldr	r3, [r7, #4]
 c007fa4:	681b      	ldr	r3, [r3, #0]
 c007fa6:	430a      	orrs	r2, r1
 c007fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c007faa:	687b      	ldr	r3, [r7, #4]
 c007fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007fae:	f003 0302 	and.w	r3, r3, #2
 c007fb2:	2b00      	cmp	r3, #0
 c007fb4:	d00a      	beq.n	c007fcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c007fb6:	687b      	ldr	r3, [r7, #4]
 c007fb8:	681b      	ldr	r3, [r3, #0]
 c007fba:	685b      	ldr	r3, [r3, #4]
 c007fbc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 c007fc0:	687b      	ldr	r3, [r7, #4]
 c007fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 c007fc4:	687b      	ldr	r3, [r7, #4]
 c007fc6:	681b      	ldr	r3, [r3, #0]
 c007fc8:	430a      	orrs	r2, r1
 c007fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c007fcc:	687b      	ldr	r3, [r7, #4]
 c007fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007fd0:	f003 0304 	and.w	r3, r3, #4
 c007fd4:	2b00      	cmp	r3, #0
 c007fd6:	d00a      	beq.n	c007fee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c007fd8:	687b      	ldr	r3, [r7, #4]
 c007fda:	681b      	ldr	r3, [r3, #0]
 c007fdc:	685b      	ldr	r3, [r3, #4]
 c007fde:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 c007fe2:	687b      	ldr	r3, [r7, #4]
 c007fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 c007fe6:	687b      	ldr	r3, [r7, #4]
 c007fe8:	681b      	ldr	r3, [r3, #0]
 c007fea:	430a      	orrs	r2, r1
 c007fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c007fee:	687b      	ldr	r3, [r7, #4]
 c007ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007ff2:	f003 0308 	and.w	r3, r3, #8
 c007ff6:	2b00      	cmp	r3, #0
 c007ff8:	d00a      	beq.n	c008010 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c007ffa:	687b      	ldr	r3, [r7, #4]
 c007ffc:	681b      	ldr	r3, [r3, #0]
 c007ffe:	685b      	ldr	r3, [r3, #4]
 c008000:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 c008004:	687b      	ldr	r3, [r7, #4]
 c008006:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 c008008:	687b      	ldr	r3, [r7, #4]
 c00800a:	681b      	ldr	r3, [r3, #0]
 c00800c:	430a      	orrs	r2, r1
 c00800e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c008010:	687b      	ldr	r3, [r7, #4]
 c008012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c008014:	f003 0310 	and.w	r3, r3, #16
 c008018:	2b00      	cmp	r3, #0
 c00801a:	d00a      	beq.n	c008032 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c00801c:	687b      	ldr	r3, [r7, #4]
 c00801e:	681b      	ldr	r3, [r3, #0]
 c008020:	689b      	ldr	r3, [r3, #8]
 c008022:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 c008026:	687b      	ldr	r3, [r7, #4]
 c008028:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 c00802a:	687b      	ldr	r3, [r7, #4]
 c00802c:	681b      	ldr	r3, [r3, #0]
 c00802e:	430a      	orrs	r2, r1
 c008030:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c008032:	687b      	ldr	r3, [r7, #4]
 c008034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c008036:	f003 0320 	and.w	r3, r3, #32
 c00803a:	2b00      	cmp	r3, #0
 c00803c:	d00a      	beq.n	c008054 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c00803e:	687b      	ldr	r3, [r7, #4]
 c008040:	681b      	ldr	r3, [r3, #0]
 c008042:	689b      	ldr	r3, [r3, #8]
 c008044:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 c008048:	687b      	ldr	r3, [r7, #4]
 c00804a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 c00804c:	687b      	ldr	r3, [r7, #4]
 c00804e:	681b      	ldr	r3, [r3, #0]
 c008050:	430a      	orrs	r2, r1
 c008052:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c008054:	687b      	ldr	r3, [r7, #4]
 c008056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c008058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c00805c:	2b00      	cmp	r3, #0
 c00805e:	d01a      	beq.n	c008096 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c008060:	687b      	ldr	r3, [r7, #4]
 c008062:	681b      	ldr	r3, [r3, #0]
 c008064:	685b      	ldr	r3, [r3, #4]
 c008066:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 c00806a:	687b      	ldr	r3, [r7, #4]
 c00806c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c00806e:	687b      	ldr	r3, [r7, #4]
 c008070:	681b      	ldr	r3, [r3, #0]
 c008072:	430a      	orrs	r2, r1
 c008074:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c008076:	687b      	ldr	r3, [r7, #4]
 c008078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c00807a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c00807e:	d10a      	bne.n	c008096 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c008080:	687b      	ldr	r3, [r7, #4]
 c008082:	681b      	ldr	r3, [r3, #0]
 c008084:	685b      	ldr	r3, [r3, #4]
 c008086:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 c00808a:	687b      	ldr	r3, [r7, #4]
 c00808c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c00808e:	687b      	ldr	r3, [r7, #4]
 c008090:	681b      	ldr	r3, [r3, #0]
 c008092:	430a      	orrs	r2, r1
 c008094:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c008096:	687b      	ldr	r3, [r7, #4]
 c008098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00809a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c00809e:	2b00      	cmp	r3, #0
 c0080a0:	d00a      	beq.n	c0080b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c0080a2:	687b      	ldr	r3, [r7, #4]
 c0080a4:	681b      	ldr	r3, [r3, #0]
 c0080a6:	685b      	ldr	r3, [r3, #4]
 c0080a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 c0080ac:	687b      	ldr	r3, [r7, #4]
 c0080ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c0080b0:	687b      	ldr	r3, [r7, #4]
 c0080b2:	681b      	ldr	r3, [r3, #0]
 c0080b4:	430a      	orrs	r2, r1
 c0080b6:	605a      	str	r2, [r3, #4]
  }
}
 c0080b8:	bf00      	nop
 c0080ba:	370c      	adds	r7, #12
 c0080bc:	46bd      	mov	sp, r7
 c0080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0080c2:	4770      	bx	lr

0c0080c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 c0080c4:	b580      	push	{r7, lr}
 c0080c6:	b086      	sub	sp, #24
 c0080c8:	af02      	add	r7, sp, #8
 c0080ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0080cc:	687b      	ldr	r3, [r7, #4]
 c0080ce:	2200      	movs	r2, #0
 c0080d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 c0080d4:	f7fc ff88 	bl	c004fe8 <HAL_GetTick>
 c0080d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c0080da:	687b      	ldr	r3, [r7, #4]
 c0080dc:	681b      	ldr	r3, [r3, #0]
 c0080de:	681b      	ldr	r3, [r3, #0]
 c0080e0:	f003 0308 	and.w	r3, r3, #8
 c0080e4:	2b08      	cmp	r3, #8
 c0080e6:	d10e      	bne.n	c008106 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c0080e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c0080ec:	9300      	str	r3, [sp, #0]
 c0080ee:	68fb      	ldr	r3, [r7, #12]
 c0080f0:	2200      	movs	r2, #0
 c0080f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 c0080f6:	6878      	ldr	r0, [r7, #4]
 c0080f8:	f000 f82f 	bl	c00815a <UART_WaitOnFlagUntilTimeout>
 c0080fc:	4603      	mov	r3, r0
 c0080fe:	2b00      	cmp	r3, #0
 c008100:	d001      	beq.n	c008106 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c008102:	2303      	movs	r3, #3
 c008104:	e025      	b.n	c008152 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c008106:	687b      	ldr	r3, [r7, #4]
 c008108:	681b      	ldr	r3, [r3, #0]
 c00810a:	681b      	ldr	r3, [r3, #0]
 c00810c:	f003 0304 	and.w	r3, r3, #4
 c008110:	2b04      	cmp	r3, #4
 c008112:	d10e      	bne.n	c008132 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008114:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c008118:	9300      	str	r3, [sp, #0]
 c00811a:	68fb      	ldr	r3, [r7, #12]
 c00811c:	2200      	movs	r2, #0
 c00811e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 c008122:	6878      	ldr	r0, [r7, #4]
 c008124:	f000 f819 	bl	c00815a <UART_WaitOnFlagUntilTimeout>
 c008128:	4603      	mov	r3, r0
 c00812a:	2b00      	cmp	r3, #0
 c00812c:	d001      	beq.n	c008132 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c00812e:	2303      	movs	r3, #3
 c008130:	e00f      	b.n	c008152 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 c008132:	687b      	ldr	r3, [r7, #4]
 c008134:	2220      	movs	r2, #32
 c008136:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 c00813a:	687b      	ldr	r3, [r7, #4]
 c00813c:	2220      	movs	r2, #32
 c00813e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008142:	687b      	ldr	r3, [r7, #4]
 c008144:	2200      	movs	r2, #0
 c008146:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 c008148:	687b      	ldr	r3, [r7, #4]
 c00814a:	2200      	movs	r2, #0
 c00814c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c008150:	2300      	movs	r3, #0
}
 c008152:	4618      	mov	r0, r3
 c008154:	3710      	adds	r7, #16
 c008156:	46bd      	mov	sp, r7
 c008158:	bd80      	pop	{r7, pc}

0c00815a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 c00815a:	b580      	push	{r7, lr}
 c00815c:	b084      	sub	sp, #16
 c00815e:	af00      	add	r7, sp, #0
 c008160:	60f8      	str	r0, [r7, #12]
 c008162:	60b9      	str	r1, [r7, #8]
 c008164:	603b      	str	r3, [r7, #0]
 c008166:	4613      	mov	r3, r2
 c008168:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00816a:	e062      	b.n	c008232 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 c00816c:	69bb      	ldr	r3, [r7, #24]
 c00816e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 c008172:	d05e      	beq.n	c008232 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c008174:	f7fc ff38 	bl	c004fe8 <HAL_GetTick>
 c008178:	4602      	mov	r2, r0
 c00817a:	683b      	ldr	r3, [r7, #0]
 c00817c:	1ad3      	subs	r3, r2, r3
 c00817e:	69ba      	ldr	r2, [r7, #24]
 c008180:	429a      	cmp	r2, r3
 c008182:	d302      	bcc.n	c00818a <UART_WaitOnFlagUntilTimeout+0x30>
 c008184:	69bb      	ldr	r3, [r7, #24]
 c008186:	2b00      	cmp	r3, #0
 c008188:	d11d      	bne.n	c0081c6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c00818a:	68fb      	ldr	r3, [r7, #12]
 c00818c:	681b      	ldr	r3, [r3, #0]
 c00818e:	681a      	ldr	r2, [r3, #0]
 c008190:	68fb      	ldr	r3, [r7, #12]
 c008192:	681b      	ldr	r3, [r3, #0]
 c008194:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c008198:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00819a:	68fb      	ldr	r3, [r7, #12]
 c00819c:	681b      	ldr	r3, [r3, #0]
 c00819e:	689a      	ldr	r2, [r3, #8]
 c0081a0:	68fb      	ldr	r3, [r7, #12]
 c0081a2:	681b      	ldr	r3, [r3, #0]
 c0081a4:	f022 0201 	bic.w	r2, r2, #1
 c0081a8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 c0081aa:	68fb      	ldr	r3, [r7, #12]
 c0081ac:	2220      	movs	r2, #32
 c0081ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c0081b2:	68fb      	ldr	r3, [r7, #12]
 c0081b4:	2220      	movs	r2, #32
 c0081b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 c0081ba:	68fb      	ldr	r3, [r7, #12]
 c0081bc:	2200      	movs	r2, #0
 c0081be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 c0081c2:	2303      	movs	r3, #3
 c0081c4:	e045      	b.n	c008252 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0081c6:	68fb      	ldr	r3, [r7, #12]
 c0081c8:	681b      	ldr	r3, [r3, #0]
 c0081ca:	681b      	ldr	r3, [r3, #0]
 c0081cc:	f003 0304 	and.w	r3, r3, #4
 c0081d0:	2b00      	cmp	r3, #0
 c0081d2:	d02e      	beq.n	c008232 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0081d4:	68fb      	ldr	r3, [r7, #12]
 c0081d6:	681b      	ldr	r3, [r3, #0]
 c0081d8:	69db      	ldr	r3, [r3, #28]
 c0081da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0081de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c0081e2:	d126      	bne.n	c008232 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0081e4:	68fb      	ldr	r3, [r7, #12]
 c0081e6:	681b      	ldr	r3, [r3, #0]
 c0081e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c0081ec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0081ee:	68fb      	ldr	r3, [r7, #12]
 c0081f0:	681b      	ldr	r3, [r3, #0]
 c0081f2:	681a      	ldr	r2, [r3, #0]
 c0081f4:	68fb      	ldr	r3, [r7, #12]
 c0081f6:	681b      	ldr	r3, [r3, #0]
 c0081f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c0081fc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0081fe:	68fb      	ldr	r3, [r7, #12]
 c008200:	681b      	ldr	r3, [r3, #0]
 c008202:	689a      	ldr	r2, [r3, #8]
 c008204:	68fb      	ldr	r3, [r7, #12]
 c008206:	681b      	ldr	r3, [r3, #0]
 c008208:	f022 0201 	bic.w	r2, r2, #1
 c00820c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 c00820e:	68fb      	ldr	r3, [r7, #12]
 c008210:	2220      	movs	r2, #32
 c008212:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c008216:	68fb      	ldr	r3, [r7, #12]
 c008218:	2220      	movs	r2, #32
 c00821a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c00821e:	68fb      	ldr	r3, [r7, #12]
 c008220:	2220      	movs	r2, #32
 c008222:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 c008226:	68fb      	ldr	r3, [r7, #12]
 c008228:	2200      	movs	r2, #0
 c00822a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 c00822e:	2303      	movs	r3, #3
 c008230:	e00f      	b.n	c008252 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c008232:	68fb      	ldr	r3, [r7, #12]
 c008234:	681b      	ldr	r3, [r3, #0]
 c008236:	69da      	ldr	r2, [r3, #28]
 c008238:	68bb      	ldr	r3, [r7, #8]
 c00823a:	4013      	ands	r3, r2
 c00823c:	68ba      	ldr	r2, [r7, #8]
 c00823e:	429a      	cmp	r2, r3
 c008240:	bf0c      	ite	eq
 c008242:	2301      	moveq	r3, #1
 c008244:	2300      	movne	r3, #0
 c008246:	b2db      	uxtb	r3, r3
 c008248:	461a      	mov	r2, r3
 c00824a:	79fb      	ldrb	r3, [r7, #7]
 c00824c:	429a      	cmp	r2, r3
 c00824e:	d08d      	beq.n	c00816c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 c008250:	2300      	movs	r3, #0
}
 c008252:	4618      	mov	r0, r3
 c008254:	3710      	adds	r7, #16
 c008256:	46bd      	mov	sp, r7
 c008258:	bd80      	pop	{r7, pc}

0c00825a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 c00825a:	b480      	push	{r7}
 c00825c:	b085      	sub	sp, #20
 c00825e:	af00      	add	r7, sp, #0
 c008260:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 c008262:	687b      	ldr	r3, [r7, #4]
 c008264:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c008268:	2b01      	cmp	r3, #1
 c00826a:	d101      	bne.n	c008270 <HAL_UARTEx_DisableFifoMode+0x16>
 c00826c:	2302      	movs	r3, #2
 c00826e:	e027      	b.n	c0082c0 <HAL_UARTEx_DisableFifoMode+0x66>
 c008270:	687b      	ldr	r3, [r7, #4]
 c008272:	2201      	movs	r2, #1
 c008274:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c008278:	687b      	ldr	r3, [r7, #4]
 c00827a:	2224      	movs	r2, #36	; 0x24
 c00827c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008280:	687b      	ldr	r3, [r7, #4]
 c008282:	681b      	ldr	r3, [r3, #0]
 c008284:	681b      	ldr	r3, [r3, #0]
 c008286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c008288:	687b      	ldr	r3, [r7, #4]
 c00828a:	681b      	ldr	r3, [r3, #0]
 c00828c:	681a      	ldr	r2, [r3, #0]
 c00828e:	687b      	ldr	r3, [r7, #4]
 c008290:	681b      	ldr	r3, [r3, #0]
 c008292:	f022 0201 	bic.w	r2, r2, #1
 c008296:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c008298:	68fb      	ldr	r3, [r7, #12]
 c00829a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 c00829e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c0082a0:	687b      	ldr	r3, [r7, #4]
 c0082a2:	2200      	movs	r2, #0
 c0082a4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c0082a6:	687b      	ldr	r3, [r7, #4]
 c0082a8:	681b      	ldr	r3, [r3, #0]
 c0082aa:	68fa      	ldr	r2, [r7, #12]
 c0082ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c0082ae:	687b      	ldr	r3, [r7, #4]
 c0082b0:	2220      	movs	r2, #32
 c0082b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c0082b6:	687b      	ldr	r3, [r7, #4]
 c0082b8:	2200      	movs	r2, #0
 c0082ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0082be:	2300      	movs	r3, #0
}
 c0082c0:	4618      	mov	r0, r3
 c0082c2:	3714      	adds	r7, #20
 c0082c4:	46bd      	mov	sp, r7
 c0082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0082ca:	4770      	bx	lr

0c0082cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c0082cc:	b580      	push	{r7, lr}
 c0082ce:	b084      	sub	sp, #16
 c0082d0:	af00      	add	r7, sp, #0
 c0082d2:	6078      	str	r0, [r7, #4]
 c0082d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c0082d6:	687b      	ldr	r3, [r7, #4]
 c0082d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c0082dc:	2b01      	cmp	r3, #1
 c0082de:	d101      	bne.n	c0082e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 c0082e0:	2302      	movs	r3, #2
 c0082e2:	e02d      	b.n	c008340 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 c0082e4:	687b      	ldr	r3, [r7, #4]
 c0082e6:	2201      	movs	r2, #1
 c0082e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c0082ec:	687b      	ldr	r3, [r7, #4]
 c0082ee:	2224      	movs	r2, #36	; 0x24
 c0082f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c0082f4:	687b      	ldr	r3, [r7, #4]
 c0082f6:	681b      	ldr	r3, [r3, #0]
 c0082f8:	681b      	ldr	r3, [r3, #0]
 c0082fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c0082fc:	687b      	ldr	r3, [r7, #4]
 c0082fe:	681b      	ldr	r3, [r3, #0]
 c008300:	681a      	ldr	r2, [r3, #0]
 c008302:	687b      	ldr	r3, [r7, #4]
 c008304:	681b      	ldr	r3, [r3, #0]
 c008306:	f022 0201 	bic.w	r2, r2, #1
 c00830a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c00830c:	687b      	ldr	r3, [r7, #4]
 c00830e:	681b      	ldr	r3, [r3, #0]
 c008310:	689b      	ldr	r3, [r3, #8]
 c008312:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 c008316:	687b      	ldr	r3, [r7, #4]
 c008318:	681b      	ldr	r3, [r3, #0]
 c00831a:	683a      	ldr	r2, [r7, #0]
 c00831c:	430a      	orrs	r2, r1
 c00831e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c008320:	6878      	ldr	r0, [r7, #4]
 c008322:	f000 f84f 	bl	c0083c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008326:	687b      	ldr	r3, [r7, #4]
 c008328:	681b      	ldr	r3, [r3, #0]
 c00832a:	68fa      	ldr	r2, [r7, #12]
 c00832c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c00832e:	687b      	ldr	r3, [r7, #4]
 c008330:	2220      	movs	r2, #32
 c008332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c008336:	687b      	ldr	r3, [r7, #4]
 c008338:	2200      	movs	r2, #0
 c00833a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c00833e:	2300      	movs	r3, #0
}
 c008340:	4618      	mov	r0, r3
 c008342:	3710      	adds	r7, #16
 c008344:	46bd      	mov	sp, r7
 c008346:	bd80      	pop	{r7, pc}

0c008348 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c008348:	b580      	push	{r7, lr}
 c00834a:	b084      	sub	sp, #16
 c00834c:	af00      	add	r7, sp, #0
 c00834e:	6078      	str	r0, [r7, #4]
 c008350:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c008352:	687b      	ldr	r3, [r7, #4]
 c008354:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c008358:	2b01      	cmp	r3, #1
 c00835a:	d101      	bne.n	c008360 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 c00835c:	2302      	movs	r3, #2
 c00835e:	e02d      	b.n	c0083bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 c008360:	687b      	ldr	r3, [r7, #4]
 c008362:	2201      	movs	r2, #1
 c008364:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c008368:	687b      	ldr	r3, [r7, #4]
 c00836a:	2224      	movs	r2, #36	; 0x24
 c00836c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008370:	687b      	ldr	r3, [r7, #4]
 c008372:	681b      	ldr	r3, [r3, #0]
 c008374:	681b      	ldr	r3, [r3, #0]
 c008376:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c008378:	687b      	ldr	r3, [r7, #4]
 c00837a:	681b      	ldr	r3, [r3, #0]
 c00837c:	681a      	ldr	r2, [r3, #0]
 c00837e:	687b      	ldr	r3, [r7, #4]
 c008380:	681b      	ldr	r3, [r3, #0]
 c008382:	f022 0201 	bic.w	r2, r2, #1
 c008386:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c008388:	687b      	ldr	r3, [r7, #4]
 c00838a:	681b      	ldr	r3, [r3, #0]
 c00838c:	689b      	ldr	r3, [r3, #8]
 c00838e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 c008392:	687b      	ldr	r3, [r7, #4]
 c008394:	681b      	ldr	r3, [r3, #0]
 c008396:	683a      	ldr	r2, [r7, #0]
 c008398:	430a      	orrs	r2, r1
 c00839a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c00839c:	6878      	ldr	r0, [r7, #4]
 c00839e:	f000 f811 	bl	c0083c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c0083a2:	687b      	ldr	r3, [r7, #4]
 c0083a4:	681b      	ldr	r3, [r3, #0]
 c0083a6:	68fa      	ldr	r2, [r7, #12]
 c0083a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c0083aa:	687b      	ldr	r3, [r7, #4]
 c0083ac:	2220      	movs	r2, #32
 c0083ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c0083b2:	687b      	ldr	r3, [r7, #4]
 c0083b4:	2200      	movs	r2, #0
 c0083b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0083ba:	2300      	movs	r3, #0
}
 c0083bc:	4618      	mov	r0, r3
 c0083be:	3710      	adds	r7, #16
 c0083c0:	46bd      	mov	sp, r7
 c0083c2:	bd80      	pop	{r7, pc}

0c0083c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 c0083c4:	b480      	push	{r7}
 c0083c6:	b085      	sub	sp, #20
 c0083c8:	af00      	add	r7, sp, #0
 c0083ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c0083cc:	687b      	ldr	r3, [r7, #4]
 c0083ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c0083d0:	2b00      	cmp	r3, #0
 c0083d2:	d108      	bne.n	c0083e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 c0083d4:	687b      	ldr	r3, [r7, #4]
 c0083d6:	2201      	movs	r2, #1
 c0083d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 c0083dc:	687b      	ldr	r3, [r7, #4]
 c0083de:	2201      	movs	r2, #1
 c0083e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c0083e4:	e031      	b.n	c00844a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 c0083e6:	2308      	movs	r3, #8
 c0083e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 c0083ea:	2308      	movs	r3, #8
 c0083ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c0083ee:	687b      	ldr	r3, [r7, #4]
 c0083f0:	681b      	ldr	r3, [r3, #0]
 c0083f2:	689b      	ldr	r3, [r3, #8]
 c0083f4:	0e5b      	lsrs	r3, r3, #25
 c0083f6:	b2db      	uxtb	r3, r3
 c0083f8:	f003 0307 	and.w	r3, r3, #7
 c0083fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c0083fe:	687b      	ldr	r3, [r7, #4]
 c008400:	681b      	ldr	r3, [r3, #0]
 c008402:	689b      	ldr	r3, [r3, #8]
 c008404:	0f5b      	lsrs	r3, r3, #29
 c008406:	b2db      	uxtb	r3, r3
 c008408:	f003 0307 	and.w	r3, r3, #7
 c00840c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c00840e:	7bbb      	ldrb	r3, [r7, #14]
 c008410:	7b3a      	ldrb	r2, [r7, #12]
 c008412:	4911      	ldr	r1, [pc, #68]	; (c008458 <UARTEx_SetNbDataToProcess+0x94>)
 c008414:	5c8a      	ldrb	r2, [r1, r2]
 c008416:	fb02 f303 	mul.w	r3, r2, r3
 c00841a:	7b3a      	ldrb	r2, [r7, #12]
 c00841c:	490f      	ldr	r1, [pc, #60]	; (c00845c <UARTEx_SetNbDataToProcess+0x98>)
 c00841e:	5c8a      	ldrb	r2, [r1, r2]
 c008420:	fb93 f3f2 	sdiv	r3, r3, r2
 c008424:	b29a      	uxth	r2, r3
 c008426:	687b      	ldr	r3, [r7, #4]
 c008428:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c00842c:	7bfb      	ldrb	r3, [r7, #15]
 c00842e:	7b7a      	ldrb	r2, [r7, #13]
 c008430:	4909      	ldr	r1, [pc, #36]	; (c008458 <UARTEx_SetNbDataToProcess+0x94>)
 c008432:	5c8a      	ldrb	r2, [r1, r2]
 c008434:	fb02 f303 	mul.w	r3, r2, r3
 c008438:	7b7a      	ldrb	r2, [r7, #13]
 c00843a:	4908      	ldr	r1, [pc, #32]	; (c00845c <UARTEx_SetNbDataToProcess+0x98>)
 c00843c:	5c8a      	ldrb	r2, [r1, r2]
 c00843e:	fb93 f3f2 	sdiv	r3, r3, r2
 c008442:	b29a      	uxth	r2, r3
 c008444:	687b      	ldr	r3, [r7, #4]
 c008446:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 c00844a:	bf00      	nop
 c00844c:	3714      	adds	r7, #20
 c00844e:	46bd      	mov	sp, r7
 c008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 c008454:	4770      	bx	lr
 c008456:	bf00      	nop
 c008458:	0c0096d8 	.word	0x0c0096d8
 c00845c:	0c0096e0 	.word	0x0c0096e0

0c008460 <__errno>:
 c008460:	4b01      	ldr	r3, [pc, #4]	; (c008468 <__errno+0x8>)
 c008462:	6818      	ldr	r0, [r3, #0]
 c008464:	4770      	bx	lr
 c008466:	bf00      	nop
 c008468:	30000070 	.word	0x30000070

0c00846c <__libc_init_array>:
 c00846c:	b570      	push	{r4, r5, r6, lr}
 c00846e:	4d0d      	ldr	r5, [pc, #52]	; (c0084a4 <__libc_init_array+0x38>)
 c008470:	2600      	movs	r6, #0
 c008472:	4c0d      	ldr	r4, [pc, #52]	; (c0084a8 <__libc_init_array+0x3c>)
 c008474:	1b64      	subs	r4, r4, r5
 c008476:	10a4      	asrs	r4, r4, #2
 c008478:	42a6      	cmp	r6, r4
 c00847a:	d109      	bne.n	c008490 <__libc_init_array+0x24>
 c00847c:	4d0b      	ldr	r5, [pc, #44]	; (c0084ac <__libc_init_array+0x40>)
 c00847e:	2600      	movs	r6, #0
 c008480:	4c0b      	ldr	r4, [pc, #44]	; (c0084b0 <__libc_init_array+0x44>)
 c008482:	f001 f873 	bl	c00956c <_init>
 c008486:	1b64      	subs	r4, r4, r5
 c008488:	10a4      	asrs	r4, r4, #2
 c00848a:	42a6      	cmp	r6, r4
 c00848c:	d105      	bne.n	c00849a <__libc_init_array+0x2e>
 c00848e:	bd70      	pop	{r4, r5, r6, pc}
 c008490:	f855 3b04 	ldr.w	r3, [r5], #4
 c008494:	3601      	adds	r6, #1
 c008496:	4798      	blx	r3
 c008498:	e7ee      	b.n	c008478 <__libc_init_array+0xc>
 c00849a:	f855 3b04 	ldr.w	r3, [r5], #4
 c00849e:	3601      	adds	r6, #1
 c0084a0:	4798      	blx	r3
 c0084a2:	e7f2      	b.n	c00848a <__libc_init_array+0x1e>
 c0084a4:	0c009838 	.word	0x0c009838
 c0084a8:	0c009838 	.word	0x0c009838
 c0084ac:	0c009838 	.word	0x0c009838
 c0084b0:	0c00983c 	.word	0x0c00983c

0c0084b4 <memcpy>:
 c0084b4:	440a      	add	r2, r1
 c0084b6:	1e43      	subs	r3, r0, #1
 c0084b8:	4291      	cmp	r1, r2
 c0084ba:	d100      	bne.n	c0084be <memcpy+0xa>
 c0084bc:	4770      	bx	lr
 c0084be:	b510      	push	{r4, lr}
 c0084c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 c0084c4:	4291      	cmp	r1, r2
 c0084c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 c0084ca:	d1f9      	bne.n	c0084c0 <memcpy+0xc>
 c0084cc:	bd10      	pop	{r4, pc}

0c0084ce <memset>:
 c0084ce:	4402      	add	r2, r0
 c0084d0:	4603      	mov	r3, r0
 c0084d2:	4293      	cmp	r3, r2
 c0084d4:	d100      	bne.n	c0084d8 <memset+0xa>
 c0084d6:	4770      	bx	lr
 c0084d8:	f803 1b01 	strb.w	r1, [r3], #1
 c0084dc:	e7f9      	b.n	c0084d2 <memset+0x4>
	...

0c0084e0 <rand>:
 c0084e0:	4b16      	ldr	r3, [pc, #88]	; (c00853c <rand+0x5c>)
 c0084e2:	b510      	push	{r4, lr}
 c0084e4:	681c      	ldr	r4, [r3, #0]
 c0084e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 c0084e8:	b9b3      	cbnz	r3, c008518 <rand+0x38>
 c0084ea:	2018      	movs	r0, #24
 c0084ec:	f000 f95e 	bl	c0087ac <malloc>
 c0084f0:	63a0      	str	r0, [r4, #56]	; 0x38
 c0084f2:	b928      	cbnz	r0, c008500 <rand+0x20>
 c0084f4:	4602      	mov	r2, r0
 c0084f6:	4b12      	ldr	r3, [pc, #72]	; (c008540 <rand+0x60>)
 c0084f8:	214e      	movs	r1, #78	; 0x4e
 c0084fa:	4812      	ldr	r0, [pc, #72]	; (c008544 <rand+0x64>)
 c0084fc:	f000 f82e 	bl	c00855c <__assert_func>
 c008500:	4a11      	ldr	r2, [pc, #68]	; (c008548 <rand+0x68>)
 c008502:	4b12      	ldr	r3, [pc, #72]	; (c00854c <rand+0x6c>)
 c008504:	e9c0 2300 	strd	r2, r3, [r0]
 c008508:	4b11      	ldr	r3, [pc, #68]	; (c008550 <rand+0x70>)
 c00850a:	2201      	movs	r2, #1
 c00850c:	6083      	str	r3, [r0, #8]
 c00850e:	230b      	movs	r3, #11
 c008510:	8183      	strh	r3, [r0, #12]
 c008512:	2300      	movs	r3, #0
 c008514:	e9c0 2304 	strd	r2, r3, [r0, #16]
 c008518:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 c00851a:	4a0e      	ldr	r2, [pc, #56]	; (c008554 <rand+0x74>)
 c00851c:	6920      	ldr	r0, [r4, #16]
 c00851e:	6963      	ldr	r3, [r4, #20]
 c008520:	490d      	ldr	r1, [pc, #52]	; (c008558 <rand+0x78>)
 c008522:	4342      	muls	r2, r0
 c008524:	fb01 2203 	mla	r2, r1, r3, r2
 c008528:	fba0 0101 	umull	r0, r1, r0, r1
 c00852c:	1c43      	adds	r3, r0, #1
 c00852e:	eb42 0001 	adc.w	r0, r2, r1
 c008532:	e9c4 3004 	strd	r3, r0, [r4, #16]
 c008536:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 c00853a:	bd10      	pop	{r4, pc}
 c00853c:	30000070 	.word	0x30000070
 c008540:	0c0096ec 	.word	0x0c0096ec
 c008544:	0c009703 	.word	0x0c009703
 c008548:	abcd330e 	.word	0xabcd330e
 c00854c:	e66d1234 	.word	0xe66d1234
 c008550:	0005deec 	.word	0x0005deec
 c008554:	5851f42d 	.word	0x5851f42d
 c008558:	4c957f2d 	.word	0x4c957f2d

0c00855c <__assert_func>:
 c00855c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c00855e:	4614      	mov	r4, r2
 c008560:	461a      	mov	r2, r3
 c008562:	4b09      	ldr	r3, [pc, #36]	; (c008588 <__assert_func+0x2c>)
 c008564:	4605      	mov	r5, r0
 c008566:	681b      	ldr	r3, [r3, #0]
 c008568:	68d8      	ldr	r0, [r3, #12]
 c00856a:	b14c      	cbz	r4, c008580 <__assert_func+0x24>
 c00856c:	4b07      	ldr	r3, [pc, #28]	; (c00858c <__assert_func+0x30>)
 c00856e:	9100      	str	r1, [sp, #0]
 c008570:	4907      	ldr	r1, [pc, #28]	; (c008590 <__assert_func+0x34>)
 c008572:	e9cd 3401 	strd	r3, r4, [sp, #4]
 c008576:	462b      	mov	r3, r5
 c008578:	f000 f8e4 	bl	c008744 <fiprintf>
 c00857c:	f000 fe14 	bl	c0091a8 <abort>
 c008580:	4b04      	ldr	r3, [pc, #16]	; (c008594 <__assert_func+0x38>)
 c008582:	461c      	mov	r4, r3
 c008584:	e7f3      	b.n	c00856e <__assert_func+0x12>
 c008586:	bf00      	nop
 c008588:	30000070 	.word	0x30000070
 c00858c:	0c00975e 	.word	0x0c00975e
 c008590:	0c00976b 	.word	0x0c00976b
 c008594:	0c009799 	.word	0x0c009799

0c008598 <std>:
 c008598:	2300      	movs	r3, #0
 c00859a:	b510      	push	{r4, lr}
 c00859c:	4604      	mov	r4, r0
 c00859e:	6083      	str	r3, [r0, #8]
 c0085a0:	8181      	strh	r1, [r0, #12]
 c0085a2:	4619      	mov	r1, r3
 c0085a4:	6643      	str	r3, [r0, #100]	; 0x64
 c0085a6:	81c2      	strh	r2, [r0, #14]
 c0085a8:	2208      	movs	r2, #8
 c0085aa:	6183      	str	r3, [r0, #24]
 c0085ac:	e9c0 3300 	strd	r3, r3, [r0]
 c0085b0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 c0085b4:	305c      	adds	r0, #92	; 0x5c
 c0085b6:	f7ff ff8a 	bl	c0084ce <memset>
 c0085ba:	4b05      	ldr	r3, [pc, #20]	; (c0085d0 <std+0x38>)
 c0085bc:	6224      	str	r4, [r4, #32]
 c0085be:	6263      	str	r3, [r4, #36]	; 0x24
 c0085c0:	4b04      	ldr	r3, [pc, #16]	; (c0085d4 <std+0x3c>)
 c0085c2:	62a3      	str	r3, [r4, #40]	; 0x28
 c0085c4:	4b04      	ldr	r3, [pc, #16]	; (c0085d8 <std+0x40>)
 c0085c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 c0085c8:	4b04      	ldr	r3, [pc, #16]	; (c0085dc <std+0x44>)
 c0085ca:	6323      	str	r3, [r4, #48]	; 0x30
 c0085cc:	bd10      	pop	{r4, pc}
 c0085ce:	bf00      	nop
 c0085d0:	0c008f7d 	.word	0x0c008f7d
 c0085d4:	0c008f9f 	.word	0x0c008f9f
 c0085d8:	0c008fd7 	.word	0x0c008fd7
 c0085dc:	0c008ffb 	.word	0x0c008ffb

0c0085e0 <_cleanup_r>:
 c0085e0:	4901      	ldr	r1, [pc, #4]	; (c0085e8 <_cleanup_r+0x8>)
 c0085e2:	f000 b8c1 	b.w	c008768 <_fwalk_reent>
 c0085e6:	bf00      	nop
 c0085e8:	0c0092e1 	.word	0x0c0092e1

0c0085ec <__sfmoreglue>:
 c0085ec:	b570      	push	{r4, r5, r6, lr}
 c0085ee:	2268      	movs	r2, #104	; 0x68
 c0085f0:	1e4d      	subs	r5, r1, #1
 c0085f2:	460e      	mov	r6, r1
 c0085f4:	4355      	muls	r5, r2
 c0085f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 c0085fa:	f000 f94b 	bl	c008894 <_malloc_r>
 c0085fe:	4604      	mov	r4, r0
 c008600:	b140      	cbz	r0, c008614 <__sfmoreglue+0x28>
 c008602:	2100      	movs	r1, #0
 c008604:	f105 0268 	add.w	r2, r5, #104	; 0x68
 c008608:	e9c0 1600 	strd	r1, r6, [r0]
 c00860c:	300c      	adds	r0, #12
 c00860e:	60a0      	str	r0, [r4, #8]
 c008610:	f7ff ff5d 	bl	c0084ce <memset>
 c008614:	4620      	mov	r0, r4
 c008616:	bd70      	pop	{r4, r5, r6, pc}

0c008618 <__sfp_lock_acquire>:
 c008618:	4801      	ldr	r0, [pc, #4]	; (c008620 <__sfp_lock_acquire+0x8>)
 c00861a:	f000 b8c5 	b.w	c0087a8 <__retarget_lock_acquire_recursive>
 c00861e:	bf00      	nop
 c008620:	300004a5 	.word	0x300004a5

0c008624 <__sfp_lock_release>:
 c008624:	4801      	ldr	r0, [pc, #4]	; (c00862c <__sfp_lock_release+0x8>)
 c008626:	f000 b8c0 	b.w	c0087aa <__retarget_lock_release_recursive>
 c00862a:	bf00      	nop
 c00862c:	300004a5 	.word	0x300004a5

0c008630 <__sinit_lock_acquire>:
 c008630:	4801      	ldr	r0, [pc, #4]	; (c008638 <__sinit_lock_acquire+0x8>)
 c008632:	f000 b8b9 	b.w	c0087a8 <__retarget_lock_acquire_recursive>
 c008636:	bf00      	nop
 c008638:	300004a6 	.word	0x300004a6

0c00863c <__sinit_lock_release>:
 c00863c:	4801      	ldr	r0, [pc, #4]	; (c008644 <__sinit_lock_release+0x8>)
 c00863e:	f000 b8b4 	b.w	c0087aa <__retarget_lock_release_recursive>
 c008642:	bf00      	nop
 c008644:	300004a6 	.word	0x300004a6

0c008648 <__sinit>:
 c008648:	b510      	push	{r4, lr}
 c00864a:	4604      	mov	r4, r0
 c00864c:	f7ff fff0 	bl	c008630 <__sinit_lock_acquire>
 c008650:	69a3      	ldr	r3, [r4, #24]
 c008652:	b11b      	cbz	r3, c00865c <__sinit+0x14>
 c008654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c008658:	f7ff bff0 	b.w	c00863c <__sinit_lock_release>
 c00865c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 c008660:	6523      	str	r3, [r4, #80]	; 0x50
 c008662:	4620      	mov	r0, r4
 c008664:	4b12      	ldr	r3, [pc, #72]	; (c0086b0 <__sinit+0x68>)
 c008666:	4a13      	ldr	r2, [pc, #76]	; (c0086b4 <__sinit+0x6c>)
 c008668:	681b      	ldr	r3, [r3, #0]
 c00866a:	62a2      	str	r2, [r4, #40]	; 0x28
 c00866c:	42a3      	cmp	r3, r4
 c00866e:	bf04      	itt	eq
 c008670:	2301      	moveq	r3, #1
 c008672:	61a3      	streq	r3, [r4, #24]
 c008674:	f000 f820 	bl	c0086b8 <__sfp>
 c008678:	6060      	str	r0, [r4, #4]
 c00867a:	4620      	mov	r0, r4
 c00867c:	f000 f81c 	bl	c0086b8 <__sfp>
 c008680:	60a0      	str	r0, [r4, #8]
 c008682:	4620      	mov	r0, r4
 c008684:	f000 f818 	bl	c0086b8 <__sfp>
 c008688:	2200      	movs	r2, #0
 c00868a:	2104      	movs	r1, #4
 c00868c:	60e0      	str	r0, [r4, #12]
 c00868e:	6860      	ldr	r0, [r4, #4]
 c008690:	f7ff ff82 	bl	c008598 <std>
 c008694:	2201      	movs	r2, #1
 c008696:	2109      	movs	r1, #9
 c008698:	68a0      	ldr	r0, [r4, #8]
 c00869a:	f7ff ff7d 	bl	c008598 <std>
 c00869e:	2202      	movs	r2, #2
 c0086a0:	2112      	movs	r1, #18
 c0086a2:	68e0      	ldr	r0, [r4, #12]
 c0086a4:	f7ff ff78 	bl	c008598 <std>
 c0086a8:	2301      	movs	r3, #1
 c0086aa:	61a3      	str	r3, [r4, #24]
 c0086ac:	e7d2      	b.n	c008654 <__sinit+0xc>
 c0086ae:	bf00      	nop
 c0086b0:	0c0096e8 	.word	0x0c0096e8
 c0086b4:	0c0085e1 	.word	0x0c0085e1

0c0086b8 <__sfp>:
 c0086b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0086ba:	4607      	mov	r7, r0
 c0086bc:	f7ff ffac 	bl	c008618 <__sfp_lock_acquire>
 c0086c0:	4b1e      	ldr	r3, [pc, #120]	; (c00873c <__sfp+0x84>)
 c0086c2:	681e      	ldr	r6, [r3, #0]
 c0086c4:	69b3      	ldr	r3, [r6, #24]
 c0086c6:	b913      	cbnz	r3, c0086ce <__sfp+0x16>
 c0086c8:	4630      	mov	r0, r6
 c0086ca:	f7ff ffbd 	bl	c008648 <__sinit>
 c0086ce:	3648      	adds	r6, #72	; 0x48
 c0086d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 c0086d4:	3b01      	subs	r3, #1
 c0086d6:	d503      	bpl.n	c0086e0 <__sfp+0x28>
 c0086d8:	6833      	ldr	r3, [r6, #0]
 c0086da:	b30b      	cbz	r3, c008720 <__sfp+0x68>
 c0086dc:	6836      	ldr	r6, [r6, #0]
 c0086de:	e7f7      	b.n	c0086d0 <__sfp+0x18>
 c0086e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 c0086e4:	b9d5      	cbnz	r5, c00871c <__sfp+0x64>
 c0086e6:	4b16      	ldr	r3, [pc, #88]	; (c008740 <__sfp+0x88>)
 c0086e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 c0086ec:	6665      	str	r5, [r4, #100]	; 0x64
 c0086ee:	60e3      	str	r3, [r4, #12]
 c0086f0:	f000 f859 	bl	c0087a6 <__retarget_lock_init_recursive>
 c0086f4:	f7ff ff96 	bl	c008624 <__sfp_lock_release>
 c0086f8:	2208      	movs	r2, #8
 c0086fa:	4629      	mov	r1, r5
 c0086fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 c008700:	6025      	str	r5, [r4, #0]
 c008702:	61a5      	str	r5, [r4, #24]
 c008704:	e9c4 5501 	strd	r5, r5, [r4, #4]
 c008708:	e9c4 5504 	strd	r5, r5, [r4, #16]
 c00870c:	f7ff fedf 	bl	c0084ce <memset>
 c008710:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 c008714:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 c008718:	4620      	mov	r0, r4
 c00871a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c00871c:	3468      	adds	r4, #104	; 0x68
 c00871e:	e7d9      	b.n	c0086d4 <__sfp+0x1c>
 c008720:	2104      	movs	r1, #4
 c008722:	4638      	mov	r0, r7
 c008724:	f7ff ff62 	bl	c0085ec <__sfmoreglue>
 c008728:	4604      	mov	r4, r0
 c00872a:	6030      	str	r0, [r6, #0]
 c00872c:	2800      	cmp	r0, #0
 c00872e:	d1d5      	bne.n	c0086dc <__sfp+0x24>
 c008730:	f7ff ff78 	bl	c008624 <__sfp_lock_release>
 c008734:	230c      	movs	r3, #12
 c008736:	603b      	str	r3, [r7, #0]
 c008738:	e7ee      	b.n	c008718 <__sfp+0x60>
 c00873a:	bf00      	nop
 c00873c:	0c0096e8 	.word	0x0c0096e8
 c008740:	ffff0001 	.word	0xffff0001

0c008744 <fiprintf>:
 c008744:	b40e      	push	{r1, r2, r3}
 c008746:	b503      	push	{r0, r1, lr}
 c008748:	ab03      	add	r3, sp, #12
 c00874a:	4601      	mov	r1, r0
 c00874c:	4805      	ldr	r0, [pc, #20]	; (c008764 <fiprintf+0x20>)
 c00874e:	f853 2b04 	ldr.w	r2, [r3], #4
 c008752:	6800      	ldr	r0, [r0, #0]
 c008754:	9301      	str	r3, [sp, #4]
 c008756:	f000 f93b 	bl	c0089d0 <_vfiprintf_r>
 c00875a:	b002      	add	sp, #8
 c00875c:	f85d eb04 	ldr.w	lr, [sp], #4
 c008760:	b003      	add	sp, #12
 c008762:	4770      	bx	lr
 c008764:	30000070 	.word	0x30000070

0c008768 <_fwalk_reent>:
 c008768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c00876c:	4606      	mov	r6, r0
 c00876e:	4688      	mov	r8, r1
 c008770:	f100 0448 	add.w	r4, r0, #72	; 0x48
 c008774:	2700      	movs	r7, #0
 c008776:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 c00877a:	f1b9 0901 	subs.w	r9, r9, #1
 c00877e:	d505      	bpl.n	c00878c <_fwalk_reent+0x24>
 c008780:	6824      	ldr	r4, [r4, #0]
 c008782:	2c00      	cmp	r4, #0
 c008784:	d1f7      	bne.n	c008776 <_fwalk_reent+0xe>
 c008786:	4638      	mov	r0, r7
 c008788:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c00878c:	89ab      	ldrh	r3, [r5, #12]
 c00878e:	2b01      	cmp	r3, #1
 c008790:	d907      	bls.n	c0087a2 <_fwalk_reent+0x3a>
 c008792:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 c008796:	3301      	adds	r3, #1
 c008798:	d003      	beq.n	c0087a2 <_fwalk_reent+0x3a>
 c00879a:	4629      	mov	r1, r5
 c00879c:	4630      	mov	r0, r6
 c00879e:	47c0      	blx	r8
 c0087a0:	4307      	orrs	r7, r0
 c0087a2:	3568      	adds	r5, #104	; 0x68
 c0087a4:	e7e9      	b.n	c00877a <_fwalk_reent+0x12>

0c0087a6 <__retarget_lock_init_recursive>:
 c0087a6:	4770      	bx	lr

0c0087a8 <__retarget_lock_acquire_recursive>:
 c0087a8:	4770      	bx	lr

0c0087aa <__retarget_lock_release_recursive>:
 c0087aa:	4770      	bx	lr

0c0087ac <malloc>:
 c0087ac:	4b02      	ldr	r3, [pc, #8]	; (c0087b8 <malloc+0xc>)
 c0087ae:	4601      	mov	r1, r0
 c0087b0:	6818      	ldr	r0, [r3, #0]
 c0087b2:	f000 b86f 	b.w	c008894 <_malloc_r>
 c0087b6:	bf00      	nop
 c0087b8:	30000070 	.word	0x30000070

0c0087bc <_free_r>:
 c0087bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 c0087be:	2900      	cmp	r1, #0
 c0087c0:	d043      	beq.n	c00884a <_free_r+0x8e>
 c0087c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c0087c6:	1f0c      	subs	r4, r1, #4
 c0087c8:	9001      	str	r0, [sp, #4]
 c0087ca:	2b00      	cmp	r3, #0
 c0087cc:	bfb8      	it	lt
 c0087ce:	18e4      	addlt	r4, r4, r3
 c0087d0:	f000 fe48 	bl	c009464 <__malloc_lock>
 c0087d4:	4a1e      	ldr	r2, [pc, #120]	; (c008850 <_free_r+0x94>)
 c0087d6:	9801      	ldr	r0, [sp, #4]
 c0087d8:	6813      	ldr	r3, [r2, #0]
 c0087da:	b933      	cbnz	r3, c0087ea <_free_r+0x2e>
 c0087dc:	6063      	str	r3, [r4, #4]
 c0087de:	6014      	str	r4, [r2, #0]
 c0087e0:	b003      	add	sp, #12
 c0087e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 c0087e6:	f000 be43 	b.w	c009470 <__malloc_unlock>
 c0087ea:	42a3      	cmp	r3, r4
 c0087ec:	d908      	bls.n	c008800 <_free_r+0x44>
 c0087ee:	6825      	ldr	r5, [r4, #0]
 c0087f0:	1961      	adds	r1, r4, r5
 c0087f2:	428b      	cmp	r3, r1
 c0087f4:	bf01      	itttt	eq
 c0087f6:	6819      	ldreq	r1, [r3, #0]
 c0087f8:	685b      	ldreq	r3, [r3, #4]
 c0087fa:	1949      	addeq	r1, r1, r5
 c0087fc:	6021      	streq	r1, [r4, #0]
 c0087fe:	e7ed      	b.n	c0087dc <_free_r+0x20>
 c008800:	461a      	mov	r2, r3
 c008802:	685b      	ldr	r3, [r3, #4]
 c008804:	b10b      	cbz	r3, c00880a <_free_r+0x4e>
 c008806:	42a3      	cmp	r3, r4
 c008808:	d9fa      	bls.n	c008800 <_free_r+0x44>
 c00880a:	6811      	ldr	r1, [r2, #0]
 c00880c:	1855      	adds	r5, r2, r1
 c00880e:	42a5      	cmp	r5, r4
 c008810:	d10b      	bne.n	c00882a <_free_r+0x6e>
 c008812:	6824      	ldr	r4, [r4, #0]
 c008814:	4421      	add	r1, r4
 c008816:	1854      	adds	r4, r2, r1
 c008818:	6011      	str	r1, [r2, #0]
 c00881a:	42a3      	cmp	r3, r4
 c00881c:	d1e0      	bne.n	c0087e0 <_free_r+0x24>
 c00881e:	681c      	ldr	r4, [r3, #0]
 c008820:	685b      	ldr	r3, [r3, #4]
 c008822:	4421      	add	r1, r4
 c008824:	6053      	str	r3, [r2, #4]
 c008826:	6011      	str	r1, [r2, #0]
 c008828:	e7da      	b.n	c0087e0 <_free_r+0x24>
 c00882a:	d902      	bls.n	c008832 <_free_r+0x76>
 c00882c:	230c      	movs	r3, #12
 c00882e:	6003      	str	r3, [r0, #0]
 c008830:	e7d6      	b.n	c0087e0 <_free_r+0x24>
 c008832:	6825      	ldr	r5, [r4, #0]
 c008834:	1961      	adds	r1, r4, r5
 c008836:	428b      	cmp	r3, r1
 c008838:	bf02      	ittt	eq
 c00883a:	6819      	ldreq	r1, [r3, #0]
 c00883c:	685b      	ldreq	r3, [r3, #4]
 c00883e:	1949      	addeq	r1, r1, r5
 c008840:	6063      	str	r3, [r4, #4]
 c008842:	bf08      	it	eq
 c008844:	6021      	streq	r1, [r4, #0]
 c008846:	6054      	str	r4, [r2, #4]
 c008848:	e7ca      	b.n	c0087e0 <_free_r+0x24>
 c00884a:	b003      	add	sp, #12
 c00884c:	bd30      	pop	{r4, r5, pc}
 c00884e:	bf00      	nop
 c008850:	300004a8 	.word	0x300004a8

0c008854 <sbrk_aligned>:
 c008854:	b570      	push	{r4, r5, r6, lr}
 c008856:	4e0e      	ldr	r6, [pc, #56]	; (c008890 <sbrk_aligned+0x3c>)
 c008858:	460c      	mov	r4, r1
 c00885a:	4605      	mov	r5, r0
 c00885c:	6831      	ldr	r1, [r6, #0]
 c00885e:	b911      	cbnz	r1, c008866 <sbrk_aligned+0x12>
 c008860:	f000 fb7c 	bl	c008f5c <_sbrk_r>
 c008864:	6030      	str	r0, [r6, #0]
 c008866:	4621      	mov	r1, r4
 c008868:	4628      	mov	r0, r5
 c00886a:	f000 fb77 	bl	c008f5c <_sbrk_r>
 c00886e:	1c43      	adds	r3, r0, #1
 c008870:	d00a      	beq.n	c008888 <sbrk_aligned+0x34>
 c008872:	1cc4      	adds	r4, r0, #3
 c008874:	f024 0403 	bic.w	r4, r4, #3
 c008878:	42a0      	cmp	r0, r4
 c00887a:	d007      	beq.n	c00888c <sbrk_aligned+0x38>
 c00887c:	1a21      	subs	r1, r4, r0
 c00887e:	4628      	mov	r0, r5
 c008880:	f000 fb6c 	bl	c008f5c <_sbrk_r>
 c008884:	3001      	adds	r0, #1
 c008886:	d101      	bne.n	c00888c <sbrk_aligned+0x38>
 c008888:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 c00888c:	4620      	mov	r0, r4
 c00888e:	bd70      	pop	{r4, r5, r6, pc}
 c008890:	300004ac 	.word	0x300004ac

0c008894 <_malloc_r>:
 c008894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c008898:	1ccd      	adds	r5, r1, #3
 c00889a:	4607      	mov	r7, r0
 c00889c:	f025 0503 	bic.w	r5, r5, #3
 c0088a0:	3508      	adds	r5, #8
 c0088a2:	2d0c      	cmp	r5, #12
 c0088a4:	bf38      	it	cc
 c0088a6:	250c      	movcc	r5, #12
 c0088a8:	2d00      	cmp	r5, #0
 c0088aa:	db01      	blt.n	c0088b0 <_malloc_r+0x1c>
 c0088ac:	42a9      	cmp	r1, r5
 c0088ae:	d905      	bls.n	c0088bc <_malloc_r+0x28>
 c0088b0:	230c      	movs	r3, #12
 c0088b2:	2600      	movs	r6, #0
 c0088b4:	603b      	str	r3, [r7, #0]
 c0088b6:	4630      	mov	r0, r6
 c0088b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c0088bc:	4e2e      	ldr	r6, [pc, #184]	; (c008978 <_malloc_r+0xe4>)
 c0088be:	f000 fdd1 	bl	c009464 <__malloc_lock>
 c0088c2:	6833      	ldr	r3, [r6, #0]
 c0088c4:	461c      	mov	r4, r3
 c0088c6:	bb34      	cbnz	r4, c008916 <_malloc_r+0x82>
 c0088c8:	4629      	mov	r1, r5
 c0088ca:	4638      	mov	r0, r7
 c0088cc:	f7ff ffc2 	bl	c008854 <sbrk_aligned>
 c0088d0:	1c43      	adds	r3, r0, #1
 c0088d2:	4604      	mov	r4, r0
 c0088d4:	d14d      	bne.n	c008972 <_malloc_r+0xde>
 c0088d6:	6834      	ldr	r4, [r6, #0]
 c0088d8:	4626      	mov	r6, r4
 c0088da:	2e00      	cmp	r6, #0
 c0088dc:	d140      	bne.n	c008960 <_malloc_r+0xcc>
 c0088de:	6823      	ldr	r3, [r4, #0]
 c0088e0:	4631      	mov	r1, r6
 c0088e2:	4638      	mov	r0, r7
 c0088e4:	eb04 0803 	add.w	r8, r4, r3
 c0088e8:	f000 fb38 	bl	c008f5c <_sbrk_r>
 c0088ec:	4580      	cmp	r8, r0
 c0088ee:	d13a      	bne.n	c008966 <_malloc_r+0xd2>
 c0088f0:	6821      	ldr	r1, [r4, #0]
 c0088f2:	3503      	adds	r5, #3
 c0088f4:	4638      	mov	r0, r7
 c0088f6:	1a6d      	subs	r5, r5, r1
 c0088f8:	f025 0503 	bic.w	r5, r5, #3
 c0088fc:	3508      	adds	r5, #8
 c0088fe:	2d0c      	cmp	r5, #12
 c008900:	bf38      	it	cc
 c008902:	250c      	movcc	r5, #12
 c008904:	4629      	mov	r1, r5
 c008906:	f7ff ffa5 	bl	c008854 <sbrk_aligned>
 c00890a:	3001      	adds	r0, #1
 c00890c:	d02b      	beq.n	c008966 <_malloc_r+0xd2>
 c00890e:	6823      	ldr	r3, [r4, #0]
 c008910:	442b      	add	r3, r5
 c008912:	6023      	str	r3, [r4, #0]
 c008914:	e00e      	b.n	c008934 <_malloc_r+0xa0>
 c008916:	6822      	ldr	r2, [r4, #0]
 c008918:	1b52      	subs	r2, r2, r5
 c00891a:	d41e      	bmi.n	c00895a <_malloc_r+0xc6>
 c00891c:	2a0b      	cmp	r2, #11
 c00891e:	d916      	bls.n	c00894e <_malloc_r+0xba>
 c008920:	1961      	adds	r1, r4, r5
 c008922:	42a3      	cmp	r3, r4
 c008924:	6025      	str	r5, [r4, #0]
 c008926:	bf18      	it	ne
 c008928:	6059      	strne	r1, [r3, #4]
 c00892a:	6863      	ldr	r3, [r4, #4]
 c00892c:	bf08      	it	eq
 c00892e:	6031      	streq	r1, [r6, #0]
 c008930:	5162      	str	r2, [r4, r5]
 c008932:	604b      	str	r3, [r1, #4]
 c008934:	f104 060b 	add.w	r6, r4, #11
 c008938:	4638      	mov	r0, r7
 c00893a:	f000 fd99 	bl	c009470 <__malloc_unlock>
 c00893e:	1d23      	adds	r3, r4, #4
 c008940:	f026 0607 	bic.w	r6, r6, #7
 c008944:	1af2      	subs	r2, r6, r3
 c008946:	d0b6      	beq.n	c0088b6 <_malloc_r+0x22>
 c008948:	1b9b      	subs	r3, r3, r6
 c00894a:	50a3      	str	r3, [r4, r2]
 c00894c:	e7b3      	b.n	c0088b6 <_malloc_r+0x22>
 c00894e:	6862      	ldr	r2, [r4, #4]
 c008950:	42a3      	cmp	r3, r4
 c008952:	bf0c      	ite	eq
 c008954:	6032      	streq	r2, [r6, #0]
 c008956:	605a      	strne	r2, [r3, #4]
 c008958:	e7ec      	b.n	c008934 <_malloc_r+0xa0>
 c00895a:	4623      	mov	r3, r4
 c00895c:	6864      	ldr	r4, [r4, #4]
 c00895e:	e7b2      	b.n	c0088c6 <_malloc_r+0x32>
 c008960:	4634      	mov	r4, r6
 c008962:	6876      	ldr	r6, [r6, #4]
 c008964:	e7b9      	b.n	c0088da <_malloc_r+0x46>
 c008966:	230c      	movs	r3, #12
 c008968:	4638      	mov	r0, r7
 c00896a:	603b      	str	r3, [r7, #0]
 c00896c:	f000 fd80 	bl	c009470 <__malloc_unlock>
 c008970:	e7a1      	b.n	c0088b6 <_malloc_r+0x22>
 c008972:	6025      	str	r5, [r4, #0]
 c008974:	e7de      	b.n	c008934 <_malloc_r+0xa0>
 c008976:	bf00      	nop
 c008978:	300004a8 	.word	0x300004a8

0c00897c <__sfputc_r>:
 c00897c:	6893      	ldr	r3, [r2, #8]
 c00897e:	3b01      	subs	r3, #1
 c008980:	2b00      	cmp	r3, #0
 c008982:	6093      	str	r3, [r2, #8]
 c008984:	b410      	push	{r4}
 c008986:	da08      	bge.n	c00899a <__sfputc_r+0x1e>
 c008988:	6994      	ldr	r4, [r2, #24]
 c00898a:	42a3      	cmp	r3, r4
 c00898c:	db01      	blt.n	c008992 <__sfputc_r+0x16>
 c00898e:	290a      	cmp	r1, #10
 c008990:	d103      	bne.n	c00899a <__sfputc_r+0x1e>
 c008992:	f85d 4b04 	ldr.w	r4, [sp], #4
 c008996:	f000 bb35 	b.w	c009004 <__swbuf_r>
 c00899a:	6813      	ldr	r3, [r2, #0]
 c00899c:	1c58      	adds	r0, r3, #1
 c00899e:	6010      	str	r0, [r2, #0]
 c0089a0:	4608      	mov	r0, r1
 c0089a2:	7019      	strb	r1, [r3, #0]
 c0089a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 c0089a8:	4770      	bx	lr

0c0089aa <__sfputs_r>:
 c0089aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0089ac:	4606      	mov	r6, r0
 c0089ae:	460f      	mov	r7, r1
 c0089b0:	4614      	mov	r4, r2
 c0089b2:	18d5      	adds	r5, r2, r3
 c0089b4:	42ac      	cmp	r4, r5
 c0089b6:	d101      	bne.n	c0089bc <__sfputs_r+0x12>
 c0089b8:	2000      	movs	r0, #0
 c0089ba:	e007      	b.n	c0089cc <__sfputs_r+0x22>
 c0089bc:	463a      	mov	r2, r7
 c0089be:	f814 1b01 	ldrb.w	r1, [r4], #1
 c0089c2:	4630      	mov	r0, r6
 c0089c4:	f7ff ffda 	bl	c00897c <__sfputc_r>
 c0089c8:	1c43      	adds	r3, r0, #1
 c0089ca:	d1f3      	bne.n	c0089b4 <__sfputs_r+0xa>
 c0089cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0c0089d0 <_vfiprintf_r>:
 c0089d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0089d4:	460d      	mov	r5, r1
 c0089d6:	b09d      	sub	sp, #116	; 0x74
 c0089d8:	4614      	mov	r4, r2
 c0089da:	4698      	mov	r8, r3
 c0089dc:	4606      	mov	r6, r0
 c0089de:	b118      	cbz	r0, c0089e8 <_vfiprintf_r+0x18>
 c0089e0:	6983      	ldr	r3, [r0, #24]
 c0089e2:	b90b      	cbnz	r3, c0089e8 <_vfiprintf_r+0x18>
 c0089e4:	f7ff fe30 	bl	c008648 <__sinit>
 c0089e8:	4b89      	ldr	r3, [pc, #548]	; (c008c10 <_vfiprintf_r+0x240>)
 c0089ea:	429d      	cmp	r5, r3
 c0089ec:	d11b      	bne.n	c008a26 <_vfiprintf_r+0x56>
 c0089ee:	6875      	ldr	r5, [r6, #4]
 c0089f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c0089f2:	07d9      	lsls	r1, r3, #31
 c0089f4:	d405      	bmi.n	c008a02 <_vfiprintf_r+0x32>
 c0089f6:	89ab      	ldrh	r3, [r5, #12]
 c0089f8:	059a      	lsls	r2, r3, #22
 c0089fa:	d402      	bmi.n	c008a02 <_vfiprintf_r+0x32>
 c0089fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c0089fe:	f7ff fed3 	bl	c0087a8 <__retarget_lock_acquire_recursive>
 c008a02:	89ab      	ldrh	r3, [r5, #12]
 c008a04:	071b      	lsls	r3, r3, #28
 c008a06:	d501      	bpl.n	c008a0c <_vfiprintf_r+0x3c>
 c008a08:	692b      	ldr	r3, [r5, #16]
 c008a0a:	b9eb      	cbnz	r3, c008a48 <_vfiprintf_r+0x78>
 c008a0c:	4629      	mov	r1, r5
 c008a0e:	4630      	mov	r0, r6
 c008a10:	f000 fb5c 	bl	c0090cc <__swsetup_r>
 c008a14:	b1c0      	cbz	r0, c008a48 <_vfiprintf_r+0x78>
 c008a16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c008a18:	07dc      	lsls	r4, r3, #31
 c008a1a:	d50e      	bpl.n	c008a3a <_vfiprintf_r+0x6a>
 c008a1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c008a20:	b01d      	add	sp, #116	; 0x74
 c008a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c008a26:	4b7b      	ldr	r3, [pc, #492]	; (c008c14 <_vfiprintf_r+0x244>)
 c008a28:	429d      	cmp	r5, r3
 c008a2a:	d101      	bne.n	c008a30 <_vfiprintf_r+0x60>
 c008a2c:	68b5      	ldr	r5, [r6, #8]
 c008a2e:	e7df      	b.n	c0089f0 <_vfiprintf_r+0x20>
 c008a30:	4b79      	ldr	r3, [pc, #484]	; (c008c18 <_vfiprintf_r+0x248>)
 c008a32:	429d      	cmp	r5, r3
 c008a34:	bf08      	it	eq
 c008a36:	68f5      	ldreq	r5, [r6, #12]
 c008a38:	e7da      	b.n	c0089f0 <_vfiprintf_r+0x20>
 c008a3a:	89ab      	ldrh	r3, [r5, #12]
 c008a3c:	0598      	lsls	r0, r3, #22
 c008a3e:	d4ed      	bmi.n	c008a1c <_vfiprintf_r+0x4c>
 c008a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c008a42:	f7ff feb2 	bl	c0087aa <__retarget_lock_release_recursive>
 c008a46:	e7e9      	b.n	c008a1c <_vfiprintf_r+0x4c>
 c008a48:	2300      	movs	r3, #0
 c008a4a:	f8cd 800c 	str.w	r8, [sp, #12]
 c008a4e:	f04f 0901 	mov.w	r9, #1
 c008a52:	f8df 81c8 	ldr.w	r8, [pc, #456]	; c008c1c <_vfiprintf_r+0x24c>
 c008a56:	9309      	str	r3, [sp, #36]	; 0x24
 c008a58:	2320      	movs	r3, #32
 c008a5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 c008a5e:	2330      	movs	r3, #48	; 0x30
 c008a60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 c008a64:	4623      	mov	r3, r4
 c008a66:	469a      	mov	sl, r3
 c008a68:	f813 2b01 	ldrb.w	r2, [r3], #1
 c008a6c:	b10a      	cbz	r2, c008a72 <_vfiprintf_r+0xa2>
 c008a6e:	2a25      	cmp	r2, #37	; 0x25
 c008a70:	d1f9      	bne.n	c008a66 <_vfiprintf_r+0x96>
 c008a72:	ebba 0b04 	subs.w	fp, sl, r4
 c008a76:	d00b      	beq.n	c008a90 <_vfiprintf_r+0xc0>
 c008a78:	465b      	mov	r3, fp
 c008a7a:	4622      	mov	r2, r4
 c008a7c:	4629      	mov	r1, r5
 c008a7e:	4630      	mov	r0, r6
 c008a80:	f7ff ff93 	bl	c0089aa <__sfputs_r>
 c008a84:	3001      	adds	r0, #1
 c008a86:	f000 80aa 	beq.w	c008bde <_vfiprintf_r+0x20e>
 c008a8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 c008a8c:	445a      	add	r2, fp
 c008a8e:	9209      	str	r2, [sp, #36]	; 0x24
 c008a90:	f89a 3000 	ldrb.w	r3, [sl]
 c008a94:	2b00      	cmp	r3, #0
 c008a96:	f000 80a2 	beq.w	c008bde <_vfiprintf_r+0x20e>
 c008a9a:	2300      	movs	r3, #0
 c008a9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 c008aa0:	f10a 0a01 	add.w	sl, sl, #1
 c008aa4:	9304      	str	r3, [sp, #16]
 c008aa6:	9307      	str	r3, [sp, #28]
 c008aa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 c008aac:	931a      	str	r3, [sp, #104]	; 0x68
 c008aae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c008ab2:	4654      	mov	r4, sl
 c008ab4:	2205      	movs	r2, #5
 c008ab6:	4859      	ldr	r0, [pc, #356]	; (c008c1c <_vfiprintf_r+0x24c>)
 c008ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 c008abc:	f000 fcc4 	bl	c009448 <memchr>
 c008ac0:	9a04      	ldr	r2, [sp, #16]
 c008ac2:	b9d8      	cbnz	r0, c008afc <_vfiprintf_r+0x12c>
 c008ac4:	06d1      	lsls	r1, r2, #27
 c008ac6:	bf44      	itt	mi
 c008ac8:	2320      	movmi	r3, #32
 c008aca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c008ace:	0713      	lsls	r3, r2, #28
 c008ad0:	bf44      	itt	mi
 c008ad2:	232b      	movmi	r3, #43	; 0x2b
 c008ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 c008ad8:	f89a 3000 	ldrb.w	r3, [sl]
 c008adc:	2b2a      	cmp	r3, #42	; 0x2a
 c008ade:	d015      	beq.n	c008b0c <_vfiprintf_r+0x13c>
 c008ae0:	9a07      	ldr	r2, [sp, #28]
 c008ae2:	4654      	mov	r4, sl
 c008ae4:	2000      	movs	r0, #0
 c008ae6:	f04f 0c0a 	mov.w	ip, #10
 c008aea:	4621      	mov	r1, r4
 c008aec:	f811 3b01 	ldrb.w	r3, [r1], #1
 c008af0:	3b30      	subs	r3, #48	; 0x30
 c008af2:	2b09      	cmp	r3, #9
 c008af4:	d94e      	bls.n	c008b94 <_vfiprintf_r+0x1c4>
 c008af6:	b1b0      	cbz	r0, c008b26 <_vfiprintf_r+0x156>
 c008af8:	9207      	str	r2, [sp, #28]
 c008afa:	e014      	b.n	c008b26 <_vfiprintf_r+0x156>
 c008afc:	eba0 0308 	sub.w	r3, r0, r8
 c008b00:	46a2      	mov	sl, r4
 c008b02:	fa09 f303 	lsl.w	r3, r9, r3
 c008b06:	4313      	orrs	r3, r2
 c008b08:	9304      	str	r3, [sp, #16]
 c008b0a:	e7d2      	b.n	c008ab2 <_vfiprintf_r+0xe2>
 c008b0c:	9b03      	ldr	r3, [sp, #12]
 c008b0e:	1d19      	adds	r1, r3, #4
 c008b10:	681b      	ldr	r3, [r3, #0]
 c008b12:	2b00      	cmp	r3, #0
 c008b14:	9103      	str	r1, [sp, #12]
 c008b16:	bfbb      	ittet	lt
 c008b18:	425b      	neglt	r3, r3
 c008b1a:	f042 0202 	orrlt.w	r2, r2, #2
 c008b1e:	9307      	strge	r3, [sp, #28]
 c008b20:	9307      	strlt	r3, [sp, #28]
 c008b22:	bfb8      	it	lt
 c008b24:	9204      	strlt	r2, [sp, #16]
 c008b26:	7823      	ldrb	r3, [r4, #0]
 c008b28:	2b2e      	cmp	r3, #46	; 0x2e
 c008b2a:	d10c      	bne.n	c008b46 <_vfiprintf_r+0x176>
 c008b2c:	7863      	ldrb	r3, [r4, #1]
 c008b2e:	2b2a      	cmp	r3, #42	; 0x2a
 c008b30:	d135      	bne.n	c008b9e <_vfiprintf_r+0x1ce>
 c008b32:	9b03      	ldr	r3, [sp, #12]
 c008b34:	3402      	adds	r4, #2
 c008b36:	1d1a      	adds	r2, r3, #4
 c008b38:	681b      	ldr	r3, [r3, #0]
 c008b3a:	2b00      	cmp	r3, #0
 c008b3c:	9203      	str	r2, [sp, #12]
 c008b3e:	bfb8      	it	lt
 c008b40:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 c008b44:	9305      	str	r3, [sp, #20]
 c008b46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; c008c2c <_vfiprintf_r+0x25c>
 c008b4a:	2203      	movs	r2, #3
 c008b4c:	7821      	ldrb	r1, [r4, #0]
 c008b4e:	4650      	mov	r0, sl
 c008b50:	f000 fc7a 	bl	c009448 <memchr>
 c008b54:	b140      	cbz	r0, c008b68 <_vfiprintf_r+0x198>
 c008b56:	2340      	movs	r3, #64	; 0x40
 c008b58:	eba0 000a 	sub.w	r0, r0, sl
 c008b5c:	3401      	adds	r4, #1
 c008b5e:	fa03 f000 	lsl.w	r0, r3, r0
 c008b62:	9b04      	ldr	r3, [sp, #16]
 c008b64:	4303      	orrs	r3, r0
 c008b66:	9304      	str	r3, [sp, #16]
 c008b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 c008b6c:	2206      	movs	r2, #6
 c008b6e:	482c      	ldr	r0, [pc, #176]	; (c008c20 <_vfiprintf_r+0x250>)
 c008b70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 c008b74:	f000 fc68 	bl	c009448 <memchr>
 c008b78:	2800      	cmp	r0, #0
 c008b7a:	d03f      	beq.n	c008bfc <_vfiprintf_r+0x22c>
 c008b7c:	4b29      	ldr	r3, [pc, #164]	; (c008c24 <_vfiprintf_r+0x254>)
 c008b7e:	bb1b      	cbnz	r3, c008bc8 <_vfiprintf_r+0x1f8>
 c008b80:	9b03      	ldr	r3, [sp, #12]
 c008b82:	3307      	adds	r3, #7
 c008b84:	f023 0307 	bic.w	r3, r3, #7
 c008b88:	3308      	adds	r3, #8
 c008b8a:	9303      	str	r3, [sp, #12]
 c008b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 c008b8e:	443b      	add	r3, r7
 c008b90:	9309      	str	r3, [sp, #36]	; 0x24
 c008b92:	e767      	b.n	c008a64 <_vfiprintf_r+0x94>
 c008b94:	fb0c 3202 	mla	r2, ip, r2, r3
 c008b98:	460c      	mov	r4, r1
 c008b9a:	2001      	movs	r0, #1
 c008b9c:	e7a5      	b.n	c008aea <_vfiprintf_r+0x11a>
 c008b9e:	2300      	movs	r3, #0
 c008ba0:	3401      	adds	r4, #1
 c008ba2:	f04f 0c0a 	mov.w	ip, #10
 c008ba6:	4619      	mov	r1, r3
 c008ba8:	9305      	str	r3, [sp, #20]
 c008baa:	4620      	mov	r0, r4
 c008bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 c008bb0:	3a30      	subs	r2, #48	; 0x30
 c008bb2:	2a09      	cmp	r2, #9
 c008bb4:	d903      	bls.n	c008bbe <_vfiprintf_r+0x1ee>
 c008bb6:	2b00      	cmp	r3, #0
 c008bb8:	d0c5      	beq.n	c008b46 <_vfiprintf_r+0x176>
 c008bba:	9105      	str	r1, [sp, #20]
 c008bbc:	e7c3      	b.n	c008b46 <_vfiprintf_r+0x176>
 c008bbe:	fb0c 2101 	mla	r1, ip, r1, r2
 c008bc2:	4604      	mov	r4, r0
 c008bc4:	2301      	movs	r3, #1
 c008bc6:	e7f0      	b.n	c008baa <_vfiprintf_r+0x1da>
 c008bc8:	ab03      	add	r3, sp, #12
 c008bca:	462a      	mov	r2, r5
 c008bcc:	a904      	add	r1, sp, #16
 c008bce:	4630      	mov	r0, r6
 c008bd0:	9300      	str	r3, [sp, #0]
 c008bd2:	4b15      	ldr	r3, [pc, #84]	; (c008c28 <_vfiprintf_r+0x258>)
 c008bd4:	e000      	b.n	c008bd8 <_vfiprintf_r+0x208>
 c008bd6:	bf00      	nop
 c008bd8:	4607      	mov	r7, r0
 c008bda:	1c78      	adds	r0, r7, #1
 c008bdc:	d1d6      	bne.n	c008b8c <_vfiprintf_r+0x1bc>
 c008bde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 c008be0:	07d9      	lsls	r1, r3, #31
 c008be2:	d405      	bmi.n	c008bf0 <_vfiprintf_r+0x220>
 c008be4:	89ab      	ldrh	r3, [r5, #12]
 c008be6:	059a      	lsls	r2, r3, #22
 c008be8:	d402      	bmi.n	c008bf0 <_vfiprintf_r+0x220>
 c008bea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 c008bec:	f7ff fddd 	bl	c0087aa <__retarget_lock_release_recursive>
 c008bf0:	89ab      	ldrh	r3, [r5, #12]
 c008bf2:	065b      	lsls	r3, r3, #25
 c008bf4:	f53f af12 	bmi.w	c008a1c <_vfiprintf_r+0x4c>
 c008bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 c008bfa:	e711      	b.n	c008a20 <_vfiprintf_r+0x50>
 c008bfc:	ab03      	add	r3, sp, #12
 c008bfe:	462a      	mov	r2, r5
 c008c00:	a904      	add	r1, sp, #16
 c008c02:	4630      	mov	r0, r6
 c008c04:	9300      	str	r3, [sp, #0]
 c008c06:	4b08      	ldr	r3, [pc, #32]	; (c008c28 <_vfiprintf_r+0x258>)
 c008c08:	f000 f882 	bl	c008d10 <_printf_i>
 c008c0c:	e7e4      	b.n	c008bd8 <_vfiprintf_r+0x208>
 c008c0e:	bf00      	nop
 c008c10:	0c0097bc 	.word	0x0c0097bc
 c008c14:	0c0097dc 	.word	0x0c0097dc
 c008c18:	0c00979c 	.word	0x0c00979c
 c008c1c:	0c0097fc 	.word	0x0c0097fc
 c008c20:	0c009806 	.word	0x0c009806
 c008c24:	00000000 	.word	0x00000000
 c008c28:	0c0089ab 	.word	0x0c0089ab
 c008c2c:	0c009802 	.word	0x0c009802

0c008c30 <_printf_common>:
 c008c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c008c34:	4616      	mov	r6, r2
 c008c36:	4699      	mov	r9, r3
 c008c38:	688a      	ldr	r2, [r1, #8]
 c008c3a:	4607      	mov	r7, r0
 c008c3c:	690b      	ldr	r3, [r1, #16]
 c008c3e:	460c      	mov	r4, r1
 c008c40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 c008c44:	4293      	cmp	r3, r2
 c008c46:	bfb8      	it	lt
 c008c48:	4613      	movlt	r3, r2
 c008c4a:	6033      	str	r3, [r6, #0]
 c008c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 c008c50:	b10a      	cbz	r2, c008c56 <_printf_common+0x26>
 c008c52:	3301      	adds	r3, #1
 c008c54:	6033      	str	r3, [r6, #0]
 c008c56:	6823      	ldr	r3, [r4, #0]
 c008c58:	0699      	lsls	r1, r3, #26
 c008c5a:	bf42      	ittt	mi
 c008c5c:	6833      	ldrmi	r3, [r6, #0]
 c008c5e:	3302      	addmi	r3, #2
 c008c60:	6033      	strmi	r3, [r6, #0]
 c008c62:	6825      	ldr	r5, [r4, #0]
 c008c64:	f015 0506 	ands.w	r5, r5, #6
 c008c68:	d106      	bne.n	c008c78 <_printf_common+0x48>
 c008c6a:	f104 0a19 	add.w	sl, r4, #25
 c008c6e:	68e3      	ldr	r3, [r4, #12]
 c008c70:	6832      	ldr	r2, [r6, #0]
 c008c72:	1a9b      	subs	r3, r3, r2
 c008c74:	42ab      	cmp	r3, r5
 c008c76:	dc29      	bgt.n	c008ccc <_printf_common+0x9c>
 c008c78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 c008c7c:	1e13      	subs	r3, r2, #0
 c008c7e:	6822      	ldr	r2, [r4, #0]
 c008c80:	bf18      	it	ne
 c008c82:	2301      	movne	r3, #1
 c008c84:	0692      	lsls	r2, r2, #26
 c008c86:	d42e      	bmi.n	c008ce6 <_printf_common+0xb6>
 c008c88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 c008c8c:	4649      	mov	r1, r9
 c008c8e:	4638      	mov	r0, r7
 c008c90:	47c0      	blx	r8
 c008c92:	3001      	adds	r0, #1
 c008c94:	d021      	beq.n	c008cda <_printf_common+0xaa>
 c008c96:	6823      	ldr	r3, [r4, #0]
 c008c98:	341a      	adds	r4, #26
 c008c9a:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 c008c9e:	f003 0306 	and.w	r3, r3, #6
 c008ca2:	6832      	ldr	r2, [r6, #0]
 c008ca4:	2600      	movs	r6, #0
 c008ca6:	2b04      	cmp	r3, #4
 c008ca8:	f854 3c12 	ldr.w	r3, [r4, #-18]
 c008cac:	bf08      	it	eq
 c008cae:	1aad      	subeq	r5, r5, r2
 c008cb0:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 c008cb4:	bf14      	ite	ne
 c008cb6:	2500      	movne	r5, #0
 c008cb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 c008cbc:	4293      	cmp	r3, r2
 c008cbe:	bfc4      	itt	gt
 c008cc0:	1a9b      	subgt	r3, r3, r2
 c008cc2:	18ed      	addgt	r5, r5, r3
 c008cc4:	42b5      	cmp	r5, r6
 c008cc6:	d11a      	bne.n	c008cfe <_printf_common+0xce>
 c008cc8:	2000      	movs	r0, #0
 c008cca:	e008      	b.n	c008cde <_printf_common+0xae>
 c008ccc:	2301      	movs	r3, #1
 c008cce:	4652      	mov	r2, sl
 c008cd0:	4649      	mov	r1, r9
 c008cd2:	4638      	mov	r0, r7
 c008cd4:	47c0      	blx	r8
 c008cd6:	3001      	adds	r0, #1
 c008cd8:	d103      	bne.n	c008ce2 <_printf_common+0xb2>
 c008cda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c008cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c008ce2:	3501      	adds	r5, #1
 c008ce4:	e7c3      	b.n	c008c6e <_printf_common+0x3e>
 c008ce6:	18e1      	adds	r1, r4, r3
 c008ce8:	1c5a      	adds	r2, r3, #1
 c008cea:	2030      	movs	r0, #48	; 0x30
 c008cec:	3302      	adds	r3, #2
 c008cee:	4422      	add	r2, r4
 c008cf0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 c008cf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 c008cf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 c008cfc:	e7c4      	b.n	c008c88 <_printf_common+0x58>
 c008cfe:	2301      	movs	r3, #1
 c008d00:	4622      	mov	r2, r4
 c008d02:	4649      	mov	r1, r9
 c008d04:	4638      	mov	r0, r7
 c008d06:	47c0      	blx	r8
 c008d08:	3001      	adds	r0, #1
 c008d0a:	d0e6      	beq.n	c008cda <_printf_common+0xaa>
 c008d0c:	3601      	adds	r6, #1
 c008d0e:	e7d9      	b.n	c008cc4 <_printf_common+0x94>

0c008d10 <_printf_i>:
 c008d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c008d14:	7e0f      	ldrb	r7, [r1, #24]
 c008d16:	4691      	mov	r9, r2
 c008d18:	4680      	mov	r8, r0
 c008d1a:	460c      	mov	r4, r1
 c008d1c:	2f78      	cmp	r7, #120	; 0x78
 c008d1e:	469a      	mov	sl, r3
 c008d20:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 c008d22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 c008d26:	d807      	bhi.n	c008d38 <_printf_i+0x28>
 c008d28:	2f62      	cmp	r7, #98	; 0x62
 c008d2a:	d80a      	bhi.n	c008d42 <_printf_i+0x32>
 c008d2c:	2f00      	cmp	r7, #0
 c008d2e:	f000 80d8 	beq.w	c008ee2 <_printf_i+0x1d2>
 c008d32:	2f58      	cmp	r7, #88	; 0x58
 c008d34:	f000 80a3 	beq.w	c008e7e <_printf_i+0x16e>
 c008d38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 c008d3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 c008d40:	e03a      	b.n	c008db8 <_printf_i+0xa8>
 c008d42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 c008d46:	2b15      	cmp	r3, #21
 c008d48:	d8f6      	bhi.n	c008d38 <_printf_i+0x28>
 c008d4a:	a101      	add	r1, pc, #4	; (adr r1, c008d50 <_printf_i+0x40>)
 c008d4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 c008d50:	0c008da9 	.word	0x0c008da9
 c008d54:	0c008dbd 	.word	0x0c008dbd
 c008d58:	0c008d39 	.word	0x0c008d39
 c008d5c:	0c008d39 	.word	0x0c008d39
 c008d60:	0c008d39 	.word	0x0c008d39
 c008d64:	0c008d39 	.word	0x0c008d39
 c008d68:	0c008dbd 	.word	0x0c008dbd
 c008d6c:	0c008d39 	.word	0x0c008d39
 c008d70:	0c008d39 	.word	0x0c008d39
 c008d74:	0c008d39 	.word	0x0c008d39
 c008d78:	0c008d39 	.word	0x0c008d39
 c008d7c:	0c008ec9 	.word	0x0c008ec9
 c008d80:	0c008ded 	.word	0x0c008ded
 c008d84:	0c008eab 	.word	0x0c008eab
 c008d88:	0c008d39 	.word	0x0c008d39
 c008d8c:	0c008d39 	.word	0x0c008d39
 c008d90:	0c008eeb 	.word	0x0c008eeb
 c008d94:	0c008d39 	.word	0x0c008d39
 c008d98:	0c008ded 	.word	0x0c008ded
 c008d9c:	0c008d39 	.word	0x0c008d39
 c008da0:	0c008d39 	.word	0x0c008d39
 c008da4:	0c008eb3 	.word	0x0c008eb3
 c008da8:	682b      	ldr	r3, [r5, #0]
 c008daa:	1d1a      	adds	r2, r3, #4
 c008dac:	681b      	ldr	r3, [r3, #0]
 c008dae:	602a      	str	r2, [r5, #0]
 c008db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 c008db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 c008db8:	2301      	movs	r3, #1
 c008dba:	e0a3      	b.n	c008f04 <_printf_i+0x1f4>
 c008dbc:	6820      	ldr	r0, [r4, #0]
 c008dbe:	6829      	ldr	r1, [r5, #0]
 c008dc0:	0606      	lsls	r6, r0, #24
 c008dc2:	f101 0304 	add.w	r3, r1, #4
 c008dc6:	d50a      	bpl.n	c008dde <_printf_i+0xce>
 c008dc8:	680e      	ldr	r6, [r1, #0]
 c008dca:	602b      	str	r3, [r5, #0]
 c008dcc:	2e00      	cmp	r6, #0
 c008dce:	da03      	bge.n	c008dd8 <_printf_i+0xc8>
 c008dd0:	232d      	movs	r3, #45	; 0x2d
 c008dd2:	4276      	negs	r6, r6
 c008dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 c008dd8:	485e      	ldr	r0, [pc, #376]	; (c008f54 <_printf_i+0x244>)
 c008dda:	230a      	movs	r3, #10
 c008ddc:	e019      	b.n	c008e12 <_printf_i+0x102>
 c008dde:	680e      	ldr	r6, [r1, #0]
 c008de0:	f010 0f40 	tst.w	r0, #64	; 0x40
 c008de4:	602b      	str	r3, [r5, #0]
 c008de6:	bf18      	it	ne
 c008de8:	b236      	sxthne	r6, r6
 c008dea:	e7ef      	b.n	c008dcc <_printf_i+0xbc>
 c008dec:	682b      	ldr	r3, [r5, #0]
 c008dee:	6820      	ldr	r0, [r4, #0]
 c008df0:	1d19      	adds	r1, r3, #4
 c008df2:	6029      	str	r1, [r5, #0]
 c008df4:	0601      	lsls	r1, r0, #24
 c008df6:	d501      	bpl.n	c008dfc <_printf_i+0xec>
 c008df8:	681e      	ldr	r6, [r3, #0]
 c008dfa:	e002      	b.n	c008e02 <_printf_i+0xf2>
 c008dfc:	0646      	lsls	r6, r0, #25
 c008dfe:	d5fb      	bpl.n	c008df8 <_printf_i+0xe8>
 c008e00:	881e      	ldrh	r6, [r3, #0]
 c008e02:	2f6f      	cmp	r7, #111	; 0x6f
 c008e04:	4853      	ldr	r0, [pc, #332]	; (c008f54 <_printf_i+0x244>)
 c008e06:	bf0c      	ite	eq
 c008e08:	2308      	moveq	r3, #8
 c008e0a:	230a      	movne	r3, #10
 c008e0c:	2100      	movs	r1, #0
 c008e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 c008e12:	6865      	ldr	r5, [r4, #4]
 c008e14:	2d00      	cmp	r5, #0
 c008e16:	60a5      	str	r5, [r4, #8]
 c008e18:	bfa2      	ittt	ge
 c008e1a:	6821      	ldrge	r1, [r4, #0]
 c008e1c:	f021 0104 	bicge.w	r1, r1, #4
 c008e20:	6021      	strge	r1, [r4, #0]
 c008e22:	b90e      	cbnz	r6, c008e28 <_printf_i+0x118>
 c008e24:	2d00      	cmp	r5, #0
 c008e26:	d04d      	beq.n	c008ec4 <_printf_i+0x1b4>
 c008e28:	4615      	mov	r5, r2
 c008e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 c008e2e:	fb03 6711 	mls	r7, r3, r1, r6
 c008e32:	5dc7      	ldrb	r7, [r0, r7]
 c008e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 c008e38:	4637      	mov	r7, r6
 c008e3a:	460e      	mov	r6, r1
 c008e3c:	42bb      	cmp	r3, r7
 c008e3e:	d9f4      	bls.n	c008e2a <_printf_i+0x11a>
 c008e40:	2b08      	cmp	r3, #8
 c008e42:	d10b      	bne.n	c008e5c <_printf_i+0x14c>
 c008e44:	6823      	ldr	r3, [r4, #0]
 c008e46:	07de      	lsls	r6, r3, #31
 c008e48:	d508      	bpl.n	c008e5c <_printf_i+0x14c>
 c008e4a:	6923      	ldr	r3, [r4, #16]
 c008e4c:	6861      	ldr	r1, [r4, #4]
 c008e4e:	4299      	cmp	r1, r3
 c008e50:	bfde      	ittt	le
 c008e52:	2330      	movle	r3, #48	; 0x30
 c008e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 c008e58:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 c008e5c:	1b52      	subs	r2, r2, r5
 c008e5e:	6122      	str	r2, [r4, #16]
 c008e60:	464b      	mov	r3, r9
 c008e62:	aa03      	add	r2, sp, #12
 c008e64:	4621      	mov	r1, r4
 c008e66:	4640      	mov	r0, r8
 c008e68:	f8cd a000 	str.w	sl, [sp]
 c008e6c:	f7ff fee0 	bl	c008c30 <_printf_common>
 c008e70:	3001      	adds	r0, #1
 c008e72:	d14c      	bne.n	c008f0e <_printf_i+0x1fe>
 c008e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c008e78:	b004      	add	sp, #16
 c008e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c008e7e:	4835      	ldr	r0, [pc, #212]	; (c008f54 <_printf_i+0x244>)
 c008e80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 c008e84:	6829      	ldr	r1, [r5, #0]
 c008e86:	6823      	ldr	r3, [r4, #0]
 c008e88:	f851 6b04 	ldr.w	r6, [r1], #4
 c008e8c:	6029      	str	r1, [r5, #0]
 c008e8e:	061d      	lsls	r5, r3, #24
 c008e90:	d514      	bpl.n	c008ebc <_printf_i+0x1ac>
 c008e92:	07df      	lsls	r7, r3, #31
 c008e94:	bf44      	itt	mi
 c008e96:	f043 0320 	orrmi.w	r3, r3, #32
 c008e9a:	6023      	strmi	r3, [r4, #0]
 c008e9c:	b91e      	cbnz	r6, c008ea6 <_printf_i+0x196>
 c008e9e:	6823      	ldr	r3, [r4, #0]
 c008ea0:	f023 0320 	bic.w	r3, r3, #32
 c008ea4:	6023      	str	r3, [r4, #0]
 c008ea6:	2310      	movs	r3, #16
 c008ea8:	e7b0      	b.n	c008e0c <_printf_i+0xfc>
 c008eaa:	6823      	ldr	r3, [r4, #0]
 c008eac:	f043 0320 	orr.w	r3, r3, #32
 c008eb0:	6023      	str	r3, [r4, #0]
 c008eb2:	2378      	movs	r3, #120	; 0x78
 c008eb4:	4828      	ldr	r0, [pc, #160]	; (c008f58 <_printf_i+0x248>)
 c008eb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 c008eba:	e7e3      	b.n	c008e84 <_printf_i+0x174>
 c008ebc:	0659      	lsls	r1, r3, #25
 c008ebe:	bf48      	it	mi
 c008ec0:	b2b6      	uxthmi	r6, r6
 c008ec2:	e7e6      	b.n	c008e92 <_printf_i+0x182>
 c008ec4:	4615      	mov	r5, r2
 c008ec6:	e7bb      	b.n	c008e40 <_printf_i+0x130>
 c008ec8:	682b      	ldr	r3, [r5, #0]
 c008eca:	6826      	ldr	r6, [r4, #0]
 c008ecc:	1d18      	adds	r0, r3, #4
 c008ece:	6961      	ldr	r1, [r4, #20]
 c008ed0:	6028      	str	r0, [r5, #0]
 c008ed2:	0635      	lsls	r5, r6, #24
 c008ed4:	681b      	ldr	r3, [r3, #0]
 c008ed6:	d501      	bpl.n	c008edc <_printf_i+0x1cc>
 c008ed8:	6019      	str	r1, [r3, #0]
 c008eda:	e002      	b.n	c008ee2 <_printf_i+0x1d2>
 c008edc:	0670      	lsls	r0, r6, #25
 c008ede:	d5fb      	bpl.n	c008ed8 <_printf_i+0x1c8>
 c008ee0:	8019      	strh	r1, [r3, #0]
 c008ee2:	2300      	movs	r3, #0
 c008ee4:	4615      	mov	r5, r2
 c008ee6:	6123      	str	r3, [r4, #16]
 c008ee8:	e7ba      	b.n	c008e60 <_printf_i+0x150>
 c008eea:	682b      	ldr	r3, [r5, #0]
 c008eec:	2100      	movs	r1, #0
 c008eee:	1d1a      	adds	r2, r3, #4
 c008ef0:	602a      	str	r2, [r5, #0]
 c008ef2:	681d      	ldr	r5, [r3, #0]
 c008ef4:	6862      	ldr	r2, [r4, #4]
 c008ef6:	4628      	mov	r0, r5
 c008ef8:	f000 faa6 	bl	c009448 <memchr>
 c008efc:	b108      	cbz	r0, c008f02 <_printf_i+0x1f2>
 c008efe:	1b40      	subs	r0, r0, r5
 c008f00:	6060      	str	r0, [r4, #4]
 c008f02:	6863      	ldr	r3, [r4, #4]
 c008f04:	6123      	str	r3, [r4, #16]
 c008f06:	2300      	movs	r3, #0
 c008f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 c008f0c:	e7a8      	b.n	c008e60 <_printf_i+0x150>
 c008f0e:	6923      	ldr	r3, [r4, #16]
 c008f10:	462a      	mov	r2, r5
 c008f12:	4649      	mov	r1, r9
 c008f14:	4640      	mov	r0, r8
 c008f16:	47d0      	blx	sl
 c008f18:	3001      	adds	r0, #1
 c008f1a:	d0ab      	beq.n	c008e74 <_printf_i+0x164>
 c008f1c:	6823      	ldr	r3, [r4, #0]
 c008f1e:	079b      	lsls	r3, r3, #30
 c008f20:	d413      	bmi.n	c008f4a <_printf_i+0x23a>
 c008f22:	68e0      	ldr	r0, [r4, #12]
 c008f24:	9b03      	ldr	r3, [sp, #12]
 c008f26:	4298      	cmp	r0, r3
 c008f28:	bfb8      	it	lt
 c008f2a:	4618      	movlt	r0, r3
 c008f2c:	e7a4      	b.n	c008e78 <_printf_i+0x168>
 c008f2e:	2301      	movs	r3, #1
 c008f30:	4632      	mov	r2, r6
 c008f32:	4649      	mov	r1, r9
 c008f34:	4640      	mov	r0, r8
 c008f36:	47d0      	blx	sl
 c008f38:	3001      	adds	r0, #1
 c008f3a:	d09b      	beq.n	c008e74 <_printf_i+0x164>
 c008f3c:	3501      	adds	r5, #1
 c008f3e:	68e3      	ldr	r3, [r4, #12]
 c008f40:	9903      	ldr	r1, [sp, #12]
 c008f42:	1a5b      	subs	r3, r3, r1
 c008f44:	42ab      	cmp	r3, r5
 c008f46:	dcf2      	bgt.n	c008f2e <_printf_i+0x21e>
 c008f48:	e7eb      	b.n	c008f22 <_printf_i+0x212>
 c008f4a:	2500      	movs	r5, #0
 c008f4c:	f104 0619 	add.w	r6, r4, #25
 c008f50:	e7f5      	b.n	c008f3e <_printf_i+0x22e>
 c008f52:	bf00      	nop
 c008f54:	0c00980d 	.word	0x0c00980d
 c008f58:	0c00981e 	.word	0x0c00981e

0c008f5c <_sbrk_r>:
 c008f5c:	b538      	push	{r3, r4, r5, lr}
 c008f5e:	2300      	movs	r3, #0
 c008f60:	4d05      	ldr	r5, [pc, #20]	; (c008f78 <_sbrk_r+0x1c>)
 c008f62:	4604      	mov	r4, r0
 c008f64:	4608      	mov	r0, r1
 c008f66:	602b      	str	r3, [r5, #0]
 c008f68:	f7f9 fb12 	bl	c002590 <_sbrk>
 c008f6c:	1c43      	adds	r3, r0, #1
 c008f6e:	d102      	bne.n	c008f76 <_sbrk_r+0x1a>
 c008f70:	682b      	ldr	r3, [r5, #0]
 c008f72:	b103      	cbz	r3, c008f76 <_sbrk_r+0x1a>
 c008f74:	6023      	str	r3, [r4, #0]
 c008f76:	bd38      	pop	{r3, r4, r5, pc}
 c008f78:	300004b0 	.word	0x300004b0

0c008f7c <__sread>:
 c008f7c:	b510      	push	{r4, lr}
 c008f7e:	460c      	mov	r4, r1
 c008f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008f84:	f000 fa7a 	bl	c00947c <_read_r>
 c008f88:	2800      	cmp	r0, #0
 c008f8a:	bfab      	itete	ge
 c008f8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 c008f8e:	89a3      	ldrhlt	r3, [r4, #12]
 c008f90:	181b      	addge	r3, r3, r0
 c008f92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 c008f96:	bfac      	ite	ge
 c008f98:	6563      	strge	r3, [r4, #84]	; 0x54
 c008f9a:	81a3      	strhlt	r3, [r4, #12]
 c008f9c:	bd10      	pop	{r4, pc}

0c008f9e <__swrite>:
 c008f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c008fa2:	461f      	mov	r7, r3
 c008fa4:	898b      	ldrh	r3, [r1, #12]
 c008fa6:	4605      	mov	r5, r0
 c008fa8:	460c      	mov	r4, r1
 c008faa:	05db      	lsls	r3, r3, #23
 c008fac:	4616      	mov	r6, r2
 c008fae:	d505      	bpl.n	c008fbc <__swrite+0x1e>
 c008fb0:	2302      	movs	r3, #2
 c008fb2:	2200      	movs	r2, #0
 c008fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008fb8:	f000 f9ce 	bl	c009358 <_lseek_r>
 c008fbc:	89a3      	ldrh	r3, [r4, #12]
 c008fbe:	4632      	mov	r2, r6
 c008fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c008fc4:	4628      	mov	r0, r5
 c008fc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 c008fca:	81a3      	strh	r3, [r4, #12]
 c008fcc:	463b      	mov	r3, r7
 c008fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c008fd2:	f000 b869 	b.w	c0090a8 <_write_r>

0c008fd6 <__sseek>:
 c008fd6:	b510      	push	{r4, lr}
 c008fd8:	460c      	mov	r4, r1
 c008fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008fde:	f000 f9bb 	bl	c009358 <_lseek_r>
 c008fe2:	1c43      	adds	r3, r0, #1
 c008fe4:	89a3      	ldrh	r3, [r4, #12]
 c008fe6:	bf15      	itete	ne
 c008fe8:	6560      	strne	r0, [r4, #84]	; 0x54
 c008fea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 c008fee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 c008ff2:	81a3      	strheq	r3, [r4, #12]
 c008ff4:	bf18      	it	ne
 c008ff6:	81a3      	strhne	r3, [r4, #12]
 c008ff8:	bd10      	pop	{r4, pc}

0c008ffa <__sclose>:
 c008ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c008ffe:	f000 b8db 	b.w	c0091b8 <_close_r>
	...

0c009004 <__swbuf_r>:
 c009004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c009006:	460e      	mov	r6, r1
 c009008:	4614      	mov	r4, r2
 c00900a:	4605      	mov	r5, r0
 c00900c:	b118      	cbz	r0, c009016 <__swbuf_r+0x12>
 c00900e:	6983      	ldr	r3, [r0, #24]
 c009010:	b90b      	cbnz	r3, c009016 <__swbuf_r+0x12>
 c009012:	f7ff fb19 	bl	c008648 <__sinit>
 c009016:	4b21      	ldr	r3, [pc, #132]	; (c00909c <__swbuf_r+0x98>)
 c009018:	429c      	cmp	r4, r3
 c00901a:	d12b      	bne.n	c009074 <__swbuf_r+0x70>
 c00901c:	686c      	ldr	r4, [r5, #4]
 c00901e:	69a3      	ldr	r3, [r4, #24]
 c009020:	60a3      	str	r3, [r4, #8]
 c009022:	89a3      	ldrh	r3, [r4, #12]
 c009024:	071a      	lsls	r2, r3, #28
 c009026:	d52f      	bpl.n	c009088 <__swbuf_r+0x84>
 c009028:	6923      	ldr	r3, [r4, #16]
 c00902a:	b36b      	cbz	r3, c009088 <__swbuf_r+0x84>
 c00902c:	6923      	ldr	r3, [r4, #16]
 c00902e:	b2f6      	uxtb	r6, r6
 c009030:	6820      	ldr	r0, [r4, #0]
 c009032:	4637      	mov	r7, r6
 c009034:	1ac0      	subs	r0, r0, r3
 c009036:	6963      	ldr	r3, [r4, #20]
 c009038:	4283      	cmp	r3, r0
 c00903a:	dc04      	bgt.n	c009046 <__swbuf_r+0x42>
 c00903c:	4621      	mov	r1, r4
 c00903e:	4628      	mov	r0, r5
 c009040:	f000 f94e 	bl	c0092e0 <_fflush_r>
 c009044:	bb30      	cbnz	r0, c009094 <__swbuf_r+0x90>
 c009046:	68a3      	ldr	r3, [r4, #8]
 c009048:	3001      	adds	r0, #1
 c00904a:	3b01      	subs	r3, #1
 c00904c:	60a3      	str	r3, [r4, #8]
 c00904e:	6823      	ldr	r3, [r4, #0]
 c009050:	1c5a      	adds	r2, r3, #1
 c009052:	6022      	str	r2, [r4, #0]
 c009054:	701e      	strb	r6, [r3, #0]
 c009056:	6963      	ldr	r3, [r4, #20]
 c009058:	4283      	cmp	r3, r0
 c00905a:	d004      	beq.n	c009066 <__swbuf_r+0x62>
 c00905c:	89a3      	ldrh	r3, [r4, #12]
 c00905e:	07db      	lsls	r3, r3, #31
 c009060:	d506      	bpl.n	c009070 <__swbuf_r+0x6c>
 c009062:	2e0a      	cmp	r6, #10
 c009064:	d104      	bne.n	c009070 <__swbuf_r+0x6c>
 c009066:	4621      	mov	r1, r4
 c009068:	4628      	mov	r0, r5
 c00906a:	f000 f939 	bl	c0092e0 <_fflush_r>
 c00906e:	b988      	cbnz	r0, c009094 <__swbuf_r+0x90>
 c009070:	4638      	mov	r0, r7
 c009072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c009074:	4b0a      	ldr	r3, [pc, #40]	; (c0090a0 <__swbuf_r+0x9c>)
 c009076:	429c      	cmp	r4, r3
 c009078:	d101      	bne.n	c00907e <__swbuf_r+0x7a>
 c00907a:	68ac      	ldr	r4, [r5, #8]
 c00907c:	e7cf      	b.n	c00901e <__swbuf_r+0x1a>
 c00907e:	4b09      	ldr	r3, [pc, #36]	; (c0090a4 <__swbuf_r+0xa0>)
 c009080:	429c      	cmp	r4, r3
 c009082:	bf08      	it	eq
 c009084:	68ec      	ldreq	r4, [r5, #12]
 c009086:	e7ca      	b.n	c00901e <__swbuf_r+0x1a>
 c009088:	4621      	mov	r1, r4
 c00908a:	4628      	mov	r0, r5
 c00908c:	f000 f81e 	bl	c0090cc <__swsetup_r>
 c009090:	2800      	cmp	r0, #0
 c009092:	d0cb      	beq.n	c00902c <__swbuf_r+0x28>
 c009094:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 c009098:	e7ea      	b.n	c009070 <__swbuf_r+0x6c>
 c00909a:	bf00      	nop
 c00909c:	0c0097bc 	.word	0x0c0097bc
 c0090a0:	0c0097dc 	.word	0x0c0097dc
 c0090a4:	0c00979c 	.word	0x0c00979c

0c0090a8 <_write_r>:
 c0090a8:	b538      	push	{r3, r4, r5, lr}
 c0090aa:	4604      	mov	r4, r0
 c0090ac:	4d06      	ldr	r5, [pc, #24]	; (c0090c8 <_write_r+0x20>)
 c0090ae:	4608      	mov	r0, r1
 c0090b0:	4611      	mov	r1, r2
 c0090b2:	2200      	movs	r2, #0
 c0090b4:	602a      	str	r2, [r5, #0]
 c0090b6:	461a      	mov	r2, r3
 c0090b8:	f7f9 fa1a 	bl	c0024f0 <_write>
 c0090bc:	1c43      	adds	r3, r0, #1
 c0090be:	d102      	bne.n	c0090c6 <_write_r+0x1e>
 c0090c0:	682b      	ldr	r3, [r5, #0]
 c0090c2:	b103      	cbz	r3, c0090c6 <_write_r+0x1e>
 c0090c4:	6023      	str	r3, [r4, #0]
 c0090c6:	bd38      	pop	{r3, r4, r5, pc}
 c0090c8:	300004b0 	.word	0x300004b0

0c0090cc <__swsetup_r>:
 c0090cc:	4b32      	ldr	r3, [pc, #200]	; (c009198 <__swsetup_r+0xcc>)
 c0090ce:	b570      	push	{r4, r5, r6, lr}
 c0090d0:	681d      	ldr	r5, [r3, #0]
 c0090d2:	4606      	mov	r6, r0
 c0090d4:	460c      	mov	r4, r1
 c0090d6:	b125      	cbz	r5, c0090e2 <__swsetup_r+0x16>
 c0090d8:	69ab      	ldr	r3, [r5, #24]
 c0090da:	b913      	cbnz	r3, c0090e2 <__swsetup_r+0x16>
 c0090dc:	4628      	mov	r0, r5
 c0090de:	f7ff fab3 	bl	c008648 <__sinit>
 c0090e2:	4b2e      	ldr	r3, [pc, #184]	; (c00919c <__swsetup_r+0xd0>)
 c0090e4:	429c      	cmp	r4, r3
 c0090e6:	d10f      	bne.n	c009108 <__swsetup_r+0x3c>
 c0090e8:	686c      	ldr	r4, [r5, #4]
 c0090ea:	89a3      	ldrh	r3, [r4, #12]
 c0090ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 c0090f0:	0719      	lsls	r1, r3, #28
 c0090f2:	d42c      	bmi.n	c00914e <__swsetup_r+0x82>
 c0090f4:	06dd      	lsls	r5, r3, #27
 c0090f6:	d411      	bmi.n	c00911c <__swsetup_r+0x50>
 c0090f8:	2309      	movs	r3, #9
 c0090fa:	6033      	str	r3, [r6, #0]
 c0090fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 c009100:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c009104:	81a3      	strh	r3, [r4, #12]
 c009106:	e03e      	b.n	c009186 <__swsetup_r+0xba>
 c009108:	4b25      	ldr	r3, [pc, #148]	; (c0091a0 <__swsetup_r+0xd4>)
 c00910a:	429c      	cmp	r4, r3
 c00910c:	d101      	bne.n	c009112 <__swsetup_r+0x46>
 c00910e:	68ac      	ldr	r4, [r5, #8]
 c009110:	e7eb      	b.n	c0090ea <__swsetup_r+0x1e>
 c009112:	4b24      	ldr	r3, [pc, #144]	; (c0091a4 <__swsetup_r+0xd8>)
 c009114:	429c      	cmp	r4, r3
 c009116:	bf08      	it	eq
 c009118:	68ec      	ldreq	r4, [r5, #12]
 c00911a:	e7e6      	b.n	c0090ea <__swsetup_r+0x1e>
 c00911c:	0758      	lsls	r0, r3, #29
 c00911e:	d512      	bpl.n	c009146 <__swsetup_r+0x7a>
 c009120:	6b61      	ldr	r1, [r4, #52]	; 0x34
 c009122:	b141      	cbz	r1, c009136 <__swsetup_r+0x6a>
 c009124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 c009128:	4299      	cmp	r1, r3
 c00912a:	d002      	beq.n	c009132 <__swsetup_r+0x66>
 c00912c:	4630      	mov	r0, r6
 c00912e:	f7ff fb45 	bl	c0087bc <_free_r>
 c009132:	2300      	movs	r3, #0
 c009134:	6363      	str	r3, [r4, #52]	; 0x34
 c009136:	89a3      	ldrh	r3, [r4, #12]
 c009138:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 c00913c:	81a3      	strh	r3, [r4, #12]
 c00913e:	2300      	movs	r3, #0
 c009140:	6063      	str	r3, [r4, #4]
 c009142:	6923      	ldr	r3, [r4, #16]
 c009144:	6023      	str	r3, [r4, #0]
 c009146:	89a3      	ldrh	r3, [r4, #12]
 c009148:	f043 0308 	orr.w	r3, r3, #8
 c00914c:	81a3      	strh	r3, [r4, #12]
 c00914e:	6923      	ldr	r3, [r4, #16]
 c009150:	b94b      	cbnz	r3, c009166 <__swsetup_r+0x9a>
 c009152:	89a3      	ldrh	r3, [r4, #12]
 c009154:	f403 7320 	and.w	r3, r3, #640	; 0x280
 c009158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00915c:	d003      	beq.n	c009166 <__swsetup_r+0x9a>
 c00915e:	4621      	mov	r1, r4
 c009160:	4630      	mov	r0, r6
 c009162:	f000 f931 	bl	c0093c8 <__smakebuf_r>
 c009166:	89a0      	ldrh	r0, [r4, #12]
 c009168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 c00916c:	f010 0301 	ands.w	r3, r0, #1
 c009170:	d00a      	beq.n	c009188 <__swsetup_r+0xbc>
 c009172:	2300      	movs	r3, #0
 c009174:	60a3      	str	r3, [r4, #8]
 c009176:	6963      	ldr	r3, [r4, #20]
 c009178:	425b      	negs	r3, r3
 c00917a:	61a3      	str	r3, [r4, #24]
 c00917c:	6923      	ldr	r3, [r4, #16]
 c00917e:	b943      	cbnz	r3, c009192 <__swsetup_r+0xc6>
 c009180:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 c009184:	d1ba      	bne.n	c0090fc <__swsetup_r+0x30>
 c009186:	bd70      	pop	{r4, r5, r6, pc}
 c009188:	0781      	lsls	r1, r0, #30
 c00918a:	bf58      	it	pl
 c00918c:	6963      	ldrpl	r3, [r4, #20]
 c00918e:	60a3      	str	r3, [r4, #8]
 c009190:	e7f4      	b.n	c00917c <__swsetup_r+0xb0>
 c009192:	2000      	movs	r0, #0
 c009194:	e7f7      	b.n	c009186 <__swsetup_r+0xba>
 c009196:	bf00      	nop
 c009198:	30000070 	.word	0x30000070
 c00919c:	0c0097bc 	.word	0x0c0097bc
 c0091a0:	0c0097dc 	.word	0x0c0097dc
 c0091a4:	0c00979c 	.word	0x0c00979c

0c0091a8 <abort>:
 c0091a8:	2006      	movs	r0, #6
 c0091aa:	b508      	push	{r3, lr}
 c0091ac:	f000 f9a0 	bl	c0094f0 <raise>
 c0091b0:	2001      	movs	r0, #1
 c0091b2:	f7f9 f976 	bl	c0024a2 <_exit>
	...

0c0091b8 <_close_r>:
 c0091b8:	b538      	push	{r3, r4, r5, lr}
 c0091ba:	2300      	movs	r3, #0
 c0091bc:	4d05      	ldr	r5, [pc, #20]	; (c0091d4 <_close_r+0x1c>)
 c0091be:	4604      	mov	r4, r0
 c0091c0:	4608      	mov	r0, r1
 c0091c2:	602b      	str	r3, [r5, #0]
 c0091c4:	f7f9 f9b0 	bl	c002528 <_close>
 c0091c8:	1c43      	adds	r3, r0, #1
 c0091ca:	d102      	bne.n	c0091d2 <_close_r+0x1a>
 c0091cc:	682b      	ldr	r3, [r5, #0]
 c0091ce:	b103      	cbz	r3, c0091d2 <_close_r+0x1a>
 c0091d0:	6023      	str	r3, [r4, #0]
 c0091d2:	bd38      	pop	{r3, r4, r5, pc}
 c0091d4:	300004b0 	.word	0x300004b0

0c0091d8 <__sflush_r>:
 c0091d8:	898a      	ldrh	r2, [r1, #12]
 c0091da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c0091de:	4605      	mov	r5, r0
 c0091e0:	0710      	lsls	r0, r2, #28
 c0091e2:	460c      	mov	r4, r1
 c0091e4:	d458      	bmi.n	c009298 <__sflush_r+0xc0>
 c0091e6:	684b      	ldr	r3, [r1, #4]
 c0091e8:	2b00      	cmp	r3, #0
 c0091ea:	dc05      	bgt.n	c0091f8 <__sflush_r+0x20>
 c0091ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 c0091ee:	2b00      	cmp	r3, #0
 c0091f0:	dc02      	bgt.n	c0091f8 <__sflush_r+0x20>
 c0091f2:	2000      	movs	r0, #0
 c0091f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c0091f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 c0091fa:	2e00      	cmp	r6, #0
 c0091fc:	d0f9      	beq.n	c0091f2 <__sflush_r+0x1a>
 c0091fe:	2300      	movs	r3, #0
 c009200:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 c009204:	682f      	ldr	r7, [r5, #0]
 c009206:	602b      	str	r3, [r5, #0]
 c009208:	d032      	beq.n	c009270 <__sflush_r+0x98>
 c00920a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 c00920c:	89a3      	ldrh	r3, [r4, #12]
 c00920e:	075a      	lsls	r2, r3, #29
 c009210:	d505      	bpl.n	c00921e <__sflush_r+0x46>
 c009212:	6863      	ldr	r3, [r4, #4]
 c009214:	1ac0      	subs	r0, r0, r3
 c009216:	6b63      	ldr	r3, [r4, #52]	; 0x34
 c009218:	b10b      	cbz	r3, c00921e <__sflush_r+0x46>
 c00921a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 c00921c:	1ac0      	subs	r0, r0, r3
 c00921e:	2300      	movs	r3, #0
 c009220:	4602      	mov	r2, r0
 c009222:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 c009224:	4628      	mov	r0, r5
 c009226:	6a21      	ldr	r1, [r4, #32]
 c009228:	47b0      	blx	r6
 c00922a:	1c43      	adds	r3, r0, #1
 c00922c:	89a3      	ldrh	r3, [r4, #12]
 c00922e:	d106      	bne.n	c00923e <__sflush_r+0x66>
 c009230:	6829      	ldr	r1, [r5, #0]
 c009232:	291d      	cmp	r1, #29
 c009234:	d82c      	bhi.n	c009290 <__sflush_r+0xb8>
 c009236:	4a29      	ldr	r2, [pc, #164]	; (c0092dc <__sflush_r+0x104>)
 c009238:	40ca      	lsrs	r2, r1
 c00923a:	07d6      	lsls	r6, r2, #31
 c00923c:	d528      	bpl.n	c009290 <__sflush_r+0xb8>
 c00923e:	2200      	movs	r2, #0
 c009240:	04d9      	lsls	r1, r3, #19
 c009242:	6062      	str	r2, [r4, #4]
 c009244:	6922      	ldr	r2, [r4, #16]
 c009246:	6022      	str	r2, [r4, #0]
 c009248:	d504      	bpl.n	c009254 <__sflush_r+0x7c>
 c00924a:	1c42      	adds	r2, r0, #1
 c00924c:	d101      	bne.n	c009252 <__sflush_r+0x7a>
 c00924e:	682b      	ldr	r3, [r5, #0]
 c009250:	b903      	cbnz	r3, c009254 <__sflush_r+0x7c>
 c009252:	6560      	str	r0, [r4, #84]	; 0x54
 c009254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 c009256:	602f      	str	r7, [r5, #0]
 c009258:	2900      	cmp	r1, #0
 c00925a:	d0ca      	beq.n	c0091f2 <__sflush_r+0x1a>
 c00925c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 c009260:	4299      	cmp	r1, r3
 c009262:	d002      	beq.n	c00926a <__sflush_r+0x92>
 c009264:	4628      	mov	r0, r5
 c009266:	f7ff faa9 	bl	c0087bc <_free_r>
 c00926a:	2000      	movs	r0, #0
 c00926c:	6360      	str	r0, [r4, #52]	; 0x34
 c00926e:	e7c1      	b.n	c0091f4 <__sflush_r+0x1c>
 c009270:	6a21      	ldr	r1, [r4, #32]
 c009272:	2301      	movs	r3, #1
 c009274:	4628      	mov	r0, r5
 c009276:	47b0      	blx	r6
 c009278:	1c41      	adds	r1, r0, #1
 c00927a:	d1c7      	bne.n	c00920c <__sflush_r+0x34>
 c00927c:	682b      	ldr	r3, [r5, #0]
 c00927e:	2b00      	cmp	r3, #0
 c009280:	d0c4      	beq.n	c00920c <__sflush_r+0x34>
 c009282:	2b1d      	cmp	r3, #29
 c009284:	d001      	beq.n	c00928a <__sflush_r+0xb2>
 c009286:	2b16      	cmp	r3, #22
 c009288:	d101      	bne.n	c00928e <__sflush_r+0xb6>
 c00928a:	602f      	str	r7, [r5, #0]
 c00928c:	e7b1      	b.n	c0091f2 <__sflush_r+0x1a>
 c00928e:	89a3      	ldrh	r3, [r4, #12]
 c009290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c009294:	81a3      	strh	r3, [r4, #12]
 c009296:	e7ad      	b.n	c0091f4 <__sflush_r+0x1c>
 c009298:	690f      	ldr	r7, [r1, #16]
 c00929a:	2f00      	cmp	r7, #0
 c00929c:	d0a9      	beq.n	c0091f2 <__sflush_r+0x1a>
 c00929e:	0793      	lsls	r3, r2, #30
 c0092a0:	680e      	ldr	r6, [r1, #0]
 c0092a2:	600f      	str	r7, [r1, #0]
 c0092a4:	bf0c      	ite	eq
 c0092a6:	694b      	ldreq	r3, [r1, #20]
 c0092a8:	2300      	movne	r3, #0
 c0092aa:	eba6 0807 	sub.w	r8, r6, r7
 c0092ae:	608b      	str	r3, [r1, #8]
 c0092b0:	f1b8 0f00 	cmp.w	r8, #0
 c0092b4:	dd9d      	ble.n	c0091f2 <__sflush_r+0x1a>
 c0092b6:	4643      	mov	r3, r8
 c0092b8:	463a      	mov	r2, r7
 c0092ba:	6a21      	ldr	r1, [r4, #32]
 c0092bc:	4628      	mov	r0, r5
 c0092be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 c0092c0:	47b0      	blx	r6
 c0092c2:	2800      	cmp	r0, #0
 c0092c4:	dc06      	bgt.n	c0092d4 <__sflush_r+0xfc>
 c0092c6:	89a3      	ldrh	r3, [r4, #12]
 c0092c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c0092cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c0092d0:	81a3      	strh	r3, [r4, #12]
 c0092d2:	e78f      	b.n	c0091f4 <__sflush_r+0x1c>
 c0092d4:	4407      	add	r7, r0
 c0092d6:	eba8 0800 	sub.w	r8, r8, r0
 c0092da:	e7e9      	b.n	c0092b0 <__sflush_r+0xd8>
 c0092dc:	20400001 	.word	0x20400001

0c0092e0 <_fflush_r>:
 c0092e0:	b538      	push	{r3, r4, r5, lr}
 c0092e2:	690b      	ldr	r3, [r1, #16]
 c0092e4:	4605      	mov	r5, r0
 c0092e6:	460c      	mov	r4, r1
 c0092e8:	b913      	cbnz	r3, c0092f0 <_fflush_r+0x10>
 c0092ea:	2500      	movs	r5, #0
 c0092ec:	4628      	mov	r0, r5
 c0092ee:	bd38      	pop	{r3, r4, r5, pc}
 c0092f0:	b118      	cbz	r0, c0092fa <_fflush_r+0x1a>
 c0092f2:	6983      	ldr	r3, [r0, #24]
 c0092f4:	b90b      	cbnz	r3, c0092fa <_fflush_r+0x1a>
 c0092f6:	f7ff f9a7 	bl	c008648 <__sinit>
 c0092fa:	4b14      	ldr	r3, [pc, #80]	; (c00934c <_fflush_r+0x6c>)
 c0092fc:	429c      	cmp	r4, r3
 c0092fe:	d11b      	bne.n	c009338 <_fflush_r+0x58>
 c009300:	686c      	ldr	r4, [r5, #4]
 c009302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c009306:	2b00      	cmp	r3, #0
 c009308:	d0ef      	beq.n	c0092ea <_fflush_r+0xa>
 c00930a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 c00930c:	07d0      	lsls	r0, r2, #31
 c00930e:	d404      	bmi.n	c00931a <_fflush_r+0x3a>
 c009310:	0599      	lsls	r1, r3, #22
 c009312:	d402      	bmi.n	c00931a <_fflush_r+0x3a>
 c009314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 c009316:	f7ff fa47 	bl	c0087a8 <__retarget_lock_acquire_recursive>
 c00931a:	4628      	mov	r0, r5
 c00931c:	4621      	mov	r1, r4
 c00931e:	f7ff ff5b 	bl	c0091d8 <__sflush_r>
 c009322:	6e63      	ldr	r3, [r4, #100]	; 0x64
 c009324:	4605      	mov	r5, r0
 c009326:	07da      	lsls	r2, r3, #31
 c009328:	d4e0      	bmi.n	c0092ec <_fflush_r+0xc>
 c00932a:	89a3      	ldrh	r3, [r4, #12]
 c00932c:	059b      	lsls	r3, r3, #22
 c00932e:	d4dd      	bmi.n	c0092ec <_fflush_r+0xc>
 c009330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 c009332:	f7ff fa3a 	bl	c0087aa <__retarget_lock_release_recursive>
 c009336:	e7d9      	b.n	c0092ec <_fflush_r+0xc>
 c009338:	4b05      	ldr	r3, [pc, #20]	; (c009350 <_fflush_r+0x70>)
 c00933a:	429c      	cmp	r4, r3
 c00933c:	d101      	bne.n	c009342 <_fflush_r+0x62>
 c00933e:	68ac      	ldr	r4, [r5, #8]
 c009340:	e7df      	b.n	c009302 <_fflush_r+0x22>
 c009342:	4b04      	ldr	r3, [pc, #16]	; (c009354 <_fflush_r+0x74>)
 c009344:	429c      	cmp	r4, r3
 c009346:	bf08      	it	eq
 c009348:	68ec      	ldreq	r4, [r5, #12]
 c00934a:	e7da      	b.n	c009302 <_fflush_r+0x22>
 c00934c:	0c0097bc 	.word	0x0c0097bc
 c009350:	0c0097dc 	.word	0x0c0097dc
 c009354:	0c00979c 	.word	0x0c00979c

0c009358 <_lseek_r>:
 c009358:	b538      	push	{r3, r4, r5, lr}
 c00935a:	4604      	mov	r4, r0
 c00935c:	4d06      	ldr	r5, [pc, #24]	; (c009378 <_lseek_r+0x20>)
 c00935e:	4608      	mov	r0, r1
 c009360:	4611      	mov	r1, r2
 c009362:	2200      	movs	r2, #0
 c009364:	602a      	str	r2, [r5, #0]
 c009366:	461a      	mov	r2, r3
 c009368:	f7f9 f905 	bl	c002576 <_lseek>
 c00936c:	1c43      	adds	r3, r0, #1
 c00936e:	d102      	bne.n	c009376 <_lseek_r+0x1e>
 c009370:	682b      	ldr	r3, [r5, #0]
 c009372:	b103      	cbz	r3, c009376 <_lseek_r+0x1e>
 c009374:	6023      	str	r3, [r4, #0]
 c009376:	bd38      	pop	{r3, r4, r5, pc}
 c009378:	300004b0 	.word	0x300004b0

0c00937c <__swhatbuf_r>:
 c00937c:	b570      	push	{r4, r5, r6, lr}
 c00937e:	460e      	mov	r6, r1
 c009380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009384:	b096      	sub	sp, #88	; 0x58
 c009386:	4614      	mov	r4, r2
 c009388:	2900      	cmp	r1, #0
 c00938a:	461d      	mov	r5, r3
 c00938c:	da08      	bge.n	c0093a0 <__swhatbuf_r+0x24>
 c00938e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 c009392:	2200      	movs	r2, #0
 c009394:	602a      	str	r2, [r5, #0]
 c009396:	061a      	lsls	r2, r3, #24
 c009398:	d410      	bmi.n	c0093bc <__swhatbuf_r+0x40>
 c00939a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 c00939e:	e00e      	b.n	c0093be <__swhatbuf_r+0x42>
 c0093a0:	466a      	mov	r2, sp
 c0093a2:	f000 f8c1 	bl	c009528 <_fstat_r>
 c0093a6:	2800      	cmp	r0, #0
 c0093a8:	dbf1      	blt.n	c00938e <__swhatbuf_r+0x12>
 c0093aa:	9a01      	ldr	r2, [sp, #4]
 c0093ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 c0093b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 c0093b4:	425a      	negs	r2, r3
 c0093b6:	415a      	adcs	r2, r3
 c0093b8:	602a      	str	r2, [r5, #0]
 c0093ba:	e7ee      	b.n	c00939a <__swhatbuf_r+0x1e>
 c0093bc:	2340      	movs	r3, #64	; 0x40
 c0093be:	2000      	movs	r0, #0
 c0093c0:	6023      	str	r3, [r4, #0]
 c0093c2:	b016      	add	sp, #88	; 0x58
 c0093c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0c0093c8 <__smakebuf_r>:
 c0093c8:	898b      	ldrh	r3, [r1, #12]
 c0093ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 c0093cc:	079d      	lsls	r5, r3, #30
 c0093ce:	4606      	mov	r6, r0
 c0093d0:	460c      	mov	r4, r1
 c0093d2:	d507      	bpl.n	c0093e4 <__smakebuf_r+0x1c>
 c0093d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 c0093d8:	6023      	str	r3, [r4, #0]
 c0093da:	6123      	str	r3, [r4, #16]
 c0093dc:	2301      	movs	r3, #1
 c0093de:	6163      	str	r3, [r4, #20]
 c0093e0:	b002      	add	sp, #8
 c0093e2:	bd70      	pop	{r4, r5, r6, pc}
 c0093e4:	ab01      	add	r3, sp, #4
 c0093e6:	466a      	mov	r2, sp
 c0093e8:	f7ff ffc8 	bl	c00937c <__swhatbuf_r>
 c0093ec:	9900      	ldr	r1, [sp, #0]
 c0093ee:	4605      	mov	r5, r0
 c0093f0:	4630      	mov	r0, r6
 c0093f2:	f7ff fa4f 	bl	c008894 <_malloc_r>
 c0093f6:	b948      	cbnz	r0, c00940c <__smakebuf_r+0x44>
 c0093f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c0093fc:	059a      	lsls	r2, r3, #22
 c0093fe:	d4ef      	bmi.n	c0093e0 <__smakebuf_r+0x18>
 c009400:	f023 0303 	bic.w	r3, r3, #3
 c009404:	f043 0302 	orr.w	r3, r3, #2
 c009408:	81a3      	strh	r3, [r4, #12]
 c00940a:	e7e3      	b.n	c0093d4 <__smakebuf_r+0xc>
 c00940c:	4b0d      	ldr	r3, [pc, #52]	; (c009444 <__smakebuf_r+0x7c>)
 c00940e:	62b3      	str	r3, [r6, #40]	; 0x28
 c009410:	89a3      	ldrh	r3, [r4, #12]
 c009412:	6020      	str	r0, [r4, #0]
 c009414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c009418:	6120      	str	r0, [r4, #16]
 c00941a:	81a3      	strh	r3, [r4, #12]
 c00941c:	9b00      	ldr	r3, [sp, #0]
 c00941e:	6163      	str	r3, [r4, #20]
 c009420:	9b01      	ldr	r3, [sp, #4]
 c009422:	b15b      	cbz	r3, c00943c <__smakebuf_r+0x74>
 c009424:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c009428:	4630      	mov	r0, r6
 c00942a:	f000 f88f 	bl	c00954c <_isatty_r>
 c00942e:	b128      	cbz	r0, c00943c <__smakebuf_r+0x74>
 c009430:	89a3      	ldrh	r3, [r4, #12]
 c009432:	f023 0303 	bic.w	r3, r3, #3
 c009436:	f043 0301 	orr.w	r3, r3, #1
 c00943a:	81a3      	strh	r3, [r4, #12]
 c00943c:	89a0      	ldrh	r0, [r4, #12]
 c00943e:	4305      	orrs	r5, r0
 c009440:	81a5      	strh	r5, [r4, #12]
 c009442:	e7cd      	b.n	c0093e0 <__smakebuf_r+0x18>
 c009444:	0c0085e1 	.word	0x0c0085e1

0c009448 <memchr>:
 c009448:	b2c9      	uxtb	r1, r1
 c00944a:	4402      	add	r2, r0
 c00944c:	b510      	push	{r4, lr}
 c00944e:	4290      	cmp	r0, r2
 c009450:	4603      	mov	r3, r0
 c009452:	d101      	bne.n	c009458 <memchr+0x10>
 c009454:	2300      	movs	r3, #0
 c009456:	e003      	b.n	c009460 <memchr+0x18>
 c009458:	781c      	ldrb	r4, [r3, #0]
 c00945a:	3001      	adds	r0, #1
 c00945c:	428c      	cmp	r4, r1
 c00945e:	d1f6      	bne.n	c00944e <memchr+0x6>
 c009460:	4618      	mov	r0, r3
 c009462:	bd10      	pop	{r4, pc}

0c009464 <__malloc_lock>:
 c009464:	4801      	ldr	r0, [pc, #4]	; (c00946c <__malloc_lock+0x8>)
 c009466:	f7ff b99f 	b.w	c0087a8 <__retarget_lock_acquire_recursive>
 c00946a:	bf00      	nop
 c00946c:	300004a4 	.word	0x300004a4

0c009470 <__malloc_unlock>:
 c009470:	4801      	ldr	r0, [pc, #4]	; (c009478 <__malloc_unlock+0x8>)
 c009472:	f7ff b99a 	b.w	c0087aa <__retarget_lock_release_recursive>
 c009476:	bf00      	nop
 c009478:	300004a4 	.word	0x300004a4

0c00947c <_read_r>:
 c00947c:	b538      	push	{r3, r4, r5, lr}
 c00947e:	4604      	mov	r4, r0
 c009480:	4d06      	ldr	r5, [pc, #24]	; (c00949c <_read_r+0x20>)
 c009482:	4608      	mov	r0, r1
 c009484:	4611      	mov	r1, r2
 c009486:	2200      	movs	r2, #0
 c009488:	602a      	str	r2, [r5, #0]
 c00948a:	461a      	mov	r2, r3
 c00948c:	f7f9 f813 	bl	c0024b6 <_read>
 c009490:	1c43      	adds	r3, r0, #1
 c009492:	d102      	bne.n	c00949a <_read_r+0x1e>
 c009494:	682b      	ldr	r3, [r5, #0]
 c009496:	b103      	cbz	r3, c00949a <_read_r+0x1e>
 c009498:	6023      	str	r3, [r4, #0]
 c00949a:	bd38      	pop	{r3, r4, r5, pc}
 c00949c:	300004b0 	.word	0x300004b0

0c0094a0 <_raise_r>:
 c0094a0:	291f      	cmp	r1, #31
 c0094a2:	b538      	push	{r3, r4, r5, lr}
 c0094a4:	4604      	mov	r4, r0
 c0094a6:	460d      	mov	r5, r1
 c0094a8:	d904      	bls.n	c0094b4 <_raise_r+0x14>
 c0094aa:	2316      	movs	r3, #22
 c0094ac:	6003      	str	r3, [r0, #0]
 c0094ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 c0094b2:	bd38      	pop	{r3, r4, r5, pc}
 c0094b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 c0094b6:	b112      	cbz	r2, c0094be <_raise_r+0x1e>
 c0094b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 c0094bc:	b94b      	cbnz	r3, c0094d2 <_raise_r+0x32>
 c0094be:	4620      	mov	r0, r4
 c0094c0:	f000 f830 	bl	c009524 <_getpid_r>
 c0094c4:	462a      	mov	r2, r5
 c0094c6:	4601      	mov	r1, r0
 c0094c8:	4620      	mov	r0, r4
 c0094ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c0094ce:	f000 b817 	b.w	c009500 <_kill_r>
 c0094d2:	2b01      	cmp	r3, #1
 c0094d4:	d00a      	beq.n	c0094ec <_raise_r+0x4c>
 c0094d6:	1c59      	adds	r1, r3, #1
 c0094d8:	d103      	bne.n	c0094e2 <_raise_r+0x42>
 c0094da:	2316      	movs	r3, #22
 c0094dc:	6003      	str	r3, [r0, #0]
 c0094de:	2001      	movs	r0, #1
 c0094e0:	e7e7      	b.n	c0094b2 <_raise_r+0x12>
 c0094e2:	2400      	movs	r4, #0
 c0094e4:	4628      	mov	r0, r5
 c0094e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 c0094ea:	4798      	blx	r3
 c0094ec:	2000      	movs	r0, #0
 c0094ee:	e7e0      	b.n	c0094b2 <_raise_r+0x12>

0c0094f0 <raise>:
 c0094f0:	4b02      	ldr	r3, [pc, #8]	; (c0094fc <raise+0xc>)
 c0094f2:	4601      	mov	r1, r0
 c0094f4:	6818      	ldr	r0, [r3, #0]
 c0094f6:	f7ff bfd3 	b.w	c0094a0 <_raise_r>
 c0094fa:	bf00      	nop
 c0094fc:	30000070 	.word	0x30000070

0c009500 <_kill_r>:
 c009500:	b538      	push	{r3, r4, r5, lr}
 c009502:	2300      	movs	r3, #0
 c009504:	4d06      	ldr	r5, [pc, #24]	; (c009520 <_kill_r+0x20>)
 c009506:	4604      	mov	r4, r0
 c009508:	4608      	mov	r0, r1
 c00950a:	4611      	mov	r1, r2
 c00950c:	602b      	str	r3, [r5, #0]
 c00950e:	f7f8 ffb8 	bl	c002482 <_kill>
 c009512:	1c43      	adds	r3, r0, #1
 c009514:	d102      	bne.n	c00951c <_kill_r+0x1c>
 c009516:	682b      	ldr	r3, [r5, #0]
 c009518:	b103      	cbz	r3, c00951c <_kill_r+0x1c>
 c00951a:	6023      	str	r3, [r4, #0]
 c00951c:	bd38      	pop	{r3, r4, r5, pc}
 c00951e:	bf00      	nop
 c009520:	300004b0 	.word	0x300004b0

0c009524 <_getpid_r>:
 c009524:	f7f8 bfa5 	b.w	c002472 <_getpid>

0c009528 <_fstat_r>:
 c009528:	b538      	push	{r3, r4, r5, lr}
 c00952a:	2300      	movs	r3, #0
 c00952c:	4d06      	ldr	r5, [pc, #24]	; (c009548 <_fstat_r+0x20>)
 c00952e:	4604      	mov	r4, r0
 c009530:	4608      	mov	r0, r1
 c009532:	4611      	mov	r1, r2
 c009534:	602b      	str	r3, [r5, #0]
 c009536:	f7f9 f803 	bl	c002540 <_fstat>
 c00953a:	1c43      	adds	r3, r0, #1
 c00953c:	d102      	bne.n	c009544 <_fstat_r+0x1c>
 c00953e:	682b      	ldr	r3, [r5, #0]
 c009540:	b103      	cbz	r3, c009544 <_fstat_r+0x1c>
 c009542:	6023      	str	r3, [r4, #0]
 c009544:	bd38      	pop	{r3, r4, r5, pc}
 c009546:	bf00      	nop
 c009548:	300004b0 	.word	0x300004b0

0c00954c <_isatty_r>:
 c00954c:	b538      	push	{r3, r4, r5, lr}
 c00954e:	2300      	movs	r3, #0
 c009550:	4d05      	ldr	r5, [pc, #20]	; (c009568 <_isatty_r+0x1c>)
 c009552:	4604      	mov	r4, r0
 c009554:	4608      	mov	r0, r1
 c009556:	602b      	str	r3, [r5, #0]
 c009558:	f7f9 f802 	bl	c002560 <_isatty>
 c00955c:	1c43      	adds	r3, r0, #1
 c00955e:	d102      	bne.n	c009566 <_isatty_r+0x1a>
 c009560:	682b      	ldr	r3, [r5, #0]
 c009562:	b103      	cbz	r3, c009566 <_isatty_r+0x1a>
 c009564:	6023      	str	r3, [r4, #0]
 c009566:	bd38      	pop	{r3, r4, r5, pc}
 c009568:	300004b0 	.word	0x300004b0

0c00956c <_init>:
 c00956c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00956e:	bf00      	nop
 c009570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c009572:	bc08      	pop	{r3}
 c009574:	469e      	mov	lr, r3
 c009576:	4770      	bx	lr

0c009578 <_fini>:
 c009578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00957a:	bf00      	nop
 c00957c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00957e:	bc08      	pop	{r3}
 c009580:	469e      	mov	lr, r3
 c009582:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_SystemCoreClockUpdate>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c4 bc3e 	b.w	c002884 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e008 <SECURE_log_cond_br>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c4 b8cd 	b.w	c0021aa <__acle_se_SECURE_log_cond_br>

0c03e010 <SECURE_RunCallback>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c3 bf7e 	b.w	c001f14 <__acle_se_SECURE_RunCallback>

0c03e018 <SECURE_log_call>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c4 b87c 	b.w	c002118 <__acle_se_SECURE_log_call>

0c03e020 <SECURE_record_output_data>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c4 b94a 	b.w	c0022bc <__acle_se_SECURE_record_output_data>

0c03e028 <SECURE_Initialize_CFA_engine>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c3 bfb0 	b.w	c001f90 <__acle_se_SECURE_Initialize_CFA_engine>

0c03e030 <SECURE_Initialize_Attestation>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c3 bfe8 	b.w	c002008 <__acle_se_SECURE_Initialize_Attestation>

0c03e038 <SECURE_log_ret>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c4 b820 	b.w	c002080 <__acle_se_SECURE_log_ret>

0c03e040 <SECURE_RegisterCallback>:
 c03e040:	e97f e97f 	sg
 c03e044:	f7c3 bf02 	b.w	c001e4c <__acle_se_SECURE_RegisterCallback>

0c03e048 <SECURE_run_attestation_wait_mode>:
 c03e048:	e97f e97f 	sg
 c03e04c:	f7c4 b8fa 	b.w	c002244 <__acle_se_SECURE_run_attestation_wait_mode>
	...
