

================================================================
== Vitis HLS Report for 'mmult_Pipeline_init'
================================================================
* Date:           Wed Dec  4 13:23:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SA_broadcasting
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- init    |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arrayidx682_15322_promoted = alloca i32 1"   --->   Operation 5 'alloca' 'arrayidx682_15322_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arrayidx682_1_15_promoted = alloca i32 1"   --->   Operation 6 'alloca' 'arrayidx682_1_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arrayidx682_2_15_promoted = alloca i32 1"   --->   Operation 7 'alloca' 'arrayidx682_2_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arrayidx682_3_15_promoted = alloca i32 1"   --->   Operation 8 'alloca' 'arrayidx682_3_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arrayidx682_4_15_promoted = alloca i32 1"   --->   Operation 9 'alloca' 'arrayidx682_4_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arrayidx682_5_15_promoted = alloca i32 1"   --->   Operation 10 'alloca' 'arrayidx682_5_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arrayidx682_6_15_promoted = alloca i32 1"   --->   Operation 11 'alloca' 'arrayidx682_6_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arrayidx682_7_15_promoted = alloca i32 1"   --->   Operation 12 'alloca' 'arrayidx682_7_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arrayidx682_8_15_promoted = alloca i32 1"   --->   Operation 13 'alloca' 'arrayidx682_8_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arrayidx682_9_15_promoted = alloca i32 1"   --->   Operation 14 'alloca' 'arrayidx682_9_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arrayidx682_10_15_promoted = alloca i32 1"   --->   Operation 15 'alloca' 'arrayidx682_10_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arrayidx682_11_15_promoted = alloca i32 1"   --->   Operation 16 'alloca' 'arrayidx682_11_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arrayidx682_12_15_promoted = alloca i32 1"   --->   Operation 17 'alloca' 'arrayidx682_12_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arrayidx682_13_15_promoted = alloca i32 1"   --->   Operation 18 'alloca' 'arrayidx682_13_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arrayidx682_14_15_promoted = alloca i32 1"   --->   Operation 19 'alloca' 'arrayidx682_14_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arrayidx682_15_15_promoted = alloca i32 1"   --->   Operation 20 'alloca' 'arrayidx682_15_15_promoted' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln52 = icmp_eq  i5 %i_3, i5 16" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 24 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln52 = add i5 %i_3, i5 1" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 26 'add' 'add_ln52' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.split, void %readA.exitStub" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [SA_broadcasting/src/mmult.cpp:53]   --->   Operation 28 'specpipeline' 'specpipeline_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 29 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i5 %i_3" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 30 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%switch_ln55 = switch i4 %trunc_ln55, void %arrayidx68.15.case.15, i4 0, void %for.inc.split.arrayidx68.15.exit_crit_edge, i4 1, void %for.inc.split.arrayidx68.15.exit_crit_edge1, i4 2, void %arrayidx68.15.case.2, i4 3, void %arrayidx68.15.case.3, i4 4, void %arrayidx68.15.case.4, i4 5, void %arrayidx68.15.case.5, i4 6, void %arrayidx68.15.case.6, i4 7, void %arrayidx68.15.case.7, i4 8, void %arrayidx68.15.case.8, i4 9, void %arrayidx68.15.case.9, i4 10, void %arrayidx68.15.case.10, i4 11, void %arrayidx68.15.case.11, i4 12, void %arrayidx68.15.case.12, i4 13, void %arrayidx68.15.case.13, i4 14, void %arrayidx68.15.case.14" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 31 'switch' 'switch_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.34>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_14_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 32 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 14)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 33 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 14)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_13_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 34 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 35 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 13)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_12_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 36 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 37 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 12)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_11_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 38 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 39 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_10_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 40 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 10)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 41 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 10)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_9_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 42 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 43 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 9)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_8_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 44 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 8)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 45 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 8)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_7_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 46 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 47 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 7)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_6_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 48 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 6)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 49 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 6)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_5_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 50 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 51 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_4_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 52 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 53 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 4)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_3_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 54 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 55 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_2_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 56 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 57 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_1_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 58 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 59 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_15322_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 60 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 61 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 0, i32 %arrayidx682_15_15_promoted" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 62 'store' 'store_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 15)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx68.15.exit" [SA_broadcasting/src/mmult.cpp:55]   --->   Operation 63 'br' 'br_ln55' <Predicate = (!icmp_ln52 & trunc_ln55 == 15)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %i" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 64 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [SA_broadcasting/src/mmult.cpp:52]   --->   Operation 65 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arrayidx682_15322_promoted_load = load i32 %arrayidx682_15322_promoted"   --->   Operation 66 'load' 'arrayidx682_15322_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arrayidx682_1_15_promoted_load = load i32 %arrayidx682_1_15_promoted"   --->   Operation 67 'load' 'arrayidx682_1_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arrayidx682_2_15_promoted_load = load i32 %arrayidx682_2_15_promoted"   --->   Operation 68 'load' 'arrayidx682_2_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arrayidx682_3_15_promoted_load = load i32 %arrayidx682_3_15_promoted"   --->   Operation 69 'load' 'arrayidx682_3_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arrayidx682_4_15_promoted_load = load i32 %arrayidx682_4_15_promoted"   --->   Operation 70 'load' 'arrayidx682_4_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arrayidx682_5_15_promoted_load = load i32 %arrayidx682_5_15_promoted"   --->   Operation 71 'load' 'arrayidx682_5_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arrayidx682_6_15_promoted_load = load i32 %arrayidx682_6_15_promoted"   --->   Operation 72 'load' 'arrayidx682_6_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arrayidx682_7_15_promoted_load = load i32 %arrayidx682_7_15_promoted"   --->   Operation 73 'load' 'arrayidx682_7_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arrayidx682_8_15_promoted_load = load i32 %arrayidx682_8_15_promoted"   --->   Operation 74 'load' 'arrayidx682_8_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arrayidx682_9_15_promoted_load = load i32 %arrayidx682_9_15_promoted"   --->   Operation 75 'load' 'arrayidx682_9_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arrayidx682_10_15_promoted_load = load i32 %arrayidx682_10_15_promoted"   --->   Operation 76 'load' 'arrayidx682_10_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arrayidx682_11_15_promoted_load = load i32 %arrayidx682_11_15_promoted"   --->   Operation 77 'load' 'arrayidx682_11_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arrayidx682_12_15_promoted_load = load i32 %arrayidx682_12_15_promoted"   --->   Operation 78 'load' 'arrayidx682_12_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arrayidx682_13_15_promoted_load = load i32 %arrayidx682_13_15_promoted"   --->   Operation 79 'load' 'arrayidx682_13_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arrayidx682_14_15_promoted_load = load i32 %arrayidx682_14_15_promoted"   --->   Operation 80 'load' 'arrayidx682_14_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arrayidx682_15_15_promoted_load = load i32 %arrayidx682_15_15_promoted"   --->   Operation 81 'load' 'arrayidx682_15_15_promoted_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_15_15_promoted_out, i32 %arrayidx682_15_15_promoted_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_14_15_promoted_out, i32 %arrayidx682_14_15_promoted_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_13_15_promoted_out, i32 %arrayidx682_13_15_promoted_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_12_15_promoted_out, i32 %arrayidx682_12_15_promoted_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_11_15_promoted_out, i32 %arrayidx682_11_15_promoted_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_10_15_promoted_out, i32 %arrayidx682_10_15_promoted_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_9_15_promoted_out, i32 %arrayidx682_9_15_promoted_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_8_15_promoted_out, i32 %arrayidx682_8_15_promoted_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_7_15_promoted_out, i32 %arrayidx682_7_15_promoted_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_6_15_promoted_out, i32 %arrayidx682_6_15_promoted_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_5_15_promoted_out, i32 %arrayidx682_5_15_promoted_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_4_15_promoted_out, i32 %arrayidx682_4_15_promoted_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_3_15_promoted_out, i32 %arrayidx682_3_15_promoted_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_2_15_promoted_out, i32 %arrayidx682_2_15_promoted_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_1_15_promoted_out, i32 %arrayidx682_1_15_promoted_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arrayidx682_15322_promoted_out, i32 %arrayidx682_15322_promoted_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', SA_broadcasting/src/mmult.cpp:55) on local variable 'i' [37]  (0 ns)
	'add' operation ('add_ln52', SA_broadcasting/src/mmult.cpp:52) [40]  (0.707 ns)
	'store' operation ('store_ln52', SA_broadcasting/src/mmult.cpp:52) of variable 'add_ln52', SA_broadcasting/src/mmult.cpp:52 on local variable 'i' [96]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
