# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/Median.sv ../primary-sources/verification/assert/layers-Median-Verification-Assert.sv ../primary-sources/verification/cover/layers-Median-Verification-Cover.sv ../primary-sources/verification/assume/layers-Median-Verification-Assume.sv ../primary-sources/verification/layers-Median-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      8112  2118313  1747854082   315565612  1747854082   315565612 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../generated-sources/testbench.sv"
S      4997  2118301  1747854082   305634789  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../primary-sources/Median.sv"
S       252  2118305  1747854082   306627871  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../primary-sources/verification/assert/layers-Median-Verification-Assert.sv"
S       252  2118303  1747854082   306627871  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../primary-sources/verification/assume/layers-Median-Verification-Assume.sv"
S       249  2118307  1747854082   306627871  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../primary-sources/verification/cover/layers-Median-Verification-Cover.sv"
S       175  2118306  1747854082   306627871  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/../primary-sources/verification/layers-Median-Verification.sv"
S       175  2118306  1747854082   306627871  1747854082   297690130 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-21.780/primary-sources/verification/layers-Median-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2118324  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench.cpp"
T      5261  2118323  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench.h"
T      2240  2118334  1747854082   438707821  1747854082   438707821 "verilated-sources/VsvsimTestbench.mk"
T     12670  2118322  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      8732  2118321  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench__Dpi.h"
T     25188  2118325  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T     11727  2118319  1747854082   435728574  1747854082   435728574 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      5368  2118320  1747854082   435728574  1747854082   435728574 "verilated-sources/VsvsimTestbench__Syms.h"
T      1810  2118327  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench___024root.h"
T     20952  2118332  1747854082   438707821  1747854082   438707821 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      9645  2118331  1747854082   437714739  1747854082   437714739 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     17140  2118329  1747854082   437714739  1747854082   437714739 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2908  2118330  1747854082   437714739  1747854082   437714739 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2118328  1747854082   437714739  1747854082   437714739 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2118326  1747854082   436721656  1747854082   436721656 "verilated-sources/VsvsimTestbench__pch.h"
T      2074  2118335  1747854082   438707821  1747854082   438707821 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747854082   438707821  1747854082   438707821 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2118333  1747854082   438707821  1747854082   438707821 "verilated-sources/VsvsimTestbench_classes.mk"
