

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Wed Mar  8 22:54:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.456 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histogram_Pipeline_LOOP_INIT_fu_58  |histogram_Pipeline_LOOP_INIT  |      102|      102|  0.510 us|  0.510 us|  102|  102|       no|
        |grp_histogram_Pipeline_LOOP_I_fu_66     |histogram_Pipeline_LOOP_I     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_histogram_Pipeline_LOOP_END_fu_78   |histogram_Pipeline_LOOP_END   |      102|      102|  0.510 us|  0.510 us|  102|  102|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     723|    681|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    105|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    2|     733|    815|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_histogram_Pipeline_LOOP_END_fu_78   |histogram_Pipeline_LOOP_END   |        0|   0|   17|   62|    0|
    |grp_histogram_Pipeline_LOOP_I_fu_66     |histogram_Pipeline_LOOP_I     |        0|   2|  689|  557|    0|
    |grp_histogram_Pipeline_LOOP_INIT_fu_58  |histogram_Pipeline_LOOP_INIT  |        0|   0|   17|   62|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   2|  723|  681|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |hist_local_U  |hist_local_RAM_AUTO_1R1W  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        1|  0|   0|    0|   100|   32|     1|         3200|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln17_2_fu_109_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln17_fu_103_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln17_fu_115_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  29|          32|           4|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |hist_local_address0  |  20|          4|    7|         28|
    |hist_local_ce0       |  20|          4|    1|          4|
    |hist_local_d0        |  14|          3|   32|         96|
    |hist_local_we0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 105|         21|   42|        138|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_histogram_Pipeline_LOOP_END_fu_78_ap_start_reg   |  1|   0|    1|          0|
    |grp_histogram_Pipeline_LOOP_INIT_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_histogram_Pipeline_LOOP_I_fu_66_ap_start_reg     |  1|   0|    1|          0|
    |or_ln17_reg_127                                      |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|feature_address0  |  out|    7|   ap_memory|       feature|         array|
|feature_ce0       |  out|    1|   ap_memory|       feature|         array|
|feature_q0        |   in|   32|   ap_memory|       feature|         array|
|weight_address0   |  out|    7|   ap_memory|        weight|         array|
|weight_ce0        |  out|    1|   ap_memory|        weight|         array|
|weight_q0         |   in|   32|   ap_memory|        weight|         array|
|hist_address0     |  out|    7|   ap_memory|          hist|         array|
|hist_ce0          |  out|    1|   ap_memory|          hist|         array|
|hist_q0           |   in|   32|   ap_memory|          hist|         array|
|n                 |   in|   32|     ap_none|             n|        scalar|
|out_r_address0    |  out|    7|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

