    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; D0
D0__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
D0__0__MASK EQU 0x01
D0__0__PC EQU CYREG_PRT6_PC0
D0__0__PORT EQU 6
D0__0__SHIFT EQU 0
D0__AG EQU CYREG_PRT6_AG
D0__AMUX EQU CYREG_PRT6_AMUX
D0__BIE EQU CYREG_PRT6_BIE
D0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
D0__BYP EQU CYREG_PRT6_BYP
D0__CTL EQU CYREG_PRT6_CTL
D0__DM0 EQU CYREG_PRT6_DM0
D0__DM1 EQU CYREG_PRT6_DM1
D0__DM2 EQU CYREG_PRT6_DM2
D0__DR EQU CYREG_PRT6_DR
D0__INP_DIS EQU CYREG_PRT6_INP_DIS
D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
D0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
D0__LCD_EN EQU CYREG_PRT6_LCD_EN
D0__MASK EQU 0x01
D0__PORT EQU 6
D0__PRT EQU CYREG_PRT6_PRT
D0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
D0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
D0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
D0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
D0__PS EQU CYREG_PRT6_PS
D0__SHIFT EQU 0
D0__SLW EQU CYREG_PRT6_SLW

; D1
D1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
D1__0__MASK EQU 0x02
D1__0__PC EQU CYREG_PRT6_PC1
D1__0__PORT EQU 6
D1__0__SHIFT EQU 1
D1__AG EQU CYREG_PRT6_AG
D1__AMUX EQU CYREG_PRT6_AMUX
D1__BIE EQU CYREG_PRT6_BIE
D1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
D1__BYP EQU CYREG_PRT6_BYP
D1__CTL EQU CYREG_PRT6_CTL
D1__DM0 EQU CYREG_PRT6_DM0
D1__DM1 EQU CYREG_PRT6_DM1
D1__DM2 EQU CYREG_PRT6_DM2
D1__DR EQU CYREG_PRT6_DR
D1__INP_DIS EQU CYREG_PRT6_INP_DIS
D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
D1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
D1__LCD_EN EQU CYREG_PRT6_LCD_EN
D1__MASK EQU 0x02
D1__PORT EQU 6
D1__PRT EQU CYREG_PRT6_PRT
D1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
D1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
D1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
D1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
D1__PS EQU CYREG_PRT6_PS
D1__SHIFT EQU 1
D1__SLW EQU CYREG_PRT6_SLW

; D2
D2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
D2__0__MASK EQU 0x10
D2__0__PC EQU CYREG_PRT5_PC4
D2__0__PORT EQU 5
D2__0__SHIFT EQU 4
D2__AG EQU CYREG_PRT5_AG
D2__AMUX EQU CYREG_PRT5_AMUX
D2__BIE EQU CYREG_PRT5_BIE
D2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D2__BYP EQU CYREG_PRT5_BYP
D2__CTL EQU CYREG_PRT5_CTL
D2__DM0 EQU CYREG_PRT5_DM0
D2__DM1 EQU CYREG_PRT5_DM1
D2__DM2 EQU CYREG_PRT5_DM2
D2__DR EQU CYREG_PRT5_DR
D2__INP_DIS EQU CYREG_PRT5_INP_DIS
D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D2__LCD_EN EQU CYREG_PRT5_LCD_EN
D2__MASK EQU 0x10
D2__PORT EQU 5
D2__PRT EQU CYREG_PRT5_PRT
D2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D2__PS EQU CYREG_PRT5_PS
D2__SHIFT EQU 4
D2__SLW EQU CYREG_PRT5_SLW

; D3
D3__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
D3__0__MASK EQU 0x20
D3__0__PC EQU CYREG_PRT5_PC5
D3__0__PORT EQU 5
D3__0__SHIFT EQU 5
D3__AG EQU CYREG_PRT5_AG
D3__AMUX EQU CYREG_PRT5_AMUX
D3__BIE EQU CYREG_PRT5_BIE
D3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D3__BYP EQU CYREG_PRT5_BYP
D3__CTL EQU CYREG_PRT5_CTL
D3__DM0 EQU CYREG_PRT5_DM0
D3__DM1 EQU CYREG_PRT5_DM1
D3__DM2 EQU CYREG_PRT5_DM2
D3__DR EQU CYREG_PRT5_DR
D3__INP_DIS EQU CYREG_PRT5_INP_DIS
D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D3__LCD_EN EQU CYREG_PRT5_LCD_EN
D3__MASK EQU 0x20
D3__PORT EQU 5
D3__PRT EQU CYREG_PRT5_PRT
D3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D3__PS EQU CYREG_PRT5_PS
D3__SHIFT EQU 5
D3__SLW EQU CYREG_PRT5_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT12_PC0
LED__0__PORT EQU 12
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT12_AG
LED__BIE EQU CYREG_PRT12_BIE
LED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED__BYP EQU CYREG_PRT12_BYP
LED__DM0 EQU CYREG_PRT12_DM0
LED__DM1 EQU CYREG_PRT12_DM1
LED__DM2 EQU CYREG_PRT12_DM2
LED__DR EQU CYREG_PRT12_DR
LED__INP_DIS EQU CYREG_PRT12_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED__MASK EQU 0x01
LED__PORT EQU 12
LED__PRT EQU CYREG_PRT12_PRT
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED__PS EQU CYREG_PRT12_PS
LED__SHIFT EQU 0
LED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED__SLW EQU CYREG_PRT12_SLW

; PTK
PTK_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PTK_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PTK_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PTK_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PTK_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PTK_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PTK_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PTK_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PTK_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PTK_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PTK_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PTK_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PTK_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
PTK_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PTK_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PTK_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PTK_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PTK_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PTK_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PTK_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
PTK_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PTK_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PTK_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PTK_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PTK_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PTK_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
PTK_CtrlReg__0__MASK EQU 0x01
PTK_CtrlReg__0__POS EQU 0
PTK_CtrlReg__1__MASK EQU 0x02
PTK_CtrlReg__1__POS EQU 1
PTK_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PTK_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PTK_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PTK_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PTK_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PTK_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PTK_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PTK_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PTK_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PTK_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PTK_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PTK_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PTK_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PTK_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PTK_CtrlReg__MASK EQU 0x03
PTK_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PTK_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PTK_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PTK_EOCSts__0__MASK EQU 0x01
PTK_EOCSts__0__POS EQU 0
PTK_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PTK_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PTK_EOCSts__MASK EQU 0x01
PTK_EOCSts__MASK_REG EQU CYREG_B0_UDB02_MSK
PTK_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PTK_EOCSts__STATUS_REG EQU CYREG_B0_UDB02_ST

; USB_arb_int
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_bus_reset
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_Dm
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

; USB_Dp
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USB_dp_int
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_1
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x04
USB_ep_1__INTC_NUMBER EQU 2
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_7
USB_ep_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_7__INTC_MASK EQU 0x08
USB_ep_7__INTC_NUMBER EQU 3
USB_ep_7__INTC_PRIOR_NUM EQU 7
USB_ep_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USB_ep_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_8
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x20
USB_ep_8__INTC_NUMBER EQU 5
USB_ep_8__INTC_PRIOR_NUM EQU 7
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_USB
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; ADC0_ADC_SAR
ADC0_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC0_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC0_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC0_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC0_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC0_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC0_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC0_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC0_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC0_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC0_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC0_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC0_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC0_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC0_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC0_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC0_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC0_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC0_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC0_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC0_Bypass
ADC0_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC0_Bypass__0__MASK EQU 0x10
ADC0_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC0_Bypass__0__PORT EQU 0
ADC0_Bypass__0__SHIFT EQU 4
ADC0_Bypass__AG EQU CYREG_PRT0_AG
ADC0_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC0_Bypass__BIE EQU CYREG_PRT0_BIE
ADC0_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC0_Bypass__BYP EQU CYREG_PRT0_BYP
ADC0_Bypass__CTL EQU CYREG_PRT0_CTL
ADC0_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC0_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC0_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC0_Bypass__DR EQU CYREG_PRT0_DR
ADC0_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC0_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC0_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC0_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC0_Bypass__MASK EQU 0x10
ADC0_Bypass__PORT EQU 0
ADC0_Bypass__PRT EQU CYREG_PRT0_PRT
ADC0_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC0_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC0_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC0_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC0_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC0_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC0_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC0_Bypass__PS EQU CYREG_PRT0_PS
ADC0_Bypass__SHIFT EQU 4
ADC0_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC0_IRQ
ADC0_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC0_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC0_IRQ__INTC_MASK EQU 0x01
ADC0_IRQ__INTC_NUMBER EQU 0
ADC0_IRQ__INTC_PRIOR_NUM EQU 7
ADC0_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC0_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC0_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC1_ADC_SAR
ADC1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC1_Bypass
ADC1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC1_Bypass__0__MASK EQU 0x04
ADC1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC1_Bypass__0__PORT EQU 0
ADC1_Bypass__0__SHIFT EQU 2
ADC1_Bypass__AG EQU CYREG_PRT0_AG
ADC1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC1_Bypass__DR EQU CYREG_PRT0_DR
ADC1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC1_Bypass__MASK EQU 0x04
ADC1_Bypass__PORT EQU 0
ADC1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC1_Bypass__PS EQU CYREG_PRT0_PS
ADC1_Bypass__SHIFT EQU 2
ADC1_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC1_IRQ
ADC1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC1_IRQ__INTC_MASK EQU 0x02
ADC1_IRQ__INTC_NUMBER EQU 1
ADC1_IRQ__INTC_PRIOR_NUM EQU 7
ADC1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Buf0
Buf0__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Buf0__DRQ_NUMBER EQU 0
Buf0__NUMBEROF_TDS EQU 0
Buf0__PRIORITY EQU 2
Buf0__TERMIN_EN EQU 0
Buf0__TERMIN_SEL EQU 0
Buf0__TERMOUT0_EN EQU 1
Buf0__TERMOUT0_SEL EQU 0
Buf0__TERMOUT1_EN EQU 0
Buf0__TERMOUT1_SEL EQU 0

; Buf1
Buf1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Buf1__DRQ_NUMBER EQU 1
Buf1__NUMBEROF_TDS EQU 0
Buf1__PRIORITY EQU 2
Buf1__TERMIN_EN EQU 0
Buf1__TERMIN_SEL EQU 0
Buf1__TERMOUT0_EN EQU 0
Buf1__TERMOUT0_SEL EQU 0
Buf1__TERMOUT1_EN EQU 0
Buf1__TERMOUT1_SEL EQU 0

; Rows0
Rows0__0__AG EQU CYREG_PRT2_AG
Rows0__0__AMUX EQU CYREG_PRT2_AMUX
Rows0__0__BIE EQU CYREG_PRT2_BIE
Rows0__0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__0__BYP EQU CYREG_PRT2_BYP
Rows0__0__CTL EQU CYREG_PRT2_CTL
Rows0__0__DM0 EQU CYREG_PRT2_DM0
Rows0__0__DM1 EQU CYREG_PRT2_DM1
Rows0__0__DM2 EQU CYREG_PRT2_DM2
Rows0__0__DR EQU CYREG_PRT2_DR
Rows0__0__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Rows0__0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__0__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__0__MASK EQU 0x40
Rows0__0__PC EQU CYREG_PRT2_PC6
Rows0__0__PORT EQU 2
Rows0__0__PRT EQU CYREG_PRT2_PRT
Rows0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__0__PS EQU CYREG_PRT2_PS
Rows0__0__SHIFT EQU 6
Rows0__0__SLW EQU CYREG_PRT2_SLW
Rows0__1__AG EQU CYREG_PRT6_AG
Rows0__1__AMUX EQU CYREG_PRT6_AMUX
Rows0__1__BIE EQU CYREG_PRT6_BIE
Rows0__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rows0__1__BYP EQU CYREG_PRT6_BYP
Rows0__1__CTL EQU CYREG_PRT6_CTL
Rows0__1__DM0 EQU CYREG_PRT6_DM0
Rows0__1__DM1 EQU CYREG_PRT6_DM1
Rows0__1__DM2 EQU CYREG_PRT6_DM2
Rows0__1__DR EQU CYREG_PRT6_DR
Rows0__1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rows0__1__INTTYPE EQU CYREG_PICU6_INTTYPE4
Rows0__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rows0__1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rows0__1__MASK EQU 0x10
Rows0__1__PC EQU CYREG_PRT6_PC4
Rows0__1__PORT EQU 6
Rows0__1__PRT EQU CYREG_PRT6_PRT
Rows0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rows0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rows0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rows0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rows0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rows0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rows0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rows0__1__PS EQU CYREG_PRT6_PS
Rows0__1__SHIFT EQU 4
Rows0__1__SLW EQU CYREG_PRT6_SLW
Rows0__2__AG EQU CYREG_PRT3_AG
Rows0__2__AMUX EQU CYREG_PRT3_AMUX
Rows0__2__BIE EQU CYREG_PRT3_BIE
Rows0__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rows0__2__BYP EQU CYREG_PRT3_BYP
Rows0__2__CTL EQU CYREG_PRT3_CTL
Rows0__2__DM0 EQU CYREG_PRT3_DM0
Rows0__2__DM1 EQU CYREG_PRT3_DM1
Rows0__2__DM2 EQU CYREG_PRT3_DM2
Rows0__2__DR EQU CYREG_PRT3_DR
Rows0__2__INP_DIS EQU CYREG_PRT3_INP_DIS
Rows0__2__INTTYPE EQU CYREG_PICU3_INTTYPE6
Rows0__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rows0__2__LCD_EN EQU CYREG_PRT3_LCD_EN
Rows0__2__MASK EQU 0x40
Rows0__2__PC EQU CYREG_PRT3_PC6
Rows0__2__PORT EQU 3
Rows0__2__PRT EQU CYREG_PRT3_PRT
Rows0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rows0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rows0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rows0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rows0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rows0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rows0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rows0__2__PS EQU CYREG_PRT3_PS
Rows0__2__SHIFT EQU 6
Rows0__2__SLW EQU CYREG_PRT3_SLW
Rows0__3__AG EQU CYREG_PRT15_AG
Rows0__3__AMUX EQU CYREG_PRT15_AMUX
Rows0__3__BIE EQU CYREG_PRT15_BIE
Rows0__3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rows0__3__BYP EQU CYREG_PRT15_BYP
Rows0__3__CTL EQU CYREG_PRT15_CTL
Rows0__3__DM0 EQU CYREG_PRT15_DM0
Rows0__3__DM1 EQU CYREG_PRT15_DM1
Rows0__3__DM2 EQU CYREG_PRT15_DM2
Rows0__3__DR EQU CYREG_PRT15_DR
Rows0__3__INP_DIS EQU CYREG_PRT15_INP_DIS
Rows0__3__INTTYPE EQU CYREG_PICU15_INTTYPE2
Rows0__3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rows0__3__LCD_EN EQU CYREG_PRT15_LCD_EN
Rows0__3__MASK EQU 0x04
Rows0__3__PC EQU CYREG_IO_PC_PRT15_PC2
Rows0__3__PORT EQU 15
Rows0__3__PRT EQU CYREG_PRT15_PRT
Rows0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rows0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rows0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rows0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rows0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rows0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rows0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rows0__3__PS EQU CYREG_PRT15_PS
Rows0__3__SHIFT EQU 2
Rows0__3__SLW EQU CYREG_PRT15_SLW
Rows0__4__AG EQU CYREG_PRT4_AG
Rows0__4__AMUX EQU CYREG_PRT4_AMUX
Rows0__4__BIE EQU CYREG_PRT4_BIE
Rows0__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rows0__4__BYP EQU CYREG_PRT4_BYP
Rows0__4__CTL EQU CYREG_PRT4_CTL
Rows0__4__DM0 EQU CYREG_PRT4_DM0
Rows0__4__DM1 EQU CYREG_PRT4_DM1
Rows0__4__DM2 EQU CYREG_PRT4_DM2
Rows0__4__DR EQU CYREG_PRT4_DR
Rows0__4__INP_DIS EQU CYREG_PRT4_INP_DIS
Rows0__4__INTTYPE EQU CYREG_PICU4_INTTYPE0
Rows0__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rows0__4__LCD_EN EQU CYREG_PRT4_LCD_EN
Rows0__4__MASK EQU 0x01
Rows0__4__PC EQU CYREG_PRT4_PC0
Rows0__4__PORT EQU 4
Rows0__4__PRT EQU CYREG_PRT4_PRT
Rows0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rows0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rows0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rows0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rows0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rows0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rows0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rows0__4__PS EQU CYREG_PRT4_PS
Rows0__4__SHIFT EQU 0
Rows0__4__SLW EQU CYREG_PRT4_SLW
Rows0__5__AG EQU CYREG_PRT0_AG
Rows0__5__AMUX EQU CYREG_PRT0_AMUX
Rows0__5__BIE EQU CYREG_PRT0_BIE
Rows0__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rows0__5__BYP EQU CYREG_PRT0_BYP
Rows0__5__CTL EQU CYREG_PRT0_CTL
Rows0__5__DM0 EQU CYREG_PRT0_DM0
Rows0__5__DM1 EQU CYREG_PRT0_DM1
Rows0__5__DM2 EQU CYREG_PRT0_DM2
Rows0__5__DR EQU CYREG_PRT0_DR
Rows0__5__INP_DIS EQU CYREG_PRT0_INP_DIS
Rows0__5__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rows0__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rows0__5__LCD_EN EQU CYREG_PRT0_LCD_EN
Rows0__5__MASK EQU 0x01
Rows0__5__PC EQU CYREG_PRT0_PC0
Rows0__5__PORT EQU 0
Rows0__5__PRT EQU CYREG_PRT0_PRT
Rows0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rows0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rows0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rows0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rows0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rows0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rows0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rows0__5__PS EQU CYREG_PRT0_PS
Rows0__5__SHIFT EQU 0
Rows0__5__SLW EQU CYREG_PRT0_SLW
Rows0__6__AG EQU CYREG_PRT6_AG
Rows0__6__AMUX EQU CYREG_PRT6_AMUX
Rows0__6__BIE EQU CYREG_PRT6_BIE
Rows0__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rows0__6__BYP EQU CYREG_PRT6_BYP
Rows0__6__CTL EQU CYREG_PRT6_CTL
Rows0__6__DM0 EQU CYREG_PRT6_DM0
Rows0__6__DM1 EQU CYREG_PRT6_DM1
Rows0__6__DM2 EQU CYREG_PRT6_DM2
Rows0__6__DR EQU CYREG_PRT6_DR
Rows0__6__INP_DIS EQU CYREG_PRT6_INP_DIS
Rows0__6__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rows0__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rows0__6__LCD_EN EQU CYREG_PRT6_LCD_EN
Rows0__6__MASK EQU 0x40
Rows0__6__PC EQU CYREG_PRT6_PC6
Rows0__6__PORT EQU 6
Rows0__6__PRT EQU CYREG_PRT6_PRT
Rows0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rows0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rows0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rows0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rows0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rows0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rows0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rows0__6__PS EQU CYREG_PRT6_PS
Rows0__6__SHIFT EQU 6
Rows0__6__SLW EQU CYREG_PRT6_SLW
Rows0__7__AG EQU CYREG_PRT5_AG
Rows0__7__AMUX EQU CYREG_PRT5_AMUX
Rows0__7__BIE EQU CYREG_PRT5_BIE
Rows0__7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rows0__7__BYP EQU CYREG_PRT5_BYP
Rows0__7__CTL EQU CYREG_PRT5_CTL
Rows0__7__DM0 EQU CYREG_PRT5_DM0
Rows0__7__DM1 EQU CYREG_PRT5_DM1
Rows0__7__DM2 EQU CYREG_PRT5_DM2
Rows0__7__DR EQU CYREG_PRT5_DR
Rows0__7__INP_DIS EQU CYREG_PRT5_INP_DIS
Rows0__7__INTTYPE EQU CYREG_PICU5_INTTYPE0
Rows0__7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rows0__7__LCD_EN EQU CYREG_PRT5_LCD_EN
Rows0__7__MASK EQU 0x01
Rows0__7__PC EQU CYREG_PRT5_PC0
Rows0__7__PORT EQU 5
Rows0__7__PRT EQU CYREG_PRT5_PRT
Rows0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rows0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rows0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rows0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rows0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rows0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rows0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rows0__7__PS EQU CYREG_PRT5_PS
Rows0__7__SHIFT EQU 0
Rows0__7__SLW EQU CYREG_PRT5_SLW

; Analog
Analog__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Analog__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Analog__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Analog__CFG2_SRC_SEL_MASK EQU 0x07
Analog__INDEX EQU 0x01
Analog__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Analog__PM_ACT_MSK EQU 0x02
Analog__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Analog__PM_STBY_MSK EQU 0x02

; BootIRQ
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x10
BootIRQ__INTC_NUMBER EQU 4
BootIRQ__INTC_PRIOR_NUM EQU 7
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BootPin
BootPin__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
BootPin__0__MASK EQU 0x08
BootPin__0__PC EQU CYREG_PRT0_PC3
BootPin__0__PORT EQU 0
BootPin__0__SHIFT EQU 3
BootPin__AG EQU CYREG_PRT0_AG
BootPin__AMUX EQU CYREG_PRT0_AMUX
BootPin__BIE EQU CYREG_PRT0_BIE
BootPin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BootPin__BYP EQU CYREG_PRT0_BYP
BootPin__CTL EQU CYREG_PRT0_CTL
BootPin__DM0 EQU CYREG_PRT0_DM0
BootPin__DM1 EQU CYREG_PRT0_DM1
BootPin__DM2 EQU CYREG_PRT0_DM2
BootPin__DR EQU CYREG_PRT0_DR
BootPin__INP_DIS EQU CYREG_PRT0_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU0_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BootPin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BootPin__LCD_EN EQU CYREG_PRT0_LCD_EN
BootPin__MASK EQU 0x08
BootPin__PORT EQU 0
BootPin__PRT EQU CYREG_PRT0_PRT
BootPin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BootPin__PS EQU CYREG_PRT0_PS
BootPin__SHIFT EQU 3
BootPin__SLW EQU CYREG_PRT0_SLW
BootPin__SNAP EQU CYREG_PICU0_SNAP

; Cols0_N
Cols0_N__0__AG EQU CYREG_PRT15_AG
Cols0_N__0__AMUX EQU CYREG_PRT15_AMUX
Cols0_N__0__BIE EQU CYREG_PRT15_BIE
Cols0_N__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols0_N__0__BYP EQU CYREG_PRT15_BYP
Cols0_N__0__CTL EQU CYREG_PRT15_CTL
Cols0_N__0__DM0 EQU CYREG_PRT15_DM0
Cols0_N__0__DM1 EQU CYREG_PRT15_DM1
Cols0_N__0__DM2 EQU CYREG_PRT15_DM2
Cols0_N__0__DR EQU CYREG_PRT15_DR
Cols0_N__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols0_N__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Cols0_N__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols0_N__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols0_N__0__MASK EQU 0x20
Cols0_N__0__PC EQU CYREG_IO_PC_PRT15_PC5
Cols0_N__0__PORT EQU 15
Cols0_N__0__PRT EQU CYREG_PRT15_PRT
Cols0_N__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols0_N__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols0_N__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols0_N__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols0_N__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols0_N__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols0_N__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols0_N__0__PS EQU CYREG_PRT15_PS
Cols0_N__0__SHIFT EQU 5
Cols0_N__0__SLW EQU CYREG_PRT15_SLW
Cols0_N__1__AG EQU CYREG_PRT6_AG
Cols0_N__1__AMUX EQU CYREG_PRT6_AMUX
Cols0_N__1__BIE EQU CYREG_PRT6_BIE
Cols0_N__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Cols0_N__1__BYP EQU CYREG_PRT6_BYP
Cols0_N__1__CTL EQU CYREG_PRT6_CTL
Cols0_N__1__DM0 EQU CYREG_PRT6_DM0
Cols0_N__1__DM1 EQU CYREG_PRT6_DM1
Cols0_N__1__DM2 EQU CYREG_PRT6_DM2
Cols0_N__1__DR EQU CYREG_PRT6_DR
Cols0_N__1__INP_DIS EQU CYREG_PRT6_INP_DIS
Cols0_N__1__INTTYPE EQU CYREG_PICU6_INTTYPE3
Cols0_N__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Cols0_N__1__LCD_EN EQU CYREG_PRT6_LCD_EN
Cols0_N__1__MASK EQU 0x08
Cols0_N__1__PC EQU CYREG_PRT6_PC3
Cols0_N__1__PORT EQU 6
Cols0_N__1__PRT EQU CYREG_PRT6_PRT
Cols0_N__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Cols0_N__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Cols0_N__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Cols0_N__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Cols0_N__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Cols0_N__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Cols0_N__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Cols0_N__1__PS EQU CYREG_PRT6_PS
Cols0_N__1__SHIFT EQU 3
Cols0_N__1__SLW EQU CYREG_PRT6_SLW
Cols0_N__2__AG EQU CYREG_PRT2_AG
Cols0_N__2__AMUX EQU CYREG_PRT2_AMUX
Cols0_N__2__BIE EQU CYREG_PRT2_BIE
Cols0_N__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols0_N__2__BYP EQU CYREG_PRT2_BYP
Cols0_N__2__CTL EQU CYREG_PRT2_CTL
Cols0_N__2__DM0 EQU CYREG_PRT2_DM0
Cols0_N__2__DM1 EQU CYREG_PRT2_DM1
Cols0_N__2__DM2 EQU CYREG_PRT2_DM2
Cols0_N__2__DR EQU CYREG_PRT2_DR
Cols0_N__2__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols0_N__2__INTTYPE EQU CYREG_PICU2_INTTYPE1
Cols0_N__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols0_N__2__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols0_N__2__MASK EQU 0x02
Cols0_N__2__PC EQU CYREG_PRT2_PC1
Cols0_N__2__PORT EQU 2
Cols0_N__2__PRT EQU CYREG_PRT2_PRT
Cols0_N__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols0_N__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols0_N__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols0_N__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols0_N__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols0_N__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols0_N__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols0_N__2__PS EQU CYREG_PRT2_PS
Cols0_N__2__SHIFT EQU 1
Cols0_N__2__SLW EQU CYREG_PRT2_SLW
Cols0_N__3__AG EQU CYREG_PRT0_AG
Cols0_N__3__AMUX EQU CYREG_PRT0_AMUX
Cols0_N__3__BIE EQU CYREG_PRT0_BIE
Cols0_N__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols0_N__3__BYP EQU CYREG_PRT0_BYP
Cols0_N__3__CTL EQU CYREG_PRT0_CTL
Cols0_N__3__DM0 EQU CYREG_PRT0_DM0
Cols0_N__3__DM1 EQU CYREG_PRT0_DM1
Cols0_N__3__DM2 EQU CYREG_PRT0_DM2
Cols0_N__3__DR EQU CYREG_PRT0_DR
Cols0_N__3__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols0_N__3__INTTYPE EQU CYREG_PICU0_INTTYPE7
Cols0_N__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols0_N__3__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols0_N__3__MASK EQU 0x80
Cols0_N__3__PC EQU CYREG_PRT0_PC7
Cols0_N__3__PORT EQU 0
Cols0_N__3__PRT EQU CYREG_PRT0_PRT
Cols0_N__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols0_N__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols0_N__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols0_N__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols0_N__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols0_N__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols0_N__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols0_N__3__PS EQU CYREG_PRT0_PS
Cols0_N__3__SHIFT EQU 7
Cols0_N__3__SLW EQU CYREG_PRT0_SLW
Cols0_N__4__AG EQU CYREG_PRT4_AG
Cols0_N__4__AMUX EQU CYREG_PRT4_AMUX
Cols0_N__4__BIE EQU CYREG_PRT4_BIE
Cols0_N__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_N__4__BYP EQU CYREG_PRT4_BYP
Cols0_N__4__CTL EQU CYREG_PRT4_CTL
Cols0_N__4__DM0 EQU CYREG_PRT4_DM0
Cols0_N__4__DM1 EQU CYREG_PRT4_DM1
Cols0_N__4__DM2 EQU CYREG_PRT4_DM2
Cols0_N__4__DR EQU CYREG_PRT4_DR
Cols0_N__4__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_N__4__INTTYPE EQU CYREG_PICU4_INTTYPE3
Cols0_N__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_N__4__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_N__4__MASK EQU 0x08
Cols0_N__4__PC EQU CYREG_PRT4_PC3
Cols0_N__4__PORT EQU 4
Cols0_N__4__PRT EQU CYREG_PRT4_PRT
Cols0_N__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_N__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_N__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_N__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_N__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_N__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_N__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_N__4__PS EQU CYREG_PRT4_PS
Cols0_N__4__SHIFT EQU 3
Cols0_N__4__SLW EQU CYREG_PRT4_SLW
Cols0_N__5__AG EQU CYREG_PRT4_AG
Cols0_N__5__AMUX EQU CYREG_PRT4_AMUX
Cols0_N__5__BIE EQU CYREG_PRT4_BIE
Cols0_N__5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_N__5__BYP EQU CYREG_PRT4_BYP
Cols0_N__5__CTL EQU CYREG_PRT4_CTL
Cols0_N__5__DM0 EQU CYREG_PRT4_DM0
Cols0_N__5__DM1 EQU CYREG_PRT4_DM1
Cols0_N__5__DM2 EQU CYREG_PRT4_DM2
Cols0_N__5__DR EQU CYREG_PRT4_DR
Cols0_N__5__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_N__5__INTTYPE EQU CYREG_PICU4_INTTYPE5
Cols0_N__5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_N__5__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_N__5__MASK EQU 0x20
Cols0_N__5__PC EQU CYREG_PRT4_PC5
Cols0_N__5__PORT EQU 4
Cols0_N__5__PRT EQU CYREG_PRT4_PRT
Cols0_N__5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_N__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_N__5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_N__5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_N__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_N__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_N__5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_N__5__PS EQU CYREG_PRT4_PS
Cols0_N__5__SHIFT EQU 5
Cols0_N__5__SLW EQU CYREG_PRT4_SLW
Cols0_N__6__AG EQU CYREG_PRT4_AG
Cols0_N__6__AMUX EQU CYREG_PRT4_AMUX
Cols0_N__6__BIE EQU CYREG_PRT4_BIE
Cols0_N__6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_N__6__BYP EQU CYREG_PRT4_BYP
Cols0_N__6__CTL EQU CYREG_PRT4_CTL
Cols0_N__6__DM0 EQU CYREG_PRT4_DM0
Cols0_N__6__DM1 EQU CYREG_PRT4_DM1
Cols0_N__6__DM2 EQU CYREG_PRT4_DM2
Cols0_N__6__DR EQU CYREG_PRT4_DR
Cols0_N__6__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_N__6__INTTYPE EQU CYREG_PICU4_INTTYPE7
Cols0_N__6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_N__6__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_N__6__MASK EQU 0x80
Cols0_N__6__PC EQU CYREG_PRT4_PC7
Cols0_N__6__PORT EQU 4
Cols0_N__6__PRT EQU CYREG_PRT4_PRT
Cols0_N__6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_N__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_N__6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_N__6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_N__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_N__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_N__6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_N__6__PS EQU CYREG_PRT4_PS
Cols0_N__6__SHIFT EQU 7
Cols0_N__6__SLW EQU CYREG_PRT4_SLW
Cols0_N__7__AG EQU CYREG_PRT2_AG
Cols0_N__7__AMUX EQU CYREG_PRT2_AMUX
Cols0_N__7__BIE EQU CYREG_PRT2_BIE
Cols0_N__7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols0_N__7__BYP EQU CYREG_PRT2_BYP
Cols0_N__7__CTL EQU CYREG_PRT2_CTL
Cols0_N__7__DM0 EQU CYREG_PRT2_DM0
Cols0_N__7__DM1 EQU CYREG_PRT2_DM1
Cols0_N__7__DM2 EQU CYREG_PRT2_DM2
Cols0_N__7__DR EQU CYREG_PRT2_DR
Cols0_N__7__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols0_N__7__INTTYPE EQU CYREG_PICU2_INTTYPE3
Cols0_N__7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols0_N__7__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols0_N__7__MASK EQU 0x08
Cols0_N__7__PC EQU CYREG_PRT2_PC3
Cols0_N__7__PORT EQU 2
Cols0_N__7__PRT EQU CYREG_PRT2_PRT
Cols0_N__7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols0_N__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols0_N__7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols0_N__7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols0_N__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols0_N__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols0_N__7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols0_N__7__PS EQU CYREG_PRT2_PS
Cols0_N__7__SHIFT EQU 3
Cols0_N__7__SLW EQU CYREG_PRT2_SLW

; Cols0_P
Cols0_P__0__AG EQU CYREG_PRT15_AG
Cols0_P__0__AMUX EQU CYREG_PRT15_AMUX
Cols0_P__0__BIE EQU CYREG_PRT15_BIE
Cols0_P__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols0_P__0__BYP EQU CYREG_PRT15_BYP
Cols0_P__0__CTL EQU CYREG_PRT15_CTL
Cols0_P__0__DM0 EQU CYREG_PRT15_DM0
Cols0_P__0__DM1 EQU CYREG_PRT15_DM1
Cols0_P__0__DM2 EQU CYREG_PRT15_DM2
Cols0_P__0__DR EQU CYREG_PRT15_DR
Cols0_P__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols0_P__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Cols0_P__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols0_P__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols0_P__0__MASK EQU 0x10
Cols0_P__0__PC EQU CYREG_IO_PC_PRT15_PC4
Cols0_P__0__PORT EQU 15
Cols0_P__0__PRT EQU CYREG_PRT15_PRT
Cols0_P__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols0_P__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols0_P__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols0_P__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols0_P__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols0_P__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols0_P__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols0_P__0__PS EQU CYREG_PRT15_PS
Cols0_P__0__SHIFT EQU 4
Cols0_P__0__SLW EQU CYREG_PRT15_SLW
Cols0_P__1__AG EQU CYREG_PRT2_AG
Cols0_P__1__AMUX EQU CYREG_PRT2_AMUX
Cols0_P__1__BIE EQU CYREG_PRT2_BIE
Cols0_P__1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols0_P__1__BYP EQU CYREG_PRT2_BYP
Cols0_P__1__CTL EQU CYREG_PRT2_CTL
Cols0_P__1__DM0 EQU CYREG_PRT2_DM0
Cols0_P__1__DM1 EQU CYREG_PRT2_DM1
Cols0_P__1__DM2 EQU CYREG_PRT2_DM2
Cols0_P__1__DR EQU CYREG_PRT2_DR
Cols0_P__1__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols0_P__1__INTTYPE EQU CYREG_PICU2_INTTYPE0
Cols0_P__1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols0_P__1__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols0_P__1__MASK EQU 0x01
Cols0_P__1__PC EQU CYREG_PRT2_PC0
Cols0_P__1__PORT EQU 2
Cols0_P__1__PRT EQU CYREG_PRT2_PRT
Cols0_P__1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols0_P__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols0_P__1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols0_P__1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols0_P__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols0_P__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols0_P__1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols0_P__1__PS EQU CYREG_PRT2_PS
Cols0_P__1__SHIFT EQU 0
Cols0_P__1__SLW EQU CYREG_PRT2_SLW
Cols0_P__2__AG EQU CYREG_PRT0_AG
Cols0_P__2__AMUX EQU CYREG_PRT0_AMUX
Cols0_P__2__BIE EQU CYREG_PRT0_BIE
Cols0_P__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols0_P__2__BYP EQU CYREG_PRT0_BYP
Cols0_P__2__CTL EQU CYREG_PRT0_CTL
Cols0_P__2__DM0 EQU CYREG_PRT0_DM0
Cols0_P__2__DM1 EQU CYREG_PRT0_DM1
Cols0_P__2__DM2 EQU CYREG_PRT0_DM2
Cols0_P__2__DR EQU CYREG_PRT0_DR
Cols0_P__2__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols0_P__2__INTTYPE EQU CYREG_PICU0_INTTYPE6
Cols0_P__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols0_P__2__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols0_P__2__MASK EQU 0x40
Cols0_P__2__PC EQU CYREG_PRT0_PC6
Cols0_P__2__PORT EQU 0
Cols0_P__2__PRT EQU CYREG_PRT0_PRT
Cols0_P__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols0_P__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols0_P__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols0_P__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols0_P__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols0_P__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols0_P__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols0_P__2__PS EQU CYREG_PRT0_PS
Cols0_P__2__SHIFT EQU 6
Cols0_P__2__SLW EQU CYREG_PRT0_SLW
Cols0_P__3__AG EQU CYREG_PRT4_AG
Cols0_P__3__AMUX EQU CYREG_PRT4_AMUX
Cols0_P__3__BIE EQU CYREG_PRT4_BIE
Cols0_P__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_P__3__BYP EQU CYREG_PRT4_BYP
Cols0_P__3__CTL EQU CYREG_PRT4_CTL
Cols0_P__3__DM0 EQU CYREG_PRT4_DM0
Cols0_P__3__DM1 EQU CYREG_PRT4_DM1
Cols0_P__3__DM2 EQU CYREG_PRT4_DM2
Cols0_P__3__DR EQU CYREG_PRT4_DR
Cols0_P__3__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_P__3__INTTYPE EQU CYREG_PICU4_INTTYPE2
Cols0_P__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_P__3__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_P__3__MASK EQU 0x04
Cols0_P__3__PC EQU CYREG_PRT4_PC2
Cols0_P__3__PORT EQU 4
Cols0_P__3__PRT EQU CYREG_PRT4_PRT
Cols0_P__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_P__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_P__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_P__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_P__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_P__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_P__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_P__3__PS EQU CYREG_PRT4_PS
Cols0_P__3__SHIFT EQU 2
Cols0_P__3__SLW EQU CYREG_PRT4_SLW
Cols0_P__4__AG EQU CYREG_PRT4_AG
Cols0_P__4__AMUX EQU CYREG_PRT4_AMUX
Cols0_P__4__BIE EQU CYREG_PRT4_BIE
Cols0_P__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_P__4__BYP EQU CYREG_PRT4_BYP
Cols0_P__4__CTL EQU CYREG_PRT4_CTL
Cols0_P__4__DM0 EQU CYREG_PRT4_DM0
Cols0_P__4__DM1 EQU CYREG_PRT4_DM1
Cols0_P__4__DM2 EQU CYREG_PRT4_DM2
Cols0_P__4__DR EQU CYREG_PRT4_DR
Cols0_P__4__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_P__4__INTTYPE EQU CYREG_PICU4_INTTYPE4
Cols0_P__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_P__4__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_P__4__MASK EQU 0x10
Cols0_P__4__PC EQU CYREG_PRT4_PC4
Cols0_P__4__PORT EQU 4
Cols0_P__4__PRT EQU CYREG_PRT4_PRT
Cols0_P__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_P__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_P__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_P__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_P__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_P__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_P__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_P__4__PS EQU CYREG_PRT4_PS
Cols0_P__4__SHIFT EQU 4
Cols0_P__4__SLW EQU CYREG_PRT4_SLW
Cols0_P__5__AG EQU CYREG_PRT4_AG
Cols0_P__5__AMUX EQU CYREG_PRT4_AMUX
Cols0_P__5__BIE EQU CYREG_PRT4_BIE
Cols0_P__5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Cols0_P__5__BYP EQU CYREG_PRT4_BYP
Cols0_P__5__CTL EQU CYREG_PRT4_CTL
Cols0_P__5__DM0 EQU CYREG_PRT4_DM0
Cols0_P__5__DM1 EQU CYREG_PRT4_DM1
Cols0_P__5__DM2 EQU CYREG_PRT4_DM2
Cols0_P__5__DR EQU CYREG_PRT4_DR
Cols0_P__5__INP_DIS EQU CYREG_PRT4_INP_DIS
Cols0_P__5__INTTYPE EQU CYREG_PICU4_INTTYPE6
Cols0_P__5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Cols0_P__5__LCD_EN EQU CYREG_PRT4_LCD_EN
Cols0_P__5__MASK EQU 0x40
Cols0_P__5__PC EQU CYREG_PRT4_PC6
Cols0_P__5__PORT EQU 4
Cols0_P__5__PRT EQU CYREG_PRT4_PRT
Cols0_P__5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Cols0_P__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Cols0_P__5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Cols0_P__5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Cols0_P__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Cols0_P__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Cols0_P__5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Cols0_P__5__PS EQU CYREG_PRT4_PS
Cols0_P__5__SHIFT EQU 6
Cols0_P__5__SLW EQU CYREG_PRT4_SLW
Cols0_P__6__AG EQU CYREG_PRT2_AG
Cols0_P__6__AMUX EQU CYREG_PRT2_AMUX
Cols0_P__6__BIE EQU CYREG_PRT2_BIE
Cols0_P__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols0_P__6__BYP EQU CYREG_PRT2_BYP
Cols0_P__6__CTL EQU CYREG_PRT2_CTL
Cols0_P__6__DM0 EQU CYREG_PRT2_DM0
Cols0_P__6__DM1 EQU CYREG_PRT2_DM1
Cols0_P__6__DM2 EQU CYREG_PRT2_DM2
Cols0_P__6__DR EQU CYREG_PRT2_DR
Cols0_P__6__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols0_P__6__INTTYPE EQU CYREG_PICU2_INTTYPE2
Cols0_P__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols0_P__6__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols0_P__6__MASK EQU 0x04
Cols0_P__6__PC EQU CYREG_PRT2_PC2
Cols0_P__6__PORT EQU 2
Cols0_P__6__PRT EQU CYREG_PRT2_PRT
Cols0_P__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols0_P__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols0_P__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols0_P__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols0_P__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols0_P__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols0_P__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols0_P__6__PS EQU CYREG_PRT2_PS
Cols0_P__6__SHIFT EQU 2
Cols0_P__6__SLW EQU CYREG_PRT2_SLW
Cols0_P__7__AG EQU CYREG_PRT2_AG
Cols0_P__7__AMUX EQU CYREG_PRT2_AMUX
Cols0_P__7__BIE EQU CYREG_PRT2_BIE
Cols0_P__7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols0_P__7__BYP EQU CYREG_PRT2_BYP
Cols0_P__7__CTL EQU CYREG_PRT2_CTL
Cols0_P__7__DM0 EQU CYREG_PRT2_DM0
Cols0_P__7__DM1 EQU CYREG_PRT2_DM1
Cols0_P__7__DM2 EQU CYREG_PRT2_DM2
Cols0_P__7__DR EQU CYREG_PRT2_DR
Cols0_P__7__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols0_P__7__INTTYPE EQU CYREG_PICU2_INTTYPE4
Cols0_P__7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols0_P__7__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols0_P__7__MASK EQU 0x10
Cols0_P__7__PC EQU CYREG_PRT2_PC4
Cols0_P__7__PORT EQU 2
Cols0_P__7__PRT EQU CYREG_PRT2_PRT
Cols0_P__7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols0_P__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols0_P__7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols0_P__7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols0_P__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols0_P__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols0_P__7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols0_P__7__PS EQU CYREG_PRT2_PS
Cols0_P__7__SHIFT EQU 4
Cols0_P__7__SLW EQU CYREG_PRT2_SLW

; Cols1_N
Cols1_N__0__AG EQU CYREG_PRT5_AG
Cols1_N__0__AMUX EQU CYREG_PRT5_AMUX
Cols1_N__0__BIE EQU CYREG_PRT5_BIE
Cols1_N__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Cols1_N__0__BYP EQU CYREG_PRT5_BYP
Cols1_N__0__CTL EQU CYREG_PRT5_CTL
Cols1_N__0__DM0 EQU CYREG_PRT5_DM0
Cols1_N__0__DM1 EQU CYREG_PRT5_DM1
Cols1_N__0__DM2 EQU CYREG_PRT5_DM2
Cols1_N__0__DR EQU CYREG_PRT5_DR
Cols1_N__0__INP_DIS EQU CYREG_PRT5_INP_DIS
Cols1_N__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Cols1_N__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Cols1_N__0__LCD_EN EQU CYREG_PRT5_LCD_EN
Cols1_N__0__MASK EQU 0x08
Cols1_N__0__PC EQU CYREG_PRT5_PC3
Cols1_N__0__PORT EQU 5
Cols1_N__0__PRT EQU CYREG_PRT5_PRT
Cols1_N__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Cols1_N__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Cols1_N__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Cols1_N__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Cols1_N__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Cols1_N__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Cols1_N__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Cols1_N__0__PS EQU CYREG_PRT5_PS
Cols1_N__0__SHIFT EQU 3
Cols1_N__0__SLW EQU CYREG_PRT5_SLW
Cols1_N__1__AG EQU CYREG_PRT1_AG
Cols1_N__1__AMUX EQU CYREG_PRT1_AMUX
Cols1_N__1__BIE EQU CYREG_PRT1_BIE
Cols1_N__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols1_N__1__BYP EQU CYREG_PRT1_BYP
Cols1_N__1__CTL EQU CYREG_PRT1_CTL
Cols1_N__1__DM0 EQU CYREG_PRT1_DM0
Cols1_N__1__DM1 EQU CYREG_PRT1_DM1
Cols1_N__1__DM2 EQU CYREG_PRT1_DM2
Cols1_N__1__DR EQU CYREG_PRT1_DR
Cols1_N__1__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols1_N__1__INTTYPE EQU CYREG_PICU1_INTTYPE3
Cols1_N__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols1_N__1__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols1_N__1__MASK EQU 0x08
Cols1_N__1__PC EQU CYREG_PRT1_PC3
Cols1_N__1__PORT EQU 1
Cols1_N__1__PRT EQU CYREG_PRT1_PRT
Cols1_N__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols1_N__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols1_N__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols1_N__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols1_N__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols1_N__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols1_N__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols1_N__1__PS EQU CYREG_PRT1_PS
Cols1_N__1__SHIFT EQU 3
Cols1_N__1__SLW EQU CYREG_PRT1_SLW
Cols1_N__2__AG EQU CYREG_PRT15_AG
Cols1_N__2__AMUX EQU CYREG_PRT15_AMUX
Cols1_N__2__BIE EQU CYREG_PRT15_BIE
Cols1_N__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols1_N__2__BYP EQU CYREG_PRT15_BYP
Cols1_N__2__CTL EQU CYREG_PRT15_CTL
Cols1_N__2__DM0 EQU CYREG_PRT15_DM0
Cols1_N__2__DM1 EQU CYREG_PRT15_DM1
Cols1_N__2__DM2 EQU CYREG_PRT15_DM2
Cols1_N__2__DR EQU CYREG_PRT15_DR
Cols1_N__2__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols1_N__2__INTTYPE EQU CYREG_PICU15_INTTYPE1
Cols1_N__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols1_N__2__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols1_N__2__MASK EQU 0x02
Cols1_N__2__PC EQU CYREG_IO_PC_PRT15_PC1
Cols1_N__2__PORT EQU 15
Cols1_N__2__PRT EQU CYREG_PRT15_PRT
Cols1_N__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols1_N__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols1_N__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols1_N__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols1_N__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols1_N__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols1_N__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols1_N__2__PS EQU CYREG_PRT15_PS
Cols1_N__2__SHIFT EQU 1
Cols1_N__2__SLW EQU CYREG_PRT15_SLW
Cols1_N__3__AG EQU CYREG_PRT3_AG
Cols1_N__3__AMUX EQU CYREG_PRT3_AMUX
Cols1_N__3__BIE EQU CYREG_PRT3_BIE
Cols1_N__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_N__3__BYP EQU CYREG_PRT3_BYP
Cols1_N__3__CTL EQU CYREG_PRT3_CTL
Cols1_N__3__DM0 EQU CYREG_PRT3_DM0
Cols1_N__3__DM1 EQU CYREG_PRT3_DM1
Cols1_N__3__DM2 EQU CYREG_PRT3_DM2
Cols1_N__3__DR EQU CYREG_PRT3_DR
Cols1_N__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_N__3__INTTYPE EQU CYREG_PICU3_INTTYPE1
Cols1_N__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_N__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_N__3__MASK EQU 0x02
Cols1_N__3__PC EQU CYREG_PRT3_PC1
Cols1_N__3__PORT EQU 3
Cols1_N__3__PRT EQU CYREG_PRT3_PRT
Cols1_N__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_N__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_N__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_N__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_N__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_N__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_N__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_N__3__PS EQU CYREG_PRT3_PS
Cols1_N__3__SHIFT EQU 1
Cols1_N__3__SLW EQU CYREG_PRT3_SLW
Cols1_N__4__AG EQU CYREG_PRT3_AG
Cols1_N__4__AMUX EQU CYREG_PRT3_AMUX
Cols1_N__4__BIE EQU CYREG_PRT3_BIE
Cols1_N__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_N__4__BYP EQU CYREG_PRT3_BYP
Cols1_N__4__CTL EQU CYREG_PRT3_CTL
Cols1_N__4__DM0 EQU CYREG_PRT3_DM0
Cols1_N__4__DM1 EQU CYREG_PRT3_DM1
Cols1_N__4__DM2 EQU CYREG_PRT3_DM2
Cols1_N__4__DR EQU CYREG_PRT3_DR
Cols1_N__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_N__4__INTTYPE EQU CYREG_PICU3_INTTYPE3
Cols1_N__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_N__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_N__4__MASK EQU 0x08
Cols1_N__4__PC EQU CYREG_PRT3_PC3
Cols1_N__4__PORT EQU 3
Cols1_N__4__PRT EQU CYREG_PRT3_PRT
Cols1_N__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_N__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_N__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_N__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_N__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_N__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_N__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_N__4__PS EQU CYREG_PRT3_PS
Cols1_N__4__SHIFT EQU 3
Cols1_N__4__SLW EQU CYREG_PRT3_SLW
Cols1_N__5__AG EQU CYREG_PRT3_AG
Cols1_N__5__AMUX EQU CYREG_PRT3_AMUX
Cols1_N__5__BIE EQU CYREG_PRT3_BIE
Cols1_N__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_N__5__BYP EQU CYREG_PRT3_BYP
Cols1_N__5__CTL EQU CYREG_PRT3_CTL
Cols1_N__5__DM0 EQU CYREG_PRT3_DM0
Cols1_N__5__DM1 EQU CYREG_PRT3_DM1
Cols1_N__5__DM2 EQU CYREG_PRT3_DM2
Cols1_N__5__DR EQU CYREG_PRT3_DR
Cols1_N__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_N__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Cols1_N__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_N__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_N__5__MASK EQU 0x20
Cols1_N__5__PC EQU CYREG_PRT3_PC5
Cols1_N__5__PORT EQU 3
Cols1_N__5__PRT EQU CYREG_PRT3_PRT
Cols1_N__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_N__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_N__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_N__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_N__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_N__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_N__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_N__5__PS EQU CYREG_PRT3_PS
Cols1_N__5__SHIFT EQU 5
Cols1_N__5__SLW EQU CYREG_PRT3_SLW
Cols1_N__6__AG EQU CYREG_PRT1_AG
Cols1_N__6__AMUX EQU CYREG_PRT1_AMUX
Cols1_N__6__BIE EQU CYREG_PRT1_BIE
Cols1_N__6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols1_N__6__BYP EQU CYREG_PRT1_BYP
Cols1_N__6__CTL EQU CYREG_PRT1_CTL
Cols1_N__6__DM0 EQU CYREG_PRT1_DM0
Cols1_N__6__DM1 EQU CYREG_PRT1_DM1
Cols1_N__6__DM2 EQU CYREG_PRT1_DM2
Cols1_N__6__DR EQU CYREG_PRT1_DR
Cols1_N__6__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols1_N__6__INTTYPE EQU CYREG_PICU1_INTTYPE5
Cols1_N__6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols1_N__6__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols1_N__6__MASK EQU 0x20
Cols1_N__6__PC EQU CYREG_PRT1_PC5
Cols1_N__6__PORT EQU 1
Cols1_N__6__PRT EQU CYREG_PRT1_PRT
Cols1_N__6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols1_N__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols1_N__6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols1_N__6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols1_N__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols1_N__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols1_N__6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols1_N__6__PS EQU CYREG_PRT1_PS
Cols1_N__6__SHIFT EQU 5
Cols1_N__6__SLW EQU CYREG_PRT1_SLW
Cols1_N__7__AG EQU CYREG_PRT5_AG
Cols1_N__7__AMUX EQU CYREG_PRT5_AMUX
Cols1_N__7__BIE EQU CYREG_PRT5_BIE
Cols1_N__7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Cols1_N__7__BYP EQU CYREG_PRT5_BYP
Cols1_N__7__CTL EQU CYREG_PRT5_CTL
Cols1_N__7__DM0 EQU CYREG_PRT5_DM0
Cols1_N__7__DM1 EQU CYREG_PRT5_DM1
Cols1_N__7__DM2 EQU CYREG_PRT5_DM2
Cols1_N__7__DR EQU CYREG_PRT5_DR
Cols1_N__7__INP_DIS EQU CYREG_PRT5_INP_DIS
Cols1_N__7__INTTYPE EQU CYREG_PICU5_INTTYPE7
Cols1_N__7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Cols1_N__7__LCD_EN EQU CYREG_PRT5_LCD_EN
Cols1_N__7__MASK EQU 0x80
Cols1_N__7__PC EQU CYREG_PRT5_PC7
Cols1_N__7__PORT EQU 5
Cols1_N__7__PRT EQU CYREG_PRT5_PRT
Cols1_N__7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Cols1_N__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Cols1_N__7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Cols1_N__7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Cols1_N__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Cols1_N__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Cols1_N__7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Cols1_N__7__PS EQU CYREG_PRT5_PS
Cols1_N__7__SHIFT EQU 7
Cols1_N__7__SLW EQU CYREG_PRT5_SLW

; Cols1_P
Cols1_P__0__AG EQU CYREG_PRT5_AG
Cols1_P__0__AMUX EQU CYREG_PRT5_AMUX
Cols1_P__0__BIE EQU CYREG_PRT5_BIE
Cols1_P__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Cols1_P__0__BYP EQU CYREG_PRT5_BYP
Cols1_P__0__CTL EQU CYREG_PRT5_CTL
Cols1_P__0__DM0 EQU CYREG_PRT5_DM0
Cols1_P__0__DM1 EQU CYREG_PRT5_DM1
Cols1_P__0__DM2 EQU CYREG_PRT5_DM2
Cols1_P__0__DR EQU CYREG_PRT5_DR
Cols1_P__0__INP_DIS EQU CYREG_PRT5_INP_DIS
Cols1_P__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Cols1_P__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Cols1_P__0__LCD_EN EQU CYREG_PRT5_LCD_EN
Cols1_P__0__MASK EQU 0x04
Cols1_P__0__PC EQU CYREG_PRT5_PC2
Cols1_P__0__PORT EQU 5
Cols1_P__0__PRT EQU CYREG_PRT5_PRT
Cols1_P__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Cols1_P__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Cols1_P__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Cols1_P__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Cols1_P__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Cols1_P__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Cols1_P__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Cols1_P__0__PS EQU CYREG_PRT5_PS
Cols1_P__0__SHIFT EQU 2
Cols1_P__0__SLW EQU CYREG_PRT5_SLW
Cols1_P__1__AG EQU CYREG_PRT1_AG
Cols1_P__1__AMUX EQU CYREG_PRT1_AMUX
Cols1_P__1__BIE EQU CYREG_PRT1_BIE
Cols1_P__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols1_P__1__BYP EQU CYREG_PRT1_BYP
Cols1_P__1__CTL EQU CYREG_PRT1_CTL
Cols1_P__1__DM0 EQU CYREG_PRT1_DM0
Cols1_P__1__DM1 EQU CYREG_PRT1_DM1
Cols1_P__1__DM2 EQU CYREG_PRT1_DM2
Cols1_P__1__DR EQU CYREG_PRT1_DR
Cols1_P__1__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols1_P__1__INTTYPE EQU CYREG_PICU1_INTTYPE2
Cols1_P__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols1_P__1__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols1_P__1__MASK EQU 0x04
Cols1_P__1__PC EQU CYREG_PRT1_PC2
Cols1_P__1__PORT EQU 1
Cols1_P__1__PRT EQU CYREG_PRT1_PRT
Cols1_P__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols1_P__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols1_P__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols1_P__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols1_P__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols1_P__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols1_P__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols1_P__1__PS EQU CYREG_PRT1_PS
Cols1_P__1__SHIFT EQU 2
Cols1_P__1__SLW EQU CYREG_PRT1_SLW
Cols1_P__2__AG EQU CYREG_PRT15_AG
Cols1_P__2__AMUX EQU CYREG_PRT15_AMUX
Cols1_P__2__BIE EQU CYREG_PRT15_BIE
Cols1_P__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols1_P__2__BYP EQU CYREG_PRT15_BYP
Cols1_P__2__CTL EQU CYREG_PRT15_CTL
Cols1_P__2__DM0 EQU CYREG_PRT15_DM0
Cols1_P__2__DM1 EQU CYREG_PRT15_DM1
Cols1_P__2__DM2 EQU CYREG_PRT15_DM2
Cols1_P__2__DR EQU CYREG_PRT15_DR
Cols1_P__2__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols1_P__2__INTTYPE EQU CYREG_PICU15_INTTYPE0
Cols1_P__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols1_P__2__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols1_P__2__MASK EQU 0x01
Cols1_P__2__PC EQU CYREG_IO_PC_PRT15_PC0
Cols1_P__2__PORT EQU 15
Cols1_P__2__PRT EQU CYREG_PRT15_PRT
Cols1_P__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols1_P__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols1_P__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols1_P__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols1_P__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols1_P__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols1_P__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols1_P__2__PS EQU CYREG_PRT15_PS
Cols1_P__2__SHIFT EQU 0
Cols1_P__2__SLW EQU CYREG_PRT15_SLW
Cols1_P__3__AG EQU CYREG_PRT3_AG
Cols1_P__3__AMUX EQU CYREG_PRT3_AMUX
Cols1_P__3__BIE EQU CYREG_PRT3_BIE
Cols1_P__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_P__3__BYP EQU CYREG_PRT3_BYP
Cols1_P__3__CTL EQU CYREG_PRT3_CTL
Cols1_P__3__DM0 EQU CYREG_PRT3_DM0
Cols1_P__3__DM1 EQU CYREG_PRT3_DM1
Cols1_P__3__DM2 EQU CYREG_PRT3_DM2
Cols1_P__3__DR EQU CYREG_PRT3_DR
Cols1_P__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_P__3__INTTYPE EQU CYREG_PICU3_INTTYPE0
Cols1_P__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_P__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_P__3__MASK EQU 0x01
Cols1_P__3__PC EQU CYREG_PRT3_PC0
Cols1_P__3__PORT EQU 3
Cols1_P__3__PRT EQU CYREG_PRT3_PRT
Cols1_P__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_P__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_P__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_P__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_P__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_P__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_P__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_P__3__PS EQU CYREG_PRT3_PS
Cols1_P__3__SHIFT EQU 0
Cols1_P__3__SLW EQU CYREG_PRT3_SLW
Cols1_P__4__AG EQU CYREG_PRT3_AG
Cols1_P__4__AMUX EQU CYREG_PRT3_AMUX
Cols1_P__4__BIE EQU CYREG_PRT3_BIE
Cols1_P__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_P__4__BYP EQU CYREG_PRT3_BYP
Cols1_P__4__CTL EQU CYREG_PRT3_CTL
Cols1_P__4__DM0 EQU CYREG_PRT3_DM0
Cols1_P__4__DM1 EQU CYREG_PRT3_DM1
Cols1_P__4__DM2 EQU CYREG_PRT3_DM2
Cols1_P__4__DR EQU CYREG_PRT3_DR
Cols1_P__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_P__4__INTTYPE EQU CYREG_PICU3_INTTYPE2
Cols1_P__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_P__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_P__4__MASK EQU 0x04
Cols1_P__4__PC EQU CYREG_PRT3_PC2
Cols1_P__4__PORT EQU 3
Cols1_P__4__PRT EQU CYREG_PRT3_PRT
Cols1_P__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_P__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_P__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_P__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_P__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_P__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_P__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_P__4__PS EQU CYREG_PRT3_PS
Cols1_P__4__SHIFT EQU 2
Cols1_P__4__SLW EQU CYREG_PRT3_SLW
Cols1_P__5__AG EQU CYREG_PRT3_AG
Cols1_P__5__AMUX EQU CYREG_PRT3_AMUX
Cols1_P__5__BIE EQU CYREG_PRT3_BIE
Cols1_P__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols1_P__5__BYP EQU CYREG_PRT3_BYP
Cols1_P__5__CTL EQU CYREG_PRT3_CTL
Cols1_P__5__DM0 EQU CYREG_PRT3_DM0
Cols1_P__5__DM1 EQU CYREG_PRT3_DM1
Cols1_P__5__DM2 EQU CYREG_PRT3_DM2
Cols1_P__5__DR EQU CYREG_PRT3_DR
Cols1_P__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols1_P__5__INTTYPE EQU CYREG_PICU3_INTTYPE4
Cols1_P__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols1_P__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols1_P__5__MASK EQU 0x10
Cols1_P__5__PC EQU CYREG_PRT3_PC4
Cols1_P__5__PORT EQU 3
Cols1_P__5__PRT EQU CYREG_PRT3_PRT
Cols1_P__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols1_P__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols1_P__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols1_P__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols1_P__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols1_P__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols1_P__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols1_P__5__PS EQU CYREG_PRT3_PS
Cols1_P__5__SHIFT EQU 4
Cols1_P__5__SLW EQU CYREG_PRT3_SLW
Cols1_P__6__AG EQU CYREG_PRT1_AG
Cols1_P__6__AMUX EQU CYREG_PRT1_AMUX
Cols1_P__6__BIE EQU CYREG_PRT1_BIE
Cols1_P__6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols1_P__6__BYP EQU CYREG_PRT1_BYP
Cols1_P__6__CTL EQU CYREG_PRT1_CTL
Cols1_P__6__DM0 EQU CYREG_PRT1_DM0
Cols1_P__6__DM1 EQU CYREG_PRT1_DM1
Cols1_P__6__DM2 EQU CYREG_PRT1_DM2
Cols1_P__6__DR EQU CYREG_PRT1_DR
Cols1_P__6__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols1_P__6__INTTYPE EQU CYREG_PICU1_INTTYPE4
Cols1_P__6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols1_P__6__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols1_P__6__MASK EQU 0x10
Cols1_P__6__PC EQU CYREG_PRT1_PC4
Cols1_P__6__PORT EQU 1
Cols1_P__6__PRT EQU CYREG_PRT1_PRT
Cols1_P__6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols1_P__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols1_P__6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols1_P__6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols1_P__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols1_P__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols1_P__6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols1_P__6__PS EQU CYREG_PRT1_PS
Cols1_P__6__SHIFT EQU 4
Cols1_P__6__SLW EQU CYREG_PRT1_SLW
Cols1_P__7__AG EQU CYREG_PRT5_AG
Cols1_P__7__AMUX EQU CYREG_PRT5_AMUX
Cols1_P__7__BIE EQU CYREG_PRT5_BIE
Cols1_P__7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Cols1_P__7__BYP EQU CYREG_PRT5_BYP
Cols1_P__7__CTL EQU CYREG_PRT5_CTL
Cols1_P__7__DM0 EQU CYREG_PRT5_DM0
Cols1_P__7__DM1 EQU CYREG_PRT5_DM1
Cols1_P__7__DM2 EQU CYREG_PRT5_DM2
Cols1_P__7__DR EQU CYREG_PRT5_DR
Cols1_P__7__INP_DIS EQU CYREG_PRT5_INP_DIS
Cols1_P__7__INTTYPE EQU CYREG_PICU5_INTTYPE6
Cols1_P__7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Cols1_P__7__LCD_EN EQU CYREG_PRT5_LCD_EN
Cols1_P__7__MASK EQU 0x40
Cols1_P__7__PC EQU CYREG_PRT5_PC6
Cols1_P__7__PORT EQU 5
Cols1_P__7__PRT EQU CYREG_PRT5_PRT
Cols1_P__7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Cols1_P__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Cols1_P__7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Cols1_P__7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Cols1_P__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Cols1_P__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Cols1_P__7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Cols1_P__7__PS EQU CYREG_PRT5_PS
Cols1_P__7__SHIFT EQU 6
Cols1_P__7__SLW EQU CYREG_PRT5_SLW

; HWState
HWState_sts_sts_reg__0__MASK EQU 0x01
HWState_sts_sts_reg__0__POS EQU 0
HWState_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
HWState_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
HWState_sts_sts_reg__MASK EQU 0x01
HWState_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
HWState_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
HWState_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
HWState_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
HWState_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
HWState_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
HWState_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

; SenseReg
SenseReg_Sync_ctrl_reg__0__MASK EQU 0x01
SenseReg_Sync_ctrl_reg__0__POS EQU 0
SenseReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SenseReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SenseReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SenseReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SenseReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SenseReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SenseReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SenseReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SenseReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SenseReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SenseReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SenseReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SenseReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
SenseReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SenseReg_Sync_ctrl_reg__MASK EQU 0x01
SenseReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SenseReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SenseReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; DirveReg3
DirveReg3_Sync_ctrl_reg__0__MASK EQU 0x01
DirveReg3_Sync_ctrl_reg__0__POS EQU 0
DirveReg3_Sync_ctrl_reg__1__MASK EQU 0x02
DirveReg3_Sync_ctrl_reg__1__POS EQU 1
DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
DirveReg3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
DirveReg3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
DirveReg3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
DirveReg3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
DirveReg3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
DirveReg3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
DirveReg3_Sync_ctrl_reg__2__MASK EQU 0x04
DirveReg3_Sync_ctrl_reg__2__POS EQU 2
DirveReg3_Sync_ctrl_reg__3__MASK EQU 0x08
DirveReg3_Sync_ctrl_reg__3__POS EQU 3
DirveReg3_Sync_ctrl_reg__4__MASK EQU 0x10
DirveReg3_Sync_ctrl_reg__4__POS EQU 4
DirveReg3_Sync_ctrl_reg__5__MASK EQU 0x20
DirveReg3_Sync_ctrl_reg__5__POS EQU 5
DirveReg3_Sync_ctrl_reg__6__MASK EQU 0x40
DirveReg3_Sync_ctrl_reg__6__POS EQU 6
DirveReg3_Sync_ctrl_reg__7__MASK EQU 0x80
DirveReg3_Sync_ctrl_reg__7__POS EQU 7
DirveReg3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
DirveReg3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
DirveReg3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
DirveReg3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
DirveReg3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
DirveReg3_Sync_ctrl_reg__MASK EQU 0xFF
DirveReg3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
DirveReg3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
DirveReg3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; DriveReg0
DriveReg0_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg0_Sync_ctrl_reg__0__POS EQU 0
DriveReg0_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg0_Sync_ctrl_reg__1__POS EQU 1
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
DriveReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
DriveReg0_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg0_Sync_ctrl_reg__2__POS EQU 2
DriveReg0_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg0_Sync_ctrl_reg__3__POS EQU 3
DriveReg0_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg0_Sync_ctrl_reg__4__POS EQU 4
DriveReg0_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg0_Sync_ctrl_reg__5__POS EQU 5
DriveReg0_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg0_Sync_ctrl_reg__6__POS EQU 6
DriveReg0_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg0_Sync_ctrl_reg__7__POS EQU 7
DriveReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
DriveReg0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
DriveReg0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
DriveReg0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
DriveReg0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
DriveReg0_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; DriveReg1
DriveReg1_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg1_Sync_ctrl_reg__0__POS EQU 0
DriveReg1_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg1_Sync_ctrl_reg__1__POS EQU 1
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DriveReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DriveReg1_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg1_Sync_ctrl_reg__2__POS EQU 2
DriveReg1_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg1_Sync_ctrl_reg__3__POS EQU 3
DriveReg1_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg1_Sync_ctrl_reg__4__POS EQU 4
DriveReg1_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg1_Sync_ctrl_reg__5__POS EQU 5
DriveReg1_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg1_Sync_ctrl_reg__6__POS EQU 6
DriveReg1_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg1_Sync_ctrl_reg__7__POS EQU 7
DriveReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DriveReg1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
DriveReg1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DriveReg1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
DriveReg1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DriveReg1_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DriveReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DriveReg1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; DriveReg2
DriveReg2_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg2_Sync_ctrl_reg__0__POS EQU 0
DriveReg2_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg2_Sync_ctrl_reg__1__POS EQU 1
DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
DriveReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
DriveReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
DriveReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
DriveReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
DriveReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
DriveReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
DriveReg2_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg2_Sync_ctrl_reg__2__POS EQU 2
DriveReg2_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg2_Sync_ctrl_reg__3__POS EQU 3
DriveReg2_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg2_Sync_ctrl_reg__4__POS EQU 4
DriveReg2_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg2_Sync_ctrl_reg__5__POS EQU 5
DriveReg2_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg2_Sync_ctrl_reg__6__POS EQU 6
DriveReg2_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg2_Sync_ctrl_reg__7__POS EQU 7
DriveReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
DriveReg2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
DriveReg2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
DriveReg2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
DriveReg2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
DriveReg2_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DriveReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DriveReg2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; KeyboardTimer_TimerUDB
KeyboardTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
KeyboardTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
KeyboardTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
KeyboardTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
KeyboardTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
KeyboardTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
KeyboardTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
KeyboardTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E106069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
