# sum-unit-with-testbench
This project implements a parameterized Verilog RTL packet-based summation unit together with a structured SystemVerilog testbench.
