vendor_name = ModelSim
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/soc_system.qsys
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/hdl/DE1_SoC_top_level.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/pin_assignment_DE1_SoC.tcl
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/modelsim/swap_tb.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/hdl/swap.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/soc_system.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/soc_system_rst_controller_001.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_irq_clock_crosser.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.ocp
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios_buttons.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_nios_leds.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_sysid.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/soc_system/submodules/swap.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/scfifo_3291.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/a_dpfifo_5771.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/a_fefifo_7cf.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_vg7.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_7pu1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_jgb.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_spj1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_rgj1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_pdj1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_voi1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altera_mult_add_37p2.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_lpi1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_4kl1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_baj1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_qid1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_sg84.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/mux_blc.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/decode_vnf.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_19i.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cmpr_e9c.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_q1j.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_u8i.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cmpr_d9c.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cntr_kri.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/cmpr_99c.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/alt_sld_fab.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld1014b032/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/altsyncram_40n1.tdf
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/soc_system.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/soc_system_rst_controller_001.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_irq_clock_crosser.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/counter.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/parallel_port.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_006.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.ocp
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios_buttons.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_nios_leds.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_pll_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_sdram_controller_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_sysid.v
source_file = 1, /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/alt_sld_fab.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/vm/CyclonV_RTES_dev/burst_mode/hw/quartus/db/ip/sld55602de1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
design_name = DE1_SoC_top_level
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, DE1_SoC_top_level, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE1_SoC_top_level, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_top_level, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|~GND\, auto_signaltap_0|~GND, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~15, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write~DUPLICATE\, u0|nios2_gen2_0|cpu|d_write~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~93\, u0|nios2_gen2_0|cpu|Add3~93, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~5\, u0|nios2_gen2_0|cpu|Add3~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4]\, u0|nios2_gen2_0|cpu|D_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~9\, u0|nios2_gen2_0|cpu|Add3~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1\, u0|mm_interconnect_0|cmd_mux_002|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[5]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~13\, u0|nios2_gen2_0|cpu|Add3~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~5\, u0|nios2_gen2_0|cpu|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~9\, u0|nios2_gen2_0|cpu|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~21\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[0]\, u0|nios2_gen2_0|cpu|E_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[5]\, u0|nios2_gen2_0|cpu|E_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~17\, u0|nios2_gen2_0|cpu|Add3~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~13\, u0|nios2_gen2_0|cpu|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~23\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~21\, u0|nios2_gen2_0|cpu|Add3~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~25\, u0|nios2_gen2_0|cpu|Add3~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_allowed\, u0|nios2_gen2_0|cpu|A_exc_allowed, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any_active\, u0|nios2_gen2_0|cpu|A_exc_any_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~feeder\, u0|nios2_gen2_0|cpu|E_src2[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|always2~0\, u0|rst_controller_001|rst_controller_001|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_early_rst\, u0|rst_controller_001|rst_controller_001|r_early_rst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_burstcount[4]~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_burstcount[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started\, u0|nios2_gen2_0|cpu|A_dc_fill_has_started, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0\, u0|nios2_gen2_0|cpu|A_dc_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0\, u0|nios2_gen2_0|cpu|d_address_offset_field[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|M_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder\, u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|A_ctrl_shift_rot, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3]\, u0|nios2_gen2_0|cpu|D_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]\, u0|nios2_gen2_0|cpu|D_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~3\, u0|nios2_gen2_0|cpu|Equal95~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0\, u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~1\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0\, u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16\, u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4]~2\, u0|nios2_gen2_0|cpu|E_src2[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem8\, u0|nios2_gen2_0|cpu|E_ctrl_mem8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15]\, u0|nios2_gen2_0|cpu|D_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~2\, u0|nios2_gen2_0|cpu|Equal149~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~1\, u0|nios2_gen2_0|cpu|Equal149~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison\, u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1\, u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~0\, u0|nios2_gen2_0|cpu|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0\, u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~20\, u0|nios2_gen2_0|cpu|D_src2[31]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0\, u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst\, u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~1\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~1\, u0|nios2_gen2_0|cpu|Equal95~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~0\, u0|nios2_gen2_0|cpu|Equal149~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_retaddr\, u0|nios2_gen2_0|cpu|E_ctrl_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_cmp~feeder\, u0|nios2_gen2_0|cpu|E_ctrl_cmp~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_cmp\, u0|nios2_gen2_0|cpu|E_ctrl_cmp, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0\, u0|nios2_gen2_0|cpu|D_ctrl_logic~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~1\, u0|nios2_gen2_0|cpu|D_ctrl_logic~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_logic\, u0|nios2_gen2_0|cpu|E_ctrl_logic, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0\, u0|nios2_gen2_0|cpu|E_alu_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~57\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0\, u0|nios2_gen2_0|cpu|E_src2[27]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71]\, u0|mm_interconnect_0|cmd_mux_001|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0\, u0|mm_interconnect_0|cmd_mux_001|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_data[68]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_data[68]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[68]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[68]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1\, u0|mm_interconnect_0|cmd_mux_001|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~8\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~9\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[76]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[76]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[78]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[78]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[78]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[77]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[77]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[79]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[79]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~9\, u0|mm_interconnect_0|router_002|Equal1~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[2]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[2]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Equal0~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~5\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[7]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[7]~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[7]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[6]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[5]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~2\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1]\, u0|nios2_gen2_0|cpu|D_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[2]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[3]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[4]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[8]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[8]~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[11]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[12]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~3\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[9]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[10]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~4\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~6\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1\, u0|mm_interconnect_0|cmd_mux_001|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0\, u0|mm_interconnect_0|cmd_mux_001|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_001|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2\, u0|mm_interconnect_0|cmd_mux_001|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|m0_read~0\, u0|mm_interconnect_0|sysid_control_slave_agent|m0_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|always0~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[95]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[95]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[95]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[95]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[95]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[95]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3\, u0|mm_interconnect_0|cmd_mux_001|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_001|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|always0~1\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|always0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~7\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|rp_valid\, u0|mm_interconnect_0|sysid_control_slave_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][71]~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][71]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_004|always0~0\, u0|mm_interconnect_0|router_004|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_010|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[6]~7\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[6]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~16\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~19\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~18\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~17\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[7]\, u0|nios2_gen2_0|cpu|A_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~5\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[2]\, u0|nios2_gen2_0|cpu|d_address_line_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~14\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~15\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~feeder\, u0|nios2_gen2_0|cpu|E_src2[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0\, u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1\, u0|nios2_gen2_0|cpu|D_logic_op[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_logic_op[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1\, u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0\, u0|nios2_gen2_0|cpu|D_logic_op[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[1]\, u0|nios2_gen2_0|cpu|E_logic_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~7\, u0|nios2_gen2_0|cpu|E_alu_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[6]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_not_taken\, u0|nios2_gen2_0|cpu|D_br_pred_not_taken, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]\, u0|nios2_gen2_0|cpu|E_extra_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8]\, u0|nios2_gen2_0|cpu|E_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]\, u0|nios2_gen2_0|cpu|D_iw[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1\, u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[4]\, u0|nios2_gen2_0|cpu|E_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector6~0\, u0|sdram_controller_0|Selector6~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_refs[0]\, u0|sdram_controller_0|i_refs[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector5~0\, u0|sdram_controller_0|Selector5~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_refs[1]\, u0|sdram_controller_0|i_refs[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector4~0\, u0|sdram_controller_0|Selector4~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_refs[2]\, u0|sdram_controller_0|i_refs[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector18~0\, u0|sdram_controller_0|Selector18~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~13\, u0|sdram_controller_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[0]\, u0|sdram_controller_0|refresh_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~9\, u0|sdram_controller_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~0\, u0|sdram_controller_0|refresh_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[1]\, u0|sdram_controller_0|refresh_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~5\, u0|sdram_controller_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[2]\, u0|sdram_controller_0|refresh_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~53\, u0|sdram_controller_0|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]\, u0|sdram_controller_0|refresh_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~49\, u0|sdram_controller_0|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~8\, u0|sdram_controller_0|refresh_counter~8, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[4]\, u0|sdram_controller_0|refresh_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~45\, u0|sdram_controller_0|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~7\, u0|sdram_controller_0|refresh_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~41\, u0|sdram_controller_0|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~6\, u0|sdram_controller_0|refresh_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6]\, u0|sdram_controller_0|refresh_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~37\, u0|sdram_controller_0|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~5\, u0|sdram_controller_0|refresh_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7]\, u0|sdram_controller_0|refresh_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~1\, u0|sdram_controller_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~9\, u0|sdram_controller_0|refresh_counter[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]\, u0|sdram_controller_0|refresh_counter[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~33\, u0|sdram_controller_0|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]~12\, u0|sdram_controller_0|refresh_counter[9]~12, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]\, u0|sdram_controller_0|refresh_counter[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~29\, u0|sdram_controller_0|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~4\, u0|sdram_controller_0|refresh_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10]\, u0|sdram_controller_0|refresh_counter[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~25\, u0|sdram_controller_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~3\, u0|sdram_controller_0|refresh_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[11]\, u0|sdram_controller_0|refresh_counter[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~21\, u0|sdram_controller_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~2\, u0|sdram_controller_0|refresh_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12]\, u0|sdram_controller_0|refresh_counter[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Add0~17\, u0|sdram_controller_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~1\, u0|sdram_controller_0|refresh_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[13]\, u0|sdram_controller_0|refresh_counter[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal0~0\, u0|sdram_controller_0|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5]\, u0|sdram_controller_0|refresh_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal0~1\, u0|sdram_controller_0|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal0~2\, u0|sdram_controller_0|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector8~0\, u0|sdram_controller_0|Selector8~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.001\, u0|sdram_controller_0|i_state.001, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.101\, u0|sdram_controller_0|i_state.101, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|WideOr6\, u0|sdram_controller_0|WideOr6, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector16~0\, u0|sdram_controller_0|Selector16~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_next.010\, u0|sdram_controller_0|i_next.010, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector9~0\, u0|sdram_controller_0|Selector9~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.010\, u0|sdram_controller_0|i_state.010, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector15~0\, u0|sdram_controller_0|Selector15~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector15~1\, u0|sdram_controller_0|Selector15~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_count[0]\, u0|sdram_controller_0|i_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector18~1\, u0|sdram_controller_0|Selector18~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_next.111\, u0|sdram_controller_0|i_next.111, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector12~0\, u0|sdram_controller_0|Selector12~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.111\, u0|sdram_controller_0|i_state.111, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector13~0\, u0|sdram_controller_0|Selector13~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector13~1\, u0|sdram_controller_0|Selector13~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_count[2]\, u0|sdram_controller_0|i_count[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector14~0\, u0|sdram_controller_0|Selector14~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_count[1]\, u0|sdram_controller_0|i_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|LessThan0~0\, u0|sdram_controller_0|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_next.000~0\, u0|sdram_controller_0|i_next.000~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_next.000\, u0|sdram_controller_0|i_next.000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.000\, u0|sdram_controller_0|i_state.000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector7~0\, u0|sdram_controller_0|Selector7~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.000~DUPLICATE\, u0|sdram_controller_0|i_state.000~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector1~0\, u0|sdram_controller_0|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_cmd[2]\, u0|sdram_controller_0|i_cmd[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[85], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[85], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[112]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[112], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[112]\, u0|mm_interconnect_0|cmd_mux|src_data[112], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0]\, u0|mm_interconnect_0|cmd_mux|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|av_waitrequest~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~85\, u0|swap_accelerator_0|Add2~85, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0\, u0|mm_interconnect_0|router_001|Equal7~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|always2~0\, u0|jtag_uart_0|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0\, u0|jtag_uart_0|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1\, u0|mm_interconnect_0|router_001|Equal5~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_004|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~3\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent|rp_valid\, u0|mm_interconnect_0|nios_leds_s1_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|nios_leds_s1_agent|uncompressor|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|nios_leds_s1_translator|waitrequest_reset_override~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_0|nios_leds_s1_translator|waitrequest_reset_override, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|nios_leds_s1_translator|av_waitrequest_generated~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_leds_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_taken~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3\, u0|mm_interconnect_0|router_001|always1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|nios_buttons_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~feeder\, u0|nios2_gen2_0|cpu|E_src2[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[7]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]\, u0|nios2_gen2_0|cpu|E_extra_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~1, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[0]\, u0|sdram_controller_0|za_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[1]\, u0|sdram_controller_0|za_data[1], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[2]\, u0|sdram_controller_0|za_data[2], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[3]\, u0|sdram_controller_0|za_data[3], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[4]\, u0|sdram_controller_0|za_data[4], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[5]\, u0|sdram_controller_0|za_data[5], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[6]\, u0|sdram_controller_0|za_data[6], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[7]\, u0|sdram_controller_0|za_data[7], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[8]\, u0|sdram_controller_0|za_data[8], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[9]\, u0|sdram_controller_0|za_data[9], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[10]\, u0|sdram_controller_0|za_data[10], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[11]\, u0|sdram_controller_0|za_data[11], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[12]\, u0|sdram_controller_0|za_data[12], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[13]\, u0|sdram_controller_0|za_data[13], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[14]\, u0|sdram_controller_0|za_data[14], DE1_SoC_top_level, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_data[15]\, u0|sdram_controller_0|za_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32]\, u0|mm_interconnect_0|cmd_mux_002|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~feeder\, u0|nios2_gen2_0|cpu|E_src2[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~29\, u0|nios2_gen2_0|cpu|Add3~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[9]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_extra_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11]\, u0|nios2_gen2_0|cpu|M_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[4]\, u0|nios2_gen2_0|cpu|E_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~0\, u0|nios2_gen2_0|cpu|Equal212~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[3]\, u0|nios2_gen2_0|cpu|E_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~1\, u0|nios2_gen2_0|cpu|Equal212~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8\, u0|nios2_gen2_0|cpu|M_ctrl_ld8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal215~0\, u0|nios2_gen2_0|cpu|Equal215~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld16\, u0|nios2_gen2_0|cpu|M_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[1]\, u0|nios2_gen2_0|cpu|M_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0\, u0|nios2_gen2_0|cpu|M_ld_align_sh16~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh16\, u0|nios2_gen2_0|cpu|A_ld_align_sh16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]~feeder\, u0|nios2_gen2_0|cpu|E_iw[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_iw[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0\, u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed\, u0|nios2_gen2_0|cpu|M_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~DUPLICATE\, u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0\, u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill\, u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1\, u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~0\, u0|nios2_gen2_0|cpu|A_en_d1~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1\, u0|nios2_gen2_0|cpu|A_en_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[7]\, u0|nios2_gen2_0|cpu|W_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[8]\, u0|nios2_gen2_0|cpu|W_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[9]\, u0|nios2_gen2_0|cpu|W_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~4\, u0|nios2_gen2_0|cpu|M_dc_dirty~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit\, u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[6]\, u0|nios2_gen2_0|cpu|W_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[5]\, u0|nios2_gen2_0|cpu|W_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~3\, u0|nios2_gen2_0|cpu|M_dc_dirty~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~feeder\, u0|nios2_gen2_0|cpu|E_src2[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~17\, u0|nios2_gen2_0|cpu|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~21\, u0|nios2_gen2_0|cpu|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[8]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8]\, u0|nios2_gen2_0|cpu|E_extra_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~30\, u0|nios2_gen2_0|cpu|E_alu_result~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10]\, u0|nios2_gen2_0|cpu|E_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10]\, u0|nios2_gen2_0|cpu|M_alu_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[0]\, u0|nios2_gen2_0|cpu|M_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en\, u0|nios2_gen2_0|cpu|dc_wb_rd_port_en, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~3\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_addr_accepted\, u0|nios2_gen2_0|cpu|av_addr_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]\, u0|nios2_gen2_0|cpu|E_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~0\, u0|nios2_gen2_0|cpu|Equal249~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_bus~0\, u0|nios2_gen2_0|cpu|E_ld_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_bypass_pending\, u0|nios2_gen2_0|cpu|A_mem_bypass_pending, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~0\, u0|nios2_gen2_0|cpu|D_ctrl_ld~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld\, u0|nios2_gen2_0|cpu|E_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld~DUPLICATE\, u0|nios2_gen2_0|cpu|M_ctrl_ld~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24]\, u0|nios2_gen2_0|cpu|D_iw[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[17]\, u0|nios2_gen2_0|cpu|D_pc[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17]~feeder\, u0|nios2_gen2_0|cpu|E_pc[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17]\, u0|nios2_gen2_0|cpu|E_pc[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[17]\, u0|nios2_gen2_0|cpu|M_pc[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16]\, u0|nios2_gen2_0|cpu|F_pc[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15]\, u0|nios2_gen2_0|cpu|E_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15]~feeder\, u0|nios2_gen2_0|cpu|M_pc[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15]\, u0|nios2_gen2_0|cpu|M_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect\, u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~feeder\, u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect\, u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~22\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_009|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_012|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_active~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2]~1\, u0|nios2_gen2_0|cpu|d_address_offset_field[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_offset_field[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem16\, u0|nios2_gen2_0|cpu|E_ctrl_mem16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[0]\, u0|nios2_gen2_0|cpu|W_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]~feeder\, u0|nios2_gen2_0|cpu|E_src2[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[12]\, u0|nios2_gen2_0|cpu|E_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15]\, u0|nios2_gen2_0|cpu|E_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[11]\, u0|nios2_gen2_0|cpu|E_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~1\, u0|nios2_gen2_0|cpu|Equal249~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[13]\, u0|nios2_gen2_0|cpu|E_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[16]\, u0|nios2_gen2_0|cpu|E_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl~0\, u0|nios2_gen2_0|cpu|E_op_rdctl~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl\, u0|nios2_gen2_0|cpu|E_op_rdctl, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg\, u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[3]~2\, u0|nios2_gen2_0|cpu|A_inst_result[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[4]\, u0|nios2_gen2_0|cpu|A_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active\, u0|nios2_gen2_0|cpu|A_dc_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]\, u0|nios2_gen2_0|cpu|A_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~DUPLICATE\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~0\, u0|timer_0|period_l_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|rp_valid\, u0|mm_interconnect_0|timer_0_s1_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~1\, u0|timer_0|period_l_wr_strobe~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|status_wr_strobe~0\, u0|timer_0|status_wr_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~0\, u0|timer_0|Equal6~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_wr_strobe\, u0|timer_0|period_h_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[2]\, u0|timer_0|period_h_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|force_reload~0\, u0|timer_0|force_reload~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|force_reload\, u0|timer_0|force_reload, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_wr_strobe\, u0|timer_0|control_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add16~0\, u0|nios2_gen2_0|cpu|Add16~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~0\, u0|nios2_gen2_0|cpu|d_writedata[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[1]\, u0|timer_0|control_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running~0\, u0|timer_0|counter_is_running~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23]\, u0|nios2_gen2_0|cpu|D_iw[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[0]\, u0|nios2_gen2_0|cpu|M_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh8\, u0|nios2_gen2_0|cpu|M_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh8\, u0|nios2_gen2_0|cpu|A_ld_align_sh8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3\, u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[17]\, u0|nios2_gen2_0|cpu|W_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~47\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~8\, u0|nios2_gen2_0|cpu|E_logic_result[17]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27]\, u0|nios2_gen2_0|cpu|D_iw[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4\, u0|mm_interconnect_0|cmd_mux_002|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16\, u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill\, u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill\, u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8]\, u0|nios2_gen2_0|cpu|M_alu_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[6]\, u0|nios2_gen2_0|cpu|E_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4]\, u0|nios2_gen2_0|cpu|E_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3]\, u0|nios2_gen2_0|cpu|E_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[2]\, u0|nios2_gen2_0|cpu|E_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_pc[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1]\, u0|nios2_gen2_0|cpu|E_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~37\, u0|nios2_gen2_0|cpu|Add5~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~53\, u0|nios2_gen2_0|cpu|Add5~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~65\, u0|nios2_gen2_0|cpu|Add5~65, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~77\, u0|nios2_gen2_0|cpu|Add5~77, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~89\, u0|nios2_gen2_0|cpu|Add5~89, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~5\, u0|nios2_gen2_0|cpu|Add5~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always9~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always9~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[3]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_013|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_015|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|always0~0\, u0|nios_leds|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|always0~1\, u0|nios_leds|always0~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[3]\, u0|nios_leds|data_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[3]\, u0|nios_leds|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[3]~2\, u0|timer_0|period_l_register[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~1\, u0|timer_0|Equal6~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_wr_strobe\, u0|timer_0|period_l_wr_strobe, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[3]\, u0|timer_0|period_l_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal6~2\, u0|timer_0|Equal6~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[2]~3\, u0|timer_0|period_l_register[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[2]\, u0|timer_0|period_l_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~77\, u0|timer_0|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[0]~5\, u0|timer_0|period_l_register[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[0]\, u0|timer_0|period_l_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~5\, u0|timer_0|internal_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[0]\, u0|timer_0|internal_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~73\, u0|timer_0|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[1]~4\, u0|timer_0|period_l_register[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[1]\, u0|timer_0|period_l_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~4\, u0|timer_0|internal_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[1]~DUPLICATE\, u0|timer_0|internal_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~69\, u0|timer_0|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~3\, u0|timer_0|internal_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[2]\, u0|timer_0|internal_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~65\, u0|timer_0|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~2\, u0|timer_0|internal_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[3]~DUPLICATE\, u0|timer_0|internal_counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~5\, u0|timer_0|counter_snapshot[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|snap_strobe~0\, u0|timer_0|snap_strobe~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[3]\, u0|timer_0|counter_snapshot[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]~6\, u0|timer_0|read_mux_out[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[3]~5\, u0|timer_0|period_h_register[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[3]\, u0|timer_0|period_h_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[1]~6\, u0|timer_0|period_h_register[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[1]~DUPLICATE\, u0|timer_0|period_h_register[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6]\, u0|nios2_gen2_0|cpu|W_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[4]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4]\, u0|nios2_gen2_0|cpu|E_extra_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~84\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~84, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[30]~22\, u0|mm_interconnect_0|rsp_mux_002|src_data[30]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[30]~23\, u0|mm_interconnect_0|rsp_mux_002|src_data[30]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[30]\, u0|nios2_gen2_0|cpu|i_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[31]~18\, u0|mm_interconnect_0|rsp_mux_002|src_data[31]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[31]\, u0|nios2_gen2_0|cpu|i_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a13\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31]~feeder\, u0|nios2_gen2_0|cpu|D_iw[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31]\, u0|nios2_gen2_0|cpu|D_iw[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_002|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~8\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~12\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~10\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~9\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~5\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|comb~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~7\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12\, u0|mm_interconnect_0|rsp_mux_001|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid\, u0|mm_interconnect_0|rsp_demux|src1_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[25]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter~2\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|slaveWriteProcess~0\, u0|swap_accelerator_0|slaveWriteProcess~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[24]~0\, u0|swap_accelerator_0|ResultRegAddStart[24]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[25]\, u0|swap_accelerator_0|ResultRegAddStart[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[25]~feeder\, u0|swap_accelerator_0|RegAddStart[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[24]~0\, u0|swap_accelerator_0|RegAddStart[24]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[25]\, u0|swap_accelerator_0|RegAddStart[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[25]~feeder\, u0|swap_accelerator_0|RegLgt[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[0]~1\, u0|swap_accelerator_0|RegLgt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[25]\, u0|swap_accelerator_0|RegLgt[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux103~0\, u0|swap_accelerator_0|Mux103~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[22]~0\, u0|swap_accelerator_0|sReadData[22]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|slaveReadProcess~0\, u0|swap_accelerator_0|slaveReadProcess~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[25]\, u0|swap_accelerator_0|sReadData[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|rf_source_valid~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13\, u0|mm_interconnect_0|rsp_mux_001|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14\, u0|mm_interconnect_0|rsp_mux_001|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[25]\, u0|nios2_gen2_0|cpu|d_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~feeder\, u0|jtag_uart_0|ien_AE~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0\, u0|jtag_uart_0|ien_AE~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~DUPLICATE\, u0|jtag_uart_0|ien_AE~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0\, u0|jtag_uart_0|fifo_rd~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1\, u0|jtag_uart_0|fifo_rd~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~DUPLICATE\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[4]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[4]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[4]~feeder\, u0|swap_accelerator_0|RegAddStart[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[4]\, u0|swap_accelerator_0|RegAddStart[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[4]\, u0|swap_accelerator_0|RegLgt[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux124~0\, u0|swap_accelerator_0|Mux124~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[4]\, u0|swap_accelerator_0|sReadData[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[4]\, u0|nios_leds|data_out[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[4]\, u0|nios_leds|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~30\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[4]~4\, u0|timer_0|period_h_register[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[4]\, u0|timer_0|period_h_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[20]\, u0|timer_0|internal_counter[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~101\, u0|timer_0|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~97\, u0|timer_0|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~10\, u0|timer_0|internal_counter~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[20]~DUPLICATE\, u0|timer_0|internal_counter[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[20]~7\, u0|timer_0|counter_snapshot[20]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[20]\, u0|timer_0|counter_snapshot[20], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[4]~1\, u0|timer_0|period_l_register[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[4]\, u0|timer_0|period_l_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~61\, u0|timer_0|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~1\, u0|timer_0|internal_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[4]\, u0|timer_0|internal_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[4]~8\, u0|timer_0|counter_snapshot[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[4]\, u0|timer_0|counter_snapshot[4], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[4]~36\, u0|timer_0|read_mux_out[4]~36, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[4]\, u0|timer_0|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[4]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~31\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \~GND\, ~GND, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[5]\, u0|nios2_gen2_0|cpu|W_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~19\, u0|nios2_gen2_0|cpu|D_src2_reg[5]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_pc[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7]\, u0|nios2_gen2_0|cpu|E_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~17\, u0|nios2_gen2_0|cpu|Add5~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~29\, u0|nios2_gen2_0|cpu|Add5~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[6]\, u0|nios2_gen2_0|cpu|M_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[6]\, u0|nios2_gen2_0|cpu|A_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_st~0\, u0|nios2_gen2_0|cpu|E_ctrl_st~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st\, u0|nios2_gen2_0|cpu|M_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st\, u0|nios2_gen2_0|cpu|A_ctrl_st, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~1\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[6]~10\, u0|timer_0|period_l_register[6]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[6]\, u0|timer_0|period_l_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[22]~13\, u0|timer_0|counter_snapshot[22]~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[22]\, u0|timer_0|counter_snapshot[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[6]~2\, u0|timer_0|period_h_register[6]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[6]\, u0|timer_0|period_h_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~57\, u0|timer_0|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[5]~0\, u0|timer_0|period_l_register[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[5]\, u0|timer_0|period_l_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~0\, u0|timer_0|internal_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[5]~DUPLICATE\, u0|timer_0|internal_counter[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~125\, u0|timer_0|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~17\, u0|timer_0|internal_counter~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[6]\, u0|timer_0|internal_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~14\, u0|timer_0|counter_snapshot[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[6]\, u0|timer_0|counter_snapshot[6], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[6]~20\, u0|timer_0|read_mux_out[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[6]\, u0|timer_0|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[6]\, u0|nios_leds|data_out[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[6]\, u0|nios_leds|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_011|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[6]\, u0|swap_accelerator_0|RegAddStart[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[6]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[6]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[6]~feeder\, u0|swap_accelerator_0|RegLgt[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[6]\, u0|swap_accelerator_0|RegLgt[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux122~0\, u0|swap_accelerator_0|Mux122~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[6]\, u0|swap_accelerator_0|sReadData[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~55\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~55, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~56\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~56, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[7]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[7]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[7]~1\, u0|timer_0|period_h_register[7]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[7]\, u0|timer_0|period_h_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~93\, u0|timer_0|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[5]~3\, u0|timer_0|period_h_register[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[5]\, u0|timer_0|period_h_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~9\, u0|timer_0|internal_counter~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[21]\, u0|timer_0|internal_counter[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~89\, u0|timer_0|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~85\, u0|timer_0|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~7\, u0|timer_0|internal_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[23]\, u0|timer_0|internal_counter[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~16\, u0|timer_0|counter_snapshot[23]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[23]\, u0|timer_0|counter_snapshot[23], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[7]~feeder\, u0|timer_0|period_l_register[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[7]\, u0|timer_0|period_l_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[7]~DUPLICATE\, u0|timer_0|internal_counter[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~37\, u0|timer_0|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[7]\, u0|timer_0|internal_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[7]~feeder\, u0|timer_0|counter_snapshot[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[7]\, u0|timer_0|counter_snapshot[7], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[7]~12\, u0|timer_0|read_mux_out[7]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[7]\, u0|timer_0|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[7]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[7]~feeder\, u0|swap_accelerator_0|RegLgt[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[7]\, u0|swap_accelerator_0|RegLgt[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[7]~feeder\, u0|swap_accelerator_0|RegAddStart[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[7]\, u0|swap_accelerator_0|RegAddStart[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux121~0\, u0|swap_accelerator_0|Mux121~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[7]\, u0|swap_accelerator_0|sReadData[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[7]~feeder\, u0|nios_leds|data_out[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[7]\, u0|nios_leds|data_out[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[7]\, u0|nios_leds|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~54\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~54, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~57\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[7]\, u0|nios2_gen2_0|cpu|d_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[7]\, u0|nios2_gen2_0|cpu|E_src2_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[7]\, u0|nios2_gen2_0|cpu|M_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[7]\, u0|nios2_gen2_0|cpu|A_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[7]\, u0|nios2_gen2_0|cpu|A_dc_st_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~7\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_byte_en[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~2\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[8]\, u0|nios2_gen2_0|cpu|E_src2_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8]\, u0|nios2_gen2_0|cpu|M_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[8]\, u0|nios2_gen2_0|cpu|A_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[8]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[8]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[9]\, u0|nios2_gen2_0|cpu|E_src2_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9]\, u0|nios2_gen2_0|cpu|M_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[9]\, u0|nios2_gen2_0|cpu|A_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[9]\, u0|nios2_gen2_0|cpu|A_dc_st_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~9\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[10]\, u0|nios2_gen2_0|cpu|E_src2_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10]\, u0|nios2_gen2_0|cpu|M_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[10]\, u0|nios2_gen2_0|cpu|A_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[10]\, u0|nios2_gen2_0|cpu|A_dc_st_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[10]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[10]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[11]\, u0|nios2_gen2_0|cpu|E_src2_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11]\, u0|nios2_gen2_0|cpu|M_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[11]\, u0|nios2_gen2_0|cpu|A_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[11]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[11]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[11]\, u0|swap_accelerator_0|RegLgt[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[11]\, u0|swap_accelerator_0|ResultRegAddStart[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[11]\, u0|swap_accelerator_0|RegAddStart[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux117~0\, u0|swap_accelerator_0|Mux117~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[11]\, u0|swap_accelerator_0|sReadData[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~5\, u0|timer_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[8]~feeder\, u0|timer_0|period_h_register[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[8]\, u0|timer_0|period_h_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[24]\, u0|timer_0|internal_counter[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~81\, u0|timer_0|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill1\, u0|nios2_gen2_0|cpu|M_rot_sel_fill1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_rot~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_rot\, u0|nios2_gen2_0|cpu|E_ctrl_rot, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass1~0\, u0|nios2_gen2_0|cpu|E_rot_pass1~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass1\, u0|nios2_gen2_0|cpu|M_rot_pass1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[1]\, u0|nios2_gen2_0|cpu|W_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~4\, u0|nios2_gen2_0|cpu|E_logic_result[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[1]\, u0|nios2_gen2_0|cpu|E_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[1]\, u0|nios2_gen2_0|cpu|M_alu_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~11\, u0|nios2_gen2_0|cpu|D_src2_reg[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[1]~41\, u0|nios2_gen2_0|cpu|D_src2[1]~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[1]~49\, u0|nios2_gen2_0|cpu|D_src2[1]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1]\, u0|nios2_gen2_0|cpu|E_src2[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~6\, u0|nios2_gen2_0|cpu|E_logic_result[0]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]~1\, u0|nios2_gen2_0|cpu|E_alu_result[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0]\, u0|nios2_gen2_0|cpu|E_logic_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~10\, u0|nios2_gen2_0|cpu|Equal337~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~4\, u0|nios2_gen2_0|cpu|Equal337~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]~feeder\, u0|nios2_gen2_0|cpu|E_src2[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~1\, u0|nios2_gen2_0|cpu|E_src2[9]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]\, u0|nios2_gen2_0|cpu|E_src2[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~feeder\, u0|nios2_gen2_0|cpu|E_src2[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]\, u0|nios2_gen2_0|cpu|E_src2[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~feeder\, u0|nios2_gen2_0|cpu|E_src2[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[14]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[14]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow~0\, u0|jtag_uart_0|woverflow~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~51\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~50\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[14]\, u0|swap_accelerator_0|RegLgt[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[14]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[14]\, u0|swap_accelerator_0|ResultRegAddStart[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[14]~feeder\, u0|swap_accelerator_0|RegAddStart[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[14]\, u0|swap_accelerator_0|RegAddStart[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux114~0\, u0|swap_accelerator_0|Mux114~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[14]\, u0|swap_accelerator_0|sReadData[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[14]\, u0|timer_0|period_h_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[30]~DUPLICATE\, u0|timer_0|internal_counter[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~17\, u0|timer_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~13\, u0|timer_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[14]\, u0|nios2_gen2_0|cpu|A_dc_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~27\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~27, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~53\, u0|timer_0|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~49\, u0|timer_0|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~3\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~feeder\, u0|nios2_gen2_0|cpu|E_src2[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[15]\, u0|nios2_gen2_0|cpu|W_wr_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~15\, u0|nios2_gen2_0|cpu|E_alu_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[12]\, u0|nios2_gen2_0|cpu|D_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[12]\, u0|nios2_gen2_0|cpu|E_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~6\, u0|nios2_gen2_0|cpu|E_alu_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[5]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]\, u0|nios2_gen2_0|cpu|E_extra_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7]\, u0|nios2_gen2_0|cpu|E_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7]\, u0|nios2_gen2_0|cpu|M_alu_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[14]\, u0|nios2_gen2_0|cpu|D_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[14]\, u0|nios2_gen2_0|cpu|E_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]~feeder\, u0|nios2_gen2_0|cpu|D_pc[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]\, u0|nios2_gen2_0|cpu|D_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13]\, u0|nios2_gen2_0|cpu|E_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~85\, u0|nios2_gen2_0|cpu|Add5~85, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~97\, u0|nios2_gen2_0|cpu|Add5~97, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~1\, u0|nios2_gen2_0|cpu|Add5~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[16]~1\, u0|nios2_gen2_0|cpu|M_inst_result[16]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15]~0\, u0|nios2_gen2_0|cpu|A_inst_result[15]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[16]\, u0|nios2_gen2_0|cpu|A_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~48\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~48, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31\, u0|mm_interconnect_0|cmd_mux_002|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~60\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~60, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~0\, u0|nios2_gen2_0|cpu|Add8~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[8]~7\, u0|nios2_gen2_0|cpu|E_rot_step1[8]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[12]~4\, u0|nios2_gen2_0|cpu|E_rot_step1[12]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~1\, u0|nios2_gen2_0|cpu|Add8~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0\, u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith\, u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0\, u0|nios2_gen2_0|cpu|E_rot_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_fill_bit\, u0|nios2_gen2_0|cpu|M_rot_fill_bit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass2~0\, u0|nios2_gen2_0|cpu|E_rot_pass2~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2\, u0|nios2_gen2_0|cpu|M_rot_pass2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[19]~29\, u0|nios2_gen2_0|cpu|E_rot_step1[19]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[23]~26\, u0|nios2_gen2_0|cpu|E_rot_step1[23]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[11]~31\, u0|nios2_gen2_0|cpu|E_rot_step1[11]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[15]~28\, u0|nios2_gen2_0|cpu|E_rot_step1[15]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[3]~25\, u0|nios2_gen2_0|cpu|E_rot_step1[3]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[7]~30\, u0|nios2_gen2_0|cpu|E_rot_step1[7]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~3\, u0|nios2_gen2_0|cpu|Add8~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[4]\, u0|nios2_gen2_0|cpu|M_rot_rn[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~10\, u0|nios2_gen2_0|cpu|D_src2[24]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~7\, u0|nios2_gen2_0|cpu|E_logic_result[24]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[22]\, u0|nios2_gen2_0|cpu|D_pc[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[22]\, u0|nios2_gen2_0|cpu|E_pc[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~33\, u0|nios2_gen2_0|cpu|Add3~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~49\, u0|nios2_gen2_0|cpu|Add3~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~53\, u0|nios2_gen2_0|cpu|Add3~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[20]\, u0|nios2_gen2_0|cpu|D_pc[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[20]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[19]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~61\, u0|nios2_gen2_0|cpu|Add3~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[16]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~77\, u0|nios2_gen2_0|cpu|Add3~77, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~81\, u0|nios2_gen2_0|cpu|Add3~81, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~69\, u0|nios2_gen2_0|cpu|Add3~69, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[12]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[11]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[10]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~25\, u0|nios2_gen2_0|cpu|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~41\, u0|nios2_gen2_0|cpu|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66\, u0|nios2_gen2_0|cpu|Add1~66, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~49\, u0|nios2_gen2_0|cpu|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~53\, u0|nios2_gen2_0|cpu|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41\, u0|nios2_gen2_0|cpu|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~57\, u0|nios2_gen2_0|cpu|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~61\, u0|nios2_gen2_0|cpu|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~45\, u0|nios2_gen2_0|cpu|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33\, u0|nios2_gen2_0|cpu|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37\, u0|nios2_gen2_0|cpu|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5\, u0|nios2_gen2_0|cpu|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21\, u0|nios2_gen2_0|cpu|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25\, u0|nios2_gen2_0|cpu|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~12\, u0|nios2_gen2_0|cpu|F_pc_nxt[20]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[22]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[22]\, u0|nios2_gen2_0|cpu|M_target_pcb[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[20]\, u0|nios2_gen2_0|cpu|E_pc[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[19]\, u0|nios2_gen2_0|cpu|E_pc[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16]~feeder\, u0|nios2_gen2_0|cpu|E_pc[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16]\, u0|nios2_gen2_0|cpu|E_pc[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~13\, u0|nios2_gen2_0|cpu|Add5~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~25\, u0|nios2_gen2_0|cpu|Add5~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~41\, u0|nios2_gen2_0|cpu|Add5~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~57\, u0|nios2_gen2_0|cpu|Add5~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~69\, u0|nios2_gen2_0|cpu|Add5~69, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~81\, u0|nios2_gen2_0|cpu|Add5~81, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[20]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[20]\, u0|nios2_gen2_0|cpu|M_pc[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[20]\, u0|nios2_gen2_0|cpu|E_extra_pc[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~13\, u0|nios2_gen2_0|cpu|F_pc_nxt[20]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20]\, u0|nios2_gen2_0|cpu|F_pc[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~57\, u0|nios2_gen2_0|cpu|Add3~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[21]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29\, u0|nios2_gen2_0|cpu|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[21]\, u0|nios2_gen2_0|cpu|E_extra_pc[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~14\, u0|nios2_gen2_0|cpu|F_pc_nxt[21]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[23]\, u0|nios2_gen2_0|cpu|M_target_pcb[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~93\, u0|nios2_gen2_0|cpu|Add5~93, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[21]~feeder\, u0|nios2_gen2_0|cpu|M_pc_plus_one[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[21]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[21]\, u0|nios2_gen2_0|cpu|M_pc[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~15\, u0|nios2_gen2_0|cpu|F_pc_nxt[21]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21]\, u0|nios2_gen2_0|cpu|F_pc[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[21]\, u0|nios2_gen2_0|cpu|D_pc[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[21]\, u0|nios2_gen2_0|cpu|E_pc[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~9\, u0|nios2_gen2_0|cpu|Add5~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[22]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[24]\, u0|nios2_gen2_0|cpu|M_target_pcb[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22]~feeder\, u0|nios2_gen2_0|cpu|M_pc[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22]\, u0|nios2_gen2_0|cpu|M_pc[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~4\, u0|nios2_gen2_0|cpu|F_pc_nxt[22]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~5\, u0|nios2_gen2_0|cpu|F_pc_nxt[22]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22]\, u0|nios2_gen2_0|cpu|F_pc[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~37\, u0|nios2_gen2_0|cpu|Add3~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[22]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9\, u0|nios2_gen2_0|cpu|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[22]\, u0|nios2_gen2_0|cpu|E_extra_pc[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]~14\, u0|nios2_gen2_0|cpu|E_alu_result[24]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~41\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~27\, u0|mm_interconnect_0|rsp_mux_001|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[23]\, u0|nios2_gen2_0|cpu|W_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~15\, u0|nios2_gen2_0|cpu|E_logic_result[23]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]~26\, u0|nios2_gen2_0|cpu|E_alu_result[23]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]\, u0|nios2_gen2_0|cpu|E_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[23]\, u0|nios2_gen2_0|cpu|M_alu_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~61\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~22\, u0|nios2_gen2_0|cpu|D_src2[23]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill3~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_sel_fill3~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[9]~15\, u0|nios2_gen2_0|cpu|E_rot_step1[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[13]~12\, u0|nios2_gen2_0|cpu|E_rot_step1[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21]\, u0|nios2_gen2_0|cpu|W_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~81\, u0|nios2_gen2_0|cpu|Add7~81, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~85\, u0|nios2_gen2_0|cpu|Add7~85, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~89\, u0|nios2_gen2_0|cpu|Add7~89, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~93\, u0|nios2_gen2_0|cpu|Add7~93, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~61\, u0|nios2_gen2_0|cpu|Add7~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~65\, u0|nios2_gen2_0|cpu|Add7~65, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~69\, u0|nios2_gen2_0|cpu|Add7~69, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~49\, u0|nios2_gen2_0|cpu|Add7~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~53\, u0|nios2_gen2_0|cpu|Add7~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[19]\, u0|nios2_gen2_0|cpu|E_extra_pc[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~12\, u0|nios2_gen2_0|cpu|E_logic_result[21]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]~21\, u0|nios2_gen2_0|cpu|E_alu_result[21]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]\, u0|nios2_gen2_0|cpu|E_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[21]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[21]\, u0|nios2_gen2_0|cpu|M_alu_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~51\, u0|nios2_gen2_0|cpu|D_src2_reg[21]~51, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~27\, u0|nios2_gen2_0|cpu|D_src2[21]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~28\, u0|nios2_gen2_0|cpu|D_src2[21]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~16\, u0|nios2_gen2_0|cpu|D_src2[21]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22]\, u0|nios2_gen2_0|cpu|W_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[22]\, u0|nios2_gen2_0|cpu|M_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~66\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~66, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~57\, u0|nios2_gen2_0|cpu|Add7~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~39\, u0|nios2_gen2_0|cpu|D_src2[22]~39, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~40\, u0|nios2_gen2_0|cpu|D_src2[22]~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~26\, u0|nios2_gen2_0|cpu|D_src2[22]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~0\, u0|nios2_gen2_0|cpu|D_src2[26]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~41\, u0|nios2_gen2_0|cpu|Add3~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[23]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13\, u0|nios2_gen2_0|cpu|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[23]\, u0|nios2_gen2_0|cpu|E_extra_pc[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[23]~feeder\, u0|nios2_gen2_0|cpu|D_pc[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[23]\, u0|nios2_gen2_0|cpu|D_pc[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~6\, u0|nios2_gen2_0|cpu|F_pc_nxt[23]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[23]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[23]\, u0|nios2_gen2_0|cpu|E_pc[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~21\, u0|nios2_gen2_0|cpu|Add5~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[23]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[23]\, u0|nios2_gen2_0|cpu|M_pc[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[25]\, u0|nios2_gen2_0|cpu|M_target_pcb[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~7\, u0|nios2_gen2_0|cpu|F_pc_nxt[23]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23]\, u0|nios2_gen2_0|cpu|F_pc[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~45\, u0|nios2_gen2_0|cpu|Add3~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[24]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17\, u0|nios2_gen2_0|cpu|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[24]\, u0|nios2_gen2_0|cpu|E_extra_pc[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~0\, u0|nios2_gen2_0|cpu|E_logic_result[26]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]~9\, u0|nios2_gen2_0|cpu|E_alu_result[26]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]\, u0|nios2_gen2_0|cpu|E_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[26]\, u0|nios2_gen2_0|cpu|M_alu_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[26]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[26]\, u0|nios2_gen2_0|cpu|W_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~30\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~29\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~1\, u0|nios2_gen2_0|cpu|D_src2[26]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[28]\, u0|nios2_gen2_0|cpu|W_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~3\, u0|nios2_gen2_0|cpu|E_logic_result[28]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~12\, u0|nios2_gen2_0|cpu|E_alu_result~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28]\, u0|nios2_gen2_0|cpu|E_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[28]\, u0|nios2_gen2_0|cpu|M_alu_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~3\, u0|nios2_gen2_0|cpu|D_src1_reg[28]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal312~0\, u0|nios2_gen2_0|cpu|Equal312~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst\, u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst\, u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg\, u0|nios2_gen2_0|cpu|D_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0\, u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src\, u0|nios2_gen2_0|cpu|D_ctrl_a_not_src, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_hazard_E\, u0|nios2_gen2_0|cpu|D_src1_hazard_E, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28]\, u0|nios2_gen2_0|cpu|E_src1[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[27]\, u0|nios2_gen2_0|cpu|W_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~1\, u0|nios2_gen2_0|cpu|E_logic_result[27]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]~10\, u0|nios2_gen2_0|cpu|E_alu_result[27]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]\, u0|nios2_gen2_0|cpu|E_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[27]\, u0|nios2_gen2_0|cpu|M_alu_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~1\, u0|nios2_gen2_0|cpu|D_src1_reg[27]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]\, u0|nios2_gen2_0|cpu|E_src1[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~37\, u0|nios2_gen2_0|cpu|Add7~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~41\, u0|nios2_gen2_0|cpu|Add7~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~45\, u0|nios2_gen2_0|cpu|Add7~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~29\, u0|nios2_gen2_0|cpu|Add7~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~33\, u0|nios2_gen2_0|cpu|Add7~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~129\, u0|nios2_gen2_0|cpu|Add7~129, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~37\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~6\, u0|nios2_gen2_0|cpu|D_src2[28]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~38\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~7\, u0|nios2_gen2_0|cpu|D_src2[28]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[29]\, u0|nios2_gen2_0|cpu|W_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~6\, u0|nios2_gen2_0|cpu|D_src1_reg[29]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29]\, u0|nios2_gen2_0|cpu|E_src1[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~133\, u0|nios2_gen2_0|cpu|Add7~133, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~13\, u0|nios2_gen2_0|cpu|E_alu_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[29]\, u0|nios2_gen2_0|cpu|E_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[29]\, u0|nios2_gen2_0|cpu|M_alu_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~40\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~8\, u0|nios2_gen2_0|cpu|D_src2[29]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~39\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~39, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~9\, u0|nios2_gen2_0|cpu|D_src2[29]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~34\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~2\, u0|nios2_gen2_0|cpu|E_logic_result[30]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~11\, u0|nios2_gen2_0|cpu|E_alu_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~121\, u0|nios2_gen2_0|cpu|Add7~121, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[30]\, u0|nios2_gen2_0|cpu|E_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[30]\, u0|nios2_gen2_0|cpu|M_alu_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[30]\, u0|nios2_gen2_0|cpu|W_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~35\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~36\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~4\, u0|nios2_gen2_0|cpu|D_src2[30]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~33\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~5\, u0|nios2_gen2_0|cpu|D_src2[30]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~29\, u0|nios2_gen2_0|cpu|Add9~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~25\, u0|nios2_gen2_0|cpu|Add9~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~37\, u0|nios2_gen2_0|cpu|Add9~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~33\, u0|nios2_gen2_0|cpu|Add9~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~45\, u0|nios2_gen2_0|cpu|Add9~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~41\, u0|nios2_gen2_0|cpu|Add9~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~61\, u0|nios2_gen2_0|cpu|Add9~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~57\, u0|nios2_gen2_0|cpu|Add9~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~21\, u0|nios2_gen2_0|cpu|Add9~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~49\, u0|nios2_gen2_0|cpu|Add9~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~1\, u0|nios2_gen2_0|cpu|Add9~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~5\, u0|nios2_gen2_0|cpu|Add9~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~13\, u0|nios2_gen2_0|cpu|Add9~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~17\, u0|nios2_gen2_0|cpu|Add9~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~9\, u0|nios2_gen2_0|cpu|Add9~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~53\, u0|nios2_gen2_0|cpu|Add9~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[15]\, u0|nios2_gen2_0|cpu|A_mul_s1[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[15]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[13]\, u0|nios2_gen2_0|cpu|A_mul_s1[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[12]\, u0|nios2_gen2_0|cpu|A_mul_s1[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[11]\, u0|nios2_gen2_0|cpu|A_mul_s1[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[10]\, u0|nios2_gen2_0|cpu|A_mul_s1[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[9]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[8]\, u0|nios2_gen2_0|cpu|A_mul_s1[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[7]\, u0|nios2_gen2_0|cpu|A_mul_s1[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[6]\, u0|nios2_gen2_0|cpu|A_mul_s1[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[5]\, u0|nios2_gen2_0|cpu|A_mul_s1[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[4]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[4]\, u0|nios2_gen2_0|cpu|A_mul_s1[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[3]\, u0|nios2_gen2_0|cpu|A_mul_s1[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[2]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[2]\, u0|nios2_gen2_0|cpu|A_mul_s1[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[1]\, u0|nios2_gen2_0|cpu|A_mul_s1[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0]~feeder\, u0|nios2_gen2_0|cpu|A_mul_s1[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0]\, u0|nios2_gen2_0|cpu|A_mul_s1[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~29\, u0|nios2_gen2_0|cpu|Add10~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~25\, u0|nios2_gen2_0|cpu|Add10~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~37\, u0|nios2_gen2_0|cpu|Add10~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~33\, u0|nios2_gen2_0|cpu|Add10~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~45\, u0|nios2_gen2_0|cpu|Add10~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~41\, u0|nios2_gen2_0|cpu|Add10~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~61\, u0|nios2_gen2_0|cpu|Add10~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~57\, u0|nios2_gen2_0|cpu|Add10~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~21\, u0|nios2_gen2_0|cpu|Add10~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~49\, u0|nios2_gen2_0|cpu|Add10~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~1\, u0|nios2_gen2_0|cpu|Add10~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~5\, u0|nios2_gen2_0|cpu|Add10~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~13\, u0|nios2_gen2_0|cpu|Add10~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~17\, u0|nios2_gen2_0|cpu|Add10~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~9\, u0|nios2_gen2_0|cpu|Add10~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~53\, u0|nios2_gen2_0|cpu|Add10~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld\, u0|nios2_gen2_0|cpu|M_ctrl_ld, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0\, u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[24]\, u0|nios2_gen2_0|cpu|A_dc_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7\, u0|mm_interconnect_0|rsp_mux_001|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]\, u0|nios2_gen2_0|cpu|d_writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[24]~feeder\, u0|swap_accelerator_0|RegAddStart[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[24]\, u0|swap_accelerator_0|RegAddStart[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[24]\, u0|swap_accelerator_0|ResultRegAddStart[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[24]~feeder\, u0|swap_accelerator_0|RegLgt[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[24]\, u0|swap_accelerator_0|RegLgt[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux104~0\, u0|swap_accelerator_0|Mux104~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[24]\, u0|swap_accelerator_0|sReadData[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8\, u0|mm_interconnect_0|rsp_mux_001|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[24]\, u0|nios2_gen2_0|cpu|d_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~11\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[25]\, u0|nios2_gen2_0|cpu|A_dc_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~13\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~86\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~86, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~85\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~85, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~79\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~79, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[26]\, u0|nios2_gen2_0|cpu|E_src2_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[26]~3\, u0|nios2_gen2_0|cpu|E_st_data[26]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[26]\, u0|nios2_gen2_0|cpu|M_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[26]\, u0|nios2_gen2_0|cpu|A_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~52\, u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~52, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[27]\, u0|nios2_gen2_0|cpu|A_dc_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~19\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[12]\, u0|nios2_gen2_0|cpu|E_src2_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~81\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~81, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~82\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~82, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[28]\, u0|nios2_gen2_0|cpu|E_src2_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[28]~5\, u0|nios2_gen2_0|cpu|E_st_data[28]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[28]\, u0|nios2_gen2_0|cpu|M_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[28]\, u0|nios2_gen2_0|cpu|A_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[28]\, u0|nios2_gen2_0|cpu|A_dc_st_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~22\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~83\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~83, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[29]\, u0|nios2_gen2_0|cpu|E_src2_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[29]~6\, u0|nios2_gen2_0|cpu|E_st_data[29]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[29]\, u0|nios2_gen2_0|cpu|M_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[29]\, u0|nios2_gen2_0|cpu|A_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~33\, u0|mm_interconnect_0|rsp_mux_001|src_payload~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[14]\, u0|nios2_gen2_0|cpu|E_src2_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~92\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~92, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[30]\, u0|nios2_gen2_0|cpu|E_src2_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[30]~7\, u0|nios2_gen2_0|cpu|E_st_data[30]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[30]\, u0|nios2_gen2_0|cpu|M_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[30]\, u0|nios2_gen2_0|cpu|A_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[30]\, u0|nios2_gen2_0|cpu|A_dc_st_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~28\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[31]\, u0|nios2_gen2_0|cpu|W_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~58\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~58, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~88\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~88, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[31]\, u0|nios2_gen2_0|cpu|E_src2_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[15]\, u0|nios2_gen2_0|cpu|E_src2_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[31]~8\, u0|nios2_gen2_0|cpu|E_st_data[31]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[31]\, u0|nios2_gen2_0|cpu|M_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[31]\, u0|nios2_gen2_0|cpu|A_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[31]\, u0|nios2_gen2_0|cpu|A_dc_st_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~62\, u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~62, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~63\, u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~63, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]\, u0|nios2_gen2_0|cpu|d_writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[31]~feeder\, u0|swap_accelerator_0|RegAddStart[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[31]\, u0|swap_accelerator_0|RegAddStart[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[31]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[31]\, u0|swap_accelerator_0|ResultRegAddStart[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[31]\, u0|swap_accelerator_0|RegLgt[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux97~0\, u0|swap_accelerator_0|Mux97~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[31]\, u0|swap_accelerator_0|sReadData[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[31]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~44\, u0|mm_interconnect_0|rsp_mux_001|src_payload~44, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~45\, u0|mm_interconnect_0|rsp_mux_001|src_payload~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[31]\, u0|nios2_gen2_0|cpu|d_readdata_d1[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~31\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~58\, u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~58, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~59\, u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~59, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]\, u0|nios2_gen2_0|cpu|d_writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[29]\, u0|swap_accelerator_0|ResultRegAddStart[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[29]~feeder\, u0|swap_accelerator_0|RegLgt[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[29]\, u0|swap_accelerator_0|RegLgt[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[29]~feeder\, u0|swap_accelerator_0|RegAddStart[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[29]\, u0|swap_accelerator_0|RegAddStart[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux99~0\, u0|swap_accelerator_0|Mux99~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[29]\, u0|swap_accelerator_0|sReadData[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[29]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~34\, u0|mm_interconnect_0|rsp_mux_001|src_payload~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[29]\, u0|nios2_gen2_0|cpu|d_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[29]\, u0|nios2_gen2_0|cpu|A_dc_st_data[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~25\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~53\, u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]\, u0|nios2_gen2_0|cpu|d_writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[26]~feeder\, u0|swap_accelerator_0|RegAddStart[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[26]\, u0|swap_accelerator_0|RegAddStart[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[26]~feeder\, u0|swap_accelerator_0|RegLgt[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[26]\, u0|swap_accelerator_0|RegLgt[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[26]\, u0|swap_accelerator_0|ResultRegAddStart[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux102~0\, u0|swap_accelerator_0|Mux102~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[26]\, u0|swap_accelerator_0|sReadData[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~18\, u0|mm_interconnect_0|rsp_mux_001|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~17\, u0|mm_interconnect_0|rsp_mux_001|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~19\, u0|mm_interconnect_0|rsp_mux_001|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[26]\, u0|nios2_gen2_0|cpu|d_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[26]\, u0|nios2_gen2_0|cpu|A_dc_st_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~16\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[31]~31\, u0|nios2_gen2_0|cpu|M_inst_result[31]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~68\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~68, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass3~0\, u0|nios2_gen2_0|cpu|E_rot_pass3~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass3\, u0|nios2_gen2_0|cpu|M_rot_pass3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill3\, u0|nios2_gen2_0|cpu|M_rot_sel_fill3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~26\, u0|nios2_gen2_0|cpu|M_rot[7]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[7]~7\, u0|nios2_gen2_0|cpu|E_rot_mask[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[7]\, u0|nios2_gen2_0|cpu|M_rot_mask[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~26\, u0|nios2_gen2_0|cpu|A_shift_rot_result~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[31]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~69\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~69, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~70\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~70, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~13\, u0|nios2_gen2_0|cpu|E_logic_result[20]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[18]\, u0|nios2_gen2_0|cpu|E_extra_pc[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]~22\, u0|nios2_gen2_0|cpu|E_alu_result[20]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10]\, u0|nios2_gen2_0|cpu|D_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~29\, u0|nios2_gen2_0|cpu|D_src2[20]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~30\, u0|nios2_gen2_0|cpu|D_src2[20]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[20]\, u0|nios2_gen2_0|cpu|W_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20]\, u0|nios2_gen2_0|cpu|M_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~52\, u0|nios2_gen2_0|cpu|D_src2_reg[20]~52, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~17\, u0|nios2_gen2_0|cpu|D_src2[20]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[14]\, u0|nios2_gen2_0|cpu|A_mul_s1[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[30]~27\, u0|nios2_gen2_0|cpu|M_inst_result[30]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30]\, u0|nios2_gen2_0|cpu|A_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~29\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[18]~21\, u0|nios2_gen2_0|cpu|E_rot_step1[18]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[22]~18\, u0|nios2_gen2_0|cpu|E_rot_step1[22]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[10]~23\, u0|nios2_gen2_0|cpu|E_rot_step1[10]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[14]~20\, u0|nios2_gen2_0|cpu|E_rot_step1[14]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[2]~17\, u0|nios2_gen2_0|cpu|E_rot_step1[2]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[6]~22\, u0|nios2_gen2_0|cpu|E_rot_step1[6]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[26]~19\, u0|nios2_gen2_0|cpu|E_rot_step1[26]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[30]~16\, u0|nios2_gen2_0|cpu|E_rot_step1[30]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~12\, u0|nios2_gen2_0|cpu|M_rot[6]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[6]~6\, u0|nios2_gen2_0|cpu|E_rot_mask[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[6]\, u0|nios2_gen2_0|cpu|M_rot_mask[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~12\, u0|nios2_gen2_0|cpu|A_shift_rot_result~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[30]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~30\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~31\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~2\, u0|nios2_gen2_0|cpu|D_src1_reg[30]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30]\, u0|nios2_gen2_0|cpu|E_src1[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[1]~9\, u0|nios2_gen2_0|cpu|E_rot_step1[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[5]~14\, u0|nios2_gen2_0|cpu|E_rot_step1[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[17]~13\, u0|nios2_gen2_0|cpu|E_rot_step1[17]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[21]~10\, u0|nios2_gen2_0|cpu|E_rot_step1[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~14\, u0|nios2_gen2_0|cpu|M_rot[5]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[5]~5\, u0|nios2_gen2_0|cpu|E_rot_mask[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[5]\, u0|nios2_gen2_0|cpu|M_rot_mask[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass3~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_pass3~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~14\, u0|nios2_gen2_0|cpu|A_shift_rot_result~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[29]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~35\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~36\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~37\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~23\, u0|nios2_gen2_0|cpu|D_src2[23]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~60\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~60, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~76\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~76, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[23]\, u0|nios2_gen2_0|cpu|E_src2_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~0\, u0|nios2_gen2_0|cpu|E_st_data[23]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23]\, u0|nios2_gen2_0|cpu|M_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[23]\, u0|nios2_gen2_0|cpu|A_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[23]\, u0|nios2_gen2_0|cpu|A_dc_st_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~29\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~56\, u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~56, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~57\, u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]\, u0|nios2_gen2_0|cpu|d_writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[28]~feeder\, u0|swap_accelerator_0|RegAddStart[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[28]\, u0|swap_accelerator_0|RegAddStart[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[28]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[28]\, u0|swap_accelerator_0|ResultRegAddStart[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[28]\, u0|swap_accelerator_0|RegLgt[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux100~0\, u0|swap_accelerator_0|Mux100~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[28]\, u0|swap_accelerator_0|sReadData[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~28\, u0|mm_interconnect_0|rsp_mux_001|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~29\, u0|mm_interconnect_0|rsp_mux_001|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[28]\, u0|nios2_gen2_0|cpu|d_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[24]~3\, u0|nios2_gen2_0|cpu|E_rot_step1[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[28]~0\, u0|nios2_gen2_0|cpu|E_rot_step1[28]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[0]~1\, u0|nios2_gen2_0|cpu|E_rot_step1[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[4]~6\, u0|nios2_gen2_0|cpu|E_rot_step1[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~13\, u0|nios2_gen2_0|cpu|M_rot[4]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[4]~4\, u0|nios2_gen2_0|cpu|E_rot_mask[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[4]\, u0|nios2_gen2_0|cpu|M_rot_mask[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~13\, u0|nios2_gen2_0|cpu|A_shift_rot_result~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[28]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~32\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~33\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~34\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~32\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~2\, u0|nios2_gen2_0|cpu|D_src2[27]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~31\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~3\, u0|nios2_gen2_0|cpu|D_src2[27]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~87\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~87, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~80\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~80, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[27]\, u0|nios2_gen2_0|cpu|E_src2_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[27]~4\, u0|nios2_gen2_0|cpu|E_st_data[27]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[27]\, u0|nios2_gen2_0|cpu|M_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[27]\, u0|nios2_gen2_0|cpu|A_st_data[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~54\, u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~54, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~55\, u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~55, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]\, u0|nios2_gen2_0|cpu|d_writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[27]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[27]\, u0|swap_accelerator_0|ResultRegAddStart[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[27]\, u0|swap_accelerator_0|RegAddStart[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[27]\, u0|swap_accelerator_0|RegLgt[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux101~0\, u0|swap_accelerator_0|Mux101~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[27]\, u0|swap_accelerator_0|sReadData[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~23\, u0|mm_interconnect_0|rsp_mux_001|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~22\, u0|mm_interconnect_0|rsp_mux_001|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~24\, u0|mm_interconnect_0|rsp_mux_001|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[27]\, u0|nios2_gen2_0|cpu|d_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[3]~3\, u0|nios2_gen2_0|cpu|E_rot_mask[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[3]\, u0|nios2_gen2_0|cpu|M_rot_mask[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[31]~24\, u0|nios2_gen2_0|cpu|E_rot_step1[31]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~11\, u0|nios2_gen2_0|cpu|M_rot[3]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~11\, u0|nios2_gen2_0|cpu|A_shift_rot_result~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[27]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~26\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~27\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~28\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~14\, u0|nios2_gen2_0|cpu|E_logic_result[25]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]~23\, u0|nios2_gen2_0|cpu|E_alu_result[25]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]\, u0|nios2_gen2_0|cpu|E_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[25]\, u0|nios2_gen2_0|cpu|M_alu_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~16\, u0|nios2_gen2_0|cpu|D_src1_reg[25]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]\, u0|nios2_gen2_0|cpu|E_src1[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[10]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[2]~2\, u0|nios2_gen2_0|cpu|E_rot_mask[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[2]\, u0|nios2_gen2_0|cpu|M_rot_mask[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~10\, u0|nios2_gen2_0|cpu|M_rot[2]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~10\, u0|nios2_gen2_0|cpu|A_shift_rot_result~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[26]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~24\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed\, u0|nios2_gen2_0|cpu|A_ctrl_ld_signed, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24]\, u0|nios2_gen2_0|cpu|F_pc[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[24]~feeder\, u0|nios2_gen2_0|cpu|D_pc[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[24]\, u0|nios2_gen2_0|cpu|D_pc[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[24]~feeder\, u0|nios2_gen2_0|cpu|E_pc[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[24]\, u0|nios2_gen2_0|cpu|E_pc[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~33\, u0|nios2_gen2_0|cpu|Add5~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[24]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[26]~11\, u0|nios2_gen2_0|cpu|M_inst_result[26]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[26]\, u0|nios2_gen2_0|cpu|A_inst_result[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~23\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~11\, u0|nios2_gen2_0|cpu|D_src2[24]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]\, u0|nios2_gen2_0|cpu|E_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[24]\, u0|nios2_gen2_0|cpu|M_alu_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~7\, u0|nios2_gen2_0|cpu|D_src1_reg[24]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]\, u0|nios2_gen2_0|cpu|E_src1[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[27]~27\, u0|nios2_gen2_0|cpu|E_rot_step1[27]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~27\, u0|nios2_gen2_0|cpu|M_rot[7]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_sel_fill2~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~27\, u0|nios2_gen2_0|cpu|A_shift_rot_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[23]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~72\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~72, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[23]~29\, u0|nios2_gen2_0|cpu|M_inst_result[23]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23]\, u0|nios2_gen2_0|cpu|A_inst_result[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~71\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~71, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~73\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~73, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~19\, u0|nios2_gen2_0|cpu|D_src1_reg[23]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]\, u0|nios2_gen2_0|cpu|E_src1[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[25]~11\, u0|nios2_gen2_0|cpu|E_rot_step1[25]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[29]~8\, u0|nios2_gen2_0|cpu|E_rot_step1[29]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~22\, u0|nios2_gen2_0|cpu|M_rot[5]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_pass2~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~22\, u0|nios2_gen2_0|cpu|A_shift_rot_result~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[21]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~58\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~58, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[19]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[21]~21\, u0|nios2_gen2_0|cpu|M_inst_result[21]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[21]\, u0|nios2_gen2_0|cpu|A_inst_result[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~57\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~59\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~59, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~14\, u0|nios2_gen2_0|cpu|D_src1_reg[21]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]\, u0|nios2_gen2_0|cpu|E_src1[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[22]~25\, u0|nios2_gen2_0|cpu|M_inst_result[22]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[22]\, u0|nios2_gen2_0|cpu|A_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~78\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~78, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~30\, u0|nios2_gen2_0|cpu|M_rot[6]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~30\, u0|nios2_gen2_0|cpu|A_shift_rot_result~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[22]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~1\, u0|jtag_uart_0|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~5\, u0|jtag_uart_0|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~9\, u0|jtag_uart_0|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~13\, u0|jtag_uart_0|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~17\, u0|jtag_uart_0|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~21\, u0|jtag_uart_0|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add1~25\, u0|jtag_uart_0|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~35\, u0|mm_interconnect_0|rsp_mux_001|src_payload~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~36\, u0|mm_interconnect_0|rsp_mux_001|src_payload~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~44\, u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~45\, u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]\, u0|nios2_gen2_0|cpu|d_writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[22]~feeder\, u0|swap_accelerator_0|RegAddStart[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[22]\, u0|swap_accelerator_0|RegAddStart[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[22]\, u0|swap_accelerator_0|ResultRegAddStart[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[22]\, u0|swap_accelerator_0|RegLgt[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux106~0\, u0|swap_accelerator_0|Mux106~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[22]\, u0|swap_accelerator_0|sReadData[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[22]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~37\, u0|mm_interconnect_0|rsp_mux_001|src_payload~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[22]\, u0|nios2_gen2_0|cpu|d_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~79\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~79, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~80\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~80, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~30\, u0|nios2_gen2_0|cpu|D_src1_reg[22]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]\, u0|nios2_gen2_0|cpu|E_src1[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~16\, u0|nios2_gen2_0|cpu|E_logic_result[22]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]~29\, u0|nios2_gen2_0|cpu|E_alu_result[22]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]\, u0|nios2_gen2_0|cpu|E_alu_result[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~75\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~75, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[22]\, u0|nios2_gen2_0|cpu|E_src2_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22]\, u0|nios2_gen2_0|cpu|M_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[22]\, u0|nios2_gen2_0|cpu|A_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[22]\, u0|nios2_gen2_0|cpu|A_dc_st_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~26\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~74\, u0|nios2_gen2_0|cpu|D_src2_reg[21]~74, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[21]\, u0|nios2_gen2_0|cpu|E_src2_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21]\, u0|nios2_gen2_0|cpu|M_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[21]\, u0|nios2_gen2_0|cpu|A_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~42\, u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~43\, u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21]\, u0|nios2_gen2_0|cpu|d_writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[21]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[21]\, u0|swap_accelerator_0|ResultRegAddStart[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[21]~feeder\, u0|swap_accelerator_0|RegAddStart[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[21]\, u0|swap_accelerator_0|RegAddStart[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[21]\, u0|swap_accelerator_0|RegLgt[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux107~0\, u0|swap_accelerator_0|Mux107~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[21]\, u0|swap_accelerator_0|sReadData[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~34\, u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~35\, u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]\, u0|nios2_gen2_0|cpu|d_writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22\, u0|mm_interconnect_0|cmd_mux_002|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~19\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~36\, u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~37\, u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]\, u0|nios2_gen2_0|cpu|d_writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21\, u0|mm_interconnect_0|cmd_mux_002|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~38\, u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~39\, u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~39, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19]\, u0|nios2_gen2_0|cpu|d_writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10\, u0|mm_interconnect_0|cmd_mux_002|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~7\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11\, u0|mm_interconnect_0|cmd_mux_002|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~8\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23\, u0|mm_interconnect_0|cmd_mux_002|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~20\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~33\, u0|mm_interconnect_0|cmd_mux_002|src_payload~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~3\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]\, u0|nios2_gen2_0|cpu|d_byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34]\, u0|mm_interconnect_0|cmd_mux_002|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~40\, u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~41\, u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20]\, u0|nios2_gen2_0|cpu|d_writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9\, u0|mm_interconnect_0|cmd_mux_002|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~6\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~30\, u0|mm_interconnect_0|rsp_mux_001|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~31\, u0|mm_interconnect_0|rsp_mux_001|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~32\, u0|mm_interconnect_0|rsp_mux_001|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[21]\, u0|nios2_gen2_0|cpu|d_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[21]\, u0|nios2_gen2_0|cpu|A_dc_st_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~23\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[16]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[18]~9\, u0|nios2_gen2_0|cpu|M_inst_result[18]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[18]\, u0|nios2_gen2_0|cpu|A_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~54\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~54, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~21\, u0|nios2_gen2_0|cpu|M_rot[2]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~21\, u0|nios2_gen2_0|cpu|A_shift_rot_result~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[18]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[18]~1\, u0|mm_interconnect_0|rsp_mux_002|src_data[18]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[18]\, u0|swap_accelerator_0|RegAddStart[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[18]\, u0|swap_accelerator_0|RegLgt[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[18]\, u0|swap_accelerator_0|ResultRegAddStart[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux110~0\, u0|swap_accelerator_0|Mux110~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[18]\, u0|swap_accelerator_0|sReadData[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15\, u0|mm_interconnect_0|rsp_mux_001|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~16\, u0|mm_interconnect_0|rsp_mux_001|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[18]\, u0|nios2_gen2_0|cpu|d_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~55\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~55, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~56\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~56, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[14]\, u0|nios2_gen2_0|cpu|W_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~16\, u0|nios2_gen2_0|cpu|E_alu_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[12]\, u0|nios2_gen2_0|cpu|E_extra_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14]\, u0|nios2_gen2_0|cpu|E_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~9\, u0|nios2_gen2_0|cpu|D_src1_reg[14]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]\, u0|nios2_gen2_0|cpu|E_src1[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[16]~5\, u0|nios2_gen2_0|cpu|E_rot_step1[16]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[20]~2\, u0|nios2_gen2_0|cpu|E_rot_step1[20]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~23\, u0|nios2_gen2_0|cpu|M_rot[4]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~23\, u0|nios2_gen2_0|cpu|A_shift_rot_result~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[20]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[20]~DUPLICATE\, u0|swap_accelerator_0|RegAddStart[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[20]~feeder\, u0|swap_accelerator_0|RegLgt[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[20]\, u0|swap_accelerator_0|RegLgt[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[20]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[20]\, u0|swap_accelerator_0|ResultRegAddStart[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux108~0\, u0|swap_accelerator_0|Mux108~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[20]\, u0|swap_accelerator_0|sReadData[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[20]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~25\, u0|mm_interconnect_0|rsp_mux_001|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[20]~4\, u0|mm_interconnect_0|rsp_mux_002|src_data[20]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~26\, u0|mm_interconnect_0|rsp_mux_001|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[20]\, u0|nios2_gen2_0|cpu|d_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~61\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~62\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~62, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~15\, u0|nios2_gen2_0|cpu|D_src1_reg[20]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]\, u0|nios2_gen2_0|cpu|E_src1[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]\, u0|nios2_gen2_0|cpu|E_alu_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~73\, u0|nios2_gen2_0|cpu|D_src2_reg[20]~73, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[20]\, u0|nios2_gen2_0|cpu|E_src2_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20]\, u0|nios2_gen2_0|cpu|M_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[20]\, u0|nios2_gen2_0|cpu|A_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[20]\, u0|nios2_gen2_0|cpu|A_dc_st_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~20\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~32\, u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~33\, u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14\, u0|mm_interconnect_0|cmd_mux_002|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~21\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~34\, u0|mm_interconnect_0|cmd_mux_002|src_payload~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~31\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[16]~0\, u0|mm_interconnect_0|rsp_mux_002|src_data[16]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]\, u0|nios2_gen2_0|cpu|d_writedata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[16]\, u0|swap_accelerator_0|ResultRegAddStart[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[16]\, u0|swap_accelerator_0|RegAddStart[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[16]\, u0|swap_accelerator_0|RegLgt[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux112~0\, u0|swap_accelerator_0|Mux112~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[16]\, u0|swap_accelerator_0|sReadData[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5\, u0|mm_interconnect_0|rsp_mux_001|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6\, u0|mm_interconnect_0|rsp_mux_001|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[16]\, u0|nios2_gen2_0|cpu|d_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~19\, u0|nios2_gen2_0|cpu|M_rot[0]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2\, u0|nios2_gen2_0|cpu|M_rot_sel_fill2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~19\, u0|nios2_gen2_0|cpu|A_shift_rot_result~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[16]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~49\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~50\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~50, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~24\, u0|nios2_gen2_0|cpu|D_src1_reg[7]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]\, u0|nios2_gen2_0|cpu|E_src1[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~126\, u0|nios2_gen2_0|cpu|Add7~126, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~97\, u0|nios2_gen2_0|cpu|Add7~97, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~101\, u0|nios2_gen2_0|cpu|Add7~101, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~105\, u0|nios2_gen2_0|cpu|Add7~105, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~109\, u0|nios2_gen2_0|cpu|Add7~109, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~113\, u0|nios2_gen2_0|cpu|Add7~113, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~13\, u0|nios2_gen2_0|cpu|Add7~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~17\, u0|nios2_gen2_0|cpu|Add7~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~5\, u0|nios2_gen2_0|cpu|Add7~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~21\, u0|nios2_gen2_0|cpu|Add7~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~25\, u0|nios2_gen2_0|cpu|Add7~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~9\, u0|nios2_gen2_0|cpu|Add7~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~73\, u0|nios2_gen2_0|cpu|Add7~73, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~77\, u0|nios2_gen2_0|cpu|Add7~77, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[11]\, u0|nios2_gen2_0|cpu|E_extra_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~27\, u0|nios2_gen2_0|cpu|E_alu_result~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13]\, u0|nios2_gen2_0|cpu|E_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[13]\, u0|nios2_gen2_0|cpu|M_alu_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[13]\, u0|nios2_gen2_0|cpu|W_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~28\, u0|nios2_gen2_0|cpu|D_src1_reg[13]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]\, u0|nios2_gen2_0|cpu|E_src1[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]\, u0|nios2_gen2_0|cpu|D_iw[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~26\, u0|nios2_gen2_0|cpu|F_pc_nxt[11]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[11]\, u0|nios2_gen2_0|cpu|M_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[13]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[13]\, u0|nios2_gen2_0|cpu|M_target_pcb[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[10]\, u0|nios2_gen2_0|cpu|E_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[9]\, u0|nios2_gen2_0|cpu|E_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~45\, u0|nios2_gen2_0|cpu|Add5~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~61\, u0|nios2_gen2_0|cpu|Add5~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~73\, u0|nios2_gen2_0|cpu|Add5~73, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~27\, u0|nios2_gen2_0|cpu|F_pc_nxt[11]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11]\, u0|nios2_gen2_0|cpu|F_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[11]\, u0|nios2_gen2_0|cpu|D_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11]~feeder\, u0|nios2_gen2_0|cpu|E_pc[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11]\, u0|nios2_gen2_0|cpu|E_pc[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12]\, u0|nios2_gen2_0|cpu|M_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14]\, u0|nios2_gen2_0|cpu|M_target_pcb[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~20\, u0|nios2_gen2_0|cpu|F_pc_nxt[12]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~21\, u0|nios2_gen2_0|cpu|F_pc_nxt[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12]\, u0|nios2_gen2_0|cpu|F_pc[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~85\, u0|nios2_gen2_0|cpu|Add3~85, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[13]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[13]\, u0|nios2_gen2_0|cpu|E_extra_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15]\, u0|nios2_gen2_0|cpu|E_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15]\, u0|nios2_gen2_0|cpu|M_alu_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~43\, u0|nios2_gen2_0|cpu|D_src2_reg[15]~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~44\, u0|nios2_gen2_0|cpu|D_src2_reg[15]~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]\, u0|nios2_gen2_0|cpu|E_src2[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[15]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[15]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31]\, u0|nios2_gen2_0|cpu|A_inst_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[15]~30\, u0|nios2_gen2_0|cpu|M_inst_result[15]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15]\, u0|nios2_gen2_0|cpu|A_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~41\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~2\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~16\, u0|nios2_gen2_0|cpu|M_rot[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~16\, u0|nios2_gen2_0|cpu|A_shift_rot_result~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[15]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~42\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~72\, u0|nios2_gen2_0|cpu|D_src2_reg[19]~72, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[19]\, u0|nios2_gen2_0|cpu|E_src2_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]\, u0|nios2_gen2_0|cpu|M_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[19]\, u0|nios2_gen2_0|cpu|A_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[19]\, u0|nios2_gen2_0|cpu|A_dc_st_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[19]\, u0|swap_accelerator_0|ResultRegAddStart[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[19]\, u0|swap_accelerator_0|RegAddStart[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[19]~feeder\, u0|swap_accelerator_0|RegLgt[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[19]\, u0|swap_accelerator_0|RegLgt[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux109~0\, u0|swap_accelerator_0|Mux109~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[19]\, u0|swap_accelerator_0|sReadData[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~20\, u0|mm_interconnect_0|rsp_mux_001|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[19]~2\, u0|mm_interconnect_0|rsp_mux_002|src_data[19]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~21\, u0|mm_interconnect_0|rsp_mux_001|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[19]\, u0|nios2_gen2_0|cpu|d_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~17\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15]\, u0|nios2_gen2_0|cpu|M_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[15]\, u0|nios2_gen2_0|cpu|A_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~30\, u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~31\, u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15]\, u0|nios2_gen2_0|cpu|d_writedata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[15]~feeder\, u0|timer_0|period_h_register[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[15]\, u0|timer_0|period_h_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[31]\, u0|timer_0|internal_counter[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[31]\, u0|timer_0|counter_snapshot[31], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[15]~6\, u0|timer_0|period_l_register[15]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[15]\, u0|timer_0|period_l_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~17\, u0|timer_0|counter_snapshot[15]~17, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[15]\, u0|timer_0|counter_snapshot[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[15]~8\, u0|timer_0|read_mux_out[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[15]\, u0|timer_0|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[15]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[15]~15, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[15]~feeder\, u0|swap_accelerator_0|RegLgt[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[15]\, u0|swap_accelerator_0|RegLgt[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[15]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[15]\, u0|swap_accelerator_0|ResultRegAddStart[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[15]\, u0|swap_accelerator_0|RegAddStart[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux113~0\, u0|swap_accelerator_0|Mux113~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[15]\, u0|swap_accelerator_0|sReadData[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~58\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~58, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~59\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~59, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~60\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~60, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[15]\, u0|nios2_gen2_0|cpu|d_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[15]\, u0|nios2_gen2_0|cpu|A_dc_st_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~30\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~24\, u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~25\, u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12]\, u0|nios2_gen2_0|cpu|d_writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[12]\, u0|timer_0|period_h_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[28]\, u0|timer_0|internal_counter[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~9\, u0|timer_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[13]\, u0|timer_0|period_h_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[29]\, u0|timer_0|internal_counter[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[30]\, u0|timer_0|internal_counter[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[30]\, u0|timer_0|counter_snapshot[30], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~15\, u0|timer_0|counter_snapshot[14]~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[14]\, u0|timer_0|counter_snapshot[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[14]~16\, u0|timer_0|read_mux_out[14]~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[14]\, u0|timer_0|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~52\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~52, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~53\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[14]\, u0|nios2_gen2_0|cpu|d_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~3\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~17\, u0|nios2_gen2_0|cpu|M_rot[6]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~17\, u0|nios2_gen2_0|cpu|A_shift_rot_result~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[14]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[14]~26\, u0|nios2_gen2_0|cpu|M_inst_result[14]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[14]\, u0|nios2_gen2_0|cpu|A_inst_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~43\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[14]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~44\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[14]\, u0|nios2_gen2_0|cpu|M_alu_result[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~45\, u0|nios2_gen2_0|cpu|D_src2_reg[14]~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~46\, u0|nios2_gen2_0|cpu|D_src2_reg[14]~46, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]\, u0|nios2_gen2_0|cpu|E_src2[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~20\, u0|nios2_gen2_0|cpu|M_rot[3]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~20\, u0|nios2_gen2_0|cpu|A_shift_rot_result~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[19]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~52\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~52, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[17]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[19]~13\, u0|nios2_gen2_0|cpu|M_inst_result[19]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[19]\, u0|nios2_gen2_0|cpu|A_inst_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~51\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~51, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~53\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[19]\, u0|nios2_gen2_0|cpu|W_wr_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~49\, u0|nios2_gen2_0|cpu|D_src2_reg[19]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]\, u0|nios2_gen2_0|cpu|D_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~31\, u0|nios2_gen2_0|cpu|D_src2[19]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~32\, u0|nios2_gen2_0|cpu|D_src2[19]~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~14\, u0|nios2_gen2_0|cpu|D_src2[19]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~5\, u0|nios2_gen2_0|cpu|Equal337~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~7\, u0|nios2_gen2_0|cpu|Equal337~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~3\, u0|nios2_gen2_0|cpu|Equal337~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~8\, u0|nios2_gen2_0|cpu|Equal337~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~6\, u0|nios2_gen2_0|cpu|Equal337~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~9\, u0|nios2_gen2_0|cpu|Equal337~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~0\, u0|nios2_gen2_0|cpu|Equal337~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~1\, u0|nios2_gen2_0|cpu|Equal337~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~2\, u0|nios2_gen2_0|cpu|Equal337~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[1]\, u0|nios2_gen2_0|cpu|E_compare_op[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[0]\, u0|nios2_gen2_0|cpu|E_compare_op[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~1\, u0|nios2_gen2_0|cpu|E_br_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~1\, u0|nios2_gen2_0|cpu|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~117\, u0|nios2_gen2_0|cpu|Add7~117, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~2\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~9\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[18]~38\, u0|mm_interconnect_0|rsp_mux_002|src_data[18]~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[18]\, u0|nios2_gen2_0|cpu|i_readdata_d1[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[19]~43\, u0|mm_interconnect_0|rsp_mux_002|src_data[19]~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[19]\, u0|nios2_gen2_0|cpu|i_readdata_d1[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[20]~44\, u0|mm_interconnect_0|rsp_mux_002|src_data[20]~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[20]\, u0|nios2_gen2_0|cpu|i_readdata_d1[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[21]~39\, u0|mm_interconnect_0|rsp_mux_002|src_data[21]~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[21]~40\, u0|mm_interconnect_0|rsp_mux_002|src_data[21]~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[21]\, u0|nios2_gen2_0|cpu|i_readdata_d1[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6]\, u0|nios2_gen2_0|cpu|D_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~24\, u0|nios2_gen2_0|cpu|D_src2[0]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~25\, u0|nios2_gen2_0|cpu|D_src2[0]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0]\, u0|nios2_gen2_0|cpu|E_src2[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~2\, u0|nios2_gen2_0|cpu|Add8~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[3]\, u0|nios2_gen2_0|cpu|M_rot_rn[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~28\, u0|nios2_gen2_0|cpu|M_rot[5]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~28\, u0|nios2_gen2_0|cpu|A_shift_rot_result~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[13]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~42\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~42, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[13]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[13]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~43\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~43, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[29]~DUPLICATE\, u0|timer_0|internal_counter[29]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[29]\, u0|timer_0|counter_snapshot[29], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[13]~8\, u0|timer_0|period_l_register[13]~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[13]\, u0|timer_0|period_l_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~41\, u0|timer_0|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[8]\, u0|timer_0|period_l_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[8]\, u0|timer_0|internal_counter[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~45\, u0|timer_0|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[9]~feeder\, u0|timer_0|period_l_register[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[9]\, u0|timer_0|period_l_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[9]\, u0|timer_0|internal_counter[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~25\, u0|timer_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[10]\, u0|timer_0|period_l_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[10]\, u0|timer_0|internal_counter[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~33\, u0|timer_0|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[11]~feeder\, u0|timer_0|period_l_register[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[11]\, u0|timer_0|period_l_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[11]\, u0|timer_0|internal_counter[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~121\, u0|timer_0|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[12]~9\, u0|timer_0|period_l_register[12]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[12]\, u0|timer_0|period_l_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~16\, u0|timer_0|internal_counter~16, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[12]~DUPLICATE\, u0|timer_0|internal_counter[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~117\, u0|timer_0|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~15\, u0|timer_0|internal_counter~15, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[13]\, u0|timer_0|internal_counter[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[13]~12\, u0|timer_0|counter_snapshot[13]~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[13]\, u0|timer_0|counter_snapshot[13], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[13]~24\, u0|timer_0|read_mux_out[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[13]\, u0|timer_0|readdata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[13]~feeder\, u0|swap_accelerator_0|RegAddStart[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[13]\, u0|swap_accelerator_0|RegAddStart[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[13]\, u0|swap_accelerator_0|RegLgt[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[13]\, u0|swap_accelerator_0|ResultRegAddStart[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux115~0\, u0|swap_accelerator_0|Mux115~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[13]\, u0|swap_accelerator_0|sReadData[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~44\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~44, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~45\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[13]\, u0|nios2_gen2_0|cpu|d_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[13]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[13]~22\, u0|nios2_gen2_0|cpu|M_inst_result[13]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[13]\, u0|nios2_gen2_0|cpu|A_inst_result[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~74\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~74, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~75\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~75, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~62\, u0|nios2_gen2_0|cpu|D_src2_reg[13]~62, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~63\, u0|nios2_gen2_0|cpu|D_src2_reg[13]~63, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[13]\, u0|nios2_gen2_0|cpu|E_src2_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13]\, u0|nios2_gen2_0|cpu|M_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[13]\, u0|nios2_gen2_0|cpu|A_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[13]\, u0|nios2_gen2_0|cpu|A_dc_st_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~24\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~26\, u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~27\, u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13]\, u0|nios2_gen2_0|cpu|d_writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30\, u0|mm_interconnect_0|cmd_mux_002|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~27\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29\, u0|mm_interconnect_0|cmd_mux_002|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[17]~41\, u0|mm_interconnect_0|rsp_mux_002|src_data[17]~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[17]~42\, u0|mm_interconnect_0|rsp_mux_002|src_data[17]~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[17]\, u0|nios2_gen2_0|cpu|i_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~101\, u0|nios2_gen2_0|cpu|Add3~101, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~97\, u0|nios2_gen2_0|cpu|Add3~97, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[10]~51\, u0|mm_interconnect_0|rsp_mux_002|src_data[10]~51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[10]~52\, u0|mm_interconnect_0|rsp_mux_002|src_data[10]~52, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[10]\, u0|nios2_gen2_0|cpu|i_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~37\, u0|nios2_gen2_0|cpu|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~33\, u0|nios2_gen2_0|cpu|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~29\, u0|nios2_gen2_0|cpu|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[2]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]\, u0|nios2_gen2_0|cpu|E_extra_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~3\, u0|nios2_gen2_0|cpu|E_alu_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4]\, u0|nios2_gen2_0|cpu|E_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4]\, u0|nios2_gen2_0|cpu|M_alu_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~17\, u0|nios2_gen2_0|cpu|D_src2_reg[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~18\, u0|nios2_gen2_0|cpu|D_src2_reg[4]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[4]\, u0|nios2_gen2_0|cpu|E_src2_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12]\, u0|nios2_gen2_0|cpu|M_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[12]\, u0|nios2_gen2_0|cpu|A_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[12]~feeder\, u0|swap_accelerator_0|RegLgt[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[12]\, u0|swap_accelerator_0|RegLgt[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[12]\, u0|swap_accelerator_0|RegAddStart[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[12]\, u0|swap_accelerator_0|ResultRegAddStart[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux116~0\, u0|swap_accelerator_0|Mux116~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[12]\, u0|swap_accelerator_0|sReadData[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[28]\, u0|timer_0|counter_snapshot[28], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[12]~9\, u0|timer_0|counter_snapshot[12]~9, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[12]\, u0|timer_0|counter_snapshot[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[12]~32\, u0|timer_0|read_mux_out[12]~32, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[12]\, u0|timer_0|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~36\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~35\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~34\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[12]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[12]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~37\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[12]\, u0|nios2_gen2_0|cpu|d_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[12]\, u0|nios2_gen2_0|cpu|A_dc_st_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~21\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~18\, u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~19\, u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9]\, u0|nios2_gen2_0|cpu|d_writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[9]~0\, u0|timer_0|period_h_register[9]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[9]\, u0|timer_0|period_h_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~6\, u0|timer_0|internal_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[25]\, u0|timer_0|internal_counter[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~21\, u0|timer_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[10]\, u0|timer_0|period_h_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[26]\, u0|timer_0|internal_counter[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[11]~feeder\, u0|timer_0|period_h_register[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[11]\, u0|timer_0|period_h_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[27]\, u0|timer_0|internal_counter[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder\, u0|timer_0|counter_snapshot[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[27]\, u0|timer_0|counter_snapshot[27], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[11]~DUPLICATE\, u0|timer_0|period_l_register[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[11]~feeder\, u0|timer_0|counter_snapshot[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[11]\, u0|timer_0|counter_snapshot[11], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[11]~40\, u0|timer_0|read_mux_out[11]~40, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[11]\, u0|timer_0|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~28\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[11]~3\, u0|mm_interconnect_0|rsp_mux_002|src_data[11]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~29\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[11]\, u0|nios2_gen2_0|cpu|d_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[11]\, u0|nios2_gen2_0|cpu|A_dc_st_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~18\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~22\, u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~23\, u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11]\, u0|nios2_gen2_0|cpu|d_writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28\, u0|mm_interconnect_0|cmd_mux_002|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~25\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~20\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~20, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|always2~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~21\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~21, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[26]\, u0|timer_0|counter_snapshot[26], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[10]~feeder\, u0|timer_0|counter_snapshot[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[10]\, u0|timer_0|counter_snapshot[10], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[10]~44\, u0|timer_0|read_mux_out[10]~44, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[10]\, u0|timer_0|readdata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[10]\, u0|swap_accelerator_0|RegLgt[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[10]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[10]~feeder\, u0|swap_accelerator_0|RegAddStart[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[10]\, u0|swap_accelerator_0|RegAddStart[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux118~0\, u0|swap_accelerator_0|Mux118~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[10]\, u0|swap_accelerator_0|sReadData[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~22\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~23\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[10]\, u0|nios2_gen2_0|cpu|d_readdata_d1[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~15\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~16\, u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~17\, u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8]\, u0|nios2_gen2_0|cpu|d_writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[8]\, u0|nios_leds|data_out[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[8]\, u0|nios_leds|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[24]~DUPLICATE\, u0|timer_0|internal_counter[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[24]~feeder\, u0|timer_0|counter_snapshot[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[24]\, u0|timer_0|counter_snapshot[24], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[8]\, u0|timer_0|counter_snapshot[8], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[8]~52\, u0|timer_0|read_mux_out[8]~52, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[8]\, u0|timer_0|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~21\, u0|jtag_uart_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~25\, u0|jtag_uart_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~17\, u0|jtag_uart_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~1\, u0|jtag_uart_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~5\, u0|jtag_uart_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~9\, u0|jtag_uart_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~13\, u0|jtag_uart_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AF~DUPLICATE\, u0|jtag_uart_0|ien_AF~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[8]\, u0|swap_accelerator_0|RegAddStart[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[8]\, u0|swap_accelerator_0|ResultRegAddStart[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[8]\, u0|swap_accelerator_0|RegLgt[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux120~0\, u0|swap_accelerator_0|Mux120~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[8]\, u0|swap_accelerator_0|sReadData[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[8]\, u0|nios2_gen2_0|cpu|d_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[8]\, u0|nios2_gen2_0|cpu|A_dc_st_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~8\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~14\, u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~15\, u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]\, u0|nios2_gen2_0|cpu|d_writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[6]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[6]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[6]\, u0|nios2_gen2_0|cpu|d_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[6]\, u0|nios2_gen2_0|cpu|A_dc_st_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~6\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[10]~10\, u0|nios2_gen2_0|cpu|M_inst_result[10]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[10]\, u0|nios2_gen2_0|cpu|A_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~81\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~81, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~31\, u0|nios2_gen2_0|cpu|M_rot[2]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~31\, u0|nios2_gen2_0|cpu|A_shift_rot_result~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[10]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[10]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~7\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~82\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~82, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~20\, u0|nios2_gen2_0|cpu|D_src2_reg[5]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[5]\, u0|nios2_gen2_0|cpu|E_src2_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[5]\, u0|nios2_gen2_0|cpu|M_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[5]\, u0|nios2_gen2_0|cpu|A_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[5]\, u0|nios2_gen2_0|cpu|A_dc_st_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[5]~feeder\, u0|swap_accelerator_0|RegLgt[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[5]\, u0|swap_accelerator_0|RegLgt[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[5]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[5]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[5]~feeder\, u0|swap_accelerator_0|RegAddStart[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[5]~DUPLICATE\, u0|swap_accelerator_0|RegAddStart[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux123~0\, u0|swap_accelerator_0|Mux123~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[5]\, u0|swap_accelerator_0|sReadData[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~39\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[5]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[5]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~38\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~38, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~10\, u0|timer_0|counter_snapshot[21]~10, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[21]\, u0|timer_0|counter_snapshot[21], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[5]~11\, u0|timer_0|counter_snapshot[5]~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[5]\, u0|timer_0|counter_snapshot[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28\, u0|timer_0|read_mux_out[5]~28, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[5]\, u0|timer_0|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[5]~feeder\, u0|nios_leds|data_out[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[5]\, u0|nios_leds|data_out[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[5]\, u0|nios_leds|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~40\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~40, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~41\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[5]\, u0|nios2_gen2_0|cpu|d_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~5\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~10\, u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~11\, u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]\, u0|nios2_gen2_0|cpu|d_writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~32\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~33\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_readdata_d1[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[4]\, u0|nios2_gen2_0|cpu|M_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[4]\, u0|nios2_gen2_0|cpu|A_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[4]\, u0|nios2_gen2_0|cpu|A_dc_st_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~4\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~8\, u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~9\, u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]\, u0|nios2_gen2_0|cpu|d_writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read_req, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|read2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|r_val~0\, u0|jtag_uart_0|r_val~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_soc_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[25]~DUPLICATE\, u0|timer_0|internal_counter[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[25]~3\, u0|timer_0|counter_snapshot[25]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[25]\, u0|timer_0|counter_snapshot[25], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[9]~DUPLICATE\, u0|timer_0|internal_counter[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[9]\, u0|timer_0|counter_snapshot[9], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[9]~48\, u0|timer_0|read_mux_out[9]~48, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[9]\, u0|timer_0|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~DUPLICATE\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[9]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[9]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[9]\, u0|nios_leds|data_out[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[9]\, u0|nios_leds|readdata[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[9]\, u0|swap_accelerator_0|ResultRegAddStart[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[9]~feeder\, u0|swap_accelerator_0|RegAddStart[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[9]\, u0|swap_accelerator_0|RegAddStart[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[9]~feeder\, u0|swap_accelerator_0|RegLgt[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[9]\, u0|swap_accelerator_0|RegLgt[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux119~0\, u0|swap_accelerator_0|Mux119~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[9]\, u0|swap_accelerator_0|sReadData[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[9]\, u0|nios2_gen2_0|cpu|d_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9]\, u0|nios2_gen2_0|cpu|M_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[9]~6\, u0|nios2_gen2_0|cpu|M_inst_result[9]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[9]\, u0|nios2_gen2_0|cpu|A_inst_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[23]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_pc_plus_one[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[25]~7\, u0|nios2_gen2_0|cpu|M_inst_result[25]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[25]\, u0|nios2_gen2_0|cpu|A_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~20\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~9\, u0|nios2_gen2_0|cpu|M_rot[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[1]~1\, u0|nios2_gen2_0|cpu|E_rot_mask[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[1]\, u0|nios2_gen2_0|cpu|M_rot_mask[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~9\, u0|nios2_gen2_0|cpu|A_shift_rot_result~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[9]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[9]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~21\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[18]\, u0|nios2_gen2_0|cpu|W_wr_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~13\, u0|nios2_gen2_0|cpu|D_src1_reg[18]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]\, u0|nios2_gen2_0|cpu|E_src1[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~11\, u0|nios2_gen2_0|cpu|E_logic_result[18]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]~20\, u0|nios2_gen2_0|cpu|E_alu_result[18]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]\, u0|nios2_gen2_0|cpu|E_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[18]\, u0|nios2_gen2_0|cpu|M_alu_result[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~50\, u0|nios2_gen2_0|cpu|D_src2_reg[18]~50, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]\, u0|nios2_gen2_0|cpu|D_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~33\, u0|nios2_gen2_0|cpu|D_src2[18]~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~34\, u0|nios2_gen2_0|cpu|D_src2[18]~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~15\, u0|nios2_gen2_0|cpu|D_src2[18]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[9]\, u0|nios2_gen2_0|cpu|A_mul_s1[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~24\, u0|nios2_gen2_0|cpu|M_rot[1]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~24\, u0|nios2_gen2_0|cpu|A_shift_rot_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[25]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~64\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~64, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~63\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~63, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~65\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~65, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[25]\, u0|nios2_gen2_0|cpu|W_wr_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~54\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~54, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~53\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~78\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~78, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[25]\, u0|nios2_gen2_0|cpu|E_src2_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[25]~2\, u0|nios2_gen2_0|cpu|E_st_data[25]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[25]\, u0|nios2_gen2_0|cpu|M_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[25]\, u0|nios2_gen2_0|cpu|A_st_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~50\, u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~50, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~51\, u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~51, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]\, u0|nios2_gen2_0|cpu|d_writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12\, u0|mm_interconnect_0|cmd_mux_002|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~9\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15\, u0|mm_interconnect_0|cmd_mux_002|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~12\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16\, u0|mm_interconnect_0|cmd_mux_002|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~13\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17\, u0|mm_interconnect_0|cmd_mux_002|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~14\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18\, u0|mm_interconnect_0|cmd_mux_002|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~15\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~60\, u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~60, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~61\, u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~61, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]\, u0|nios2_gen2_0|cpu|d_writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19\, u0|mm_interconnect_0|cmd_mux_002|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~16\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20\, u0|mm_interconnect_0|cmd_mux_002|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~17\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]\, u0|nios2_gen2_0|cpu|d_byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35]\, u0|mm_interconnect_0|cmd_mux_002|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[29]~21\, u0|mm_interconnect_0|rsp_mux_002|src_data[29]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[29]\, u0|nios2_gen2_0|cpu|i_readdata_d1[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30]\, u0|nios2_gen2_0|cpu|D_iw[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~4\, u0|nios2_gen2_0|cpu|D_src1_reg[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]\, u0|nios2_gen2_0|cpu|E_src1[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~5\, u0|nios2_gen2_0|cpu|E_alu_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6]\, u0|nios2_gen2_0|cpu|E_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]\, u0|nios2_gen2_0|cpu|M_alu_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~21\, u0|nios2_gen2_0|cpu|D_src2_reg[6]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~22\, u0|nios2_gen2_0|cpu|D_src2_reg[6]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[6]\, u0|nios2_gen2_0|cpu|E_src2_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14]\, u0|nios2_gen2_0|cpu|M_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[14]\, u0|nios2_gen2_0|cpu|A_st_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~28\, u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~29\, u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14]\, u0|nios2_gen2_0|cpu|d_writedata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[14]~7\, u0|timer_0|period_l_register[14]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_l_register[14]\, u0|timer_0|period_l_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~113\, u0|timer_0|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~14\, u0|timer_0|internal_counter~14, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[14]~DUPLICATE\, u0|timer_0|internal_counter[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~109\, u0|timer_0|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~13\, u0|timer_0|internal_counter~13, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[15]\, u0|timer_0|internal_counter[15], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~29\, u0|timer_0|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[0]~feeder\, u0|timer_0|period_h_register[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[0]\, u0|timer_0|period_h_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[16]\, u0|timer_0|internal_counter[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~105\, u0|timer_0|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~12\, u0|timer_0|internal_counter~12, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[17]\, u0|timer_0|internal_counter[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Add0~1\, u0|timer_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~11\, u0|timer_0|internal_counter~11, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[19]\, u0|timer_0|internal_counter[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[19]~6\, u0|timer_0|counter_snapshot[19]~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[19]\, u0|timer_0|counter_snapshot[19], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[3]\, u0|timer_0|control_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]~7\, u0|timer_0|read_mux_out[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[3]\, u0|timer_0|read_mux_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[3]\, u0|timer_0|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~26\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3\, u0|mm_interconnect_0|cmd_mux_002|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|debugaccess\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|debugaccess, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|write~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|write\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|write, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~3\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~24\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[3]~feeder\, u0|swap_accelerator_0|RegAddStart[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[3]\, u0|swap_accelerator_0|RegAddStart[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[3]\, u0|swap_accelerator_0|RegLgt[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[3]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[3]\, u0|swap_accelerator_0|ResultRegAddStart[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux125~0\, u0|swap_accelerator_0|Mux125~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[3]\, u0|swap_accelerator_0|sReadData[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~25\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~27\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[3]\, u0|nios2_gen2_0|cpu|d_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[3]\, u0|nios2_gen2_0|cpu|A_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_st_data[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[3]\, u0|nios2_gen2_0|cpu|A_dc_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~3\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~2\, u0|nios2_gen2_0|cpu|M_inst_result[8]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[8]\, u0|nios2_gen2_0|cpu|A_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24]\, u0|nios2_gen2_0|cpu|A_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~18\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~8\, u0|nios2_gen2_0|cpu|M_rot[0]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~8\, u0|nios2_gen2_0|cpu|A_shift_rot_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[8]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[8]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~19\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~71\, u0|nios2_gen2_0|cpu|D_src2_reg[18]~71, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[18]\, u0|nios2_gen2_0|cpu|E_src2_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18]\, u0|nios2_gen2_0|cpu|M_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[18]\, u0|nios2_gen2_0|cpu|A_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[18]\, u0|nios2_gen2_0|cpu|A_dc_st_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~14\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[24]~3\, u0|nios2_gen2_0|cpu|M_inst_result[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~38\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~15\, u0|nios2_gen2_0|cpu|M_rot[0]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~15\, u0|nios2_gen2_0|cpu|A_shift_rot_result~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[24]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~39\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~39, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~40\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[24]\, u0|nios2_gen2_0|cpu|W_wr_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~42\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~77\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~77, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[24]\, u0|nios2_gen2_0|cpu|E_src2_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[24]~1\, u0|nios2_gen2_0|cpu|E_st_data[24]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[24]\, u0|nios2_gen2_0|cpu|M_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[24]\, u0|nios2_gen2_0|cpu|A_st_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~48\, u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~48, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~49\, u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7\, u0|mm_interconnect_0|cmd_mux_002|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~32\, u0|mm_interconnect_0|cmd_mux_002|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~38\, u0|mm_interconnect_0|rsp_mux_001|src_payload~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[30]\, u0|swap_accelerator_0|RegLgt[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[30]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[30]\, u0|swap_accelerator_0|ResultRegAddStart[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[30]\, u0|swap_accelerator_0|RegAddStart[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux98~0\, u0|swap_accelerator_0|Mux98~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[30]\, u0|swap_accelerator_0|sReadData[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~39\, u0|mm_interconnect_0|rsp_mux_001|src_payload~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~40\, u0|mm_interconnect_0|rsp_mux_001|src_payload~40, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[30]\, u0|nios2_gen2_0|cpu|d_readdata_d1[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[6]~24\, u0|nios2_gen2_0|cpu|M_inst_result[6]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[6]\, u0|nios2_gen2_0|cpu|A_inst_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~14\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[6]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~6\, u0|nios2_gen2_0|cpu|M_rot[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~6\, u0|nios2_gen2_0|cpu|A_shift_rot_result~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[6]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~15\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~5\, u0|nios2_gen2_0|cpu|E_logic_result[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[0]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0]\, u0|nios2_gen2_0|cpu|E_extra_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2]\, u0|nios2_gen2_0|cpu|E_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2]\, u0|nios2_gen2_0|cpu|M_alu_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[2]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[2]\, u0|nios2_gen2_0|cpu|W_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~13\, u0|nios2_gen2_0|cpu|D_src2_reg[2]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~14\, u0|nios2_gen2_0|cpu|D_src2_reg[2]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[2]\, u0|nios2_gen2_0|cpu|E_src2_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]\, u0|nios2_gen2_0|cpu|M_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[2]\, u0|nios2_gen2_0|cpu|A_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~4\, u0|timer_0|counter_snapshot[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[2]\, u0|timer_0|counter_snapshot[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]~4\, u0|timer_0|read_mux_out[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[2]\, u0|timer_0|control_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[18]\, u0|timer_0|counter_snapshot[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]~5\, u0|timer_0|read_mux_out[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[2]\, u0|timer_0|read_mux_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[2]\, u0|timer_0|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[2]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[2]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[2]~feeder\, u0|swap_accelerator_0|RegAddStart[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[2]\, u0|swap_accelerator_0|RegAddStart[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[2]~feeder\, u0|swap_accelerator_0|RegLgt[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[2]\, u0|swap_accelerator_0|RegLgt[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux126~0\, u0|swap_accelerator_0|Mux126~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[2]\, u0|swap_accelerator_0|sReadData[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~2\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[2]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|read_mux_out[2]~2\, u0|nios_buttons|read_mux_out[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|readdata[2]\, u0|nios_buttons|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[2]~2\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[2]~feeder\, u0|nios_leds|data_out[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[2]\, u0|nios_leds|data_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[2]\, u0|nios_leds|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[2]\, u0|nios2_gen2_0|cpu|d_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[2]\, u0|nios2_gen2_0|cpu|A_dc_st_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~12\, u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~13\, u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]\, u0|nios2_gen2_0|cpu|d_writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24\, u0|mm_interconnect_0|cmd_mux_002|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13\, u0|mm_interconnect_0|cmd_mux_002|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8\, u0|mm_interconnect_0|cmd_mux_002|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[27]~19\, u0|mm_interconnect_0|rsp_mux_002|src_data[27]~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[27]~20\, u0|mm_interconnect_0|rsp_mux_002|src_data[27]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[27]\, u0|nios2_gen2_0|cpu|i_readdata_d1[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29]~feeder\, u0|nios2_gen2_0|cpu|D_iw[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29]\, u0|nios2_gen2_0|cpu|D_iw[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~8\, u0|nios2_gen2_0|cpu|D_src1_reg[15]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]\, u0|nios2_gen2_0|cpu|E_src1[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15]\, u0|nios2_gen2_0|cpu|M_target_pcb[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13]\, u0|nios2_gen2_0|cpu|M_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~28\, u0|nios2_gen2_0|cpu|F_pc_nxt[13]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~29\, u0|nios2_gen2_0|cpu|F_pc_nxt[13]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]\, u0|nios2_gen2_0|cpu|F_pc[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~89\, u0|nios2_gen2_0|cpu|Add3~89, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[14]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[14]\, u0|nios2_gen2_0|cpu|E_extra_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~9\, u0|nios2_gen2_0|cpu|E_logic_result[16]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]~18\, u0|nios2_gen2_0|cpu|E_alu_result[16]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~37\, u0|nios2_gen2_0|cpu|D_src2[16]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~38\, u0|nios2_gen2_0|cpu|D_src2[16]~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[16]\, u0|nios2_gen2_0|cpu|W_wr_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~48\, u0|nios2_gen2_0|cpu|D_src2_reg[16]~48, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~13\, u0|nios2_gen2_0|cpu|D_src2[16]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]\, u0|nios2_gen2_0|cpu|E_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16]\, u0|nios2_gen2_0|cpu|M_alu_result[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~11\, u0|nios2_gen2_0|cpu|D_src1_reg[16]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]\, u0|nios2_gen2_0|cpu|E_src1[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[14]\, u0|nios2_gen2_0|cpu|M_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[16]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[16]\, u0|nios2_gen2_0|cpu|M_target_pcb[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~30\, u0|nios2_gen2_0|cpu|F_pc_nxt[14]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~31\, u0|nios2_gen2_0|cpu|F_pc_nxt[14]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14]\, u0|nios2_gen2_0|cpu|F_pc[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~73\, u0|nios2_gen2_0|cpu|Add3~73, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[15]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[15]\, u0|nios2_gen2_0|cpu|E_extra_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]~17\, u0|nios2_gen2_0|cpu|E_alu_result[17]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~35\, u0|nios2_gen2_0|cpu|D_src2[17]~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~36\, u0|nios2_gen2_0|cpu|D_src2[17]~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~12\, u0|nios2_gen2_0|cpu|D_src2[17]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]\, u0|nios2_gen2_0|cpu|E_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~70\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~70, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[17]\, u0|nios2_gen2_0|cpu|E_src2_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17]\, u0|nios2_gen2_0|cpu|M_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17]\, u0|nios2_gen2_0|cpu|A_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[17]\, u0|swap_accelerator_0|RegLgt[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[17]~feeder\, u0|swap_accelerator_0|RegAddStart[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[17]\, u0|swap_accelerator_0|RegAddStart[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[17]\, u0|swap_accelerator_0|ResultRegAddStart[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux111~0\, u0|swap_accelerator_0|Mux111~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[17]\, u0|swap_accelerator_0|sReadData[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9\, u0|mm_interconnect_0|rsp_mux_001|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10\, u0|mm_interconnect_0|rsp_mux_001|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11\, u0|mm_interconnect_0|rsp_mux_001|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[17]\, u0|nios2_gen2_0|cpu|d_readdata_d1[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[17]\, u0|nios2_gen2_0|cpu|A_dc_st_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~12\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[29]~23\, u0|nios2_gen2_0|cpu|M_inst_result[29]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[29]\, u0|nios2_gen2_0|cpu|A_inst_result[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[5]~20\, u0|nios2_gen2_0|cpu|M_inst_result[5]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[5]\, u0|nios2_gen2_0|cpu|A_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~12\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~5\, u0|nios2_gen2_0|cpu|M_rot[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~5\, u0|nios2_gen2_0|cpu|A_shift_rot_result~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[5]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[5]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~13\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[1]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]\, u0|nios2_gen2_0|cpu|E_extra_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~2\, u0|nios2_gen2_0|cpu|E_alu_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3]\, u0|nios2_gen2_0|cpu|E_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3]\, u0|nios2_gen2_0|cpu|M_alu_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~15\, u0|nios2_gen2_0|cpu|D_src2_reg[3]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~16\, u0|nios2_gen2_0|cpu|D_src2_reg[3]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[3]\, u0|nios2_gen2_0|cpu|E_src2_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3]\, u0|nios2_gen2_0|cpu|M_st_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~6\, u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~7\, u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]\, u0|nios2_gen2_0|cpu|d_writedata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running~1\, u0|timer_0|counter_is_running~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_is_running\, u0|timer_0|counter_is_running, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|always0~1\, u0|timer_0|always0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[18]\, u0|timer_0|internal_counter[18], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[18]~DUPLICATE\, u0|timer_0|internal_counter[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~0\, u0|timer_0|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[12]\, u0|timer_0|internal_counter[12], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[14]\, u0|timer_0|internal_counter[14], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~5\, u0|timer_0|Equal0~5, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[5]\, u0|timer_0|internal_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[2]~DUPLICATE\, u0|timer_0|internal_counter[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[3]\, u0|timer_0|internal_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[1]\, u0|timer_0|internal_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~3\, u0|timer_0|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~7\, u0|timer_0|Equal0~7, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~2\, u0|timer_0|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[16]~DUPLICATE\, u0|timer_0|internal_counter[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~1\, u0|timer_0|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|always0~0\, u0|timer_0|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter~8\, u0|timer_0|internal_counter~8, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|internal_counter[22]\, u0|timer_0|internal_counter[22], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~4\, u0|timer_0|Equal0~4, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|Equal0~6\, u0|timer_0|Equal0~6, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0\, u0|timer_0|delayed_unxcounter_is_zeroxx0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|timeout_occurred~0\, u0|timer_0|timeout_occurred~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|timeout_occurred\, u0|timer_0|timeout_occurred, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|control_register[0]\, u0|timer_0|control_register[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|irq\, u0|timer_0|irq, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|din_s1\, u0|irq_synchronizer_001|sync|sync[0].u|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[0]~feeder\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]~feeder\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[8]\, u0|nios2_gen2_0|cpu|E_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6]~feeder\, u0|nios2_gen2_0|cpu|E_iw[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6]\, u0|nios2_gen2_0|cpu|E_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9]~feeder\, u0|nios2_gen2_0|cpu|E_iw[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9]\, u0|nios2_gen2_0|cpu|E_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[10]\, u0|nios2_gen2_0|cpu|E_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[7]\, u0|nios2_gen2_0|cpu|E_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~1\, u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata[1]\, u0|nios2_gen2_0|cpu|E_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~1\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[1]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[1]~4\, u0|nios2_gen2_0|cpu|M_inst_result[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1]\, u0|nios2_gen2_0|cpu|A_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[6]\, u0|nios2_gen2_0|cpu|M_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[6]~feeder\, u0|nios2_gen2_0|cpu|A_iw[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[6]\, u0|nios2_gen2_0|cpu|A_iw[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[7]\, u0|nios2_gen2_0|cpu|M_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7]~feeder\, u0|nios2_gen2_0|cpu|A_iw[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7]\, u0|nios2_gen2_0|cpu|A_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10]\, u0|nios2_gen2_0|cpu|M_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[10]\, u0|nios2_gen2_0|cpu|A_iw[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9]~feeder\, u0|nios2_gen2_0|cpu|M_iw[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9]\, u0|nios2_gen2_0|cpu|M_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[9]\, u0|nios2_gen2_0|cpu|A_iw[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_wrctl\, u0|nios2_gen2_0|cpu|E_op_wrctl, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst\, u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst\, u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8]\, u0|nios2_gen2_0|cpu|M_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8]~feeder\, u0|nios2_gen2_0|cpu|A_iw[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8]\, u0|nios2_gen2_0|cpu|A_iw[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wrctl_status~0\, u0|nios2_gen2_0|cpu|A_wrctl_status~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0\, u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq1\, u0|nios2_gen2_0|cpu|W_ienable_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq1_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq1\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_active_no_break\, u0|nios2_gen2_0|cpu|A_exc_active_no_break, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|av_irq\, u0|jtag_uart_0|av_irq, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1\, u0|irq_synchronizer|sync|sync[0].u|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer|sync|sync[0].u|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer|sync|sync[0].u|dreg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0\, u0|nios2_gen2_0|cpu|W_ienable_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie\, u0|nios2_gen2_0|cpu|W_status_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~DUPLICATE\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie~DUPLICATE\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0\, u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~5\, u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata[0]\, u0|nios2_gen2_0|cpu|E_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[0]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[0]~0\, u0|nios2_gen2_0|cpu|M_inst_result[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[0]\, u0|nios2_gen2_0|cpu|A_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[4]~feeder\, u0|nios2_gen2_0|cpu|M_iw[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[4]\, u0|nios2_gen2_0|cpu|M_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4]\, u0|nios2_gen2_0|cpu|A_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[3]\, u0|nios2_gen2_0|cpu|M_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[3]\, u0|nios2_gen2_0|cpu|A_iw[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[1]\, u0|nios2_gen2_0|cpu|M_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[1]\, u0|nios2_gen2_0|cpu|A_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[2]\, u0|nios2_gen2_0|cpu|M_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[2]\, u0|nios2_gen2_0|cpu|A_iw[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~1\, u0|nios2_gen2_0|cpu|A_op_eret~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5]~feeder\, u0|nios2_gen2_0|cpu|M_iw[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5]\, u0|nios2_gen2_0|cpu|M_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[5]~feeder\, u0|nios2_gen2_0|cpu|A_iw[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[5]\, u0|nios2_gen2_0|cpu|A_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]~feeder\, u0|nios2_gen2_0|cpu|M_iw[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]\, u0|nios2_gen2_0|cpu|M_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13]\, u0|nios2_gen2_0|cpu|A_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15]~feeder\, u0|nios2_gen2_0|cpu|M_iw[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15]\, u0|nios2_gen2_0|cpu|M_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[15]\, u0|nios2_gen2_0|cpu|A_iw[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16]\, u0|nios2_gen2_0|cpu|M_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[16]\, u0|nios2_gen2_0|cpu|A_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]~feeder\, u0|nios2_gen2_0|cpu|M_iw[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]\, u0|nios2_gen2_0|cpu|M_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[12]\, u0|nios2_gen2_0|cpu|A_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~0\, u0|nios2_gen2_0|cpu|A_op_eret~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[0]\, u0|nios2_gen2_0|cpu|M_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[0]\, u0|nios2_gen2_0|cpu|A_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[11]\, u0|nios2_gen2_0|cpu|M_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11]\, u0|nios2_gen2_0|cpu|A_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~2\, u0|nios2_gen2_0|cpu|A_op_eret~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[14]\, u0|nios2_gen2_0|cpu|M_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[14]\, u0|nios2_gen2_0|cpu|A_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE\, u0|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|norm_intr_req~0\, u0|nios2_gen2_0|cpu|norm_intr_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_norm_intr_req\, u0|nios2_gen2_0|cpu|M_norm_intr_req, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0\, u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req\, u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1\, u0|nios2_gen2_0|cpu|hbreak_req~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~2\, u0|nios2_gen2_0|cpu|hbreak_req~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_break\, u0|nios2_gen2_0|cpu|E_op_break, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break~0\, u0|nios2_gen2_0|cpu|M_exc_break~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_break\, u0|nios2_gen2_0|cpu|A_exc_break, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[4]\, u0|nios2_gen2_0|cpu|M_dst_regnum[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~4\, u0|nios2_gen2_0|cpu|A_dst_regnum~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~12\, u0|nios2_gen2_0|cpu|D_src2_reg[1]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[1]\, u0|nios2_gen2_0|cpu|E_src2_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1]\, u0|nios2_gen2_0|cpu|M_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[1]\, u0|nios2_gen2_0|cpu|A_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|period_h_register[1]\, u0|timer_0|period_h_register[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[17]~2\, u0|timer_0|counter_snapshot[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[17]\, u0|timer_0|counter_snapshot[17], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]~3\, u0|timer_0|read_mux_out[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1\, u0|timer_0|counter_snapshot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[1]\, u0|timer_0|counter_snapshot[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]~2\, u0|timer_0|read_mux_out[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[1]\, u0|timer_0|read_mux_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[1]\, u0|timer_0|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[1]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[1]~feeder\, u0|nios_leds|data_out[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[1]\, u0|nios_leds|data_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[1]\, u0|nios_leds|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|read_mux_out[1]~1\, u0|nios_buttons|read_mux_out[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|readdata[1]\, u0|nios_buttons|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[1]~feeder\, u0|swap_accelerator_0|ResultRegAddStart[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[1]\, u0|swap_accelerator_0|ResultRegAddStart[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[1]~feeder\, u0|swap_accelerator_0|RegAddStart[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[1]\, u0|swap_accelerator_0|RegAddStart[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[1]~feeder\, u0|swap_accelerator_0|RegLgt[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[1]\, u0|swap_accelerator_0|RegLgt[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux127~0\, u0|swap_accelerator_0|Mux127~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[1]\, u0|swap_accelerator_0|sReadData[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[1]\, u0|nios2_gen2_0|cpu|d_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[1]\, u0|nios2_gen2_0|cpu|A_dc_st_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~20\, u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~21\, u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10]\, u0|nios2_gen2_0|cpu|d_writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27\, u0|mm_interconnect_0|cmd_mux_002|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26\, u0|mm_interconnect_0|cmd_mux_002|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[15]~37\, u0|mm_interconnect_0|rsp_mux_002|src_data[15]~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[15]\, u0|nios2_gen2_0|cpu|i_readdata_d1[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20]\, u0|nios2_gen2_0|cpu|D_iw[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4\, u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[3]\, u0|nios2_gen2_0|cpu|E_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[3]\, u0|nios2_gen2_0|cpu|M_dst_regnum[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~3\, u0|nios2_gen2_0|cpu|A_dst_regnum~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~10\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[0]\, u0|nios2_gen2_0|cpu|E_src2_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~69\, u0|nios2_gen2_0|cpu|D_src2_reg[16]~69, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[16]\, u0|nios2_gen2_0|cpu|E_src2_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16]\, u0|nios2_gen2_0|cpu|M_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[16]\, u0|nios2_gen2_0|cpu|A_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[16]\, u0|nios2_gen2_0|cpu|A_dc_st_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~10\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[28]~19\, u0|nios2_gen2_0|cpu|M_inst_result[28]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[28]\, u0|nios2_gen2_0|cpu|A_inst_result[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~28\, u0|nios2_gen2_0|cpu|E_alu_result~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[10]\, u0|nios2_gen2_0|cpu|E_extra_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12]\, u0|nios2_gen2_0|cpu|E_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]\, u0|nios2_gen2_0|cpu|M_alu_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[12]~18\, u0|nios2_gen2_0|cpu|M_inst_result[12]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[12]\, u0|nios2_gen2_0|cpu|A_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~76\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~76, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~29\, u0|nios2_gen2_0|cpu|M_rot[4]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~29\, u0|nios2_gen2_0|cpu|A_shift_rot_result~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[12]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[12]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[12]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~77\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~77, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[12]\, u0|nios2_gen2_0|cpu|W_wr_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~64\, u0|nios2_gen2_0|cpu|D_src2_reg[12]~64, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~65\, u0|nios2_gen2_0|cpu|D_src2_reg[12]~65, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]\, u0|nios2_gen2_0|cpu|E_src2[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~13\, u0|nios2_gen2_0|cpu|Equal337~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~11\, u0|nios2_gen2_0|cpu|Equal337~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~14\, u0|nios2_gen2_0|cpu|Equal337~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~12\, u0|nios2_gen2_0|cpu|Equal337~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~15\, u0|nios2_gen2_0|cpu|Equal337~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~0\, u0|nios2_gen2_0|cpu|E_br_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]\, u0|nios2_gen2_0|cpu|E_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[0]\, u0|nios2_gen2_0|cpu|M_alu_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~25\, u0|nios2_gen2_0|cpu|D_src1_reg[0]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0]\, u0|nios2_gen2_0|cpu|E_src1[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2\, u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~2\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1]\, u0|nios2_gen2_0|cpu|d_byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33]\, u0|mm_interconnect_0|cmd_mux_002|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[14]~35\, u0|mm_interconnect_0|rsp_mux_002|src_data[14]~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[14]~36\, u0|mm_interconnect_0|rsp_mux_002|src_data[14]~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[14]\, u0|nios2_gen2_0|cpu|i_readdata_d1[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19]\, u0|nios2_gen2_0|cpu|D_iw[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3\, u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[2]\, u0|nios2_gen2_0|cpu|E_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[2]\, u0|nios2_gen2_0|cpu|M_dst_regnum[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~2\, u0|nios2_gen2_0|cpu|A_dst_regnum~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D\, u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg\, u0|nios2_gen2_0|cpu|E_wr_dst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~DUPLICATE\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~0\, u0|nios2_gen2_0|cpu|E_src1[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~0\, u0|nios2_gen2_0|cpu|D_src1_reg[26]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]\, u0|nios2_gen2_0|cpu|E_src1[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[26]\, u0|nios2_gen2_0|cpu|M_target_pcb[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[24]\, u0|nios2_gen2_0|cpu|M_pc[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]~0\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~8\, u0|nios2_gen2_0|cpu|F_pc_nxt[24]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~9\, u0|nios2_gen2_0|cpu|F_pc_nxt[24]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~1\, u0|nios2_gen2_0|cpu|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[25]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1\, u0|nios2_gen2_0|cpu|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[25]\, u0|nios2_gen2_0|cpu|E_extra_pc[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~0\, u0|nios2_gen2_0|cpu|F_pc_nxt[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[25]\, u0|nios2_gen2_0|cpu|M_pc[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]~1\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[27]\, u0|nios2_gen2_0|cpu|M_target_pcb[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~1\, u0|nios2_gen2_0|cpu|F_pc_nxt[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25]\, u0|nios2_gen2_0|cpu|F_pc[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[25]\, u0|nios2_gen2_0|cpu|D_pc[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[25]\, u0|nios2_gen2_0|cpu|E_pc[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~49\, u0|nios2_gen2_0|cpu|Add5~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[25]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[27]~15\, u0|nios2_gen2_0|cpu|M_inst_result[27]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[27]\, u0|nios2_gen2_0|cpu|A_inst_result[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[11]~14\, u0|nios2_gen2_0|cpu|M_inst_result[11]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[11]\, u0|nios2_gen2_0|cpu|A_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal348~0\, u0|nios2_gen2_0|cpu|Equal348~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5\, u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt\, u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst\, u0|nios2_gen2_0|cpu|E_ctrl_trap_inst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15\, u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1\, u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[1]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~3\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[3]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1]~1\, u0|nios2_gen2_0|cpu|A_inst_result[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[3]~12\, u0|nios2_gen2_0|cpu|M_inst_result[3]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[3]\, u0|nios2_gen2_0|cpu|A_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~8\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~3\, u0|nios2_gen2_0|cpu|M_rot[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~3\, u0|nios2_gen2_0|cpu|A_shift_rot_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[3]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[3]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~9\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[3]\, u0|nios2_gen2_0|cpu|W_wr_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~21\, u0|nios2_gen2_0|cpu|D_src1_reg[3]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]\, u0|nios2_gen2_0|cpu|E_src1[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[3]\, u0|nios2_gen2_0|cpu|M_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[3]\, u0|nios2_gen2_0|cpu|A_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~46\, u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~46, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~47\, u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23]\, u0|nios2_gen2_0|cpu|d_writedata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[23]\, u0|swap_accelerator_0|ResultRegAddStart[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[23]~feeder\, u0|swap_accelerator_0|RegLgt[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[23]\, u0|swap_accelerator_0|RegLgt[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[23]\, u0|swap_accelerator_0|RegAddStart[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux105~0\, u0|swap_accelerator_0|Mux105~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[23]\, u0|swap_accelerator_0|sReadData[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[23]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~42\, u0|mm_interconnect_0|rsp_mux_001|src_payload~42, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~41\, u0|mm_interconnect_0|rsp_mux_001|src_payload~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~43\, u0|mm_interconnect_0|rsp_mux_001|src_payload~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[23]\, u0|nios2_gen2_0|cpu|d_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld16\, u0|nios2_gen2_0|cpu|A_ctrl_ld16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[0]\, u0|nios2_gen2_0|cpu|A_mem_baddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0\, u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[1]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[1]\, u0|nios2_gen2_0|cpu|A_mem_baddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0\, u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~18\, u0|nios2_gen2_0|cpu|M_rot[1]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~18\, u0|nios2_gen2_0|cpu|A_shift_rot_result~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[17]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~46\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~46, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17]\, u0|nios2_gen2_0|cpu|M_alu_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15]~feeder\, u0|nios2_gen2_0|cpu|M_pc_plus_one[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[17]~5\, u0|nios2_gen2_0|cpu|M_inst_result[17]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[17]\, u0|nios2_gen2_0|cpu|A_inst_result[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~45\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~47\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~10\, u0|nios2_gen2_0|cpu|D_src1_reg[17]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]\, u0|nios2_gen2_0|cpu|E_src1[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[17]\, u0|nios2_gen2_0|cpu|M_target_pcb[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15]\, u0|nios2_gen2_0|cpu|D_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~22\, u0|nios2_gen2_0|cpu|F_pc_nxt[15]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~23\, u0|nios2_gen2_0|cpu|F_pc_nxt[15]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15]\, u0|nios2_gen2_0|cpu|F_pc[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~65\, u0|nios2_gen2_0|cpu|Add3~65, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[17]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[17]\, u0|nios2_gen2_0|cpu|E_extra_pc[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~10\, u0|nios2_gen2_0|cpu|E_logic_result[19]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]~19\, u0|nios2_gen2_0|cpu|E_alu_result[19]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]\, u0|nios2_gen2_0|cpu|E_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]\, u0|nios2_gen2_0|cpu|M_alu_result[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~12\, u0|nios2_gen2_0|cpu|D_src1_reg[19]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]\, u0|nios2_gen2_0|cpu|E_src1[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[19]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[19]\, u0|nios2_gen2_0|cpu|M_target_pcb[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~18\, u0|nios2_gen2_0|cpu|F_pc_nxt[17]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~19\, u0|nios2_gen2_0|cpu|F_pc_nxt[17]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17]\, u0|nios2_gen2_0|cpu|F_pc[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[18]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~2\, u0|nios2_gen2_0|cpu|F_pc_nxt[18]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[20]\, u0|nios2_gen2_0|cpu|M_target_pcb[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[18]\, u0|nios2_gen2_0|cpu|M_pc[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~3\, u0|nios2_gen2_0|cpu|F_pc_nxt[18]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18]\, u0|nios2_gen2_0|cpu|F_pc[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18]~feeder\, u0|nios2_gen2_0|cpu|D_pc[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18]\, u0|nios2_gen2_0|cpu|D_pc[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18]~feeder\, u0|nios2_gen2_0|cpu|E_pc[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18]\, u0|nios2_gen2_0|cpu|E_pc[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[18]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[20]~17\, u0|nios2_gen2_0|cpu|M_inst_result[20]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[20]\, u0|nios2_gen2_0|cpu|A_inst_result[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~4\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[4]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[4]~16\, u0|nios2_gen2_0|cpu|M_inst_result[4]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[4]\, u0|nios2_gen2_0|cpu|A_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~10\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[4]\, u0|nios2_gen2_0|cpu|d_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[4]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~4\, u0|nios2_gen2_0|cpu|M_rot[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~4\, u0|nios2_gen2_0|cpu|A_shift_rot_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[4]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~11\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[4]\, u0|nios2_gen2_0|cpu|W_wr_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~20\, u0|nios2_gen2_0|cpu|D_src1_reg[4]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]\, u0|nios2_gen2_0|cpu|E_src1[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[4]\, u0|nios2_gen2_0|cpu|M_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]\, u0|nios2_gen2_0|cpu|d_address_offset_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add17~0\, u0|nios2_gen2_0|cpu|Add17~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2]\, u0|nios2_gen2_0|cpu|d_address_offset_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[16]\, u0|timer_0|counter_snapshot[16], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|timeout_occurred~DUPLICATE\, u0|timer_0|timeout_occurred~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1\, u0|timer_0|read_mux_out[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0\, u0|timer_0|counter_snapshot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|counter_snapshot[0]\, u0|timer_0|counter_snapshot[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0\, u0|timer_0|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|read_mux_out[0]\, u0|timer_0|read_mux_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|timer_0|readdata[0]\, u0|timer_0|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|timer_0_s1_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[0]~feeder\, u0|nios_leds|data_out[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|data_out[0]\, u0|nios_leds|data_out[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios_leds|readdata[0]\, u0|nios_leds|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_leds_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_leds_s1_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|read_mux_out[0]~0\, u0|nios_buttons|read_mux_out[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios_buttons|readdata[0]\, u0|nios_buttons|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios_buttons_s1_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|nios_buttons_s1_agent_rdata_fifo|out_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|out_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector44~0\, u0|swap_accelerator_0|Selector44~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.WAIT_FOR_WRITE\, u0|swap_accelerator_0|state.WAIT_FOR_WRITE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|finish~0\, u0|swap_accelerator_0|finish~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|finish\, u0|swap_accelerator_0|finish, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[0]\, u0|swap_accelerator_0|sReadData[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[0]\, u0|swap_accelerator_0|ResultRegAddStart[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[0]\, u0|swap_accelerator_0|RegAddStart[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Mux128~0\, u0|swap_accelerator_0|Mux128~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[0]~1\, u0|swap_accelerator_0|sReadData[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|sReadData[0]~DUPLICATE\, u0|swap_accelerator_0|sReadData[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~feeder\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[0]\, u0|nios2_gen2_0|cpu|d_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0]\, u0|nios2_gen2_0|cpu|M_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[0]\, u0|nios2_gen2_0|cpu|A_dc_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[0]\, u0|nios2_gen2_0|cpu|A_st_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~4\, u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~5\, u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]\, u0|nios2_gen2_0|cpu|d_writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6\, u0|mm_interconnect_0|cmd_mux_002|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[26]~26\, u0|mm_interconnect_0|rsp_mux_002|src_data[26]~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[26]~27\, u0|mm_interconnect_0|rsp_mux_002|src_data[26]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[26]\, u0|nios2_gen2_0|cpu|i_readdata_d1[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E\, u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~7\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[10]\, u0|nios2_gen2_0|cpu|W_wr_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~67\, u0|nios2_gen2_0|cpu|D_src2_reg[10]~67, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~68\, u0|nios2_gen2_0|cpu|D_src2_reg[10]~68, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]\, u0|nios2_gen2_0|cpu|E_src2[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[10]\, u0|nios2_gen2_0|cpu|M_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[10]\, u0|nios2_gen2_0|cpu|A_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[12]\, u0|nios2_gen2_0|cpu|M_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[12]\, u0|nios2_gen2_0|cpu|A_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[13]\, u0|nios2_gen2_0|cpu|M_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[13]\, u0|nios2_gen2_0|cpu|A_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[14]\, u0|nios2_gen2_0|cpu|M_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14]\, u0|nios2_gen2_0|cpu|A_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[15]\, u0|nios2_gen2_0|cpu|M_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[15]\, u0|nios2_gen2_0|cpu|A_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[16]\, u0|nios2_gen2_0|cpu|M_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16]\, u0|nios2_gen2_0|cpu|A_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[17]\, u0|nios2_gen2_0|cpu|M_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[18]\, u0|nios2_gen2_0|cpu|M_mem_baddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[19]\, u0|nios2_gen2_0|cpu|M_mem_baddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[19]\, u0|nios2_gen2_0|cpu|A_mem_baddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[20]\, u0|nios2_gen2_0|cpu|M_mem_baddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[20]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[21]\, u0|nios2_gen2_0|cpu|M_mem_baddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[21]\, u0|nios2_gen2_0|cpu|A_mem_baddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[22]\, u0|nios2_gen2_0|cpu|M_mem_baddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22]\, u0|nios2_gen2_0|cpu|A_mem_baddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[23]\, u0|nios2_gen2_0|cpu|M_mem_baddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[23]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[24]\, u0|nios2_gen2_0|cpu|M_mem_baddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[24]\, u0|nios2_gen2_0|cpu|A_mem_baddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[25]\, u0|nios2_gen2_0|cpu|A_mem_baddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[26]\, u0|nios2_gen2_0|cpu|A_mem_baddr[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[27]\, u0|nios2_gen2_0|cpu|M_mem_baddr[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[27]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0\, u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[17]~0\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[17]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~1\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[10]\, u0|nios2_gen2_0|cpu|W_mem_baddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal331~0\, u0|nios2_gen2_0|cpu|Equal331~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty\, u0|nios2_gen2_0|cpu|M_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dirty\, u0|nios2_gen2_0|cpu|A_dc_dirty, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~2\, u0|nios2_gen2_0|cpu|M_dc_hit~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~4\, u0|nios2_gen2_0|cpu|M_dc_hit~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~1\, u0|nios2_gen2_0|cpu|M_dc_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~0\, u0|nios2_gen2_0|cpu|M_dc_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~3\, u0|nios2_gen2_0|cpu|M_dc_hit~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~5\, u0|nios2_gen2_0|cpu|M_dc_hit~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit\, u0|nios2_gen2_0|cpu|M_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_hit\, u0|nios2_gen2_0|cpu|A_dc_hit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_cache~0\, u0|nios2_gen2_0|cpu|E_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_cache\, u0|nios2_gen2_0|cpu|M_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_cache\, u0|nios2_gen2_0|cpu|A_ctrl_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit\, u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit\, u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~66\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~66, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~4\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[11]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~25\, u0|nios2_gen2_0|cpu|M_rot[3]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~25\, u0|nios2_gen2_0|cpu|A_shift_rot_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[11]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~67\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~67, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[11]\, u0|nios2_gen2_0|cpu|W_wr_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~17\, u0|nios2_gen2_0|cpu|D_src1_reg[11]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]\, u0|nios2_gen2_0|cpu|E_src1[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~24\, u0|nios2_gen2_0|cpu|E_alu_result~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11]\, u0|nios2_gen2_0|cpu|E_alu_result[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~55\, u0|nios2_gen2_0|cpu|D_src2_reg[11]~55, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~56\, u0|nios2_gen2_0|cpu|D_src2_reg[11]~56, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]\, u0|nios2_gen2_0|cpu|E_src2[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[11]\, u0|nios2_gen2_0|cpu|M_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11]\, u0|nios2_gen2_0|cpu|A_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[0]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~17\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[0]\, u0|nios2_gen2_0|cpu|d_address_tag_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~16\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[1]\, u0|nios2_gen2_0|cpu|d_address_tag_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3\, u0|mm_interconnect_0|router_001|Equal1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~4\, u0|mm_interconnect_0|router_001|Equal1~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[98]~0\, u0|mm_interconnect_0|router_001|src_data[98]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[100]~2\, u0|mm_interconnect_0|router_001|src_data[100]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~0\, u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~2\, u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~3\, u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]\, u0|nios2_gen2_0|cpu|d_writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5\, u0|mm_interconnect_0|cmd_mux_002|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[25]~31\, u0|mm_interconnect_0|rsp_mux_002|src_data[25]~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[25]~32\, u0|mm_interconnect_0|rsp_mux_002|src_data[25]~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[25]\, u0|nios2_gen2_0|cpu|i_readdata_d1[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~1\, u0|nios2_gen2_0|cpu|E_src1[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[9]\, u0|nios2_gen2_0|cpu|W_wr_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~26\, u0|nios2_gen2_0|cpu|D_src1_reg[9]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]\, u0|nios2_gen2_0|cpu|E_src1[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~8\, u0|nios2_gen2_0|cpu|E_alu_result~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9]\, u0|nios2_gen2_0|cpu|E_alu_result[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~27\, u0|nios2_gen2_0|cpu|D_src2_reg[9]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~28\, u0|nios2_gen2_0|cpu|D_src2_reg[9]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]\, u0|nios2_gen2_0|cpu|E_src2[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[9]~feeder\, u0|nios2_gen2_0|cpu|M_mem_baddr[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[9]\, u0|nios2_gen2_0|cpu|M_mem_baddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~3\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4]\, u0|nios2_gen2_0|cpu|d_address_line_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3]\, u0|nios2_gen2_0|cpu|d_address_line_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~2\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5]\, u0|nios2_gen2_0|cpu|d_address_line_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0\, u0|mm_interconnect_0|router_001|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~2\, u0|mm_interconnect_0|router_001|Equal2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[7]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0\, u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~1\, u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]\, u0|nios2_gen2_0|cpu|d_writedata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[0]\, u0|swap_accelerator_0|RegLgt[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[31]~0\, u0|swap_accelerator_0|CntLgt[31]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[0]\, u0|swap_accelerator_0|CntLgt[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~89\, u0|swap_accelerator_0|Add2~89, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[1]\, u0|swap_accelerator_0|CntLgt[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~61\, u0|swap_accelerator_0|Add2~61, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[2]\, u0|swap_accelerator_0|CntLgt[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~125\, u0|swap_accelerator_0|Add2~125, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[3]\, u0|swap_accelerator_0|CntLgt[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~1\, u0|swap_accelerator_0|Add2~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[4]\, u0|swap_accelerator_0|CntLgt[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~101\, u0|swap_accelerator_0|Add2~101, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[5]\, u0|swap_accelerator_0|CntLgt[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~105\, u0|swap_accelerator_0|Add2~105, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[6]\, u0|swap_accelerator_0|CntLgt[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~109\, u0|swap_accelerator_0|Add2~109, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[7]\, u0|swap_accelerator_0|CntLgt[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~113\, u0|swap_accelerator_0|Add2~113, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[8]\, u0|swap_accelerator_0|CntLgt[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~117\, u0|swap_accelerator_0|Add2~117, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[9]\, u0|swap_accelerator_0|CntLgt[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~121\, u0|swap_accelerator_0|Add2~121, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[10]\, u0|swap_accelerator_0|CntLgt[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[7]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~5\, u0|swap_accelerator_0|LessThan0~5, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~57\, u0|swap_accelerator_0|Add2~57, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[11]\, u0|swap_accelerator_0|CntLgt[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~65\, u0|swap_accelerator_0|Add2~65, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[12]\, u0|swap_accelerator_0|CntLgt[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~69\, u0|swap_accelerator_0|Add2~69, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[13]\, u0|swap_accelerator_0|CntLgt[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~73\, u0|swap_accelerator_0|Add2~73, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[14]\, u0|swap_accelerator_0|CntLgt[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~77\, u0|swap_accelerator_0|Add2~77, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[15]\, u0|swap_accelerator_0|CntLgt[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~97\, u0|swap_accelerator_0|Add2~97, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[16]\, u0|swap_accelerator_0|CntLgt[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~37\, u0|swap_accelerator_0|Add2~37, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[17]\, u0|swap_accelerator_0|CntLgt[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~41\, u0|swap_accelerator_0|Add2~41, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[18]\, u0|swap_accelerator_0|CntLgt[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~45\, u0|swap_accelerator_0|Add2~45, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[19]\, u0|swap_accelerator_0|CntLgt[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~49\, u0|swap_accelerator_0|Add2~49, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[20]\, u0|swap_accelerator_0|CntLgt[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~53\, u0|swap_accelerator_0|Add2~53, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[21]\, u0|swap_accelerator_0|CntLgt[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~9\, u0|swap_accelerator_0|Add2~9, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[22]\, u0|swap_accelerator_0|CntLgt[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~13\, u0|swap_accelerator_0|Add2~13, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[23]\, u0|swap_accelerator_0|CntLgt[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~17\, u0|swap_accelerator_0|Add2~17, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[24]\, u0|swap_accelerator_0|CntLgt[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~21\, u0|swap_accelerator_0|Add2~21, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[25]\, u0|swap_accelerator_0|CntLgt[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~25\, u0|swap_accelerator_0|Add2~25, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[26]\, u0|swap_accelerator_0|CntLgt[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~29\, u0|swap_accelerator_0|Add2~29, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[27]\, u0|swap_accelerator_0|CntLgt[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~93\, u0|swap_accelerator_0|Add2~93, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[28]\, u0|swap_accelerator_0|CntLgt[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~5\, u0|swap_accelerator_0|Add2~5, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[29]\, u0|swap_accelerator_0|CntLgt[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~0\, u0|swap_accelerator_0|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~1\, u0|swap_accelerator_0|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[19]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[17]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~33\, u0|swap_accelerator_0|Add2~33, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[30]\, u0|swap_accelerator_0|CntLgt[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~2\, u0|swap_accelerator_0|LessThan0~2, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add2~81\, u0|swap_accelerator_0|Add2~81, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[31]\, u0|swap_accelerator_0|CntLgt[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[5]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[1]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~4\, u0|swap_accelerator_0|LessThan0~4, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[15]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[12]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntLgt[2]~DUPLICATE\, u0|swap_accelerator_0|CntLgt[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~3\, u0|swap_accelerator_0|LessThan0~3, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|LessThan0~6\, u0|swap_accelerator_0|LessThan0~6, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector38~0\, u0|swap_accelerator_0|Selector38~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.IDLE\, u0|swap_accelerator_0|state.IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector37~0\, u0|swap_accelerator_0|Selector37~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mRead\, u0|swap_accelerator_0|mRead, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted\, u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|read_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|uav_read\, u0|mm_interconnect_0|swap_accelerator_0_avalon_master_translator|uav_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]\, u0|mm_interconnect_0|cmd_mux|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector140~0\, u0|swap_accelerator_0|Selector140~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector35~0\, u0|swap_accelerator_0|Selector35~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mByteEnable~0\, u0|swap_accelerator_0|mByteEnable~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector35~1\, u0|swap_accelerator_0|Selector35~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mByteEnable[0]\, u0|swap_accelerator_0|mByteEnable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33]\, u0|mm_interconnect_0|cmd_mux|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35]\, u0|mm_interconnect_0|cmd_mux|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|comb~0\, u0|sdram_controller_0|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[0]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~_wirecell\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~21\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[57]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[57]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[5]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|internal_begintransfer\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|internal_begintransfer, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[22]\, u0|swap_accelerator_0|CntResultAdd[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~97\, u0|swap_accelerator_0|Add1~97, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[1]~DUPLICATE\, u0|swap_accelerator_0|ResultRegAddStart[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[1]\, u0|swap_accelerator_0|CntResultAdd[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~61\, u0|swap_accelerator_0|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[2]\, u0|swap_accelerator_0|ResultRegAddStart[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[2]\, u0|swap_accelerator_0|CntResultAdd[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~65\, u0|swap_accelerator_0|Add1~65, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[3]\, u0|swap_accelerator_0|CntResultAdd[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~69\, u0|swap_accelerator_0|Add1~69, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[4]\, u0|swap_accelerator_0|ResultRegAddStart[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[4]\, u0|swap_accelerator_0|CntResultAdd[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~73\, u0|swap_accelerator_0|Add1~73, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[5]\, u0|swap_accelerator_0|ResultRegAddStart[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[5]\, u0|swap_accelerator_0|CntResultAdd[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~77\, u0|swap_accelerator_0|Add1~77, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[6]\, u0|swap_accelerator_0|ResultRegAddStart[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[6]\, u0|swap_accelerator_0|CntResultAdd[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~81\, u0|swap_accelerator_0|Add1~81, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[7]\, u0|swap_accelerator_0|ResultRegAddStart[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[7]\, u0|swap_accelerator_0|CntResultAdd[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~85\, u0|swap_accelerator_0|Add1~85, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[8]\, u0|swap_accelerator_0|CntResultAdd[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~89\, u0|swap_accelerator_0|Add1~89, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[9]\, u0|swap_accelerator_0|CntResultAdd[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~93\, u0|swap_accelerator_0|Add1~93, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|ResultRegAddStart[10]\, u0|swap_accelerator_0|ResultRegAddStart[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[10]\, u0|swap_accelerator_0|CntResultAdd[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~17\, u0|swap_accelerator_0|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[11]\, u0|swap_accelerator_0|CntResultAdd[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~25\, u0|swap_accelerator_0|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[12]\, u0|swap_accelerator_0|CntResultAdd[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~29\, u0|swap_accelerator_0|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[13]\, u0|swap_accelerator_0|CntResultAdd[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~33\, u0|swap_accelerator_0|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[14]\, u0|swap_accelerator_0|CntResultAdd[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~37\, u0|swap_accelerator_0|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[15]\, u0|swap_accelerator_0|CntResultAdd[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~41\, u0|swap_accelerator_0|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[16]\, u0|swap_accelerator_0|CntResultAdd[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~45\, u0|swap_accelerator_0|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[17]\, u0|swap_accelerator_0|CntResultAdd[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~49\, u0|swap_accelerator_0|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[18]\, u0|swap_accelerator_0|CntResultAdd[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~53\, u0|swap_accelerator_0|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[19]\, u0|swap_accelerator_0|CntResultAdd[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~57\, u0|swap_accelerator_0|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[20]\, u0|swap_accelerator_0|CntResultAdd[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~1\, u0|swap_accelerator_0|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[21]\, u0|swap_accelerator_0|CntResultAdd[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~5\, u0|swap_accelerator_0|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[22]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[22]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[22]~feeder\, u0|swap_accelerator_0|mAddress[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[22]\, u0|swap_accelerator_0|CntAdd[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~97\, u0|swap_accelerator_0|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[1]\, u0|swap_accelerator_0|CntAdd[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~61\, u0|swap_accelerator_0|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[2]\, u0|swap_accelerator_0|CntAdd[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~65\, u0|swap_accelerator_0|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[3]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~69\, u0|swap_accelerator_0|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[4]\, u0|swap_accelerator_0|CntAdd[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~73\, u0|swap_accelerator_0|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[5]\, u0|swap_accelerator_0|RegAddStart[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[5]\, u0|swap_accelerator_0|CntAdd[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~77\, u0|swap_accelerator_0|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[6]\, u0|swap_accelerator_0|CntAdd[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~81\, u0|swap_accelerator_0|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[7]\, u0|swap_accelerator_0|CntAdd[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~85\, u0|swap_accelerator_0|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[8]\, u0|swap_accelerator_0|CntAdd[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~89\, u0|swap_accelerator_0|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[9]\, u0|swap_accelerator_0|CntAdd[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~93\, u0|swap_accelerator_0|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[10]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~17\, u0|swap_accelerator_0|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[11]\, u0|swap_accelerator_0|CntAdd[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~25\, u0|swap_accelerator_0|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[12]\, u0|swap_accelerator_0|CntAdd[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~29\, u0|swap_accelerator_0|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[13]\, u0|swap_accelerator_0|CntAdd[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~33\, u0|swap_accelerator_0|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[14]\, u0|swap_accelerator_0|CntAdd[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~37\, u0|swap_accelerator_0|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[15]\, u0|swap_accelerator_0|CntAdd[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~41\, u0|swap_accelerator_0|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[16]~DUPLICATE\, u0|swap_accelerator_0|RegAddStart[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[16]\, u0|swap_accelerator_0|CntAdd[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~45\, u0|swap_accelerator_0|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[17]\, u0|swap_accelerator_0|CntAdd[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~49\, u0|swap_accelerator_0|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[18]\, u0|swap_accelerator_0|CntAdd[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~53\, u0|swap_accelerator_0|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[19]\, u0|swap_accelerator_0|CntAdd[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~57\, u0|swap_accelerator_0|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[20]\, u0|swap_accelerator_0|RegAddStart[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[20]\, u0|swap_accelerator_0|CntAdd[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~1\, u0|swap_accelerator_0|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[21]\, u0|swap_accelerator_0|CntAdd[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~5\, u0|swap_accelerator_0|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[22]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[22]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[24]~0\, u0|swap_accelerator_0|mAddress[24]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[22]\, u0|swap_accelerator_0|mAddress[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[11]~9\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[11]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[11]\, u0|nios2_gen2_0|cpu|d_address_tag_field[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[58]~1\, u0|mm_interconnect_0|cmd_mux|src_data[58]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[10]\, u0|nios2_gen2_0|cpu|ic_fill_tag[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[22]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[58]\, u0|mm_interconnect_0|cmd_mux|src_data[58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[10]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[10]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[10]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[10]~10\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[10]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[10]\, u0|nios2_gen2_0|cpu|d_address_tag_field[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[21]~feeder\, u0|swap_accelerator_0|mAddress[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[21]\, u0|swap_accelerator_0|mAddress[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[57]~0\, u0|mm_interconnect_0|cmd_mux|src_data[57]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[57]\, u0|mm_interconnect_0|cmd_mux|src_data[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~13\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[7]\, u0|nios2_gen2_0|cpu|d_address_tag_field[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[18]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[18]~feeder\, u0|swap_accelerator_0|mAddress[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[18]\, u0|swap_accelerator_0|mAddress[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[54]\, u0|mm_interconnect_0|cmd_mux|src_data[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~15\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[5]\, u0|nios2_gen2_0|cpu|d_address_tag_field[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[16]~feeder\, u0|swap_accelerator_0|mAddress[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[16]\, u0|swap_accelerator_0|mAddress[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[52]~10\, u0|mm_interconnect_0|cmd_mux|src_data[52]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[16]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[52]\, u0|mm_interconnect_0|cmd_mux|src_data[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~1\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4]\, u0|nios2_gen2_0|cpu|d_address_tag_field[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[15]~feeder\, u0|swap_accelerator_0|mAddress[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[15]\, u0|swap_accelerator_0|mAddress[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[51]~9\, u0|mm_interconnect_0|cmd_mux|src_data[51]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3]\, u0|nios2_gen2_0|cpu|ic_fill_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[15]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[51]\, u0|mm_interconnect_0|cmd_mux|src_data[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[7]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[7]~feeder\, u0|swap_accelerator_0|mAddress[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[7]\, u0|swap_accelerator_0|mAddress[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[43]\, u0|mm_interconnect_0|cmd_mux|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~20\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~17\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[6]~feeder\, u0|swap_accelerator_0|mAddress[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[6]\, u0|swap_accelerator_0|mAddress[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[42]\, u0|mm_interconnect_0|cmd_mux|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~19\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[2]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[2]~feeder\, u0|swap_accelerator_0|mAddress[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[2]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[2]\, u0|swap_accelerator_0|mAddress[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[2]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[2]~3\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38]\, u0|mm_interconnect_0|cmd_mux|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~2, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[3]~feeder\, u0|swap_accelerator_0|mAddress[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[3]\, u0|swap_accelerator_0|CntAdd[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[3]\, u0|swap_accelerator_0|mAddress[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[3]~4\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[39]\, u0|mm_interconnect_0|cmd_mux|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[4]~5\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[4]~feeder\, u0|swap_accelerator_0|mAddress[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[4]\, u0|swap_accelerator_0|mAddress[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[40]\, u0|mm_interconnect_0|cmd_mux|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~17\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[5]~6\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[5]~6, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[5]~feeder\, u0|swap_accelerator_0|mAddress[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[5]\, u0|swap_accelerator_0|mAddress[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[41]\, u0|mm_interconnect_0|cmd_mux|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~18\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[8]~feeder\, u0|swap_accelerator_0|mAddress[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[8]\, u0|swap_accelerator_0|mAddress[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[44]\, u0|mm_interconnect_0|cmd_mux|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~21\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~18\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[9]~feeder\, u0|swap_accelerator_0|mAddress[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[9]\, u0|swap_accelerator_0|mAddress[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_line_field[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[9]~8\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[9]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[45]\, u0|mm_interconnect_0|cmd_mux|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~22\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~19\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[10]~9\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[10]~9, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[10]~feeder\, u0|swap_accelerator_0|mAddress[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[10]\, u0|swap_accelerator_0|CntAdd[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[10]\, u0|swap_accelerator_0|mAddress[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_line_field[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[46]\, u0|mm_interconnect_0|cmd_mux|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~23\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~20\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[11]~feeder\, u0|swap_accelerator_0|mAddress[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[11]\, u0|swap_accelerator_0|mAddress[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[47]~4\, u0|mm_interconnect_0|cmd_mux|src_data[47]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[47]\, u0|mm_interconnect_0|cmd_mux|src_data[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[12]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[12]~feeder\, u0|swap_accelerator_0|mAddress[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[12]\, u0|swap_accelerator_0|mAddress[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[48]~6\, u0|mm_interconnect_0|cmd_mux|src_data[48]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[48]\, u0|mm_interconnect_0|cmd_mux|src_data[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[1]\, u0|nios2_gen2_0|cpu|ic_fill_tag[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[13]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[13]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[13]~feeder\, u0|swap_accelerator_0|mAddress[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[13]\, u0|swap_accelerator_0|mAddress[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[49]~7\, u0|mm_interconnect_0|cmd_mux|src_data[49]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[49]\, u0|mm_interconnect_0|cmd_mux|src_data[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]\, u0|nios2_gen2_0|cpu|ic_fill_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[14]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[14]~feeder\, u0|swap_accelerator_0|mAddress[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[14]\, u0|swap_accelerator_0|mAddress[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~2\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3]\, u0|nios2_gen2_0|cpu|d_address_tag_field[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[50]~8\, u0|mm_interconnect_0|cmd_mux|src_data[50]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[50]\, u0|mm_interconnect_0|cmd_mux|src_data[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[17]~DUPLICATE\, u0|swap_accelerator_0|CntResultAdd[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[17]~feeder\, u0|swap_accelerator_0|mAddress[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[17]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[17]\, u0|swap_accelerator_0|mAddress[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~14\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[6]\, u0|nios2_gen2_0|cpu|d_address_tag_field[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[53]~11\, u0|mm_interconnect_0|cmd_mux|src_data[53]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[17]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[53]\, u0|mm_interconnect_0|cmd_mux|src_data[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[8]~12\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[8]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[8]\, u0|nios2_gen2_0|cpu|d_address_tag_field[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[19]~feeder\, u0|swap_accelerator_0|mAddress[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[19]\, u0|swap_accelerator_0|mAddress[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[55]~12\, u0|mm_interconnect_0|cmd_mux|src_data[55]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_tag[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[19]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[55]\, u0|mm_interconnect_0|cmd_mux|src_data[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[20]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[20]~feeder\, u0|swap_accelerator_0|mAddress[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[20]\, u0|swap_accelerator_0|mAddress[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[56]~13\, u0|mm_interconnect_0|cmd_mux|src_data[56]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[56]\, u0|mm_interconnect_0|cmd_mux|src_data[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|wr_address~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|wr_address~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|wr_address\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|wr_address, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[43]~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[39], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[43]~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[39], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[39]~1\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[39]~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[35], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[35], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[35]~25\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[35]~25, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[17]\, u0|sdram_controller_0|active_addr[17], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~8\, u0|sdram_controller_0|Equal3~8, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[32], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[32], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[32]~22\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[32]~22, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[14]\, u0|sdram_controller_0|active_addr[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~5\, u0|sdram_controller_0|Equal3~5, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[37]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[37]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[37], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[37], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[37]~27\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[37]~27, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[19]\, u0|sdram_controller_0|active_addr[19], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~10\, u0|sdram_controller_0|Equal3~10, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[36], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[36], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[36]~26\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[36]~26, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[18]\, u0|sdram_controller_0|active_addr[18], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~9\, u0|sdram_controller_0|Equal3~9, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[34], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[34]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[34], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[34]~24\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[34]~24, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[16]\, u0|sdram_controller_0|active_addr[16], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~7\, u0|sdram_controller_0|Equal3~7, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[33], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[33], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[33]~23\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[33]~23, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[15]\, u0|sdram_controller_0|active_addr[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~6\, u0|sdram_controller_0|Equal3~6, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|pending~3\, u0|sdram_controller_0|pending~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_next~17\, u0|sdram_controller_0|m_next~17, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000\, u0|sdram_controller_0|m_state.100000000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector32~0\, u0|sdram_controller_0|Selector32~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000~DUPLICATE\, u0|sdram_controller_0|m_state.100000000~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector29~0\, u0|sdram_controller_0|Selector29~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000100000\, u0|sdram_controller_0|m_state.000100000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~0\, u0|sdram_controller_0|Selector24~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector27~0\, u0|sdram_controller_0|Selector27~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector27~1\, u0|sdram_controller_0|Selector27~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector34~0\, u0|sdram_controller_0|Selector34~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector33~0\, u0|sdram_controller_0|Selector33~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector34~2\, u0|sdram_controller_0|Selector34~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[43], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[43], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[43]~17\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[43]~17, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_rnw\, u0|sdram_controller_0|active_rnw, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector25~0\, u0|sdram_controller_0|Selector25~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000000010\, u0|sdram_controller_0|m_state.000000010, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector35~0\, u0|sdram_controller_0|Selector35~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector35~1\, u0|sdram_controller_0|Selector35~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_next.000010000\, u0|sdram_controller_0|m_next.000010000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector27~3\, u0|sdram_controller_0|Selector27~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector28~0\, u0|sdram_controller_0|Selector28~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000010000\, u0|sdram_controller_0|m_state.000010000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector38~1\, u0|sdram_controller_0|Selector38~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector38~0\, u0|sdram_controller_0|Selector38~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector26~0\, u0|sdram_controller_0|Selector26~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector26~1\, u0|sdram_controller_0|Selector26~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000000100\, u0|sdram_controller_0|m_state.000000100, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector30~0\, u0|sdram_controller_0|Selector30~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.001000000\, u0|sdram_controller_0|m_state.001000000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~1\, u0|sdram_controller_0|m_addr[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector19~1\, u0|sdram_controller_0|Selector19~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector39~1\, u0|sdram_controller_0|Selector39~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector37~1\, u0|sdram_controller_0|Selector37~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector39~0\, u0|sdram_controller_0|Selector39~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector39~2\, u0|sdram_controller_0|Selector39~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector39~3\, u0|sdram_controller_0|Selector39~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector39~4\, u0|sdram_controller_0|Selector39~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_count[0]\, u0|sdram_controller_0|m_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector37~2\, u0|sdram_controller_0|Selector37~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector37~0\, u0|sdram_controller_0|Selector37~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector37~3\, u0|sdram_controller_0|Selector37~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_count[2]\, u0|sdram_controller_0|m_count[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector38~2\, u0|sdram_controller_0|Selector38~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector38~3\, u0|sdram_controller_0|Selector38~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector38~4\, u0|sdram_controller_0|Selector38~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_count[1]\, u0|sdram_controller_0|m_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|LessThan1~0\, u0|sdram_controller_0|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~1\, u0|sdram_controller_0|Selector24~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~3\, u0|sdram_controller_0|Selector24~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~4\, u0|sdram_controller_0|Selector24~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector33~1\, u0|sdram_controller_0|Selector33~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector33~2\, u0|sdram_controller_0|Selector33~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector33~3\, u0|sdram_controller_0|Selector33~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_next.000000001\, u0|sdram_controller_0|m_next.000000001, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~5\, u0|sdram_controller_0|Selector24~5, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001\, u0|sdram_controller_0|m_state.000000001, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_rnw~1\, u0|sdram_controller_0|active_rnw~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_rnw~0\, u0|sdram_controller_0|active_rnw~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_rnw~2\, u0|sdram_controller_0|active_rnw~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[21]\, u0|sdram_controller_0|active_addr[21], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[38]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[38], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[38], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[38]~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[38]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[13]~7\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[13]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[13]\, u0|nios2_gen2_0|cpu|d_address_tag_field[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~9\, u0|swap_accelerator_0|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[23]\, u0|swap_accelerator_0|CntResultAdd[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~13\, u0|swap_accelerator_0|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[24]\, u0|swap_accelerator_0|CntResultAdd[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[24]~feeder\, u0|swap_accelerator_0|mAddress[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~9\, u0|swap_accelerator_0|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegAddStart[23]~DUPLICATE\, u0|swap_accelerator_0|RegAddStart[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[23]\, u0|swap_accelerator_0|CntAdd[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~13\, u0|swap_accelerator_0|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[24]\, u0|swap_accelerator_0|CntAdd[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[24]\, u0|swap_accelerator_0|mAddress[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[60]~3\, u0|mm_interconnect_0|cmd_mux|src_data[60]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[12]\, u0|nios2_gen2_0|cpu|ic_fill_tag[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[24]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[60]\, u0|mm_interconnect_0|cmd_mux|src_data[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[11]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_tag[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[11]\, u0|nios2_gen2_0|cpu|ic_fill_tag[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[23]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[12]~8\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[12]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[12]\, u0|nios2_gen2_0|cpu|d_address_tag_field[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[23]~feeder\, u0|swap_accelerator_0|mAddress[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[23]~DUPLICATE\, u0|swap_accelerator_0|CntAdd[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[23]\, u0|swap_accelerator_0|mAddress[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[59]~2\, u0|mm_interconnect_0|cmd_mux|src_data[59]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[59]\, u0|mm_interconnect_0|cmd_mux|src_data[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[41], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[41], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[41]~19\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[41]~19, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[23]\, u0|sdram_controller_0|active_addr[23], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~1\, u0|sdram_controller_0|Equal3~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[40], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[40], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[40]~18\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[40]~18, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[22]\, u0|sdram_controller_0|active_addr[22], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~0\, u0|sdram_controller_0|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[20]\, u0|sdram_controller_0|active_addr[20], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|pending~0\, u0|sdram_controller_0|pending~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector41~0\, u0|sdram_controller_0|Selector41~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[1]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entries[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|Equal1~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector24~2\, u0|sdram_controller_0|Selector24~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector36~0\, u0|sdram_controller_0|Selector36~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector36~1\, u0|sdram_controller_0|Selector36~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_next.010000000\, u0|sdram_controller_0|m_next.010000000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector31~0\, u0|sdram_controller_0|Selector31~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.010000000\, u0|sdram_controller_0|m_state.010000000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|WideOr8~0\, u0|sdram_controller_0|WideOr8~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector20~0\, u0|sdram_controller_0|Selector20~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[2]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector3~0\, u0|sdram_controller_0|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_cmd[0]\, u0|sdram_controller_0|i_cmd[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|always5~0\, u0|sdram_controller_0|always5~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector22~0\, u0|sdram_controller_0|Selector22~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[0]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector2~0\, u0|sdram_controller_0|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_cmd[1]\, u0|sdram_controller_0|i_cmd[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector21~0\, u0|sdram_controller_0|Selector21~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[1]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal4~0\, u0|sdram_controller_0|Equal4~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|rd_valid[0]\, u0|sdram_controller_0|rd_valid[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]\, u0|sdram_controller_0|rd_valid[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2]\, u0|sdram_controller_0|rd_valid[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|za_valid\, u0|sdram_controller_0|za_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[24]~30\, u0|mm_interconnect_0|rsp_mux_002|src_data[24]~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[24]\, u0|nios2_gen2_0|cpu|i_readdata_d1[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22]\, u0|nios2_gen2_0|cpu|D_iw[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2\, u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[0]\, u0|nios2_gen2_0|cpu|E_dst_regnum[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~DUPLICATE\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~6\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[8]\, u0|nios2_gen2_0|cpu|W_wr_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~25\, u0|nios2_gen2_0|cpu|D_src2_reg[8]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~26\, u0|nios2_gen2_0|cpu|D_src2_reg[8]~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]\, u0|nios2_gen2_0|cpu|E_src2[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[8]\, u0|nios2_gen2_0|cpu|M_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[8]\, u0|nios2_gen2_0|cpu|A_mem_baddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~4\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_line_field[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~12\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~13\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~10\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~11\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6\, u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[1]\, u0|nios2_gen2_0|cpu|i_readdata_d1[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[2]~7\, u0|mm_interconnect_0|rsp_mux_002|src_data[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[2]\, u0|nios2_gen2_0|cpu|i_readdata_d1[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[3]~8\, u0|mm_interconnect_0|rsp_mux_002|src_data[3]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[3]\, u0|nios2_gen2_0|cpu|i_readdata_d1[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[4]~9\, u0|mm_interconnect_0|rsp_mux_002|src_data[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[4]~10\, u0|mm_interconnect_0|rsp_mux_002|src_data[4]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[4]\, u0|nios2_gen2_0|cpu|i_readdata_d1[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[5]~11\, u0|mm_interconnect_0|rsp_mux_002|src_data[5]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[5]\, u0|nios2_gen2_0|cpu|i_readdata_d1[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[11]~15\, u0|mm_interconnect_0|rsp_mux_002|src_data[11]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[11]\, u0|nios2_gen2_0|cpu|i_readdata_d1[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[12]~13\, u0|mm_interconnect_0|rsp_mux_002|src_data[12]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[12]~14\, u0|mm_interconnect_0|rsp_mux_002|src_data[12]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[12]\, u0|nios2_gen2_0|cpu|i_readdata_d1[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[16]~12\, u0|mm_interconnect_0|rsp_mux_002|src_data[16]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[16]\, u0|nios2_gen2_0|cpu|i_readdata_d1[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[28]~16\, u0|mm_interconnect_0|rsp_mux_002|src_data[28]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[28]~17\, u0|mm_interconnect_0|rsp_mux_002|src_data[28]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[28]\, u0|nios2_gen2_0|cpu|i_readdata_d1[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28]\, u0|nios2_gen2_0|cpu|D_iw[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal313~0\, u0|nios2_gen2_0|cpu|Equal313~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]\, u0|nios2_gen2_0|cpu|E_src1[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~4\, u0|nios2_gen2_0|cpu|E_alu_result~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~1\, u0|nios2_gen2_0|cpu|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[3]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]\, u0|nios2_gen2_0|cpu|E_extra_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5]\, u0|nios2_gen2_0|cpu|E_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5]\, u0|nios2_gen2_0|cpu|M_alu_result[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~5\, u0|nios2_gen2_0|cpu|D_src1_reg[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[5]\, u0|nios2_gen2_0|cpu|M_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5]\, u0|nios2_gen2_0|cpu|A_mem_baddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~0\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[0]\, u0|nios2_gen2_0|cpu|d_address_line_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~21\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~9\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25\, u0|mm_interconnect_0|cmd_mux_002|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[23]~24\, u0|mm_interconnect_0|rsp_mux_002|src_data[23]~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[23]~25\, u0|mm_interconnect_0|rsp_mux_002|src_data[23]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[23]\, u0|nios2_gen2_0|cpu|i_readdata_d1[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~0\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~4\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~5\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~18\, u0|nios2_gen2_0|cpu|D_src2[25]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~19\, u0|nios2_gen2_0|cpu|D_src2[25]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[25]\, u0|nios2_gen2_0|cpu|M_mem_baddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[14]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[14]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[14]~6\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[14]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[14]\, u0|nios2_gen2_0|cpu|d_address_tag_field[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[27]\, u0|nios2_gen2_0|cpu|A_mem_baddr[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[16]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[16]~4\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[16]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[16]\, u0|nios2_gen2_0|cpu|d_address_tag_field[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[15]~5\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[15]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[15]\, u0|nios2_gen2_0|cpu|d_address_tag_field[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[13]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_tag_field[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0\, u0|mm_interconnect_0|router_001|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~1\, u0|mm_interconnect_0|router_001|always1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2\, u0|mm_interconnect_0|router_001|always1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~1\, u0|mm_interconnect_0|rsp_demux_001|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[17]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[17]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[9]~48\, u0|mm_interconnect_0|rsp_mux_002|src_data[9]~48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[9]~49\, u0|mm_interconnect_0|rsp_mux_002|src_data[9]~49, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[9]\, u0|nios2_gen2_0|cpu|i_readdata_d1[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18]\, u0|nios2_gen2_0|cpu|D_iw[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\, u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[1]\, u0|nios2_gen2_0|cpu|E_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[1]\, u0|nios2_gen2_0|cpu|M_dst_regnum[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~1\, u0|nios2_gen2_0|cpu|A_dst_regnum~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~59\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~59, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~21\, u0|nios2_gen2_0|cpu|D_src2[31]~21, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~25\, u0|nios2_gen2_0|cpu|E_alu_result~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[31]\, u0|nios2_gen2_0|cpu|E_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[31]\, u0|nios2_gen2_0|cpu|M_alu_result[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~18\, u0|nios2_gen2_0|cpu|D_src1_reg[31]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31]\, u0|nios2_gen2_0|cpu|E_src1[31], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_bus~0\, u0|nios2_gen2_0|cpu|E_ld_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0\, u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel\, u0|nios2_gen2_0|cpu|A_slow_inst_sel, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~1\, u0|nios2_gen2_0|cpu|M_rot[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~1\, u0|nios2_gen2_0|cpu|A_shift_rot_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[1]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~4\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[1]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~5\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~22\, u0|nios2_gen2_0|cpu|D_src1_reg[1]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]\, u0|nios2_gen2_0|cpu|E_src1[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en~1\, u0|nios2_gen2_0|cpu|E_mem_byte_en~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0]\, u0|nios2_gen2_0|cpu|d_byteenable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32]\, u0|mm_interconnect_0|cmd_mux|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34]\, u0|mm_interconnect_0|cmd_mux|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~3\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[58]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~2\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[59]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[60]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[61]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[61]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_read~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][96]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|ShiftLeft2~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[22]~28\, u0|mm_interconnect_0|rsp_mux_002|src_data[22]~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[22]~29\, u0|mm_interconnect_0|rsp_mux_002|src_data[22]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[22]\, u0|nios2_gen2_0|cpu|i_readdata_d1[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~3\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~44\, u0|nios2_gen2_0|cpu|D_src2[4]~44, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~57\, u0|nios2_gen2_0|cpu|D_src2[4]~57, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4]\, u0|nios2_gen2_0|cpu|E_src2[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass0~0\, u0|nios2_gen2_0|cpu|E_rot_pass0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass0\, u0|nios2_gen2_0|cpu|M_rot_pass0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~2\, u0|nios2_gen2_0|cpu|M_rot[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~2\, u0|nios2_gen2_0|cpu|A_shift_rot_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[2]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[0]\, u0|nios2_gen2_0|cpu|E_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0\, u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_illegal\, u0|nios2_gen2_0|cpu|E_ctrl_illegal, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15\, u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0\, u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[0]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~2\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[2]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[2]~8\, u0|nios2_gen2_0|cpu|M_inst_result[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2]\, u0|nios2_gen2_0|cpu|A_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~6\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[2]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~23\, u0|nios2_gen2_0|cpu|D_src1_reg[2]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]\, u0|nios2_gen2_0|cpu|E_src1[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[2]\, u0|nios2_gen2_0|cpu|M_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2]\, u0|nios2_gen2_0|cpu|A_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~2\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]\, u0|nios2_gen2_0|cpu|d_address_offset_field[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add17~1\, u0|nios2_gen2_0|cpu|Add17~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~20\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~8\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[7]~45\, u0|mm_interconnect_0|rsp_mux_002|src_data[7]~45, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[7]~46\, u0|mm_interconnect_0|rsp_mux_002|src_data[7]~46, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[7]\, u0|nios2_gen2_0|cpu|i_readdata_d1[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~15\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[11]\, u0|nios2_gen2_0|cpu|M_target_pcb[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[9]\, u0|nios2_gen2_0|cpu|M_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]\, u0|nios2_gen2_0|cpu|E_extra_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~14\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~11\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[9]\, u0|nios2_gen2_0|cpu|D_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[6]\, u0|nios2_gen2_0|cpu|ic_fill_line[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25]\, u0|nios2_gen2_0|cpu|D_iw[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal314~0\, u0|nios2_gen2_0|cpu|Equal314~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~8\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~43\, u0|nios2_gen2_0|cpu|D_src2[3]~43, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~53\, u0|nios2_gen2_0|cpu|D_src2[3]~53, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3]\, u0|nios2_gen2_0|cpu|E_src2[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill0\, u0|nios2_gen2_0|cpu|M_rot_sel_fill0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~7\, u0|nios2_gen2_0|cpu|M_rot[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~7\, u0|nios2_gen2_0|cpu|A_shift_rot_result~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[7]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[7]~28\, u0|nios2_gen2_0|cpu|M_inst_result[7]~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[7]\, u0|nios2_gen2_0|cpu|A_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~16\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[7]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~17\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[7]\, u0|nios2_gen2_0|cpu|W_wr_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~23\, u0|nios2_gen2_0|cpu|D_src2_reg[7]~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~24\, u0|nios2_gen2_0|cpu|D_src2_reg[7]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]\, u0|nios2_gen2_0|cpu|E_src2[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[7]\, u0|nios2_gen2_0|cpu|M_mem_baddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~0\, u0|nios2_gen2_0|cpu|M_dc_dirty~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~1\, u0|nios2_gen2_0|cpu|M_dc_dirty~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~2\, u0|nios2_gen2_0|cpu|M_dc_dirty~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0\, u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_fill_active~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~3\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[2]\, u0|nios2_gen2_0|cpu|d_address_tag_field[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src2_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0\, u0|mm_interconnect_0|cmd_mux_002|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[2]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0\, u0|nios2_gen2_0|cpu|hbreak_req~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0\, u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1\, u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap\, u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any~0\, u0|nios2_gen2_0|cpu|M_exc_any~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any\, u0|nios2_gen2_0|cpu|M_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any\, u0|nios2_gen2_0|cpu|A_exc_any, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~0\, u0|nios2_gen2_0|cpu|A_dst_regnum~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~31\, u0|nios2_gen2_0|cpu|D_src1_reg[10]~31, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]\, u0|nios2_gen2_0|cpu|E_src1[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8]\, u0|nios2_gen2_0|cpu|E_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8]\, u0|nios2_gen2_0|cpu|M_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[10]\, u0|nios2_gen2_0|cpu|M_target_pcb[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~12\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~13\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8]\, u0|nios2_gen2_0|cpu|F_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[8]\, u0|nios2_gen2_0|cpu|D_pc[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[5]\, u0|nios2_gen2_0|cpu|ic_fill_line[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~25\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[9]\, u0|nios2_gen2_0|cpu|M_target_pcb[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7]\, u0|nios2_gen2_0|cpu|M_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~24\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]\, u0|nios2_gen2_0|cpu|F_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[7]\, u0|nios2_gen2_0|cpu|D_pc[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[4]\, u0|nios2_gen2_0|cpu|ic_fill_line[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1\, u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0\, u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm\, u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[2]~42\, u0|nios2_gen2_0|cpu|D_src2[2]~42, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[2]~45\, u0|nios2_gen2_0|cpu|D_src2[2]~45, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2]\, u0|nios2_gen2_0|cpu|E_src2[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[0]~0\, u0|nios2_gen2_0|cpu|E_rot_mask[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[0]\, u0|nios2_gen2_0|cpu|M_rot_mask[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~0\, u0|nios2_gen2_0|cpu|M_rot[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~0\, u0|nios2_gen2_0|cpu|A_shift_rot_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[0]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[0]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~27\, u0|nios2_gen2_0|cpu|D_src1_reg[8]~27, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]\, u0|nios2_gen2_0|cpu|E_src1[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[6]\, u0|nios2_gen2_0|cpu|M_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8]\, u0|nios2_gen2_0|cpu|M_target_pcb[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~22\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~22, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6]\, u0|nios2_gen2_0|cpu|F_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[6]\, u0|nios2_gen2_0|cpu|D_pc[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[3]\, u0|nios2_gen2_0|cpu|ic_fill_line[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1]\, u0|nios2_gen2_0|cpu|D_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1]\, u0|nios2_gen2_0|cpu|E_iw[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0\, u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_cache~0\, u0|nios2_gen2_0|cpu|E_ld_st_cache~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_want_fill\, u0|nios2_gen2_0|cpu|M_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_fill\, u0|nios2_gen2_0|cpu|A_dc_want_fill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal222~0\, u0|nios2_gen2_0|cpu|Equal222~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0\, u0|nios2_gen2_0|cpu|A_dc_want_xfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[9]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[9]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[9]~11\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[9]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[9]\, u0|nios2_gen2_0|cpu|d_address_tag_field[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2\, u0|mm_interconnect_0|router_001|Equal1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1\, u0|mm_interconnect_0|router_001|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[0]~0\, u0|mm_interconnect_0|router_001|src_channel[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid\, u0|mm_interconnect_0|crosser|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|src_channel[0]~0\, u0|mm_interconnect_0|router_002|src_channel[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_002|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src0_valid~1\, u0|mm_interconnect_0|cmd_demux_002|src0_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1]\, u0|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[2]~2\, u0|mm_interconnect_0|cmd_mux|arb|grant[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[2]\, u0|mm_interconnect_0|cmd_mux|saved_grant[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][77]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][77]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdatavalid_d1\, u0|nios2_gen2_0|cpu|d_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_done\, u0|nios2_gen2_0|cpu|A_ld_bypass_done, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1\, u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0\, u0|nios2_gen2_0|cpu|av_wr_data_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0\, u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_bus~0\, u0|nios2_gen2_0|cpu|E_st_bus~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_st_bypass, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~4\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall\, u0|nios2_gen2_0|cpu|A_mem_stall, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[5]\, u0|nios2_gen2_0|cpu|E_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]~feeder\, u0|nios2_gen2_0|cpu|M_pc[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]\, u0|nios2_gen2_0|cpu|M_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[7]\, u0|nios2_gen2_0|cpu|M_target_pcb[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~20\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~20, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]\, u0|nios2_gen2_0|cpu|F_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[5]\, u0|nios2_gen2_0|cpu|D_pc[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[2]\, u0|nios2_gen2_0|cpu|ic_fill_line[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]\, u0|nios2_gen2_0|cpu|D_iw[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[16]\, u0|nios2_gen2_0|cpu|E_extra_pc[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~16\, u0|nios2_gen2_0|cpu|F_pc_nxt[16]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18]\, u0|nios2_gen2_0|cpu|M_target_pcb[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16]~feeder\, u0|nios2_gen2_0|cpu|M_pc[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16]\, u0|nios2_gen2_0|cpu|M_pc[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~17\, u0|nios2_gen2_0|cpu|F_pc_nxt[16]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16]\, u0|nios2_gen2_0|cpu|D_pc[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[18]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[18]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_address[18]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_tag[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[25]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[15]\, u0|nios2_gen2_0|cpu|ic_fill_tag[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[27]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~7\, u0|mm_interconnect_0|router_002|Equal1~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|always1~0\, u0|mm_interconnect_0|router_002|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|av_waitrequest~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|av_waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|end_begintransfer~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|end_begintransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|end_begintransfer\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|end_begintransfer, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_burstcount[5]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_burstcount[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[5]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0\, u0|mm_interconnect_0|cmd_mux_002|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[8]~50\, u0|mm_interconnect_0|rsp_mux_002|src_data[8]~50, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[8]\, u0|nios2_gen2_0|cpu|i_readdata_d1[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~19\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6]\, u0|nios2_gen2_0|cpu|M_target_pcb[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[4]\, u0|nios2_gen2_0|cpu|M_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~18\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~18, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4]\, u0|nios2_gen2_0|cpu|F_pc[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[1]\, u0|nios2_gen2_0|cpu|ic_fill_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0\, u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond\, u0|nios2_gen2_0|cpu|D_ctrl_br_uncond, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M\, u0|nios2_gen2_0|cpu|A_valid_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[0]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[6]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~4\, u0|nios2_gen2_0|cpu|F_ic_valid~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~0\, u0|nios2_gen2_0|cpu|F_ic_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~6\, u0|nios2_gen2_0|cpu|F_ic_hit~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~0\, u0|nios2_gen2_0|cpu|F_ic_hit~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~3\, u0|nios2_gen2_0|cpu|F_ic_hit~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~1\, u0|nios2_gen2_0|cpu|F_ic_hit~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~2\, u0|nios2_gen2_0|cpu|F_ic_hit~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~4\, u0|nios2_gen2_0|cpu|F_ic_hit~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~5\, u0|nios2_gen2_0|cpu|F_ic_hit~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_issue\, u0|nios2_gen2_0|cpu|F_issue, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_issue\, u0|nios2_gen2_0|cpu|D_issue, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br~0\, u0|nios2_gen2_0|cpu|F_ctrl_br~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br\, u0|nios2_gen2_0|cpu|D_ctrl_br, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~17\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~17, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[3]\, u0|nios2_gen2_0|cpu|M_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5]\, u0|nios2_gen2_0|cpu|M_target_pcb[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~16\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~16, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]\, u0|nios2_gen2_0|cpu|F_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3]~feeder\, u0|nios2_gen2_0|cpu|D_pc[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3]\, u0|nios2_gen2_0|cpu|D_pc[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[0]\, u0|nios2_gen2_0|cpu|ic_fill_line[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7]\, u0|nios2_gen2_0|cpu|D_iw[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3]\, u0|nios2_gen2_0|cpu|M_target_pcb[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1]\, u0|nios2_gen2_0|cpu|M_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~8\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1]\, u0|nios2_gen2_0|cpu|F_pc[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2]\, u0|nios2_gen2_0|cpu|M_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4]\, u0|nios2_gen2_0|cpu|M_target_pcb[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~12\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~6\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]~feeder\, u0|nios2_gen2_0|cpu|F_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]\, u0|nios2_gen2_0|cpu|F_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[2]~feeder\, u0|nios2_gen2_0|cpu|D_pc[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[2]\, u0|nios2_gen2_0|cpu|D_pc[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12]\, u0|nios2_gen2_0|cpu|D_iw[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]~feeder\, u0|nios2_gen2_0|cpu|E_src2[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]\, u0|nios2_gen2_0|cpu|E_src2[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[6]\, u0|nios2_gen2_0|cpu|M_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]\, u0|nios2_gen2_0|cpu|A_mem_baddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~1\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[1]\, u0|nios2_gen2_0|cpu|d_address_line_field[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0\, u0|mm_interconnect_0|router_001|Equal5~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[99]~1\, u0|mm_interconnect_0|router_001|src_data[99]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[114]~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[114]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|nios_buttons_s1_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|source_endofpacket\, u0|mm_interconnect_0|sysid_control_slave_agent|uncompressor|source_endofpacket, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[114]~0\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[114]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[114]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|nios_leds_s1_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[114]~0\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[114]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[114]~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[114]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~4\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0\, u0|mm_interconnect_0|router_001|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~DUPLICATE\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][114]~DUPLICATE\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem[0][114]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|rp_valid\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent|uncompressor|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter~3\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|swap_accelerator_0_avalon_slave_0_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|RegLgt[0]~0\, u0|swap_accelerator_0|RegLgt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|start~0\, u0|swap_accelerator_0|start~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|start\, u0|swap_accelerator_0|start, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector39~0\, u0|swap_accelerator_0|Selector39~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.LOAD_PARAMETERS\, u0|swap_accelerator_0|state.LOAD_PARAMETERS, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector40~0\, u0|swap_accelerator_0|Selector40~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.RD_ACC\, u0|swap_accelerator_0|state.RD_ACC, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector41~0\, u0|swap_accelerator_0|Selector41~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.WAIT_RD\, u0|swap_accelerator_0|state.WAIT_RD, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[0]~0\, u0|swap_accelerator_0|DataRd[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.CALCULATE\, u0|swap_accelerator_0|state.CALCULATE, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|state.SEND_WRITE_REQUEST\, u0|swap_accelerator_0|state.SEND_WRITE_REQUEST, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector36~0\, u0|swap_accelerator_0|Selector36~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWrite\, u0|swap_accelerator_0|mWrite, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0\, u0|mm_interconnect_0|cmd_mux|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][97]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][97]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][97]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][97]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][97]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src2_valid~0\, u0|mm_interconnect_0|rsp_demux|src2_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src2_valid~1\, u0|mm_interconnect_0|rsp_demux|src2_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|WideOr1~0\, u0|mm_interconnect_0|rsp_mux_002|WideOr1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[114]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[114]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0\, u0|mm_interconnect_0|cmd_demux_002|WideOr0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src2_valid~0\, u0|mm_interconnect_0|cmd_demux_002|src2_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0\, u0|mm_interconnect_0|cmd_mux_002|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1\, u0|mm_interconnect_0|cmd_mux_002|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~8\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~9\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[8]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[8]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|read~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|read\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|read, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[13]~33\, u0|mm_interconnect_0|rsp_mux_002|src_data[13]~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[13]~34\, u0|mm_interconnect_0|rsp_mux_002|src_data[13]~34, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[13]\, u0|nios2_gen2_0|cpu|i_readdata_d1[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13]\, u0|nios2_gen2_0|cpu|D_iw[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_late_result\, u0|nios2_gen2_0|cpu|E_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_late_result\, u0|nios2_gen2_0|cpu|M_ctrl_late_result, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~1\, u0|nios2_gen2_0|cpu|D_data_depend~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~0\, u0|nios2_gen2_0|cpu|D_data_depend~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid\, u0|nios2_gen2_0|cpu|D_valid, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_D\, u0|nios2_gen2_0|cpu|E_valid_from_D, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid\, u0|nios2_gen2_0|cpu|E_valid, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid_from_E\, u0|nios2_gen2_0|cpu|M_valid_from_E, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_allowed~0\, u0|nios2_gen2_0|cpu|M_exc_allowed~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~0\, u0|nios2_gen2_0|cpu|d_write_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~1\, u0|nios2_gen2_0|cpu|d_write_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~2\, u0|nios2_gen2_0|cpu|d_write_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write\, u0|nios2_gen2_0|cpu|d_write, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active\, u0|nios2_gen2_0|cpu|A_dc_wb_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~0\, u0|nios2_gen2_0|cpu|d_read_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~1\, u0|nios2_gen2_0|cpu|d_read_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add18~0\, u0|nios2_gen2_0|cpu|Add18~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~2\, u0|nios2_gen2_0|cpu|d_read_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read\, u0|nios2_gen2_0|cpu|d_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[71]\, u0|mm_interconnect_0|cmd_mux_002|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[6]~47\, u0|mm_interconnect_0|rsp_mux_002|src_data[6]~47, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[6]\, u0|nios2_gen2_0|cpu|i_readdata_d1[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14]\, u0|nios2_gen2_0|cpu|D_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[14]\, u0|nios2_gen2_0|cpu|E_iw[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0\, u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1\, u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i\, u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i\, u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wren\, u0|nios2_gen2_0|cpu|ic_tag_wren, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit\, u0|nios2_gen2_0|cpu|F_ic_hit, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw_valid\, u0|nios2_gen2_0|cpu|D_iw_valid, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0\, u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1\, u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active\, u0|nios2_gen2_0|cpu|ic_fill_active, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt\, u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill\, u0|nios2_gen2_0|cpu|ic_fill_prevent_refill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]\, u0|nios2_gen2_0|cpu|ic_fill_tag[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5]\, u0|nios2_gen2_0|cpu|ic_fill_tag[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[8]\, u0|nios2_gen2_0|cpu|ic_fill_tag[8], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7]\, u0|nios2_gen2_0|cpu|ic_fill_tag[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6]\, u0|nios2_gen2_0|cpu|ic_fill_tag[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[14]\, u0|nios2_gen2_0|cpu|ic_fill_tag[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13]\, u0|nios2_gen2_0|cpu|ic_fill_tag[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]\, u0|nios2_gen2_0|cpu|F_pc[9], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line\, u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting~0\, u0|nios2_gen2_0|cpu|D_ic_fill_starting~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting\, u0|nios2_gen2_0|cpu|D_ic_fill_starting, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1\, u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11]\, u0|nios2_gen2_0|cpu|D_iw[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0\, u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0\, u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect\, u0|nios2_gen2_0|cpu|E_valid_jmp_indirect, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~9\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2]\, u0|nios2_gen2_0|cpu|M_target_pcb[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0]\, u0|nios2_gen2_0|cpu|M_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~10\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0]\, u0|nios2_gen2_0|cpu|F_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[0]\, u0|nios2_gen2_0|cpu|D_pc[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16]\, u0|nios2_gen2_0|cpu|D_iw[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~1\, u0|nios2_gen2_0|cpu|F_older_non_sequential~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill~0\, u0|nios2_gen2_0|cpu|F_kill~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~2\, u0|nios2_gen2_0|cpu|Equal95~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~0\, u0|nios2_gen2_0|cpu|F_older_non_sequential~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill\, u0|nios2_gen2_0|cpu|F_kill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_kill\, u0|nios2_gen2_0|cpu|D_kill, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~10\, u0|nios2_gen2_0|cpu|F_pc_nxt[19]~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[21]\, u0|nios2_gen2_0|cpu|M_target_pcb[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[19]~feeder\, u0|nios2_gen2_0|cpu|M_pc[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[19]\, u0|nios2_gen2_0|cpu|M_pc[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~11\, u0|nios2_gen2_0|cpu|F_pc_nxt[19]~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19]\, u0|nios2_gen2_0|cpu|F_pc[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[19]\, u0|nios2_gen2_0|cpu|D_pc[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[9]\, u0|nios2_gen2_0|cpu|ic_fill_tag[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[21]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~1\, u0|mm_interconnect_0|router_002|Equal1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~3\, u0|mm_interconnect_0|router_002|Equal1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~0\, u0|mm_interconnect_0|router_002|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[26]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|address_register[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~4\, u0|mm_interconnect_0|router_002|Equal1~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~2\, u0|mm_interconnect_0|router_002|Equal1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~5\, u0|mm_interconnect_0|router_002|Equal1~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~6\, u0|mm_interconnect_0|router_002|Equal1~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src2_valid~1\, u0|mm_interconnect_0|cmd_demux_002|src2_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2\, u0|mm_interconnect_0|cmd_mux_002|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux18~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux18~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux18~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux18~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~0\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[0]~5\, u0|mm_interconnect_0|rsp_mux_002|src_data[0]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[0]\, u0|nios2_gen2_0|cpu|i_readdata_d1[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5]\, u0|nios2_gen2_0|cpu|D_iw[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0\, u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond\, u0|nios2_gen2_0|cpu|E_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_br_cond\, u0|nios2_gen2_0|cpu|M_ctrl_br_cond, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered\, u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict~0\, u0|nios2_gen2_0|cpu|E_br_mispredict~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict\, u0|nios2_gen2_0|cpu|E_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict\, u0|nios2_gen2_0|cpu|M_br_mispredict, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell\, u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~2\, u0|nios2_gen2_0|cpu|E_br_result~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]~0\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[0]\, u0|nios2_gen2_0|cpu|F_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[0]\, u0|nios2_gen2_0|cpu|D_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0]\, u0|nios2_gen2_0|cpu|E_bht_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]~1\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[1]\, u0|nios2_gen2_0|cpu|F_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[1]\, u0|nios2_gen2_0|cpu|D_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]\, u0|nios2_gen2_0|cpu|E_bht_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~5\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]~2\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[2]\, u0|nios2_gen2_0|cpu|F_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder\, u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2]\, u0|nios2_gen2_0|cpu|D_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2]\, u0|nios2_gen2_0|cpu|E_bht_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]~3\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[3]\, u0|nios2_gen2_0|cpu|F_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[3]\, u0|nios2_gen2_0|cpu|D_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[3]\, u0|nios2_gen2_0|cpu|E_bht_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]~4\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[4]\, u0|nios2_gen2_0|cpu|F_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4]\, u0|nios2_gen2_0|cpu|D_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[4]\, u0|nios2_gen2_0|cpu|E_bht_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]~5\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[5]\, u0|nios2_gen2_0|cpu|F_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[5]\, u0|nios2_gen2_0|cpu|D_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5]\, u0|nios2_gen2_0|cpu|E_bht_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]~6\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[6]\, u0|nios2_gen2_0|cpu|F_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6]~feeder\, u0|nios2_gen2_0|cpu|D_bht_ptr[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6]\, u0|nios2_gen2_0|cpu|D_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6]\, u0|nios2_gen2_0|cpu|E_bht_ptr[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]~7\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[7]\, u0|nios2_gen2_0|cpu|F_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7]~feeder\, u0|nios2_gen2_0|cpu|D_bht_ptr[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7]\, u0|nios2_gen2_0|cpu|D_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7]\, u0|nios2_gen2_0|cpu|E_bht_ptr[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|soc_system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[0]\, u0|nios2_gen2_0|cpu|E_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[0]\, u0|nios2_gen2_0|cpu|M_bht_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[1]\, u0|nios2_gen2_0|cpu|M_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0\, u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[1]\, u0|nios2_gen2_0|cpu|E_bht_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt\, u0|nios2_gen2_0|cpu|M_pipe_flush_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush\, u0|nios2_gen2_0|cpu|M_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_stall~0\, u0|nios2_gen2_0|cpu|F_stall~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4]\, u0|nios2_gen2_0|cpu|D_iw[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~0\, u0|nios2_gen2_0|cpu|Equal95~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~3\, u0|nios2_gen2_0|cpu|Equal149~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~4\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~3\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always\, u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always\, u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush\, u0|nios2_gen2_0|cpu|A_pipe_flush, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0\, u0|nios2_gen2_0|cpu|M_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M\, u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0\, u0|nios2_gen2_0|cpu|A_wr_dst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~29\, u0|nios2_gen2_0|cpu|D_src1_reg[12]~29, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]\, u0|nios2_gen2_0|cpu|E_src1[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~24\, u0|nios2_gen2_0|cpu|F_pc_nxt[10]~24, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12]\, u0|nios2_gen2_0|cpu|M_target_pcb[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10]\, u0|nios2_gen2_0|cpu|M_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~25\, u0|nios2_gen2_0|cpu|F_pc_nxt[10]~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10]\, u0|nios2_gen2_0|cpu|F_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10]~feeder\, u0|nios2_gen2_0|cpu|D_pc[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10]\, u0|nios2_gen2_0|cpu|D_pc[10], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0]\, u0|nios2_gen2_0|cpu|ic_fill_tag[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~8\, u0|mm_interconnect_0|router_002|Equal1~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|sink_ready~1\, u0|mm_interconnect_0|cmd_demux_002|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_002|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt\, u0|nios2_gen2_0|cpu|i_read_nxt, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read\, u0|nios2_gen2_0|cpu|i_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|sink_ready~0\, u0|mm_interconnect_0|cmd_demux_002|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|av_waitrequest\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|av_waitrequest, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[4]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|burstcount_register_lint[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[96]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[96]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[96]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|p1_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|last_packet_beat~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|WideOr1\, u0|mm_interconnect_0|rsp_mux_002|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdatavalid_d1\, u0|nios2_gen2_0|cpu|i_readdatavalid_d1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0]\, u0|nios2_gen2_0|cpu|D_iw[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract\, u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[26]\, u0|nios2_gen2_0|cpu|M_mem_baddr[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17]\, u0|nios2_gen2_0|cpu|A_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]\, u0|nios2_gen2_0|cpu|A_mem_baddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[20]\, u0|nios2_gen2_0|cpu|A_mem_baddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[23]\, u0|nios2_gen2_0|cpu|A_mem_baddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0\, u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_cache, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17]\, u0|nios2_gen2_0|cpu|W_mem_baddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[18]\, u0|nios2_gen2_0|cpu|W_mem_baddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[19]\, u0|nios2_gen2_0|cpu|W_mem_baddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[3]\, u0|nios2_gen2_0|cpu|W_mem_baddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[2]\, u0|nios2_gen2_0|cpu|W_mem_baddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[4]\, u0|nios2_gen2_0|cpu|W_mem_baddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[14]\, u0|nios2_gen2_0|cpu|W_mem_baddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[15]\, u0|nios2_gen2_0|cpu|W_mem_baddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[16]\, u0|nios2_gen2_0|cpu|W_mem_baddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[3], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[1], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[2], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal332~0\, u0|nios2_gen2_0|cpu|Equal332~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[11]\, u0|nios2_gen2_0|cpu|W_mem_baddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[13]\, u0|nios2_gen2_0|cpu|W_mem_baddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[12]\, u0|nios2_gen2_0|cpu|W_mem_baddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[23]~feeder\, u0|nios2_gen2_0|cpu|W_mem_baddr[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[23]\, u0|nios2_gen2_0|cpu|W_mem_baddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[24]\, u0|nios2_gen2_0|cpu|W_mem_baddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[25]\, u0|nios2_gen2_0|cpu|W_mem_baddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[21]\, u0|nios2_gen2_0|cpu|W_mem_baddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[22]\, u0|nios2_gen2_0|cpu|W_mem_baddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[20]\, u0|nios2_gen2_0|cpu|W_mem_baddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[26]\, u0|nios2_gen2_0|cpu|W_mem_baddr[26], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[27]\, u0|nios2_gen2_0|cpu|W_mem_baddr[27], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal330~0\, u0|nios2_gen2_0|cpu|Equal330~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid~0\, u0|nios2_gen2_0|cpu|M_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M~DUPLICATE\, u0|nios2_gen2_0|cpu|A_valid_from_M~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0\, u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode\, u0|nios2_gen2_0|cpu|W_debug_mode, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|~VCC\, auto_signaltap_0|~VCC, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], DE1_SoC_top_level, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]\, auto_signaltap_0|acq_trigger_in_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder\, auto_signaltap_0|acq_data_in_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]\, auto_signaltap_0|acq_data_in_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]~feeder\, auto_signaltap_0|acq_data_in_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]\, auto_signaltap_0|acq_data_in_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder\, auto_signaltap_0|acq_data_in_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]\, auto_signaltap_0|acq_data_in_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]\, auto_signaltap_0|acq_data_in_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder\, auto_signaltap_0|acq_data_in_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]\, auto_signaltap_0|acq_data_in_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder\, auto_signaltap_0|acq_data_in_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]\, auto_signaltap_0|acq_data_in_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder\, auto_signaltap_0|acq_data_in_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]\, auto_signaltap_0|acq_data_in_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]\, auto_signaltap_0|acq_data_in_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder\, auto_signaltap_0|acq_data_in_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]\, auto_signaltap_0|acq_data_in_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]\, auto_signaltap_0|acq_data_in_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]\, auto_signaltap_0|acq_data_in_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]~feeder\, auto_signaltap_0|acq_data_in_reg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]\, auto_signaltap_0|acq_data_in_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder\, auto_signaltap_0|acq_data_in_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]\, auto_signaltap_0|acq_data_in_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13]\, auto_signaltap_0|acq_data_in_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]~feeder\, auto_signaltap_0|acq_data_in_reg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]\, auto_signaltap_0|acq_data_in_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder\, auto_signaltap_0|acq_data_in_reg[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]\, auto_signaltap_0|acq_data_in_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]~feeder\, auto_signaltap_0|acq_data_in_reg[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]\, auto_signaltap_0|acq_data_in_reg[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]~feeder\, auto_signaltap_0|acq_data_in_reg[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]\, auto_signaltap_0|acq_data_in_reg[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]~feeder\, auto_signaltap_0|acq_data_in_reg[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]\, auto_signaltap_0|acq_data_in_reg[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]~feeder\, auto_signaltap_0|acq_data_in_reg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]\, auto_signaltap_0|acq_data_in_reg[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]\, auto_signaltap_0|acq_data_in_reg[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]\, auto_signaltap_0|acq_data_in_reg[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]\, auto_signaltap_0|acq_data_in_reg[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]\, auto_signaltap_0|acq_data_in_reg[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]~feeder\, auto_signaltap_0|acq_data_in_reg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]\, auto_signaltap_0|acq_data_in_reg[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder\, auto_signaltap_0|acq_data_in_reg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]\, auto_signaltap_0|acq_data_in_reg[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder\, auto_signaltap_0|acq_data_in_reg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]\, auto_signaltap_0|acq_data_in_reg[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder\, auto_signaltap_0|acq_data_in_reg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]\, auto_signaltap_0|acq_data_in_reg[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder\, auto_signaltap_0|acq_data_in_reg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]\, auto_signaltap_0|acq_data_in_reg[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder\, auto_signaltap_0|acq_data_in_reg[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]\, auto_signaltap_0|acq_data_in_reg[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]\, auto_signaltap_0|acq_data_in_reg[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]~feeder\, auto_signaltap_0|acq_data_in_reg[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]\, auto_signaltap_0|acq_data_in_reg[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder\, auto_signaltap_0|acq_data_in_reg[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]\, auto_signaltap_0|acq_data_in_reg[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]\, auto_signaltap_0|acq_data_in_reg[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder\, auto_signaltap_0|acq_data_in_reg[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]\, auto_signaltap_0|acq_data_in_reg[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]~feeder\, auto_signaltap_0|acq_data_in_reg[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]\, auto_signaltap_0|acq_data_in_reg[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36]\, auto_signaltap_0|acq_data_in_reg[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]~feeder\, auto_signaltap_0|acq_data_in_reg[37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]\, auto_signaltap_0|acq_data_in_reg[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]\, auto_signaltap_0|acq_data_in_reg[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]~feeder\, auto_signaltap_0|acq_data_in_reg[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]\, auto_signaltap_0|acq_data_in_reg[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40]~feeder\, auto_signaltap_0|acq_data_in_reg[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40]\, auto_signaltap_0|acq_data_in_reg[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_0|soc_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_top_level, 1
instance = comp, \altera_internal_jtag~TCKUTAPCLKENA0\, altera_internal_jtag~TCKUTAPCLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], DE1_SoC_top_level, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\, u0|nios2_gen2_0|cpu|the_soc_system_nios2_gen2_0_cpu_nios2_oci|the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|rst_controller|merged_reset~0\, u0|rst_controller|rst_controller|merged_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|WideOr0~0\, u0|rst_controller_001|rst_controller_001|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst\, u0|rst_controller_001|rst_controller_001|r_sync_rst, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.011\, u0|sdram_controller_0|i_state.011, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector10~0\, u0|sdram_controller_0|Selector10~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.011~DUPLICATE\, u0|sdram_controller_0|i_state.011~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector17~0\, u0|sdram_controller_0|Selector17~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_next.101\, u0|sdram_controller_0|i_next.101, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.101~0\, u0|sdram_controller_0|i_state.101~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_state.101~DUPLICATE\, u0|sdram_controller_0|i_state.101~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|init_done~0\, u0|sdram_controller_0|init_done~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|init_done\, u0|sdram_controller_0|init_done, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector23~0\, u0|sdram_controller_0|Selector23~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|ack_refresh_request\, u0|sdram_controller_0|ack_refresh_request, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_request~0\, u0|sdram_controller_0|refresh_request~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|refresh_request\, u0|sdram_controller_0|refresh_request, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector27~2\, u0|sdram_controller_0|Selector27~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector34~1\, u0|sdram_controller_0|Selector34~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector34~3\, u0|sdram_controller_0|Selector34~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_next.000001000\, u0|sdram_controller_0|m_next.000001000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector27~4\, u0|sdram_controller_0|Selector27~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_state.000001000\, u0|sdram_controller_0|m_state.000001000, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|WideOr9~0\, u0|sdram_controller_0|WideOr9~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector41~1\, u0|sdram_controller_0|Selector41~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|f_pop\, u0|sdram_controller_0|f_pop, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_address~0\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_address~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_address\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_address, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[31]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[31], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[31], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[31]~21\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[31]~21, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[13]\, u0|sdram_controller_0|active_addr[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~4\, u0|sdram_controller_0|Equal3~4, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add1~21\, u0|swap_accelerator_0|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntResultAdd[25]\, u0|swap_accelerator_0|CntResultAdd[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[25]~feeder\, u0|swap_accelerator_0|mAddress[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Add0~21\, u0|swap_accelerator_0|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|CntAdd[25]\, u0|swap_accelerator_0|CntAdd[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mAddress[25]\, u0|swap_accelerator_0|mAddress[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[61]~5\, u0|mm_interconnect_0|cmd_mux|src_data[61]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[61]\, u0|mm_interconnect_0|cmd_mux|src_data[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[42]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[42], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[42], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[42]~13\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[42]~13, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[24]\, u0|sdram_controller_0|active_addr[24], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal2~1\, u0|sdram_controller_0|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[28], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[28], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[28]~12\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[28]~12, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[10]\, u0|sdram_controller_0|active_addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal2~0\, u0|sdram_controller_0|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[30], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[30], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[30]~20\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[30]~20, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[12]\, u0|sdram_controller_0|active_addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~3\, u0|sdram_controller_0|Equal3~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~0\, u0|sdram_controller_0|active_cs_n~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_cs_n\, u0|sdram_controller_0|active_cs_n, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|pending~1\, u0|sdram_controller_0|pending~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[29], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[29]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[29], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[29]~16\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[29]~16, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[11]\, u0|sdram_controller_0|active_addr[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Equal3~2\, u0|sdram_controller_0|Equal3~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|pending~2\, u0|sdram_controller_0|pending~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~0\, u0|sdram_controller_0|m_data[14]~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|WideOr17~0\, u0|sdram_controller_0|WideOr17~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[0]~feeder\, u0|swap_accelerator_0|DataRd[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[0]~1\, u0|swap_accelerator_0|DataRd[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[0]\, u0|swap_accelerator_0|DataRd[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector171~0\, u0|swap_accelerator_0|Selector171~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[0]\, u0|swap_accelerator_0|Result[0], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[0]~feeder\, u0|swap_accelerator_0|mWriteData[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[0]~0\, u0|swap_accelerator_0|mWriteData[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[0]\, u0|swap_accelerator_0|mWriteData[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[16]~feeder\, u0|swap_accelerator_0|DataRd[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[16]\, u0|swap_accelerator_0|DataRd[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector155~0\, u0|swap_accelerator_0|Selector155~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[16]\, u0|swap_accelerator_0|Result[16], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[16]~feeder\, u0|swap_accelerator_0|mWriteData[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[16]\, u0|swap_accelerator_0|mWriteData[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21\, u0|mm_interconnect_0|cmd_mux|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[0]~28\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[0]~28, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[0]~_Duplicate_1\, u0|sdram_controller_0|m_data[0]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[0]\, u0|sdram_controller_0|active_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector116~0\, u0|sdram_controller_0|Selector116~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[0]\, u0|sdram_controller_0|m_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe\, u0|sdram_controller_0|oe, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[1]~feeder\, u0|swap_accelerator_0|DataRd[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[1]\, u0|swap_accelerator_0|DataRd[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector170~0\, u0|swap_accelerator_0|Selector170~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[1]\, u0|swap_accelerator_0|Result[1], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[1]\, u0|swap_accelerator_0|mWriteData[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[17]~feeder\, u0|swap_accelerator_0|DataRd[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[17]\, u0|swap_accelerator_0|DataRd[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector154~0\, u0|swap_accelerator_0|Selector154~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[17]\, u0|swap_accelerator_0|Result[17], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[17]\, u0|swap_accelerator_0|mWriteData[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22\, u0|mm_interconnect_0|cmd_mux|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[1]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[1]~29\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[1]~29, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[1]~_Duplicate_1\, u0|sdram_controller_0|m_data[1]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[1]\, u0|sdram_controller_0|active_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector115~0\, u0|sdram_controller_0|Selector115~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[1]\, u0|sdram_controller_0|m_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_1\, u0|sdram_controller_0|oe~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[2]~feeder\, u0|swap_accelerator_0|DataRd[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[2]\, u0|swap_accelerator_0|DataRd[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector169~0\, u0|swap_accelerator_0|Selector169~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[2]\, u0|swap_accelerator_0|Result[2], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[2]~feeder\, u0|swap_accelerator_0|mWriteData[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[2]\, u0|swap_accelerator_0|mWriteData[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[18]~feeder\, u0|swap_accelerator_0|DataRd[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[18]\, u0|swap_accelerator_0|DataRd[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector153~0\, u0|swap_accelerator_0|Selector153~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[18]\, u0|swap_accelerator_0|Result[18], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[18]~feeder\, u0|swap_accelerator_0|mWriteData[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[18]\, u0|swap_accelerator_0|mWriteData[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23\, u0|mm_interconnect_0|cmd_mux|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[2]~30\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[2]~30, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[2]~_Duplicate_1\, u0|sdram_controller_0|m_data[2]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[2]\, u0|sdram_controller_0|active_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector114~0\, u0|sdram_controller_0|Selector114~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[2]\, u0|sdram_controller_0|m_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_2\, u0|sdram_controller_0|oe~_Duplicate_2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[3]~feeder\, u0|swap_accelerator_0|DataRd[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[3]\, u0|swap_accelerator_0|DataRd[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector168~0\, u0|swap_accelerator_0|Selector168~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[3]\, u0|swap_accelerator_0|Result[3], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[3]~feeder\, u0|swap_accelerator_0|mWriteData[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[3]\, u0|swap_accelerator_0|mWriteData[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8\, u0|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[19]\, u0|swap_accelerator_0|DataRd[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector152~0\, u0|swap_accelerator_0|Selector152~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[19]\, u0|swap_accelerator_0|Result[19], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[19]~feeder\, u0|swap_accelerator_0|mWriteData[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[19]\, u0|swap_accelerator_0|mWriteData[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24\, u0|mm_interconnect_0|cmd_mux|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[3]~31\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[3]~31, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[3]\, u0|sdram_controller_0|active_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[3]~_Duplicate_1\, u0|sdram_controller_0|m_data[3]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector113~0\, u0|sdram_controller_0|Selector113~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[3]\, u0|sdram_controller_0|m_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_3\, u0|sdram_controller_0|oe~_Duplicate_3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[4]~feeder\, u0|swap_accelerator_0|DataRd[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[4]\, u0|swap_accelerator_0|DataRd[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector167~0\, u0|swap_accelerator_0|Selector167~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[4]\, u0|swap_accelerator_0|Result[4], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[4]\, u0|swap_accelerator_0|mWriteData[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9\, u0|mm_interconnect_0|cmd_mux|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[20]~feeder\, u0|swap_accelerator_0|DataRd[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[20]\, u0|swap_accelerator_0|DataRd[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector151~0\, u0|swap_accelerator_0|Selector151~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[20]\, u0|swap_accelerator_0|Result[20], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[20]\, u0|swap_accelerator_0|mWriteData[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25\, u0|mm_interconnect_0|cmd_mux|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[4]~32\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[4]~32, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[4]\, u0|sdram_controller_0|active_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[4]~_Duplicate_1\, u0|sdram_controller_0|m_data[4]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector112~0\, u0|sdram_controller_0|Selector112~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[4]\, u0|sdram_controller_0|m_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_4\, u0|sdram_controller_0|oe~_Duplicate_4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[5]\, u0|swap_accelerator_0|DataRd[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector166~0\, u0|swap_accelerator_0|Selector166~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[5]\, u0|swap_accelerator_0|Result[5], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[5]\, u0|swap_accelerator_0|mWriteData[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10\, u0|mm_interconnect_0|cmd_mux|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[21]\, u0|swap_accelerator_0|DataRd[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector150~0\, u0|swap_accelerator_0|Selector150~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[21]\, u0|swap_accelerator_0|Result[21], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[21]\, u0|swap_accelerator_0|mWriteData[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26\, u0|mm_interconnect_0|cmd_mux|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[5]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[5]~33\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[5]~33, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[5]~_Duplicate_1\, u0|sdram_controller_0|m_data[5]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[5]\, u0|sdram_controller_0|active_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector111~0\, u0|sdram_controller_0|Selector111~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[5]\, u0|sdram_controller_0|m_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_5\, u0|sdram_controller_0|oe~_Duplicate_5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[6]~feeder\, u0|swap_accelerator_0|DataRd[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[6]\, u0|swap_accelerator_0|DataRd[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector165~0\, u0|swap_accelerator_0|Selector165~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[6]\, u0|swap_accelerator_0|Result[6], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[6]~feeder\, u0|swap_accelerator_0|mWriteData[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[6]\, u0|swap_accelerator_0|mWriteData[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11\, u0|mm_interconnect_0|cmd_mux|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[22]~feeder\, u0|swap_accelerator_0|DataRd[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[22]\, u0|swap_accelerator_0|DataRd[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector149~0\, u0|swap_accelerator_0|Selector149~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[22]\, u0|swap_accelerator_0|Result[22], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[22]~feeder\, u0|swap_accelerator_0|mWriteData[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[22]\, u0|swap_accelerator_0|mWriteData[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27\, u0|mm_interconnect_0|cmd_mux|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[6]~34\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[6]~34, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~_Duplicate_1\, u0|sdram_controller_0|m_data[6]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[6]\, u0|sdram_controller_0|active_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector110~0\, u0|sdram_controller_0|Selector110~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[6]\, u0|sdram_controller_0|m_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_6\, u0|sdram_controller_0|oe~_Duplicate_6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[7]~feeder\, u0|swap_accelerator_0|DataRd[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[7]\, u0|swap_accelerator_0|DataRd[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector164~0\, u0|swap_accelerator_0|Selector164~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[7]\, u0|swap_accelerator_0|Result[7], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[7]\, u0|swap_accelerator_0|mWriteData[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12\, u0|mm_interconnect_0|cmd_mux|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[23]~feeder\, u0|swap_accelerator_0|DataRd[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[23]\, u0|swap_accelerator_0|DataRd[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector148~0\, u0|swap_accelerator_0|Selector148~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[23]\, u0|swap_accelerator_0|Result[23], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[23]~feeder\, u0|swap_accelerator_0|mWriteData[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[23]\, u0|swap_accelerator_0|mWriteData[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28\, u0|mm_interconnect_0|cmd_mux|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[7]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[7]~35\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[7]~35, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[7]\, u0|sdram_controller_0|active_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[7]~_Duplicate_1\, u0|sdram_controller_0|m_data[7]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector109~0\, u0|sdram_controller_0|Selector109~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[7]\, u0|sdram_controller_0|m_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_7\, u0|sdram_controller_0|oe~_Duplicate_7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[8]~feeder\, u0|swap_accelerator_0|DataRd[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[8]\, u0|swap_accelerator_0|DataRd[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector163~0\, u0|swap_accelerator_0|Selector163~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[8]\, u0|swap_accelerator_0|Result[8], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[8]~feeder\, u0|swap_accelerator_0|mWriteData[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[8]\, u0|swap_accelerator_0|mWriteData[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13\, u0|mm_interconnect_0|cmd_mux|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[24]\, u0|swap_accelerator_0|DataRd[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector147~0\, u0|swap_accelerator_0|Selector147~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[24]\, u0|swap_accelerator_0|Result[24], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[24]~feeder\, u0|swap_accelerator_0|mWriteData[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[24]\, u0|swap_accelerator_0|mWriteData[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29\, u0|mm_interconnect_0|cmd_mux|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[8]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[8]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[8]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[8]~36\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[8]~36, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[8]\, u0|sdram_controller_0|active_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[8]~_Duplicate_1\, u0|sdram_controller_0|m_data[8]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector108~0\, u0|sdram_controller_0|Selector108~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[8]\, u0|sdram_controller_0|m_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_8\, u0|sdram_controller_0|oe~_Duplicate_8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[9]~feeder\, u0|swap_accelerator_0|DataRd[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[9]\, u0|swap_accelerator_0|DataRd[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector162~0\, u0|swap_accelerator_0|Selector162~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[9]\, u0|swap_accelerator_0|Result[9], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[9]\, u0|swap_accelerator_0|mWriteData[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14\, u0|mm_interconnect_0|cmd_mux|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[25]~feeder\, u0|swap_accelerator_0|DataRd[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[25]\, u0|swap_accelerator_0|DataRd[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector146~0\, u0|swap_accelerator_0|Selector146~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[25]\, u0|swap_accelerator_0|Result[25], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[25]~feeder\, u0|swap_accelerator_0|mWriteData[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[25]\, u0|swap_accelerator_0|mWriteData[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30\, u0|mm_interconnect_0|cmd_mux|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[9]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[9]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[9]~37\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[9]~37, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[9]\, u0|sdram_controller_0|active_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[9]~_Duplicate_1\, u0|sdram_controller_0|m_data[9]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector107~0\, u0|sdram_controller_0|Selector107~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[9]\, u0|sdram_controller_0|m_data[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_9\, u0|sdram_controller_0|oe~_Duplicate_9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[10]\, u0|swap_accelerator_0|DataRd[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector161~0\, u0|swap_accelerator_0|Selector161~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[10]\, u0|swap_accelerator_0|Result[10], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[10]~feeder\, u0|swap_accelerator_0|mWriteData[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[10]\, u0|swap_accelerator_0|mWriteData[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15\, u0|mm_interconnect_0|cmd_mux|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[26]~feeder\, u0|swap_accelerator_0|DataRd[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[26]\, u0|swap_accelerator_0|DataRd[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector145~0\, u0|swap_accelerator_0|Selector145~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[26]\, u0|swap_accelerator_0|Result[26], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[26]~feeder\, u0|swap_accelerator_0|mWriteData[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[26]\, u0|swap_accelerator_0|mWriteData[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31\, u0|mm_interconnect_0|cmd_mux|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[10]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[10]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[10]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[10]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[10]~38\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[10]~38, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[10]\, u0|sdram_controller_0|active_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[10]~_Duplicate_1\, u0|sdram_controller_0|m_data[10]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector106~0\, u0|sdram_controller_0|Selector106~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[10]\, u0|sdram_controller_0|m_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_10\, u0|sdram_controller_0|oe~_Duplicate_10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[11]~feeder\, u0|swap_accelerator_0|DataRd[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[11]\, u0|swap_accelerator_0|DataRd[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector160~0\, u0|swap_accelerator_0|Selector160~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[11]\, u0|swap_accelerator_0|Result[11], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[11]~feeder\, u0|swap_accelerator_0|mWriteData[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[11]\, u0|swap_accelerator_0|mWriteData[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16\, u0|mm_interconnect_0|cmd_mux|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[27]~feeder\, u0|swap_accelerator_0|DataRd[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[27]\, u0|swap_accelerator_0|DataRd[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector144~0\, u0|swap_accelerator_0|Selector144~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[27]\, u0|swap_accelerator_0|Result[27], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[27]~feeder\, u0|swap_accelerator_0|mWriteData[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[27]\, u0|swap_accelerator_0|mWriteData[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~32\, u0|mm_interconnect_0|cmd_mux|src_payload~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[11]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[11]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[11]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[11]~39\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[11]~39, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[11]\, u0|sdram_controller_0|active_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[11]~_Duplicate_1\, u0|sdram_controller_0|m_data[11]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector105~0\, u0|sdram_controller_0|Selector105~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[11]\, u0|sdram_controller_0|m_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_11\, u0|sdram_controller_0|oe~_Duplicate_11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[12]\, u0|swap_accelerator_0|DataRd[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector159~0\, u0|swap_accelerator_0|Selector159~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[12]\, u0|swap_accelerator_0|Result[12], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[12]~feeder\, u0|swap_accelerator_0|mWriteData[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[12]\, u0|swap_accelerator_0|mWriteData[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17\, u0|mm_interconnect_0|cmd_mux|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[28]~feeder\, u0|swap_accelerator_0|DataRd[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[28]\, u0|swap_accelerator_0|DataRd[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector143~0\, u0|swap_accelerator_0|Selector143~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[28]\, u0|swap_accelerator_0|Result[28], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[28]~feeder\, u0|swap_accelerator_0|mWriteData[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[28]\, u0|swap_accelerator_0|mWriteData[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~33\, u0|mm_interconnect_0|cmd_mux|src_payload~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[12]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[12]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[12]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[12]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[12]~40\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[12]~40, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[12]\, u0|sdram_controller_0|active_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[12]~_Duplicate_1\, u0|sdram_controller_0|m_data[12]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector104~0\, u0|sdram_controller_0|Selector104~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[12]\, u0|sdram_controller_0|m_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_12\, u0|sdram_controller_0|oe~_Duplicate_12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[13]~feeder\, u0|swap_accelerator_0|DataRd[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[13]\, u0|swap_accelerator_0|DataRd[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector158~0\, u0|swap_accelerator_0|Selector158~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[13]\, u0|swap_accelerator_0|Result[13], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[13]~feeder\, u0|swap_accelerator_0|mWriteData[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[13]\, u0|swap_accelerator_0|mWriteData[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18\, u0|mm_interconnect_0|cmd_mux|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[29]\, u0|swap_accelerator_0|DataRd[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector142~0\, u0|swap_accelerator_0|Selector142~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[29]\, u0|swap_accelerator_0|Result[29], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[29]\, u0|swap_accelerator_0|mWriteData[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~34\, u0|mm_interconnect_0|cmd_mux|src_payload~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[13]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[13]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[13]~41\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[13]~41, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[13]\, u0|sdram_controller_0|active_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[13]~_Duplicate_1\, u0|sdram_controller_0|m_data[13]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector103~0\, u0|sdram_controller_0|Selector103~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[13]\, u0|sdram_controller_0|m_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_13\, u0|sdram_controller_0|oe~_Duplicate_13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[14]~feeder\, u0|swap_accelerator_0|DataRd[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[14]\, u0|swap_accelerator_0|DataRd[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector157~0\, u0|swap_accelerator_0|Selector157~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[14]\, u0|swap_accelerator_0|Result[14], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[14]~feeder\, u0|swap_accelerator_0|mWriteData[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[14]\, u0|swap_accelerator_0|mWriteData[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19\, u0|mm_interconnect_0|cmd_mux|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[30]\, u0|swap_accelerator_0|DataRd[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector141~0\, u0|swap_accelerator_0|Selector141~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[30]\, u0|swap_accelerator_0|Result[30], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[30]\, u0|swap_accelerator_0|mWriteData[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~35\, u0|mm_interconnect_0|cmd_mux|src_payload~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[14]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[14]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[14]~42\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[14]~42, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[14]\, u0|sdram_controller_0|active_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~_Duplicate_1\, u0|sdram_controller_0|m_data[14]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector102~0\, u0|sdram_controller_0|Selector102~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[14]\, u0|sdram_controller_0|m_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_14\, u0|sdram_controller_0|oe~_Duplicate_14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[15]~feeder\, u0|swap_accelerator_0|DataRd[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[15]\, u0|swap_accelerator_0|DataRd[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector156~0\, u0|swap_accelerator_0|Selector156~0, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[15]\, u0|swap_accelerator_0|Result[15], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[15]~feeder\, u0|swap_accelerator_0|mWriteData[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[15]\, u0|swap_accelerator_0|mWriteData[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20\, u0|mm_interconnect_0|cmd_mux|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[31]~feeder\, u0|swap_accelerator_0|DataRd[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|DataRd[31]\, u0|swap_accelerator_0|DataRd[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Selector140~1\, u0|swap_accelerator_0|Selector140~1, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|Result[31]\, u0|swap_accelerator_0|Result[31], DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[31]~feeder\, u0|swap_accelerator_0|mWriteData[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|swap_accelerator_0|mWriteData[31]\, u0|swap_accelerator_0|mWriteData[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~36\, u0|mm_interconnect_0|cmd_mux|src_payload~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[15]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[15]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[15]~43\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[15]~43, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_data[15]\, u0|sdram_controller_0|active_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~_Duplicate_1\, u0|sdram_controller_0|m_data[15]~_Duplicate_1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector101~0\, u0|sdram_controller_0|Selector101~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_data[15]\, u0|sdram_controller_0|m_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_15\, u0|sdram_controller_0|oe~_Duplicate_15, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~0\, u0|sdram_controller_0|m_addr[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[11]~DUPLICATE\, u0|sdram_controller_0|active_addr[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[18], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[18], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[18]~2\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[18]~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_addr[12]\, u0|sdram_controller_0|i_addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[0]\, u0|sdram_controller_0|active_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector98~0\, u0|sdram_controller_0|Selector98~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~2\, u0|sdram_controller_0|m_addr[6]~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[0]\, u0|sdram_controller_0|m_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[19], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[19], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[19]~3\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[19]~3, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[1]\, u0|sdram_controller_0|active_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector97~0\, u0|sdram_controller_0|Selector97~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[1]\, u0|sdram_controller_0|m_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[20], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[20], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[20]~4\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[20]~4, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[2]\, u0|sdram_controller_0|active_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector96~0\, u0|sdram_controller_0|Selector96~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]\, u0|sdram_controller_0|m_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[21], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[21], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[21]~5\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[21]~5, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[3]\, u0|sdram_controller_0|active_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector95~0\, u0|sdram_controller_0|Selector95~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[3]\, u0|sdram_controller_0|m_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[22], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[22], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[22]~6\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[22]~6, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[4]\, u0|sdram_controller_0|active_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector94~0\, u0|sdram_controller_0|Selector94~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector94~1\, u0|sdram_controller_0|Selector94~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[4]\, u0|sdram_controller_0|m_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[23], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[23], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[23]~7\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[23]~7, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[5]\, u0|sdram_controller_0|active_addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector93~0\, u0|sdram_controller_0|Selector93~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[5]\, u0|sdram_controller_0|m_addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[24], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[24]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[24], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[24]~8\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[24]~8, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[6]\, u0|sdram_controller_0|active_addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector92~0\, u0|sdram_controller_0|Selector92~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]\, u0|sdram_controller_0|m_addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[25], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[25], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[25]~9\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[25]~9, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[7]\, u0|sdram_controller_0|active_addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector91~0\, u0|sdram_controller_0|Selector91~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]\, u0|sdram_controller_0|m_addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[26], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[26], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[26]~10\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[26]~10, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[8]\, u0|sdram_controller_0|active_addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector90~0\, u0|sdram_controller_0|Selector90~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[8]\, u0|sdram_controller_0|m_addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[27], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[27], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[27]~11\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[27]~11, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_addr[9]\, u0|sdram_controller_0|active_addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector89~0\, u0|sdram_controller_0|Selector89~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]\, u0|sdram_controller_0|m_addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector88~0\, u0|sdram_controller_0|Selector88~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[10]\, u0|sdram_controller_0|m_addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector87~0\, u0|sdram_controller_0|Selector87~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[11]\, u0|sdram_controller_0|m_addr[11], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector86~0\, u0|sdram_controller_0|Selector86~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_addr[12]\, u0|sdram_controller_0|m_addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector100~0\, u0|sdram_controller_0|Selector100~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|WideOr16~0\, u0|sdram_controller_0|WideOr16~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_bank[0]\, u0|sdram_controller_0|m_bank[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector99~0\, u0|sdram_controller_0|Selector99~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_bank[1]\, u0|sdram_controller_0|m_bank[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]\, u0|sdram_controller_0|m_cmd[1], DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector0~0\, u0|sdram_controller_0|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|i_cmd[3]\, u0|sdram_controller_0|i_cmd[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector19~0\, u0|sdram_controller_0|Selector19~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector19~2\, u0|sdram_controller_0|Selector19~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[3]\, u0|sdram_controller_0|m_cmd[3], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|comb~1\, u0|sdram_controller_0|comb~1, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[16]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[16], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[16]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[16]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[16], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[16]~14\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[16]~14, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_dqm[0]\, u0|sdram_controller_0|active_dqm[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector118~0\, u0|sdram_controller_0|Selector118~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0]\, u0|sdram_controller_0|m_dqm[0], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]\, u0|sdram_controller_0|m_cmd[2], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|comb~2\, u0|sdram_controller_0|comb~2, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[17]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_0[17], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[17]~feeder\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[17]\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|entry_1[17], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[17]~15\, u0|sdram_controller_0|the_soc_system_sdram_controller_0_input_efifo_module|rd_data[17]~15, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|active_dqm[1]\, u0|sdram_controller_0|active_dqm[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|Selector117~0\, u0|sdram_controller_0|Selector117~0, DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_dqm[1]\, u0|sdram_controller_0|m_dqm[1], DE1_SoC_top_level, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]\, u0|sdram_controller_0|m_cmd[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_top_level, 1
