// Seed: 3699626041
`timescale 1 ps / 1 ps
module module_0 (
    output id_1,
    input reg id_2,
    input logic id_3,
    output logic id_4
);
  always @(posedge id_1) id_2 <= id_3 ? id_1 : 1;
endmodule
