#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 23 13:52:59 2019
# Process ID: 8860
# Current directory: C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1
# Command line: vivado.exe -log RS232top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RS232top.tcl
# Log file: C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/RS232top.vds
# Journal file: C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RS232top.tcl -notrace
Command: synth_design -top RS232top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7124 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 328.742 ; gain = 75.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:26]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'RS232_TX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:34' bound to instance 'Transmitter' of component 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'RS232_TX' (1#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
INFO: [Synth 8-3491] module 'RS232_RX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:34' bound to instance 'Receiver' of component 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RS232_RX' (2#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:34' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element shift_reg_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:26]
WARNING: [Synth 8-3331] design ShiftRegister has unconnected port Clk
WARNING: [Synth 8-3331] design ShiftRegister has unconnected port Enable
WARNING: [Synth 8-3331] design ShiftRegister has unconnected port D
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.754 ; gain = 115.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 368.754 ; gain = 115.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp5/fifo_in_context.xdc] for cell 'Internal_memory'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp5/fifo_in_context.xdc] for cell 'Internal_memory'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp7/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp7/Clk_Gen_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'ACK_in'. [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc:44]
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RS232top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RS232top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RS232top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 680.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp7/Clk_Gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/.Xil/Vivado-8860-joseangelSSD-PC/dcp7/Clk_Gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Internal_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_siguiente" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_siguiente" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Store_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_siguiente" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'eot_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'tx_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'estado_s_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'valid_out_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'Code_out_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'Store_out_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'estado_s_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'contador_siguiente_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'data_siguiente_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module RS232_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module RS232_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Transmitter/data_siguiente" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Receiver/data_siguiente" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Receiver/estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Receiver/estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[0]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[1]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[2]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[3]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[4]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[5]' (LD) to 'Shift/Q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Shift/Q_reg[6]' (LD) to 'Shift/Q_reg[7]'
WARNING: [Synth 8-3332] Sequential element (Receiver/valid_out_reg) is unused and will be removed from module RS232top.
WARNING: [Synth 8-3332] Sequential element (Receiver/Code_out_reg) is unused and will be removed from module RS232top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out1' to pin 'Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Gen_bbox |     1|
|2     |fifo_bbox    |     1|
|3     |LUT1         |     4|
|4     |LUT2         |    11|
|5     |LUT3         |     5|
|6     |LUT4         |     8|
|7     |LUT5         |    10|
|8     |LUT6         |    26|
|9     |FDCE         |    33|
|10    |FDPE         |     2|
|11    |FDRE         |     3|
|12    |LD           |    19|
|13    |IBUF         |    12|
|14    |OBUF         |    13|
+------+-------------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |   158|
|2     |  Receiver    |RS232_RX |    61|
|3     |  Transmitter |RS232_TX |    49|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 680.605 ; gain = 115.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 680.605 ; gain = 427.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 19 instances

50 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 680.605 ; gain = 437.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232TOP/RS232TOP.runs/synth_1/RS232top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 680.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 13:53:55 2019...
