$date
	Sat Nov  9 13:15:09 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module icarus_tb $end
$var reg 8 ! D [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var wire 8 " Q [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 # CLK $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 $ OE_N $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
bx "
b0 !
$end
#200
1$
#390
bz "
#400
0$
#590
bx "
#600
1#
b10101010 !
#700
b1 !
#790
b10101010 "
#900
b11111111 !
#1100
0#
b0 !
#1300
1$
1#
b11111111 !
#1490
bz "
#1500
0$
#1690
b11111111 "
#1700
