
---------- Begin Simulation Statistics ----------
final_tick                               164628557344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829044                       # Number of bytes of host memory used
host_op_rate                                    61078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.26                       # Real time elapsed on the host
host_tick_rate                               84781323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023931                       # Number of seconds simulated
sim_ticks                                 23930700750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       483390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        975034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6496186                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       561830                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6991900                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2723437                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6496186                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3772749                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7141883                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           82167                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       384583                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17583901                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11395820                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       561852                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1019683                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19315902                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240039                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44834914                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.384523                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.413388                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40036587     89.30%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1670449      3.73%     93.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       368803      0.82%     93.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       934034      2.08%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       401841      0.90%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227603      0.51%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       104359      0.23%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71555      0.16%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1019683      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44834914                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177967                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454883                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454883     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240039                       # Class of committed instruction
system.switch_cpus.commit.refs                4088996                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.786136                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.786136                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38672527                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44182964                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2383961                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4809986                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562529                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1428559                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5299846                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786384                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              968088                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25127                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7141883                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2464311                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44539727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29401171                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1125058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149220                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2755155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2805604                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.614298                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47857568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.062711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.502804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39460812     82.45%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           385663      0.81%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           579988      1.21%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           536515      1.12%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           859225      1.80%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964392      2.02%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           370691      0.77%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           381694      0.80%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4318588      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47857568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737436                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3732811                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.725521                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11346935                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             967987                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20862246                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6655036                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1451335                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36540017                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10378948                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1280836                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34724445                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         231288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2466675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562529                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2849547                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       572540                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114027                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1336                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3200151                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       817220                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1336                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       586214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30468657                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28620568                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684458                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20854521                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.597989                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28768620                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47285052                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23695432                       # number of integer regfile writes
system.switch_cpus.ipc                       0.208937                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.208937                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       337409      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23997979     66.65%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1060      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10632460     29.53%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1036373      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36005281                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1333843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037046                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          294245     22.06%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         997523     74.79%     96.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42075      3.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37001715                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    121613037                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28620568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55840841                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36540017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36005281                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19299950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       411064                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26500703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47857568                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.752342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.686174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36846929     76.99%     76.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3111468      6.50%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1639899      3.43%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1503711      3.14%     90.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1696325      3.54%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1228343      2.57%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       996915      2.08%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477447      1.00%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       356531      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47857568                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.752283                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2464334                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       463628                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       500760                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6655036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1451335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20119101                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 47861380                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29369496                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3901545                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3051629                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6857138                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        215713                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106381611                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41407820                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50447053                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5277672                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         100371                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562529                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9591800                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29035133                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57095420                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4436                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6804                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7293253                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6770                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             80371172                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76169263                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913458                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            200                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             485789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75776                       # Transaction distribution
system.membus.trans_dist::CleanEvict           407614                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5855                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5855                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        485789                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1466678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1466678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1466678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36314880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36314880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36314880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            491644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  491644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              491644                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1383344000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2727160500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23930700750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       317475                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1122266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     76730176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76734144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          483555                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4849664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1440827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1440627     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    200      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1440827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1198425000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435807500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       465628                       # number of demand (read+write) hits
system.l2.demand_hits::total                   465628                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       465628                       # number of overall hits
system.l2.overall_hits::total                  465628                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       491577                       # number of demand (read+write) misses
system.l2.demand_misses::total                 491644                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       491577                       # number of overall misses
system.l2.overall_misses::total                491644                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5026000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  49435802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49440828000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5026000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  49435802000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49440828000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957205                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957205                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.513555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.513589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.513555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.513589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82393.442623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100565.734361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100562.252361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82393.442623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100565.734361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100562.252361                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75776                       # number of writebacks
system.l2.writebacks::total                     75776                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       491577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            491638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       491577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           491638                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  44520032000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44524448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  44520032000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44524448000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.513555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.513582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.513555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.513582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72393.442623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90565.734361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90563.479633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72393.442623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90565.734361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90563.479633                       # average overall mshr miss latency
system.l2.replacements                         483555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       241699                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           241699                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       241699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       241699                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14987                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14987                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5855                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    497253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     497253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.280923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.280923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84928.010248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84928.010248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    438703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    438703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.280923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.280923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74928.010248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74928.010248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82393.442623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81064.516129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72393.442623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72393.442623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       450641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            450641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       485722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          485727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  48938548500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48938548500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.518733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.518735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100754.234933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100753.197784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       485722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       485722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  44081328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44081328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.518733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.518730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90754.234933                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90754.234933                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8137.058633                       # Cycle average of tags in use
system.l2.tags.total_refs                     1815843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    483555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.755194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.989190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.343704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.834743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8127.872999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1011                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15799411                       # Number of tag accesses
system.l2.tags.data_accesses                 15799411                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31460928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31465216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4849664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4849664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       491577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              491644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       163138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1314668063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1314847247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       163138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           165812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      202654492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            202654492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      202654492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       163138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1314668063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1517501739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    490697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000480030250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              966118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      491638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75776                       # Number of write requests accepted
system.mem_ctrls.readBursts                    491638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4802                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14962946500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2453790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24164659000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30489.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49239.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                491638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  180021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  109324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       467550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.543689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.476185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.689211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       411959     88.11%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45585      9.75%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6831      1.46%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1915      0.41%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          653      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          332      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          153      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       467550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.987280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.911473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.257684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4610     97.73%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          104      2.20%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4717                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.363897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4582     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.51%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               81      1.72%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      0.59%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4717                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31408512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   56320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4848064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31464832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4849664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1312.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1314.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23929198000                       # Total gap between requests
system.mem_ctrls.avgGap                      42172.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31404608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4848064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 163137.721740137524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1312314600.733119010925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202587632.123559951782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       491577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        75776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1907250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  24162751750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 582017194250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31266.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49153.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7680759.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1659914340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            882235035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1741438860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197389080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1888788720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10490840310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        354937920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17215544265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.391565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    835997250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    798980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22295712750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1678506900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            892117215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1762573260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198031140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1888788720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10478845800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        365072640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17263935675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        721.413713                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    862843250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    798980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22268866750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23930690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2464194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2464204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2464194                       # number of overall hits
system.cpu.icache.overall_hits::total         2464204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8239000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8239000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2464311                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2464322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2464311                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2464322                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69822.033898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69822.033898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5118500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83909.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83909.836066                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2464194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2464204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2464311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2464322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69822.033898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83909.836066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4928706                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4928706                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3474798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3474800                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3474798                       # number of overall hits
system.cpu.dcache.overall_hits::total         3474800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2058540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2058545                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2058540                       # number of overall misses
system.cpu.dcache.overall_misses::total       2058545                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 123378491007                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 123378491007                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 123378491007                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 123378491007                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5533338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5533345                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5533338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5533345                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.372025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.372025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.372025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.372025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59934.949531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59934.803955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59934.949531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59934.803955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17353945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            589191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.453853                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.812500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       241699                       # number of writebacks
system.cpu.dcache.writebacks::total            241699                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1101335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1101335                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1101335                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1101335                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957205                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55908313072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55908313072                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  55908313072                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55908313072                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58407.878220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58407.878220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58407.878220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58407.878220                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956186                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2861627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2861627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2037598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2037603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 122666206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 122666206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4899225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4899230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.415902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.415903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60201.377553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60201.229827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1100895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1100895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  55222797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55222797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.191194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.191194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58954.435931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58954.435931                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    712284507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    712284507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34012.248448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34012.248448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20502                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20502                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    685516072                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    685516072                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032332                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33436.546288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33436.546288                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164628557344500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4425949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.628753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.148720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12023900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12023900                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164700942916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46924                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829180                       # Number of bytes of host memory used
host_op_rate                                    81017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   852.44                       # Real time elapsed on the host
host_tick_rate                               84916216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072386                       # Number of seconds simulated
sim_ticks                                 72385572000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1444385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2888772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19787060                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1682522                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21209229                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8327817                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19787060                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11459243                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21662287                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246465                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1133147                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53104531                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34468915                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1682522                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3018949                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59253148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821445                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    135532652                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.382354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.407167                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    121055188     89.32%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5075964      3.75%     93.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1088307      0.80%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2820898      2.08%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1206112      0.89%     96.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694696      0.51%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       351113      0.26%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       221425      0.16%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3018949      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135532652                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631822                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399634                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399634     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821445                       # Class of committed instruction
system.switch_cpus.commit.refs               12331794                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.825705                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.825705                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     117006229                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      133771419                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7176911                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14635086                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1684418                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4268500                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16154545                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2323675                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2958467                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70899                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21662287                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7496844                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             134734573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               88902155                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3368836                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149631                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8352153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8574282                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.614088                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    144771144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.063748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.502764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        119327521     82.42%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1157922      0.80%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1795702      1.24%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1612072      1.11%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2564746      1.77%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2922249      2.02%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1212983      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1157285      0.80%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13020664      8.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    144771144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2202962                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11290275                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.718785                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33157899                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2956323                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        65171451                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20279788                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4414422                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111023573                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30201576                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3804720                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104059387                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         676522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7053182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1684418                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8175447                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1605423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       349622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3386                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9880133                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2482260                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3386                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1730421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          92883273                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86827729                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682919                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63431798                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.599759                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87277231                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        140876065                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71913594                       # number of integer regfile writes
system.switch_cpus.ipc                       0.207224                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.207224                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1019222      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72726742     67.42%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3334      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30955408     28.70%     97.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3159402      2.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107864108                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3768409                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034937                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          881945     23.40%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2776800     73.69%     97.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        109664      2.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110613295                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    365550319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86827729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170228036                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111023573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107864108                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59202055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1282551                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81278031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    144771144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.745066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.684353                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111925480     77.31%     77.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9216578      6.37%     83.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4907258      3.39%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4523020      3.12%     90.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4981397      3.44%     93.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3662501      2.53%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2978807      2.06%     98.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1455805      1.01%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1120298      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    144771144                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.745066                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7496844                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1372406                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1467998                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20279788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4414422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        59756324                       # number of misc regfile reads
system.switch_cpus.numCycles                144771144                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        90169921                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11350949                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9172445                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19587284                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        635136                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     322462983                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125482925                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    152884043                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16027202                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         321521                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1684418                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      27701581                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88614408                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173118547                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15577                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20223                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21698983                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20166                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            243588296                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           231491727                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          535                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            535                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1426937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       236108                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1208277                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17450                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1426937                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4333159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4333159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4333159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1444387                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1444387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1444387                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4148173500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8004073750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  72385572000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       972242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3275258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8408196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8408196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226487424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              226487424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1444768                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15110912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4247500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011222                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4246965     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    535      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4247500                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3538866000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4204098000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1358345                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1358345                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1358345                       # number of overall hits
system.l2.overall_hits::total                 1358345                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1444387                       # number of demand (read+write) misses
system.l2.demand_misses::total                1444387                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1444387                       # number of overall misses
system.l2.overall_misses::total               1444387                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 144837302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     144837302500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 144837302500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    144837302500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802732                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802732                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.515350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.515350                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.515350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.515350                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100275.966552                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100275.966552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100275.966552                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100275.966552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              236108                       # number of writebacks
system.l2.writebacks::total                    236108                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1444387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1444387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1444387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1444387                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 130393432500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 130393432500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 130393432500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 130393432500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.515350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.515350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.515350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.515350                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90275.966552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90275.966552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90275.966552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90275.966552                       # average overall mshr miss latency
system.l2.replacements                        1444768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       736134                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           736134                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       736134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       736134                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          152                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           152                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        51934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51934                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        17450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1480259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1480259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.251499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84828.624642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84828.624642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1305759500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1305759500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.251499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74828.624642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74828.624642                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1306411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1306411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1426937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1426937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 143357043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143357043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.522047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.522047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100464.871960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100464.871960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1426937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1426937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 129087673000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129087673000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.522047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.522047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90464.871960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90464.871960                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5702892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1452960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.925017                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.677113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8181.322887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46288480                       # Number of tag accesses
system.l2.tags.data_accesses                 46288480                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72385572000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     92440768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           92440768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15110912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15110912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1444387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1444387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       236108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             236108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1277060683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1277060683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208755855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208755855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208755855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1277060683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1485816538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    236108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1442124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000403920250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14709                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14709                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2855848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             221714                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1444387                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     236108                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1444387                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   236108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             89965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             89321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             89755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             89739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             90550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             89611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            88590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            89161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            88857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            91987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            91473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            91823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14403                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43525298250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7210620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             70565123250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30181.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48931.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1444387                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               236108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  521152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  524359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  308889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   87724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1372866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.236285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.849489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.139397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1202486     87.59%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       139096     10.13%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21160      1.54%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6087      0.44%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2262      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          915      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          441      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          213      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1372866                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.059215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.758741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.381332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10541     71.66%     71.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1542     10.48%     82.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          612      4.16%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          414      2.81%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          341      2.32%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          347      2.36%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          288      1.96%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          225      1.53%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          147      1.00%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          120      0.82%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           67      0.46%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           28      0.19%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           17      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            8      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.052077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.337981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14325     97.39%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.58%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223      1.52%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      0.46%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14709                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               92295936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15111040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                92440768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15110912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1275.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       208.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1277.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72386723500                       # Total gap between requests
system.mem_ctrls.avgGap                      43074.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     92295936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15111040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1275059842.035923957825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208757623.687770277262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1444387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       236108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  70565123250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1784288822250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48854.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7557087.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4903937640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2606531235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5151245820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          610630380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5714308080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31604241090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1181962080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51772856325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        715.237234                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2810737250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2417220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67157614750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4898218500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2603495235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5145519540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          621863820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5714308080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31600869540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1184801280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51769075995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        715.185009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2818439500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2417220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67149912500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    96316262000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9961038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9961048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9961038                       # number of overall hits
system.cpu.icache.overall_hits::total         9961048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8239000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8239000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8239000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9961155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9961166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9961155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9961166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69822.033898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69822.033898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5118500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83909.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83909.836066                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9961038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9961048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8239000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9961155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9961166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70418.803419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69822.033898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83909.836066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83909.836066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.036239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9961110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160663.064516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.035655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19922394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19922394                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14190792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14190794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14190792                       # number of overall hits
system.cpu.dcache.overall_hits::total        14190794                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8175828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8175833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8175828                       # number of overall misses
system.cpu.dcache.overall_misses::total       8175833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 487504938933                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 487504938933                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 487504938933                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 487504938933                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22366620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22366627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22366620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22366627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.365537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.365537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.365537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.365537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59627.592329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59627.555863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59627.592329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59627.555863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     66389043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2239908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              60                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.639183                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.416667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       977833                       # number of writebacks
system.cpu.dcache.writebacks::total            977833                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4415891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4415891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4415891                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4415891                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759937                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 219677564144                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 219677564144                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 219677564144                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 219677564144                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.168105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.168105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.168105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.168105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58425.863025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58425.863025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58425.863025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58425.863025                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758918                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11715110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11715110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8085237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8085242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 484574175500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 484574175500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19800347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19800352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.408338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59933.206101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59933.169038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4414155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4414155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 216861128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 216861128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.185405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.185405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59072.809597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59072.809597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2930763433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2930763433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32351.595997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32351.595997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1736                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2816436144                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2816436144                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31696.991098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31696.991098                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164700942916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.598701                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17950736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.774206                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.598700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48493196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48493196                       # Number of data accesses

---------- End Simulation Statistics   ----------
