
TrabajoSED_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007154  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00020958  080072f4  080072f4  000172f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08027c4c  08027c4c  00040090  2**0
                  CONTENTS
  4 .ARM          00000008  08027c4c  08027c4c  00037c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08027c54  08027c54  00040090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08027c54  08027c54  00037c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08027c58  08027c58  00037c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08027c5c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000090  08027cec  00040090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08027cec  0004024c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f6b  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000258e  00000000  00000000  0005102b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  000535c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018dad  00000000  00000000  00054648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00014755  00000000  00000000  0006d3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a0353  00000000  00000000  00081b4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00121e9d  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000f58  00000000  00000000  00121ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000049c4  00000000  00000000  00122e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080072dc 	.word	0x080072dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	080072dc 	.word	0x080072dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000588:	f002 fe7a 	bl	8003280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058c:	f000 f836 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 fa74 	bl	8000a7c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000594:	f000 f89e 	bl	80006d4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8000598:	f000 fa00 	bl	800099c <MX_TIM4_Init>
  MX_SPI1_Init();
 800059c:	f000 f978 	bl	8000890 <MX_SPI1_Init>
  MX_RTC_Init();
 80005a0:	f000 f8ea 	bl	8000778 <MX_RTC_Init>
  MX_TIM3_Init();
 80005a4:	f000 f9ac 	bl	8000900 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80005a8:	4810      	ldr	r0, [pc, #64]	; (80005ec <main+0x68>)
 80005aa:	f005 fa77 	bl	8005a9c <HAL_TIM_Base_Start_IT>
  HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80005ae:	2029      	movs	r0, #41	; 0x29
 80005b0:	f003 fc17 	bl	8003de2 <HAL_NVIC_DisableIRQ>
  Led_Init();
 80005b4:	f000 fb04 	bl	8000bc0 <Led_Init>
  ST7735_Init();
 80005b8:	f002 fa3a 	bl	8002a30 <ST7735_Init>
	  HAL_Delay(50);
  }
  */

  //uint32_t longtime = 0;
  printMenu_Estado();
 80005bc:	f001 f8b8 	bl	8001730 <printMenu_Estado>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  humedad = sensorHumedad();
 80005c0:	f000 fb3c 	bl	8000c3c <sensorHumedad>
 80005c4:	4603      	mov	r3, r0
 80005c6:	461a      	mov	r2, r3
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <main+0x6c>)
 80005ca:	701a      	strb	r2, [r3, #0]

	  modoHandler();
 80005cc:	f000 fc70 	bl	8000eb0 <modoHandler>
	  menuHandler();
 80005d0:	f000 fc92 	bl	8000ef8 <menuHandler>

	  LED_ON_OFF(humedad);
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <main+0x6c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 fb87 	bl	8000cec <LED_ON_OFF>
		  printMenu_CambioModo();
		  longtime = HAL_GetTick() + 2000;
	  }*/
	  //HAL_Delay(1000);

		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80005de:	2200      	movs	r2, #0
 80005e0:	4904      	ldr	r1, [pc, #16]	; (80005f4 <main+0x70>)
 80005e2:	4805      	ldr	r0, [pc, #20]	; (80005f8 <main+0x74>)
 80005e4:	f004 fc4a 	bl	8004e7c <HAL_RTC_GetTime>
	  humedad = sensorHumedad();
 80005e8:	e7ea      	b.n	80005c0 <main+0x3c>
 80005ea:	bf00      	nop
 80005ec:	20000180 	.word	0x20000180
 80005f0:	20000213 	.word	0x20000213
 80005f4:	200000ac 	.word	0x200000ac
 80005f8:	20000108 	.word	0x20000108

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	2230      	movs	r2, #48	; 0x30
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f006 f9ea 	bl	80069e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	4b29      	ldr	r3, [pc, #164]	; (80006cc <SystemClock_Config+0xd0>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a28      	ldr	r2, [pc, #160]	; (80006cc <SystemClock_Config+0xd0>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b26      	ldr	r3, [pc, #152]	; (80006cc <SystemClock_Config+0xd0>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	4b23      	ldr	r3, [pc, #140]	; (80006d0 <SystemClock_Config+0xd4>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a22      	ldr	r2, [pc, #136]	; (80006d0 <SystemClock_Config+0xd4>)
 8000646:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b20      	ldr	r3, [pc, #128]	; (80006d0 <SystemClock_Config+0xd4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000658:	230a      	movs	r3, #10
 800065a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000664:	2301      	movs	r3, #1
 8000666:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000668:	2302      	movs	r3, #2
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066c:	2300      	movs	r3, #0
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000670:	2308      	movs	r3, #8
 8000672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000674:	2360      	movs	r3, #96	; 0x60
 8000676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000678:	2302      	movs	r3, #2
 800067a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800067c:	2308      	movs	r3, #8
 800067e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 0320 	add.w	r3, r7, #32
 8000684:	4618      	mov	r0, r3
 8000686:	f003 fd95 	bl	80041b4 <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000690:	f002 f8ea 	bl	8002868 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006ac:	f107 030c 	add.w	r3, r7, #12
 80006b0:	2103      	movs	r1, #3
 80006b2:	4618      	mov	r0, r3
 80006b4:	f003 fff6 	bl	80046a4 <HAL_RCC_ClockConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006be:	f002 f8d3 	bl	8002868 <Error_Handler>
  }
}
 80006c2:	bf00      	nop
 80006c4:	3750      	adds	r7, #80	; 0x50
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006da:	463b      	mov	r3, r7
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006e6:	4b21      	ldr	r3, [pc, #132]	; (800076c <MX_ADC1_Init+0x98>)
 80006e8:	4a21      	ldr	r2, [pc, #132]	; (8000770 <MX_ADC1_Init+0x9c>)
 80006ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006ec:	4b1f      	ldr	r3, [pc, #124]	; (800076c <MX_ADC1_Init+0x98>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80006f2:	4b1e      	ldr	r3, [pc, #120]	; (800076c <MX_ADC1_Init+0x98>)
 80006f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80006f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <MX_ADC1_Init+0x98>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000700:	4b1a      	ldr	r3, [pc, #104]	; (800076c <MX_ADC1_Init+0x98>)
 8000702:	2200      	movs	r2, #0
 8000704:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000706:	4b19      	ldr	r3, [pc, #100]	; (800076c <MX_ADC1_Init+0x98>)
 8000708:	2200      	movs	r2, #0
 800070a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800070e:	4b17      	ldr	r3, [pc, #92]	; (800076c <MX_ADC1_Init+0x98>)
 8000710:	2200      	movs	r2, #0
 8000712:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000714:	4b15      	ldr	r3, [pc, #84]	; (800076c <MX_ADC1_Init+0x98>)
 8000716:	4a17      	ldr	r2, [pc, #92]	; (8000774 <MX_ADC1_Init+0xa0>)
 8000718:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <MX_ADC1_Init+0x98>)
 800071c:	2200      	movs	r2, #0
 800071e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <MX_ADC1_Init+0x98>)
 8000722:	2201      	movs	r2, #1
 8000724:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_ADC1_Init+0x98>)
 8000728:	2200      	movs	r2, #0
 800072a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <MX_ADC1_Init+0x98>)
 8000730:	2201      	movs	r2, #1
 8000732:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000734:	480d      	ldr	r0, [pc, #52]	; (800076c <MX_ADC1_Init+0x98>)
 8000736:	f002 fe39 	bl	80033ac <HAL_ADC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000740:	f002 f892 	bl	8002868 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000744:	2301      	movs	r3, #1
 8000746:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000748:	2301      	movs	r3, #1
 800074a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800074c:	2300      	movs	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000750:	463b      	mov	r3, r7
 8000752:	4619      	mov	r1, r3
 8000754:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_ADC1_Init+0x98>)
 8000756:	f002 ffed 	bl	8003734 <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000760:	f002 f882 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	200000c0 	.word	0x200000c0
 8000770:	40012000 	.word	0x40012000
 8000774:	0f000001 	.word	0x0f000001

08000778 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b090      	sub	sp, #64	; 0x40
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800077e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800078e:	2300      	movs	r3, #0
 8000790:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000792:	463b      	mov	r3, r7
 8000794:	2228      	movs	r2, #40	; 0x28
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f006 f923 	bl	80069e4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800079e:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <MX_RTC_Init+0x110>)
 80007a0:	4a3a      	ldr	r2, [pc, #232]	; (800088c <MX_RTC_Init+0x114>)
 80007a2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007a4:	4b38      	ldr	r3, [pc, #224]	; (8000888 <MX_RTC_Init+0x110>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80007aa:	4b37      	ldr	r3, [pc, #220]	; (8000888 <MX_RTC_Init+0x110>)
 80007ac:	227f      	movs	r2, #127	; 0x7f
 80007ae:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80007b0:	4b35      	ldr	r3, [pc, #212]	; (8000888 <MX_RTC_Init+0x110>)
 80007b2:	22ff      	movs	r2, #255	; 0xff
 80007b4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007b6:	4b34      	ldr	r3, [pc, #208]	; (8000888 <MX_RTC_Init+0x110>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007bc:	4b32      	ldr	r3, [pc, #200]	; (8000888 <MX_RTC_Init+0x110>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007c2:	4b31      	ldr	r3, [pc, #196]	; (8000888 <MX_RTC_Init+0x110>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007c8:	482f      	ldr	r0, [pc, #188]	; (8000888 <MX_RTC_Init+0x110>)
 80007ca:	f004 fa47 	bl	8004c5c <HAL_RTC_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80007d4:	f002 f848 	bl	8002868 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007ee:	2300      	movs	r3, #0
 80007f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80007f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007f6:	2200      	movs	r2, #0
 80007f8:	4619      	mov	r1, r3
 80007fa:	4823      	ldr	r0, [pc, #140]	; (8000888 <MX_RTC_Init+0x110>)
 80007fc:	f004 faa4 	bl	8004d48 <HAL_RTC_SetTime>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000806:	f002 f82f 	bl	8002868 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800080a:	2301      	movs	r3, #1
 800080c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000810:	2301      	movs	r3, #1
 8000812:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000822:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000826:	2200      	movs	r2, #0
 8000828:	4619      	mov	r1, r3
 800082a:	4817      	ldr	r0, [pc, #92]	; (8000888 <MX_RTC_Init+0x110>)
 800082c:	f004 fb84 	bl	8004f38 <HAL_RTC_SetDate>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000836:	f002 f817 	bl	8002868 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800085e:	2301      	movs	r3, #1
 8000860:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000864:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000868:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800086a:	463b      	mov	r3, r7
 800086c:	2200      	movs	r2, #0
 800086e:	4619      	mov	r1, r3
 8000870:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_RTC_Init+0x110>)
 8000872:	f004 fbe5 	bl	8005040 <HAL_RTC_SetAlarm_IT>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 800087c:	f001 fff4 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	3740      	adds	r7, #64	; 0x40
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000108 	.word	0x20000108
 800088c:	40002800 	.word	0x40002800

08000890 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <MX_SPI1_Init+0x68>)
 8000896:	4a19      	ldr	r2, [pc, #100]	; (80008fc <MX_SPI1_Init+0x6c>)
 8000898:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800089a:	4b17      	ldr	r3, [pc, #92]	; (80008f8 <MX_SPI1_Init+0x68>)
 800089c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80008a2:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80008a8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008aa:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008b0:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008bc:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008c6:	2230      	movs	r2, #48	; 0x30
 80008c8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008de:	220a      	movs	r2, #10
 80008e0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	; (80008f8 <MX_SPI1_Init+0x68>)
 80008e4:	f004 fdfb 	bl	80054de <HAL_SPI_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80008ee:	f001 ffbb 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000128 	.word	0x20000128
 80008fc:	40013000 	.word	0x40013000

08000900 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000914:	463b      	mov	r3, r7
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800091c:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <MX_TIM3_Init+0x94>)
 800091e:	4a1e      	ldr	r2, [pc, #120]	; (8000998 <MX_TIM3_Init+0x98>)
 8000920:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47999;
 8000922:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <MX_TIM3_Init+0x94>)
 8000924:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000928:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <MX_TIM3_Init+0x94>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8000;
 8000930:	4b18      	ldr	r3, [pc, #96]	; (8000994 <MX_TIM3_Init+0x94>)
 8000932:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000936:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000938:	4b16      	ldr	r3, [pc, #88]	; (8000994 <MX_TIM3_Init+0x94>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <MX_TIM3_Init+0x94>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000944:	4813      	ldr	r0, [pc, #76]	; (8000994 <MX_TIM3_Init+0x94>)
 8000946:	f005 f859 	bl	80059fc <HAL_TIM_Base_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000950:	f001 ff8a 	bl	8002868 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000954:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000958:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	4619      	mov	r1, r3
 8000960:	480c      	ldr	r0, [pc, #48]	; (8000994 <MX_TIM3_Init+0x94>)
 8000962:	f005 fbc7 	bl	80060f4 <HAL_TIM_ConfigClockSource>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800096c:	f001 ff7c 	bl	8002868 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000978:	463b      	mov	r3, r7
 800097a:	4619      	mov	r1, r3
 800097c:	4805      	ldr	r0, [pc, #20]	; (8000994 <MX_TIM3_Init+0x94>)
 800097e:	f005 ff75 	bl	800686c <HAL_TIMEx_MasterConfigSynchronization>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000988:	f001 ff6e 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	3718      	adds	r7, #24
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000180 	.word	0x20000180
 8000998:	40000400 	.word	0x40000400

0800099c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a2:	f107 0320 	add.w	r3, r7, #32
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	60da      	str	r2, [r3, #12]
 80009b8:	611a      	str	r2, [r3, #16]
 80009ba:	615a      	str	r2, [r3, #20]
 80009bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009c0:	4a2d      	ldr	r2, [pc, #180]	; (8000a78 <MX_TIM4_Init+0xdc>)
 80009c2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1599;
 80009c4:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009c6:	f240 623f 	movw	r2, #1599	; 0x63f
 80009ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009cc:	4b29      	ldr	r3, [pc, #164]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 80009d2:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009d4:	22ff      	movs	r2, #255	; 0xff
 80009d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009de:	4b25      	ldr	r3, [pc, #148]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80009e4:	4823      	ldr	r0, [pc, #140]	; (8000a74 <MX_TIM4_Init+0xd8>)
 80009e6:	f005 f8bb 	bl	8005b60 <HAL_TIM_PWM_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80009f0:	f001 ff3a 	bl	8002868 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f4:	2300      	movs	r3, #0
 80009f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009fc:	f107 0320 	add.w	r3, r7, #32
 8000a00:	4619      	mov	r1, r3
 8000a02:	481c      	ldr	r0, [pc, #112]	; (8000a74 <MX_TIM4_Init+0xd8>)
 8000a04:	f005 ff32 	bl	800686c <HAL_TIMEx_MasterConfigSynchronization>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000a0e:	f001 ff2b 	bl	8002868 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a12:	2360      	movs	r3, #96	; 0x60
 8000a14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	4619      	mov	r1, r3
 8000a28:	4812      	ldr	r0, [pc, #72]	; (8000a74 <MX_TIM4_Init+0xd8>)
 8000a2a:	f005 faa1 	bl	8005f70 <HAL_TIM_PWM_ConfigChannel>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000a34:	f001 ff18 	bl	8002868 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2204      	movs	r2, #4
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	480d      	ldr	r0, [pc, #52]	; (8000a74 <MX_TIM4_Init+0xd8>)
 8000a40:	f005 fa96 	bl	8005f70 <HAL_TIM_PWM_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000a4a:	f001 ff0d 	bl	8002868 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2208      	movs	r2, #8
 8000a52:	4619      	mov	r1, r3
 8000a54:	4807      	ldr	r0, [pc, #28]	; (8000a74 <MX_TIM4_Init+0xd8>)
 8000a56:	f005 fa8b 	bl	8005f70 <HAL_TIM_PWM_ConfigChannel>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8000a60:	f001 ff02 	bl	8002868 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000a64:	4803      	ldr	r0, [pc, #12]	; (8000a74 <MX_TIM4_Init+0xd8>)
 8000a66:	f002 fb0b 	bl	8003080 <HAL_TIM_MspPostInit>

}
 8000a6a:	bf00      	nop
 8000a6c:	3728      	adds	r7, #40	; 0x28
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200001c8 	.word	0x200001c8
 8000a78:	40000800 	.word	0x40000800

08000a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	4b46      	ldr	r3, [pc, #280]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a45      	ldr	r2, [pc, #276]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b43      	ldr	r3, [pc, #268]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	4b3f      	ldr	r3, [pc, #252]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a3e      	ldr	r2, [pc, #248]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000ab8:	f043 0304 	orr.w	r3, r3, #4
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b3c      	ldr	r3, [pc, #240]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0304 	and.w	r3, r3, #4
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	603b      	str	r3, [r7, #0]
 8000ace:	4b38      	ldr	r3, [pc, #224]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	4a37      	ldr	r2, [pc, #220]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ada:	4b35      	ldr	r3, [pc, #212]	; (8000bb0 <MX_GPIO_Init+0x134>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	f003 0308 	and.w	r3, r3, #8
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2150      	movs	r1, #80	; 0x50
 8000aea:	4832      	ldr	r0, [pc, #200]	; (8000bb4 <MX_GPIO_Init+0x138>)
 8000aec:	f003 fb30 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2110      	movs	r1, #16
 8000af4:	4830      	ldr	r0, [pc, #192]	; (8000bb8 <MX_GPIO_Init+0x13c>)
 8000af6:	f003 fb2b 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b00:	482e      	ldr	r0, [pc, #184]	; (8000bbc <MX_GPIO_Init+0x140>)
 8000b02:	f003 fb25 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000b06:	230d      	movs	r3, #13
 8000b08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 030c 	add.w	r3, r7, #12
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4826      	ldr	r0, [pc, #152]	; (8000bb4 <MX_GPIO_Init+0x138>)
 8000b1c:	f003 f97c 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000b20:	2350      	movs	r3, #80	; 0x50
 8000b22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	4619      	mov	r1, r3
 8000b36:	481f      	ldr	r0, [pc, #124]	; (8000bb4 <MX_GPIO_Init+0x138>)
 8000b38:	f003 f96e 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b3c:	2310      	movs	r3, #16
 8000b3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4c:	f107 030c 	add.w	r3, r7, #12
 8000b50:	4619      	mov	r1, r3
 8000b52:	4819      	ldr	r0, [pc, #100]	; (8000bb8 <MX_GPIO_Init+0x13c>)
 8000b54:	f003 f960 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b6a:	f107 030c 	add.w	r3, r7, #12
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4812      	ldr	r0, [pc, #72]	; (8000bbc <MX_GPIO_Init+0x140>)
 8000b72:	f003 f951 	bl	8003e18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2006      	movs	r0, #6
 8000b7c:	f003 f907 	bl	8003d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b80:	2006      	movs	r0, #6
 8000b82:	f003 f920 	bl	8003dc6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	2008      	movs	r0, #8
 8000b8c:	f003 f8ff 	bl	8003d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000b90:	2008      	movs	r0, #8
 8000b92:	f003 f918 	bl	8003dc6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2100      	movs	r1, #0
 8000b9a:	2009      	movs	r0, #9
 8000b9c:	f003 f8f7 	bl	8003d8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000ba0:	2009      	movs	r0, #9
 8000ba2:	f003 f910 	bl	8003dc6 <HAL_NVIC_EnableIRQ>

}
 8000ba6:	bf00      	nop
 8000ba8:	3720      	adds	r7, #32
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40020000 	.word	0x40020000
 8000bb8:	40020800 	.word	0x40020800
 8000bbc:	40020c00 	.word	0x40020c00

08000bc0 <Led_Init>:

/* USER CODE BEGIN 4 */
void Led_Init(){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4806      	ldr	r0, [pc, #24]	; (8000be0 <Led_Init+0x20>)
 8000bc8:	f005 f81a 	bl	8005c00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000bcc:	2104      	movs	r1, #4
 8000bce:	4804      	ldr	r0, [pc, #16]	; (8000be0 <Led_Init+0x20>)
 8000bd0:	f005 f816 	bl	8005c00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000bd4:	2108      	movs	r1, #8
 8000bd6:	4802      	ldr	r0, [pc, #8]	; (8000be0 <Led_Init+0x20>)
 8000bd8:	f005 f812 	bl	8005c00 <HAL_TIM_PWM_Start>
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200001c8 	.word	0x200001c8

08000be4 <ControlManual>:

//	Control manual de riego
void ControlManual()
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <ControlAutomatico_Humedad>:
//	Control automático de riego basado en la humedad de la tierra
void ControlAutomatico_Humedad(uint8_t humedad)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
	if (humedad > humedad_maxima){
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <ControlAutomatico_Humedad+0x30>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	79fa      	ldrb	r2, [r7, #7]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d902      	bls.n	8000c0e <ControlAutomatico_Humedad+0x1a>
		CerrarValvula();
 8000c08:	f000 f864 	bl	8000cd4 <CerrarValvula>
	}
	else if(humedad < humedad_minima){
		AbrirValvula();
	}
}
 8000c0c:	e006      	b.n	8000c1c <ControlAutomatico_Humedad+0x28>
	else if(humedad < humedad_minima){
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <ControlAutomatico_Humedad+0x34>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	79fa      	ldrb	r2, [r7, #7]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d201      	bcs.n	8000c1c <ControlAutomatico_Humedad+0x28>
		AbrirValvula();
 8000c18:	f000 f850 	bl	8000cbc <AbrirValvula>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000019 	.word	0x20000019
 8000c28:	20000018 	.word	0x20000018

08000c2c <ControlAutomatico_Tiempo>:

//	Control automático de riego basado en tiempo
void ControlAutomatico_Tiempo()
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
	...

08000c3c <sensorHumedad>:

uint8_t sensorHumedad(){
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
	uint8_t valor_porc_sens = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_Start(&hadc1);
 8000c46:	481b      	ldr	r0, [pc, #108]	; (8000cb4 <sensorHumedad+0x78>)
 8000c48:	f002 fbf4 	bl	8003434 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY)==HAL_OK)
 8000c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c50:	4818      	ldr	r0, [pc, #96]	; (8000cb4 <sensorHumedad+0x78>)
 8000c52:	f002 fcd6 	bl	8003602 <HAL_ADC_PollForConversion>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d123      	bne.n	8000ca4 <sensorHumedad+0x68>
	{
		uint16_t ADC_val=HAL_ADC_GetValue(&hadc1);
 8000c5c:	4815      	ldr	r0, [pc, #84]	; (8000cb4 <sensorHumedad+0x78>)
 8000c5e:	f002 fd5b 	bl	8003718 <HAL_ADC_GetValue>
 8000c62:	4603      	mov	r3, r0
 8000c64:	80bb      	strh	r3, [r7, #4]
		ADC_val = ADC_val > ADC_HUMEDAD_MAX ? ADC_HUMEDAD_MAX : ADC_val < ADC_HUMEDAD_MIN ? ADC_HUMEDAD_MIN : ADC_val;
 8000c66:	88bb      	ldrh	r3, [r7, #4]
 8000c68:	f240 3252 	movw	r2, #850	; 0x352
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d807      	bhi.n	8000c80 <sensorHumedad+0x44>
 8000c70:	88bb      	ldrh	r3, [r7, #4]
 8000c72:	f240 22df 	movw	r2, #735	; 0x2df
 8000c76:	4293      	cmp	r3, r2
 8000c78:	bf38      	it	cc
 8000c7a:	4613      	movcc	r3, r2
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	e001      	b.n	8000c84 <sensorHumedad+0x48>
 8000c80:	f240 3352 	movw	r3, #850	; 0x352
 8000c84:	80bb      	strh	r3, [r7, #4]
		valor_porc_sens=100-(((ADC_val-ADC_HUMEDAD_MIN)*100)/(ADC_HUMEDAD_MAX-ADC_HUMEDAD_MIN));
 8000c86:	88bb      	ldrh	r3, [r7, #4]
 8000c88:	f2a3 23df 	subw	r3, r3, #735	; 0x2df
 8000c8c:	2264      	movs	r2, #100	; 0x64
 8000c8e:	fb02 f303 	mul.w	r3, r2, r3
 8000c92:	4a09      	ldr	r2, [pc, #36]	; (8000cb8 <sensorHumedad+0x7c>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1152      	asrs	r2, r2, #5
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1a9b      	subs	r3, r3, r2
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	3364      	adds	r3, #100	; 0x64
 8000ca2:	71fb      	strb	r3, [r7, #7]
	}
	HAL_ADC_Stop(&hadc1);
 8000ca4:	4803      	ldr	r0, [pc, #12]	; (8000cb4 <sensorHumedad+0x78>)
 8000ca6:	f002 fc79 	bl	800359c <HAL_ADC_Stop>
	return valor_porc_sens;
 8000caa:	79fb      	ldrb	r3, [r7, #7]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	200000c0 	.word	0x200000c0
 8000cb8:	473c1ab7 	.word	0x473c1ab7

08000cbc <AbrirValvula>:

void AbrirValvula(){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,1);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cc6:	4802      	ldr	r0, [pc, #8]	; (8000cd0 <AbrirValvula+0x14>)
 8000cc8:	f003 fa42 	bl	8004150 <HAL_GPIO_WritePin>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020c00 	.word	0x40020c00

08000cd4 <CerrarValvula>:

void CerrarValvula(){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15,0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cde:	4802      	ldr	r0, [pc, #8]	; (8000ce8 <CerrarValvula+0x14>)
 8000ce0:	f003 fa36 	bl	8004150 <HAL_GPIO_WritePin>
}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40020c00 	.word	0x40020c00

08000cec <LED_ON_OFF>:
//	Encendido de led
void LED_ON_OFF(uint8_t humedad)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
	static uint32_t last_time = 0;
	if(HAL_GetTick() < last_time + 100){
 8000cf6:	f002 fb29 	bl	800334c <HAL_GetTick>
		//return;
	}

	if(humedad < humedad_minima){
 8000cfa:	4b57      	ldr	r3, [pc, #348]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	79fa      	ldrb	r2, [r7, #7]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d21a      	bcs.n	8000d3a <LED_ON_OFF+0x4e>
		uint8_t R = 255-(humedad*128/humedad_minima);
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	01db      	lsls	r3, r3, #7
 8000d08:	4a53      	ldr	r2, [pc, #332]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d0a:	7812      	ldrb	r2, [r2, #0]
 8000d0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	73bb      	strb	r3, [r7, #14]
		uint8_t G = (humedad*127/humedad_minima);
 8000d16:	79fa      	ldrb	r2, [r7, #7]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	01db      	lsls	r3, r3, #7
 8000d1c:	1a9b      	subs	r3, r3, r2
 8000d1e:	4a4e      	ldr	r2, [pc, #312]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d20:	7812      	ldrb	r2, [r2, #0]
 8000d22:	fb93 f3f2 	sdiv	r3, r3, r2
 8000d26:	737b      	strb	r3, [r7, #13]
		uint8_t B = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	733b      	strb	r3, [r7, #12]
		WriteRGB(R, G, B);
 8000d2c:	7b3a      	ldrb	r2, [r7, #12]
 8000d2e:	7b79      	ldrb	r1, [r7, #13]
 8000d30:	7bbb      	ldrb	r3, [r7, #14]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f898 	bl	8000e68 <WriteRGB>
 8000d38:	e084      	b.n	8000e44 <LED_ON_OFF+0x158>
	}
	else if(humedad < humedad_media){
 8000d3a:	4b48      	ldr	r3, [pc, #288]	; (8000e5c <LED_ON_OFF+0x170>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	79fa      	ldrb	r2, [r7, #7]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d22b      	bcs.n	8000d9c <LED_ON_OFF+0xb0>
		uint8_t R = 127-((humedad-humedad_minima)*127/(humedad_media-humedad_minima));
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	4a44      	ldr	r2, [pc, #272]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d48:	7812      	ldrb	r2, [r2, #0]
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	01db      	lsls	r3, r3, #7
 8000d50:	1a9a      	subs	r2, r3, r2
 8000d52:	4b42      	ldr	r3, [pc, #264]	; (8000e5c <LED_ON_OFF+0x170>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	4619      	mov	r1, r3
 8000d58:	4b3f      	ldr	r3, [pc, #252]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	1acb      	subs	r3, r1, r3
 8000d5e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8000d68:	747b      	strb	r3, [r7, #17]
		uint8_t G = 127+((humedad-humedad_minima)*128/(humedad_media-humedad_minima));
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	4a3a      	ldr	r2, [pc, #232]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d6e:	7812      	ldrb	r2, [r2, #0]
 8000d70:	1a9b      	subs	r3, r3, r2
 8000d72:	01da      	lsls	r2, r3, #7
 8000d74:	4b39      	ldr	r3, [pc, #228]	; (8000e5c <LED_ON_OFF+0x170>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4b37      	ldr	r3, [pc, #220]	; (8000e58 <LED_ON_OFF+0x16c>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	1acb      	subs	r3, r1, r3
 8000d80:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	337f      	adds	r3, #127	; 0x7f
 8000d88:	743b      	strb	r3, [r7, #16]
		uint8_t B = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
		WriteRGB(R, G, B);
 8000d8e:	7bfa      	ldrb	r2, [r7, #15]
 8000d90:	7c39      	ldrb	r1, [r7, #16]
 8000d92:	7c7b      	ldrb	r3, [r7, #17]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 f867 	bl	8000e68 <WriteRGB>
 8000d9a:	e053      	b.n	8000e44 <LED_ON_OFF+0x158>
	}
	else if(humedad < humedad_maxima){
 8000d9c:	4b30      	ldr	r3, [pc, #192]	; (8000e60 <LED_ON_OFF+0x174>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	79fa      	ldrb	r2, [r7, #7]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d229      	bcs.n	8000dfa <LED_ON_OFF+0x10e>
		uint8_t R = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	753b      	strb	r3, [r7, #20]
		uint8_t G = 127+((humedad_maxima-humedad)*128/(humedad_maxima-humedad_media));
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <LED_ON_OFF+0x174>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	01da      	lsls	r2, r3, #7
 8000db6:	4b2a      	ldr	r3, [pc, #168]	; (8000e60 <LED_ON_OFF+0x174>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4b27      	ldr	r3, [pc, #156]	; (8000e5c <LED_ON_OFF+0x170>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	1acb      	subs	r3, r1, r3
 8000dc2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	337f      	adds	r3, #127	; 0x7f
 8000dca:	74fb      	strb	r3, [r7, #19]
		uint8_t B = (humedad-humedad_media)*127/(humedad_maxima-humedad_media);
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	4a23      	ldr	r2, [pc, #140]	; (8000e5c <LED_ON_OFF+0x170>)
 8000dd0:	7812      	ldrb	r2, [r2, #0]
 8000dd2:	1a9a      	subs	r2, r3, r2
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	01db      	lsls	r3, r3, #7
 8000dd8:	1a9a      	subs	r2, r3, r2
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <LED_ON_OFF+0x174>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4b1e      	ldr	r3, [pc, #120]	; (8000e5c <LED_ON_OFF+0x170>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	1acb      	subs	r3, r1, r3
 8000de6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000dea:	74bb      	strb	r3, [r7, #18]
		WriteRGB(R, G, B);
 8000dec:	7cba      	ldrb	r2, [r7, #18]
 8000dee:	7cf9      	ldrb	r1, [r7, #19]
 8000df0:	7d3b      	ldrb	r3, [r7, #20]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f000 f838 	bl	8000e68 <WriteRGB>
 8000df8:	e024      	b.n	8000e44 <LED_ON_OFF+0x158>
	}
	else{
		uint8_t R = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	75fb      	strb	r3, [r7, #23]
		uint8_t G = (100-humedad)*127/(100-humedad_maxima);
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8000e04:	4613      	mov	r3, r2
 8000e06:	01db      	lsls	r3, r3, #7
 8000e08:	1a9a      	subs	r2, r3, r2
 8000e0a:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <LED_ON_OFF+0x174>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000e12:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e16:	75bb      	strb	r3, [r7, #22]
		uint8_t B = 127+((humedad-humedad_maxima)*127/(100-humedad_maxima));
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	4a11      	ldr	r2, [pc, #68]	; (8000e60 <LED_ON_OFF+0x174>)
 8000e1c:	7812      	ldrb	r2, [r2, #0]
 8000e1e:	1a9a      	subs	r2, r3, r2
 8000e20:	4613      	mov	r3, r2
 8000e22:	01db      	lsls	r3, r3, #7
 8000e24:	1a9a      	subs	r2, r3, r2
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <LED_ON_OFF+0x174>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000e2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	337f      	adds	r3, #127	; 0x7f
 8000e36:	757b      	strb	r3, [r7, #21]
		WriteRGB(R, G, B);
 8000e38:	7d7a      	ldrb	r2, [r7, #21]
 8000e3a:	7db9      	ldrb	r1, [r7, #22]
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f000 f812 	bl	8000e68 <WriteRGB>
	}

	last_time = HAL_GetTick();
 8000e44:	f002 fa82 	bl	800334c <HAL_GetTick>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <LED_ON_OFF+0x178>)
 8000e4c:	6013      	str	r3, [r2, #0]
	//while(HAL_GetTick()-last_time < 100){};
}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000018 	.word	0x20000018
 8000e5c:	2000001a 	.word	0x2000001a
 8000e60:	20000019 	.word	0x20000019
 8000e64:	20000228 	.word	0x20000228

08000e68 <WriteRGB>:
void WriteRGB(uint8_t R, uint8_t G, uint8_t B){
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
 8000e72:	460b      	mov	r3, r1
 8000e74:	71bb      	strb	r3, [r7, #6]
 8000e76:	4613      	mov	r3, r2
 8000e78:	717b      	strb	r3, [r7, #5]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 255-R);
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8000e80:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <WriteRGB+0x44>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 255-G);
 8000e86:	79bb      	ldrb	r3, [r7, #6]
 8000e88:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <WriteRGB+0x44>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 255-B);
 8000e92:	797b      	ldrb	r3, [r7, #5]
 8000e94:	f1c3 02ff 	rsb	r2, r3, #255	; 0xff
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <WriteRGB+0x44>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	200001c8 	.word	0x200001c8

08000eb0 <modoHandler>:


//HANDLERS
void modoHandler(){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	switch(modo){
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <modoHandler+0x40>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d00f      	beq.n	8000edc <modoHandler+0x2c>
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	dc10      	bgt.n	8000ee2 <modoHandler+0x32>
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d002      	beq.n	8000eca <modoHandler+0x1a>
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d003      	beq.n	8000ed0 <modoHandler+0x20>
 8000ec8:	e00b      	b.n	8000ee2 <modoHandler+0x32>
	case Manual:
		ControlManual();
 8000eca:	f7ff fe8b 	bl	8000be4 <ControlManual>
		break;
 8000ece:	e00c      	b.n	8000eea <modoHandler+0x3a>
	case Automatico_Humedad:
		ControlAutomatico_Humedad(humedad);
 8000ed0:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <modoHandler+0x44>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fe8d 	bl	8000bf4 <ControlAutomatico_Humedad>
		break;
 8000eda:	e006      	b.n	8000eea <modoHandler+0x3a>
	case Automatico_Tiempo:
		ControlAutomatico_Tiempo();
 8000edc:	f7ff fea6 	bl	8000c2c <ControlAutomatico_Tiempo>
		break;
 8000ee0:	e003      	b.n	8000eea <modoHandler+0x3a>
	default:
		modo = Manual;
 8000ee2:	4b03      	ldr	r3, [pc, #12]	; (8000ef0 <modoHandler+0x40>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
		break;
 8000ee8:	bf00      	nop
	}
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000210 	.word	0x20000210
 8000ef4:	20000213 	.word	0x20000213

08000ef8 <menuHandler>:
void menuHandler(){
 8000ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efa:	b0a1      	sub	sp, #132	; 0x84
 8000efc:	af08      	add	r7, sp, #32
	static uint32_t seleccion = 0;
	if(pantalla == Estado){
 8000efe:	4b89      	ldr	r3, [pc, #548]	; (8001124 <menuHandler+0x22c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d140      	bne.n	8000f88 <menuHandler+0x90>
		if((humedad < humedad_minima && !(humedad_previa < humedad_minima)) || (humedad > humedad_minima && !(humedad_previa > humedad_minima)) || (humedad < humedad_maxima && !(humedad_previa < humedad_maxima)) || (humedad > humedad_maxima && !(humedad_previa > humedad_maxima))){
 8000f06:	4b88      	ldr	r3, [pc, #544]	; (8001128 <menuHandler+0x230>)
 8000f08:	781a      	ldrb	r2, [r3, #0]
 8000f0a:	4b88      	ldr	r3, [pc, #544]	; (800112c <menuHandler+0x234>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d205      	bcs.n	8000f1e <menuHandler+0x26>
 8000f12:	4b87      	ldr	r3, [pc, #540]	; (8001130 <menuHandler+0x238>)
 8000f14:	781a      	ldrb	r2, [r3, #0]
 8000f16:	4b85      	ldr	r3, [pc, #532]	; (800112c <menuHandler+0x234>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d223      	bcs.n	8000f66 <menuHandler+0x6e>
 8000f1e:	4b82      	ldr	r3, [pc, #520]	; (8001128 <menuHandler+0x230>)
 8000f20:	781a      	ldrb	r2, [r3, #0]
 8000f22:	4b82      	ldr	r3, [pc, #520]	; (800112c <menuHandler+0x234>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d905      	bls.n	8000f36 <menuHandler+0x3e>
 8000f2a:	4b81      	ldr	r3, [pc, #516]	; (8001130 <menuHandler+0x238>)
 8000f2c:	781a      	ldrb	r2, [r3, #0]
 8000f2e:	4b7f      	ldr	r3, [pc, #508]	; (800112c <menuHandler+0x234>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d917      	bls.n	8000f66 <menuHandler+0x6e>
 8000f36:	4b7c      	ldr	r3, [pc, #496]	; (8001128 <menuHandler+0x230>)
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	4b7e      	ldr	r3, [pc, #504]	; (8001134 <menuHandler+0x23c>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d205      	bcs.n	8000f4e <menuHandler+0x56>
 8000f42:	4b7b      	ldr	r3, [pc, #492]	; (8001130 <menuHandler+0x238>)
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	4b7b      	ldr	r3, [pc, #492]	; (8001134 <menuHandler+0x23c>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d20b      	bcs.n	8000f66 <menuHandler+0x6e>
 8000f4e:	4b76      	ldr	r3, [pc, #472]	; (8001128 <menuHandler+0x230>)
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	4b78      	ldr	r3, [pc, #480]	; (8001134 <menuHandler+0x23c>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d908      	bls.n	8000f6c <menuHandler+0x74>
 8000f5a:	4b75      	ldr	r3, [pc, #468]	; (8001130 <menuHandler+0x238>)
 8000f5c:	781a      	ldrb	r2, [r3, #0]
 8000f5e:	4b75      	ldr	r3, [pc, #468]	; (8001134 <menuHandler+0x23c>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d802      	bhi.n	8000f6c <menuHandler+0x74>
			update_screen = 1;
 8000f66:	4b74      	ldr	r3, [pc, #464]	; (8001138 <menuHandler+0x240>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
		}
		if(update_screen){
 8000f6c:	4b72      	ldr	r3, [pc, #456]	; (8001138 <menuHandler+0x240>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d004      	beq.n	8000f7e <menuHandler+0x86>
			printMenu_Estado();
 8000f74:	f000 fbdc 	bl	8001730 <printMenu_Estado>
			update_screen = 0;
 8000f78:	4b6f      	ldr	r3, [pc, #444]	; (8001138 <menuHandler+0x240>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
		}
		humedad_previa = humedad;
 8000f7e:	4b6a      	ldr	r3, [pc, #424]	; (8001128 <menuHandler+0x230>)
 8000f80:	781a      	ldrb	r2, [r3, #0]
 8000f82:	4b6b      	ldr	r3, [pc, #428]	; (8001130 <menuHandler+0x238>)
 8000f84:	701a      	strb	r2, [r3, #0]
		return;
 8000f86:	e3ba      	b.n	80016fe <menuHandler+0x806>
	}
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000f88:	2006      	movs	r0, #6
 8000f8a:	f002 ff2a 	bl	8003de2 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000f8e:	2008      	movs	r0, #8
 8000f90:	f002 ff27 	bl	8003de2 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8000f94:	2009      	movs	r0, #9
 8000f96:	f002 ff24 	bl	8003de2 <HAL_NVIC_DisableIRQ>

	switch(pantalla){
 8000f9a:	4b62      	ldr	r3, [pc, #392]	; (8001124 <menuHandler+0x22c>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	f200 8398 	bhi.w	80016d6 <menuHandler+0x7de>
 8000fa6:	a201      	add	r2, pc, #4	; (adr r2, 8000fac <menuHandler+0xb4>)
 8000fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fac:	08000fbd 	.word	0x08000fbd
 8000fb0:	0800104f 	.word	0x0800104f
 8000fb4:	080011dd 	.word	0x080011dd
 8000fb8:	080016b5 	.word	0x080016b5
	case Modo_Actual:
		if(update_screen){
 8000fbc:	4b5e      	ldr	r3, [pc, #376]	; (8001138 <menuHandler+0x240>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d004      	beq.n	8000fce <menuHandler+0xd6>
			printMenu_Start();
 8000fc4:	f000 fbee 	bl	80017a4 <printMenu_Start>
			update_screen = 0;
 8000fc8:	4b5b      	ldr	r3, [pc, #364]	; (8001138 <menuHandler+0x240>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 8000fce:	2108      	movs	r1, #8
 8000fd0:	485a      	ldr	r0, [pc, #360]	; (800113c <menuHandler+0x244>)
 8000fd2:	f003 f8a5 	bl	8004120 <HAL_GPIO_ReadPin>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d113      	bne.n	8001004 <menuHandler+0x10c>
 8000fdc:	4b58      	ldr	r3, [pc, #352]	; (8001140 <menuHandler+0x248>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	f083 0301 	eor.w	r3, r3, #1
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d00c      	beq.n	8001004 <menuHandler+0x10c>
			seleccion = 0;
 8000fea:	4b56      	ldr	r3, [pc, #344]	; (8001144 <menuHandler+0x24c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
			pantalla = Cambio_Modo;
 8000ff0:	4b4c      	ldr	r3, [pc, #304]	; (8001124 <menuHandler+0x22c>)
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	701a      	strb	r2, [r3, #0]
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000ff6:	4b50      	ldr	r3, [pc, #320]	; (8001138 <menuHandler+0x240>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
 8000ffc:	4b52      	ldr	r3, [pc, #328]	; (8001148 <menuHandler+0x250>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2200      	movs	r2, #0
 8001002:	625a      	str	r2, [r3, #36]	; 0x24
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001004:	2101      	movs	r1, #1
 8001006:	484d      	ldr	r0, [pc, #308]	; (800113c <menuHandler+0x244>)
 8001008:	f003 f88a 	bl	8004120 <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf14      	ite	ne
 8001012:	2301      	movne	r3, #1
 8001014:	2300      	moveq	r3, #0
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b4c      	ldr	r3, [pc, #304]	; (800114c <menuHandler+0x254>)
 800101a:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 800101c:	2104      	movs	r1, #4
 800101e:	4847      	ldr	r0, [pc, #284]	; (800113c <menuHandler+0x244>)
 8001020:	f003 f87e 	bl	8004120 <HAL_GPIO_ReadPin>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf14      	ite	ne
 800102a:	2301      	movne	r3, #1
 800102c:	2300      	moveq	r3, #0
 800102e:	b2da      	uxtb	r2, r3
 8001030:	4b47      	ldr	r3, [pc, #284]	; (8001150 <menuHandler+0x258>)
 8001032:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8001034:	2108      	movs	r1, #8
 8001036:	4841      	ldr	r0, [pc, #260]	; (800113c <menuHandler+0x244>)
 8001038:	f003 f872 	bl	8004120 <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	bf14      	ite	ne
 8001042:	2301      	movne	r3, #1
 8001044:	2300      	moveq	r3, #0
 8001046:	b2da      	uxtb	r2, r3
 8001048:	4b3d      	ldr	r3, [pc, #244]	; (8001140 <menuHandler+0x248>)
 800104a:	701a      	strb	r2, [r3, #0]
		break;
 800104c:	e357      	b.n	80016fe <menuHandler+0x806>
	case Cambio_Modo:
		if(update_screen){
 800104e:	4b3a      	ldr	r3, [pc, #232]	; (8001138 <menuHandler+0x240>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d00a      	beq.n	800106c <menuHandler+0x174>
			printMenu_CambioModo();
 8001056:	f000 fc29 	bl	80018ac <printMenu_CambioModo>
			printSeleccion(seleccion);
 800105a:	4b3a      	ldr	r3, [pc, #232]	; (8001144 <menuHandler+0x24c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fc99 	bl	8001998 <printSeleccion>
			update_screen = 0;
 8001066:	4b34      	ldr	r3, [pc, #208]	; (8001138 <menuHandler+0x240>)
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 800106c:	2101      	movs	r1, #1
 800106e:	4833      	ldr	r0, [pc, #204]	; (800113c <menuHandler+0x244>)
 8001070:	f003 f856 	bl	8004120 <HAL_GPIO_ReadPin>
 8001074:	4603      	mov	r3, r0
 8001076:	2b01      	cmp	r3, #1
 8001078:	d118      	bne.n	80010ac <menuHandler+0x1b4>
 800107a:	4b34      	ldr	r3, [pc, #208]	; (800114c <menuHandler+0x254>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	f083 0301 	eor.w	r3, r3, #1
 8001082:	b2db      	uxtb	r3, r3
 8001084:	2b00      	cmp	r3, #0
 8001086:	d011      	beq.n	80010ac <menuHandler+0x1b4>
			seleccion = seleccion==2?2:seleccion+1;
 8001088:	4b2e      	ldr	r3, [pc, #184]	; (8001144 <menuHandler+0x24c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b02      	cmp	r3, #2
 800108e:	d003      	beq.n	8001098 <menuHandler+0x1a0>
 8001090:	4b2c      	ldr	r3, [pc, #176]	; (8001144 <menuHandler+0x24c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3301      	adds	r3, #1
 8001096:	e000      	b.n	800109a <menuHandler+0x1a2>
 8001098:	2302      	movs	r3, #2
 800109a:	4a2a      	ldr	r2, [pc, #168]	; (8001144 <menuHandler+0x24c>)
 800109c:	6013      	str	r3, [r2, #0]
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800109e:	4b26      	ldr	r3, [pc, #152]	; (8001138 <menuHandler+0x240>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <menuHandler+0x250>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 80010ac:	2104      	movs	r1, #4
 80010ae:	4823      	ldr	r0, [pc, #140]	; (800113c <menuHandler+0x244>)
 80010b0:	f003 f836 	bl	8004120 <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d118      	bne.n	80010ec <menuHandler+0x1f4>
 80010ba:	4b25      	ldr	r3, [pc, #148]	; (8001150 <menuHandler+0x258>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	f083 0301 	eor.w	r3, r3, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d011      	beq.n	80010ec <menuHandler+0x1f4>
			seleccion = seleccion==0?0:seleccion-1;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <menuHandler+0x24c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d003      	beq.n	80010d8 <menuHandler+0x1e0>
 80010d0:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <menuHandler+0x24c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	3b01      	subs	r3, #1
 80010d6:	e000      	b.n	80010da <menuHandler+0x1e2>
 80010d8:	2300      	movs	r3, #0
 80010da:	4a1a      	ldr	r2, [pc, #104]	; (8001144 <menuHandler+0x24c>)
 80010dc:	6013      	str	r3, [r2, #0]
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <menuHandler+0x240>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <menuHandler+0x250>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 80010ec:	2108      	movs	r1, #8
 80010ee:	4813      	ldr	r0, [pc, #76]	; (800113c <menuHandler+0x244>)
 80010f0:	f003 f816 	bl	8004120 <HAL_GPIO_ReadPin>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d14b      	bne.n	8001192 <menuHandler+0x29a>
 80010fa:	4b11      	ldr	r3, [pc, #68]	; (8001140 <menuHandler+0x248>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	f083 0301 	eor.w	r3, r3, #1
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	d044      	beq.n	8001192 <menuHandler+0x29a>
			switch(seleccion){
 8001108:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <menuHandler+0x24c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d005      	beq.n	800111c <menuHandler+0x224>
 8001110:	2b02      	cmp	r3, #2
 8001112:	d11f      	bne.n	8001154 <menuHandler+0x25c>
			case Automatico_Tiempo:
				pantalla = Ajustes_Auto_Tiempo;
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <menuHandler+0x22c>)
 8001116:	2203      	movs	r2, #3
 8001118:	701a      	strb	r2, [r3, #0]
				break;
 800111a:	e030      	b.n	800117e <menuHandler+0x286>
			case Automatico_Humedad:
				pantalla = Ajustes_Auto_Humedad;
 800111c:	4b01      	ldr	r3, [pc, #4]	; (8001124 <menuHandler+0x22c>)
 800111e:	2204      	movs	r2, #4
 8001120:	701a      	strb	r2, [r3, #0]
				break;
 8001122:	e02c      	b.n	800117e <menuHandler+0x286>
 8001124:	20000211 	.word	0x20000211
 8001128:	20000213 	.word	0x20000213
 800112c:	20000018 	.word	0x20000018
 8001130:	20000212 	.word	0x20000212
 8001134:	20000019 	.word	0x20000019
 8001138:	2000001b 	.word	0x2000001b
 800113c:	40020000 	.word	0x40020000
 8001140:	20000216 	.word	0x20000216
 8001144:	2000022c 	.word	0x2000022c
 8001148:	20000180 	.word	0x20000180
 800114c:	20000214 	.word	0x20000214
 8001150:	20000215 	.word	0x20000215
			default:
				modo = Manual;
 8001154:	4b9a      	ldr	r3, [pc, #616]	; (80013c0 <menuHandler+0x4c8>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
				pantalla = Estado;
 800115a:	4b9a      	ldr	r3, [pc, #616]	; (80013c4 <menuHandler+0x4cc>)
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
				printMenu_Estado();
 8001160:	f000 fae6 	bl	8001730 <printMenu_Estado>
				HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001164:	2006      	movs	r0, #6
 8001166:	f002 fe2e 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800116a:	2008      	movs	r0, #8
 800116c:	f002 fe2b 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001170:	2009      	movs	r0, #9
 8001172:	f002 fe28 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 8001176:	2029      	movs	r0, #41	; 0x29
 8001178:	f002 fe33 	bl	8003de2 <HAL_NVIC_DisableIRQ>
				break;
 800117c:	bf00      	nop
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800117e:	4b92      	ldr	r3, [pc, #584]	; (80013c8 <menuHandler+0x4d0>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
 8001184:	4b91      	ldr	r3, [pc, #580]	; (80013cc <menuHandler+0x4d4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2200      	movs	r2, #0
 800118a:	625a      	str	r2, [r3, #36]	; 0x24
			seleccion = 0;
 800118c:	4b90      	ldr	r3, [pc, #576]	; (80013d0 <menuHandler+0x4d8>)
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001192:	2101      	movs	r1, #1
 8001194:	488f      	ldr	r0, [pc, #572]	; (80013d4 <menuHandler+0x4dc>)
 8001196:	f002 ffc3 	bl	8004120 <HAL_GPIO_ReadPin>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	bf14      	ite	ne
 80011a0:	2301      	movne	r3, #1
 80011a2:	2300      	moveq	r3, #0
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b8c      	ldr	r3, [pc, #560]	; (80013d8 <menuHandler+0x4e0>)
 80011a8:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80011aa:	2104      	movs	r1, #4
 80011ac:	4889      	ldr	r0, [pc, #548]	; (80013d4 <menuHandler+0x4dc>)
 80011ae:	f002 ffb7 	bl	8004120 <HAL_GPIO_ReadPin>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	bf14      	ite	ne
 80011b8:	2301      	movne	r3, #1
 80011ba:	2300      	moveq	r3, #0
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b87      	ldr	r3, [pc, #540]	; (80013dc <menuHandler+0x4e4>)
 80011c0:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80011c2:	2108      	movs	r1, #8
 80011c4:	4883      	ldr	r0, [pc, #524]	; (80013d4 <menuHandler+0x4dc>)
 80011c6:	f002 ffab 	bl	8004120 <HAL_GPIO_ReadPin>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bf14      	ite	ne
 80011d0:	2301      	movne	r3, #1
 80011d2:	2300      	moveq	r3, #0
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b82      	ldr	r3, [pc, #520]	; (80013e0 <menuHandler+0x4e8>)
 80011d8:	701a      	strb	r2, [r3, #0]
		//HAL_Delay(50);
		break;
 80011da:	e290      	b.n	80016fe <menuHandler+0x806>
	case Ajustes_Auto_Tiempo:
		if(update_screen){
 80011dc:	4b7a      	ldr	r3, [pc, #488]	; (80013c8 <menuHandler+0x4d0>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d077      	beq.n	80012d4 <menuHandler+0x3dc>
			ST7735_FillScreenFast(ST7735_CYAN);
 80011e4:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80011e8:	f001 fdba 	bl	8002d60 <ST7735_FillScreenFast>
			if(alarmasON != 0)
 80011ec:	4b7d      	ldr	r3, [pc, #500]	; (80013e4 <menuHandler+0x4ec>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d066      	beq.n	80012c2 <menuHandler+0x3ca>
			{
				if(seleccion <= num_alarmas){
 80011f4:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <menuHandler+0x4d8>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b7b      	ldr	r3, [pc, #492]	; (80013e8 <menuHandler+0x4f0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d85c      	bhi.n	80012ba <menuHandler+0x3c2>
					for(uint8_t i = 0; i < MIN(num_alarmas-seleccion, 3); i++){
 8001200:	2300      	movs	r3, #0
 8001202:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001206:	e025      	b.n	8001254 <menuHandler+0x35c>
						printAlarma(alarmasON[i], alarmasOFF[i], i);
 8001208:	4b76      	ldr	r3, [pc, #472]	; (80013e4 <menuHandler+0x4ec>)
 800120a:	6819      	ldr	r1, [r3, #0]
 800120c:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	18ce      	adds	r6, r1, r3
 800121a:	4b74      	ldr	r3, [pc, #464]	; (80013ec <menuHandler+0x4f4>)
 800121c:	6819      	ldr	r1, [r3, #0]
 800121e:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	18ca      	adds	r2, r1, r3
 800122c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001230:	9306      	str	r3, [sp, #24]
 8001232:	ac01      	add	r4, sp, #4
 8001234:	4615      	mov	r5, r2
 8001236:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001238:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800123a:	682b      	ldr	r3, [r5, #0]
 800123c:	6023      	str	r3, [r4, #0]
 800123e:	6933      	ldr	r3, [r6, #16]
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001246:	f000 fc41 	bl	8001acc <printAlarma>
					for(uint8_t i = 0; i < MIN(num_alarmas-seleccion, 3); i++){
 800124a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800124e:	3301      	adds	r3, #1
 8001250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001254:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8001258:	4b63      	ldr	r3, [pc, #396]	; (80013e8 <menuHandler+0x4f0>)
 800125a:	6819      	ldr	r1, [r3, #0]
 800125c:	4b5c      	ldr	r3, [pc, #368]	; (80013d0 <menuHandler+0x4d8>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	1acb      	subs	r3, r1, r3
 8001262:	2b03      	cmp	r3, #3
 8001264:	bf28      	it	cs
 8001266:	2303      	movcs	r3, #3
 8001268:	429a      	cmp	r2, r3
 800126a:	d3cd      	bcc.n	8001208 <menuHandler+0x310>
					}
					if(num_alarmas-seleccion < 3){
 800126c:	4b5e      	ldr	r3, [pc, #376]	; (80013e8 <menuHandler+0x4f0>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b57      	ldr	r3, [pc, #348]	; (80013d0 <menuHandler+0x4d8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d80a      	bhi.n	8001290 <menuHandler+0x398>
						printCrearAlarma(num_alarmas-seleccion);
 800127a:	4b5b      	ldr	r3, [pc, #364]	; (80013e8 <menuHandler+0x4f0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	b2da      	uxtb	r2, r3
 8001280:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <menuHandler+0x4d8>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	b2db      	uxtb	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f000 fc92 	bl	8001bb4 <printCrearAlarma>
					}
					if(num_alarmas-seleccion < 2){
 8001290:	4b55      	ldr	r3, [pc, #340]	; (80013e8 <menuHandler+0x4f0>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4b4e      	ldr	r3, [pc, #312]	; (80013d0 <menuHandler+0x4d8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d814      	bhi.n	80012c8 <menuHandler+0x3d0>
						printOK(num_alarmas-seleccion+1);
 800129e:	4b52      	ldr	r3, [pc, #328]	; (80013e8 <menuHandler+0x4f0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b4a      	ldr	r3, [pc, #296]	; (80013d0 <menuHandler+0x4d8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	3301      	adds	r3, #1
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fd56 	bl	8001d64 <printOK>
 80012b8:	e006      	b.n	80012c8 <menuHandler+0x3d0>
				/*else if(seleccion == num_alarmas){
					printCrearAlarma(0);
					printOK(1);
				}*/
				else{
					printOK(0);
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 fd52 	bl	8001d64 <printOK>
 80012c0:	e002      	b.n	80012c8 <menuHandler+0x3d0>
				}
			}
			else
			{
				printCrearAlarma(0);
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 fc76 	bl	8001bb4 <printCrearAlarma>
			}
			printSeleccion(0);
 80012c8:	2000      	movs	r0, #0
 80012ca:	f000 fb65 	bl	8001998 <printSeleccion>
			update_screen = 0;
 80012ce:	4b3e      	ldr	r3, [pc, #248]	; (80013c8 <menuHandler+0x4d0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 80012d4:	2101      	movs	r1, #1
 80012d6:	483f      	ldr	r0, [pc, #252]	; (80013d4 <menuHandler+0x4dc>)
 80012d8:	f002 ff22 	bl	8004120 <HAL_GPIO_ReadPin>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d11d      	bne.n	800131e <menuHandler+0x426>
 80012e2:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <menuHandler+0x4e0>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	f083 0301 	eor.w	r3, r3, #1
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d016      	beq.n	800131e <menuHandler+0x426>
			seleccion = seleccion>=num_alarmas+1?num_alarmas+1:seleccion+1;
 80012f0:	4b3d      	ldr	r3, [pc, #244]	; (80013e8 <menuHandler+0x4f0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	1c5a      	adds	r2, r3, #1
 80012f6:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <menuHandler+0x4d8>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d803      	bhi.n	8001306 <menuHandler+0x40e>
 80012fe:	4b3a      	ldr	r3, [pc, #232]	; (80013e8 <menuHandler+0x4f0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3301      	adds	r3, #1
 8001304:	e002      	b.n	800130c <menuHandler+0x414>
 8001306:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <menuHandler+0x4d8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	3301      	adds	r3, #1
 800130c:	4a30      	ldr	r2, [pc, #192]	; (80013d0 <menuHandler+0x4d8>)
 800130e:	6013      	str	r3, [r2, #0]
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001310:	4b2d      	ldr	r3, [pc, #180]	; (80013c8 <menuHandler+0x4d0>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
 8001316:	4b2d      	ldr	r3, [pc, #180]	; (80013cc <menuHandler+0x4d4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2200      	movs	r2, #0
 800131c:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 800131e:	2104      	movs	r1, #4
 8001320:	482c      	ldr	r0, [pc, #176]	; (80013d4 <menuHandler+0x4dc>)
 8001322:	f002 fefd 	bl	8004120 <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d118      	bne.n	800135e <menuHandler+0x466>
 800132c:	4b2b      	ldr	r3, [pc, #172]	; (80013dc <menuHandler+0x4e4>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	f083 0301 	eor.w	r3, r3, #1
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d011      	beq.n	800135e <menuHandler+0x466>
			seleccion = seleccion==0?0:seleccion-1;
 800133a:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <menuHandler+0x4d8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <menuHandler+0x452>
 8001342:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <menuHandler+0x4d8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	3b01      	subs	r3, #1
 8001348:	e000      	b.n	800134c <menuHandler+0x454>
 800134a:	2300      	movs	r3, #0
 800134c:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <menuHandler+0x4d8>)
 800134e:	6013      	str	r3, [r2, #0]
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001350:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <menuHandler+0x4d0>)
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
 8001356:	4b1d      	ldr	r3, [pc, #116]	; (80013cc <menuHandler+0x4d4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 800135e:	2108      	movs	r1, #8
 8001360:	481c      	ldr	r0, [pc, #112]	; (80013d4 <menuHandler+0x4dc>)
 8001362:	f002 fedd 	bl	8004120 <HAL_GPIO_ReadPin>
 8001366:	4603      	mov	r3, r0
 8001368:	2b01      	cmp	r3, #1
 800136a:	f040 817e 	bne.w	800166a <menuHandler+0x772>
 800136e:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <menuHandler+0x4e8>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	f083 0301 	eor.w	r3, r3, #1
 8001376:	b2db      	uxtb	r3, r3
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 8176 	beq.w	800166a <menuHandler+0x772>
			if(seleccion >= num_alarmas + 1)
 800137e:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <menuHandler+0x4f0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <menuHandler+0x4d8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d833      	bhi.n	80013f4 <menuHandler+0x4fc>
			{
				modo = Automatico_Tiempo;
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <menuHandler+0x4c8>)
 800138e:	2202      	movs	r2, #2
 8001390:	701a      	strb	r2, [r3, #0]
				pantalla = Estado;
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <menuHandler+0x4cc>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
				printMenu_Estado();
 8001398:	f000 f9ca 	bl	8001730 <printMenu_Estado>
				__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <menuHandler+0x4f8>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <menuHandler+0x4f8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80013ac:	60da      	str	r2, [r3, #12]
				HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80013ae:	2009      	movs	r0, #9
 80013b0:	f002 fd09 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80013b4:	2029      	movs	r0, #41	; 0x29
 80013b6:	f002 fd06 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
				nextAlarma();
 80013ba:	f001 f9df 	bl	800277c <nextAlarma>
 80013be:	e14d      	b.n	800165c <menuHandler+0x764>
 80013c0:	20000210 	.word	0x20000210
 80013c4:	20000211 	.word	0x20000211
 80013c8:	2000001b 	.word	0x2000001b
 80013cc:	20000180 	.word	0x20000180
 80013d0:	2000022c 	.word	0x2000022c
 80013d4:	40020000 	.word	0x40020000
 80013d8:	20000214 	.word	0x20000214
 80013dc:	20000215 	.word	0x20000215
 80013e0:	20000216 	.word	0x20000216
 80013e4:	20000218 	.word	0x20000218
 80013e8:	20000220 	.word	0x20000220
 80013ec:	2000021c 	.word	0x2000021c
 80013f0:	20000108 	.word	0x20000108
			}
			else if(seleccion == num_alarmas)
 80013f4:	4b7a      	ldr	r3, [pc, #488]	; (80015e0 <menuHandler+0x6e8>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b7a      	ldr	r3, [pc, #488]	; (80015e4 <menuHandler+0x6ec>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	f040 8095 	bne.w	800152c <menuHandler+0x634>
			{
				RTC_TimeTypeDef nueva_alarma[2];
				crearAlarma(nueva_alarma);
 8001402:	463b      	mov	r3, r7
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fce9 	bl	8001ddc <crearAlarma>
				RTC_TimeTypeDef ON  = nueva_alarma[0];
 800140a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800140e:	463d      	mov	r5, r7
 8001410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001414:	682b      	ldr	r3, [r5, #0]
 8001416:	6023      	str	r3, [r4, #0]
				RTC_TimeTypeDef OFF = nueva_alarma[1];
 8001418:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800141c:	f107 0514 	add.w	r5, r7, #20
 8001420:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001422:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001424:	682b      	ldr	r3, [r5, #0]
 8001426:	6023      	str	r3, [r4, #0]

				if(num_alarmas == 0){
 8001428:	4b6e      	ldr	r3, [pc, #440]	; (80015e4 <menuHandler+0x6ec>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d12f      	bne.n	8001490 <menuHandler+0x598>
					alarmasON  = (RTC_TimeTypeDef*)malloc(sizeof(RTC_TimeTypeDef));
 8001430:	2014      	movs	r0, #20
 8001432:	f005 fac7 	bl	80069c4 <malloc>
 8001436:	4603      	mov	r3, r0
 8001438:	461a      	mov	r2, r3
 800143a:	4b6b      	ldr	r3, [pc, #428]	; (80015e8 <menuHandler+0x6f0>)
 800143c:	601a      	str	r2, [r3, #0]
					alarmasOFF = (RTC_TimeTypeDef*)malloc(sizeof(RTC_TimeTypeDef));
 800143e:	2014      	movs	r0, #20
 8001440:	f005 fac0 	bl	80069c4 <malloc>
 8001444:	4603      	mov	r3, r0
 8001446:	461a      	mov	r2, r3
 8001448:	4b68      	ldr	r3, [pc, #416]	; (80015ec <menuHandler+0x6f4>)
 800144a:	601a      	str	r2, [r3, #0]

					if(alarmasON == NULL || alarmasOFF == NULL){
 800144c:	4b66      	ldr	r3, [pc, #408]	; (80015e8 <menuHandler+0x6f0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <menuHandler+0x564>
 8001454:	4b65      	ldr	r3, [pc, #404]	; (80015ec <menuHandler+0x6f4>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <menuHandler+0x568>
						Error_Handler();
 800145c:	f001 fa04 	bl	8002868 <Error_Handler>
					}

					alarmasON[0] = ON;
 8001460:	4b61      	ldr	r3, [pc, #388]	; (80015e8 <menuHandler+0x6f0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	461d      	mov	r5, r3
 8001466:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800146a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800146e:	6823      	ldr	r3, [r4, #0]
 8001470:	602b      	str	r3, [r5, #0]
					alarmasOFF[0] = OFF;
 8001472:	4b5e      	ldr	r3, [pc, #376]	; (80015ec <menuHandler+0x6f4>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	461d      	mov	r5, r3
 8001478:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800147c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800147e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001480:	6823      	ldr	r3, [r4, #0]
 8001482:	602b      	str	r3, [r5, #0]

					num_alarmas++;
 8001484:	4b57      	ldr	r3, [pc, #348]	; (80015e4 <menuHandler+0x6ec>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	4a56      	ldr	r2, [pc, #344]	; (80015e4 <menuHandler+0x6ec>)
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	e0e5      	b.n	800165c <menuHandler+0x764>
				}
				else{
					alarmasON = realloc(alarmasON, (num_alarmas+1)*sizeof(RTC_TimeTypeDef));
 8001490:	4b55      	ldr	r3, [pc, #340]	; (80015e8 <menuHandler+0x6f0>)
 8001492:	6818      	ldr	r0, [r3, #0]
 8001494:	4b53      	ldr	r3, [pc, #332]	; (80015e4 <menuHandler+0x6ec>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	1c5a      	adds	r2, r3, #1
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f005 fb86 	bl	8006bb4 <realloc>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a4f      	ldr	r2, [pc, #316]	; (80015e8 <menuHandler+0x6f0>)
 80014ac:	6013      	str	r3, [r2, #0]
					alarmasOFF = realloc(alarmasOFF, (num_alarmas+1)*sizeof(RTC_TimeTypeDef));
 80014ae:	4b4f      	ldr	r3, [pc, #316]	; (80015ec <menuHandler+0x6f4>)
 80014b0:	6818      	ldr	r0, [r3, #0]
 80014b2:	4b4c      	ldr	r3, [pc, #304]	; (80015e4 <menuHandler+0x6ec>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f005 fb77 	bl	8006bb4 <realloc>
 80014c6:	4603      	mov	r3, r0
 80014c8:	4a48      	ldr	r2, [pc, #288]	; (80015ec <menuHandler+0x6f4>)
 80014ca:	6013      	str	r3, [r2, #0]

					if(alarmasON == NULL || alarmasOFF == NULL){
 80014cc:	4b46      	ldr	r3, [pc, #280]	; (80015e8 <menuHandler+0x6f0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <menuHandler+0x5e4>
 80014d4:	4b45      	ldr	r3, [pc, #276]	; (80015ec <menuHandler+0x6f4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <menuHandler+0x5e8>
						Error_Handler();
 80014dc:	f001 f9c4 	bl	8002868 <Error_Handler>
					}
					alarmasON[num_alarmas] = ON;
 80014e0:	4b41      	ldr	r3, [pc, #260]	; (80015e8 <menuHandler+0x6f0>)
 80014e2:	6819      	ldr	r1, [r3, #0]
 80014e4:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <menuHandler+0x6ec>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	440b      	add	r3, r1
 80014f2:	461d      	mov	r5, r3
 80014f4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80014f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	602b      	str	r3, [r5, #0]
					alarmasOFF[num_alarmas] = OFF;
 8001500:	4b3a      	ldr	r3, [pc, #232]	; (80015ec <menuHandler+0x6f4>)
 8001502:	6819      	ldr	r1, [r3, #0]
 8001504:	4b37      	ldr	r3, [pc, #220]	; (80015e4 <menuHandler+0x6ec>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	461d      	mov	r5, r3
 8001514:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800151a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	602b      	str	r3, [r5, #0]

					num_alarmas++;
 8001520:	4b30      	ldr	r3, [pc, #192]	; (80015e4 <menuHandler+0x6ec>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	4a2f      	ldr	r2, [pc, #188]	; (80015e4 <menuHandler+0x6ec>)
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	e097      	b.n	800165c <menuHandler+0x764>
				}
			}
			else{
				RTC_TimeTypeDef* alarmasTemp = malloc((num_alarmas-1)*sizeof(RTC_TimeTypeDef));
 800152c:	4b2d      	ldr	r3, [pc, #180]	; (80015e4 <menuHandler+0x6ec>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	3b14      	subs	r3, #20
 800153a:	4618      	mov	r0, r3
 800153c:	f005 fa42 	bl	80069c4 <malloc>
 8001540:	4603      	mov	r3, r0
 8001542:	653b      	str	r3, [r7, #80]	; 0x50
				if(alarmasTemp == NULL){
 8001544:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <menuHandler+0x656>
					Error_Handler();
 800154a:	f001 f98d 	bl	8002868 <Error_Handler>
				}
				for(uint32_t i = 0; i < num_alarmas-1; i++){
 800154e:	2300      	movs	r3, #0
 8001550:	65bb      	str	r3, [r7, #88]	; 0x58
 8001552:	e022      	b.n	800159a <menuHandler+0x6a2>
					alarmasTemp[i] = alarmasON[i+((uint32_t)i>=seleccion)];
 8001554:	4b24      	ldr	r3, [pc, #144]	; (80015e8 <menuHandler+0x6f0>)
 8001556:	6819      	ldr	r1, [r3, #0]
 8001558:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <menuHandler+0x6e8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800155e:	429a      	cmp	r2, r3
 8001560:	bf2c      	ite	cs
 8001562:	2301      	movcs	r3, #1
 8001564:	2300      	movcc	r3, #0
 8001566:	b2db      	uxtb	r3, r3
 8001568:	461a      	mov	r2, r3
 800156a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800156c:	441a      	add	r2, r3
 800156e:	4613      	mov	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4419      	add	r1, r3
 8001578:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	461a      	mov	r2, r3
 8001584:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001586:	4413      	add	r3, r2
 8001588:	461c      	mov	r4, r3
 800158a:	460d      	mov	r5, r1
 800158c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800158e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	6023      	str	r3, [r4, #0]
				for(uint32_t i = 0; i < num_alarmas-1; i++){
 8001594:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001596:	3301      	adds	r3, #1
 8001598:	65bb      	str	r3, [r7, #88]	; 0x58
 800159a:	4b12      	ldr	r3, [pc, #72]	; (80015e4 <menuHandler+0x6ec>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	3b01      	subs	r3, #1
 80015a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d3d6      	bcc.n	8001554 <menuHandler+0x65c>
				}
				free(alarmasON);
 80015a6:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <menuHandler+0x6f0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f005 fa12 	bl	80069d4 <free>
				alarmasON = alarmasTemp;
 80015b0:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <menuHandler+0x6f0>)
 80015b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015b4:	6013      	str	r3, [r2, #0]

				alarmasTemp = malloc((num_alarmas-1)*sizeof(RTC_TimeTypeDef));
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <menuHandler+0x6ec>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	3b14      	subs	r3, #20
 80015c4:	4618      	mov	r0, r3
 80015c6:	f005 f9fd 	bl	80069c4 <malloc>
 80015ca:	4603      	mov	r3, r0
 80015cc:	653b      	str	r3, [r7, #80]	; 0x50
				if(alarmasTemp == NULL){
 80015ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d101      	bne.n	80015d8 <menuHandler+0x6e0>
					Error_Handler();
 80015d4:	f001 f948 	bl	8002868 <Error_Handler>
				}
				for(uint32_t i = 0; i < num_alarmas-1; i++){
 80015d8:	2300      	movs	r3, #0
 80015da:	657b      	str	r3, [r7, #84]	; 0x54
 80015dc:	e02b      	b.n	8001636 <menuHandler+0x73e>
 80015de:	bf00      	nop
 80015e0:	2000022c 	.word	0x2000022c
 80015e4:	20000220 	.word	0x20000220
 80015e8:	20000218 	.word	0x20000218
 80015ec:	2000021c 	.word	0x2000021c
					alarmasTemp[i] = alarmasOFF[i+((uint32_t)i>=seleccion)];
 80015f0:	4b44      	ldr	r3, [pc, #272]	; (8001704 <menuHandler+0x80c>)
 80015f2:	6819      	ldr	r1, [r3, #0]
 80015f4:	4b44      	ldr	r3, [pc, #272]	; (8001708 <menuHandler+0x810>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80015fa:	429a      	cmp	r2, r3
 80015fc:	bf2c      	ite	cs
 80015fe:	2301      	movcs	r3, #1
 8001600:	2300      	movcc	r3, #0
 8001602:	b2db      	uxtb	r3, r3
 8001604:	461a      	mov	r2, r3
 8001606:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001608:	441a      	add	r2, r3
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4419      	add	r1, r3
 8001614:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	461a      	mov	r2, r3
 8001620:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001622:	4413      	add	r3, r2
 8001624:	461c      	mov	r4, r3
 8001626:	460d      	mov	r5, r1
 8001628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162c:	682b      	ldr	r3, [r5, #0]
 800162e:	6023      	str	r3, [r4, #0]
				for(uint32_t i = 0; i < num_alarmas-1; i++){
 8001630:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001632:	3301      	adds	r3, #1
 8001634:	657b      	str	r3, [r7, #84]	; 0x54
 8001636:	4b35      	ldr	r3, [pc, #212]	; (800170c <menuHandler+0x814>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	3b01      	subs	r3, #1
 800163c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800163e:	429a      	cmp	r2, r3
 8001640:	d3d6      	bcc.n	80015f0 <menuHandler+0x6f8>
				}
				free(alarmasOFF);
 8001642:	4b30      	ldr	r3, [pc, #192]	; (8001704 <menuHandler+0x80c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f005 f9c4 	bl	80069d4 <free>
				alarmasOFF = alarmasTemp;
 800164c:	4a2d      	ldr	r2, [pc, #180]	; (8001704 <menuHandler+0x80c>)
 800164e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001650:	6013      	str	r3, [r2, #0]

				num_alarmas--;
 8001652:	4b2e      	ldr	r3, [pc, #184]	; (800170c <menuHandler+0x814>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	3b01      	subs	r3, #1
 8001658:	4a2c      	ldr	r2, [pc, #176]	; (800170c <menuHandler+0x814>)
 800165a:	6013      	str	r3, [r2, #0]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800165c:	4b2c      	ldr	r3, [pc, #176]	; (8001710 <menuHandler+0x818>)
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
 8001662:	4b2c      	ldr	r3, [pc, #176]	; (8001714 <menuHandler+0x81c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 800166a:	2101      	movs	r1, #1
 800166c:	482a      	ldr	r0, [pc, #168]	; (8001718 <menuHandler+0x820>)
 800166e:	f002 fd57 	bl	8004120 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf14      	ite	ne
 8001678:	2301      	movne	r3, #1
 800167a:	2300      	moveq	r3, #0
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b27      	ldr	r3, [pc, #156]	; (800171c <menuHandler+0x824>)
 8001680:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8001682:	2104      	movs	r1, #4
 8001684:	4824      	ldr	r0, [pc, #144]	; (8001718 <menuHandler+0x820>)
 8001686:	f002 fd4b 	bl	8004120 <HAL_GPIO_ReadPin>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	bf14      	ite	ne
 8001690:	2301      	movne	r3, #1
 8001692:	2300      	moveq	r3, #0
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4b22      	ldr	r3, [pc, #136]	; (8001720 <menuHandler+0x828>)
 8001698:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 800169a:	2108      	movs	r1, #8
 800169c:	481e      	ldr	r0, [pc, #120]	; (8001718 <menuHandler+0x820>)
 800169e:	f002 fd3f 	bl	8004120 <HAL_GPIO_ReadPin>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	bf14      	ite	ne
 80016a8:	2301      	movne	r3, #1
 80016aa:	2300      	moveq	r3, #0
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <menuHandler+0x82c>)
 80016b0:	701a      	strb	r2, [r3, #0]
		break;
 80016b2:	e024      	b.n	80016fe <menuHandler+0x806>
	case Ajustes_Auto_Humedad:
		AjustarHumedad();
 80016b4:	f000 fe68 	bl	8002388 <AjustarHumedad>
		modo = Automatico_Humedad;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <menuHandler+0x830>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
		pantalla = Estado;
 80016be:	4b1b      	ldr	r3, [pc, #108]	; (800172c <menuHandler+0x834>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
		printMenu_Estado();
 80016c4:	f000 f834 	bl	8001730 <printMenu_Estado>
		HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016c8:	2009      	movs	r0, #9
 80016ca:	f002 fb7c 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80016ce:	2029      	movs	r0, #41	; 0x29
 80016d0:	f002 fb87 	bl	8003de2 <HAL_NVIC_DisableIRQ>
		break;
 80016d4:	e013      	b.n	80016fe <menuHandler+0x806>
	default:
		modo = Manual;
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <menuHandler+0x830>)
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]
		pantalla = Estado;
 80016dc:	4b13      	ldr	r3, [pc, #76]	; (800172c <menuHandler+0x834>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
		printMenu_Estado();
 80016e2:	f000 f825 	bl	8001730 <printMenu_Estado>
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80016e6:	2006      	movs	r0, #6
 80016e8:	f002 fb6d 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80016ec:	2008      	movs	r0, #8
 80016ee:	f002 fb6a 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016f2:	2009      	movs	r0, #9
 80016f4:	f002 fb67 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80016f8:	2029      	movs	r0, #41	; 0x29
 80016fa:	f002 fb72 	bl	8003de2 <HAL_NVIC_DisableIRQ>
	}
}
 80016fe:	3764      	adds	r7, #100	; 0x64
 8001700:	46bd      	mov	sp, r7
 8001702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001704:	2000021c 	.word	0x2000021c
 8001708:	2000022c 	.word	0x2000022c
 800170c:	20000220 	.word	0x20000220
 8001710:	2000001b 	.word	0x2000001b
 8001714:	20000180 	.word	0x20000180
 8001718:	40020000 	.word	0x40020000
 800171c:	20000214 	.word	0x20000214
 8001720:	20000215 	.word	0x20000215
 8001724:	20000216 	.word	0x20000216
 8001728:	20000210 	.word	0x20000210
 800172c:	20000211 	.word	0x20000211

08001730 <printMenu_Estado>:





void printMenu_Estado(){
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af02      	add	r7, sp, #8
	if(humedad > humedad_maxima){
 8001736:	4b15      	ldr	r3, [pc, #84]	; (800178c <printMenu_Estado+0x5c>)
 8001738:	781a      	ldrb	r2, [r3, #0]
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <printMenu_Estado+0x60>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d908      	bls.n	8001754 <printMenu_Estado+0x24>
		ST7735_DrawImage(0, 0, ST7735_WIDTH, ST7735_HEIGHT, (uint16_t*)DEMASIADA_AGUA);
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <printMenu_Estado+0x64>)
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	23a0      	movs	r3, #160	; 0xa0
 8001748:	2280      	movs	r2, #128	; 0x80
 800174a:	2100      	movs	r1, #0
 800174c:	2000      	movs	r0, #0
 800174e:	f001 fb18 	bl	8002d82 <ST7735_DrawImage>
 8001752:	e016      	b.n	8001782 <printMenu_Estado+0x52>
	}
	else if(humedad > humedad_minima){
 8001754:	4b0d      	ldr	r3, [pc, #52]	; (800178c <printMenu_Estado+0x5c>)
 8001756:	781a      	ldrb	r2, [r3, #0]
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <printMenu_Estado+0x68>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d908      	bls.n	8001772 <printMenu_Estado+0x42>
		ST7735_DrawImage(0, 0, ST7735_WIDTH, ST7735_HEIGHT, (uint16_t*)BIEN_AGUA);
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <printMenu_Estado+0x6c>)
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	23a0      	movs	r3, #160	; 0xa0
 8001766:	2280      	movs	r2, #128	; 0x80
 8001768:	2100      	movs	r1, #0
 800176a:	2000      	movs	r0, #0
 800176c:	f001 fb09 	bl	8002d82 <ST7735_DrawImage>
 8001770:	e007      	b.n	8001782 <printMenu_Estado+0x52>
	}
	else{
		ST7735_DrawImage(0, 0, ST7735_WIDTH, ST7735_HEIGHT, (uint16_t*)POCA_AGUA);
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <printMenu_Estado+0x70>)
 8001774:	9300      	str	r3, [sp, #0]
 8001776:	23a0      	movs	r3, #160	; 0xa0
 8001778:	2280      	movs	r2, #128	; 0x80
 800177a:	2100      	movs	r1, #0
 800177c:	2000      	movs	r0, #0
 800177e:	f001 fb00 	bl	8002d82 <ST7735_DrawImage>
	}
	printTime();
 8001782:	f000 fac9 	bl	8001d18 <printTime>
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000213 	.word	0x20000213
 8001790:	20000019 	.word	0x20000019
 8001794:	08009b90 	.word	0x08009b90
 8001798:	20000018 	.word	0x20000018
 800179c:	0801db90 	.word	0x0801db90
 80017a0:	08013b90 	.word	0x08013b90

080017a4 <printMenu_Start>:

void printMenu_Start(){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af04      	add	r7, sp, #16
	ST7735_FillScreenFast(ST7735_CYAN);
 80017aa:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80017ae:	f001 fad7 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_FillRectangleFast(5, 5, ST7735_WIDTH-10, 40, ST7735_WHITE);
 80017b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	2328      	movs	r3, #40	; 0x28
 80017ba:	2276      	movs	r2, #118	; 0x76
 80017bc:	2105      	movs	r1, #5
 80017be:	2005      	movs	r0, #5
 80017c0:	f001 fa4a 	bl	8002c58 <ST7735_FillRectangleFast>
	switch(modo){
 80017c4:	4b32      	ldr	r3, [pc, #200]	; (8001890 <printMenu_Start+0xec>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d032      	beq.n	8001832 <printMenu_Start+0x8e>
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	dc4d      	bgt.n	800186c <printMenu_Start+0xc8>
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d002      	beq.n	80017da <printMenu_Start+0x36>
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d00f      	beq.n	80017f8 <printMenu_Start+0x54>
 80017d8:	e048      	b.n	800186c <printMenu_Start+0xc8>
	case Manual:
		ST7735_WriteString(31, 16, "Manual", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 80017da:	4b2e      	ldr	r3, [pc, #184]	; (8001894 <printMenu_Start+0xf0>)
 80017dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017e0:	9202      	str	r2, [sp, #8]
 80017e2:	2200      	movs	r2, #0
 80017e4:	9201      	str	r2, [sp, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	9200      	str	r2, [sp, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a2a      	ldr	r2, [pc, #168]	; (8001898 <printMenu_Start+0xf4>)
 80017ee:	2110      	movs	r1, #16
 80017f0:	201f      	movs	r0, #31
 80017f2:	f001 f9e6 	bl	8002bc2 <ST7735_WriteString>
		break;
 80017f6:	e048      	b.n	800188a <printMenu_Start+0xe6>
	case Automatico_Humedad:
		ST7735_WriteString(9, 6, "Automatico", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <printMenu_Start+0xf0>)
 80017fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017fe:	9202      	str	r2, [sp, #8]
 8001800:	2200      	movs	r2, #0
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	685a      	ldr	r2, [r3, #4]
 8001806:	9200      	str	r2, [sp, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a24      	ldr	r2, [pc, #144]	; (800189c <printMenu_Start+0xf8>)
 800180c:	2106      	movs	r1, #6
 800180e:	2009      	movs	r0, #9
 8001810:	f001 f9d7 	bl	8002bc2 <ST7735_WriteString>
		ST7735_WriteString(25, 26, "Humedad", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001814:	4b1f      	ldr	r3, [pc, #124]	; (8001894 <printMenu_Start+0xf0>)
 8001816:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800181a:	9202      	str	r2, [sp, #8]
 800181c:	2200      	movs	r2, #0
 800181e:	9201      	str	r2, [sp, #4]
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	9200      	str	r2, [sp, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a1e      	ldr	r2, [pc, #120]	; (80018a0 <printMenu_Start+0xfc>)
 8001828:	211a      	movs	r1, #26
 800182a:	2019      	movs	r0, #25
 800182c:	f001 f9c9 	bl	8002bc2 <ST7735_WriteString>
		break;
 8001830:	e02b      	b.n	800188a <printMenu_Start+0xe6>
	case Automatico_Tiempo:
		ST7735_WriteString(9, 6, "Automatico", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <printMenu_Start+0xf0>)
 8001834:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001838:	9202      	str	r2, [sp, #8]
 800183a:	2200      	movs	r2, #0
 800183c:	9201      	str	r2, [sp, #4]
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	9200      	str	r2, [sp, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a15      	ldr	r2, [pc, #84]	; (800189c <printMenu_Start+0xf8>)
 8001846:	2106      	movs	r1, #6
 8001848:	2009      	movs	r0, #9
 800184a:	f001 f9ba 	bl	8002bc2 <ST7735_WriteString>
		ST7735_WriteString(31, 26, "Tiempo", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <printMenu_Start+0xf0>)
 8001850:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001854:	9202      	str	r2, [sp, #8]
 8001856:	2200      	movs	r2, #0
 8001858:	9201      	str	r2, [sp, #4]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a10      	ldr	r2, [pc, #64]	; (80018a4 <printMenu_Start+0x100>)
 8001862:	211a      	movs	r1, #26
 8001864:	201f      	movs	r0, #31
 8001866:	f001 f9ac 	bl	8002bc2 <ST7735_WriteString>
		break;
 800186a:	e00e      	b.n	800188a <printMenu_Start+0xe6>
	default:
		ST7735_WriteString(36, 16, "Error", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <printMenu_Start+0xf0>)
 800186e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001872:	9202      	str	r2, [sp, #8]
 8001874:	2200      	movs	r2, #0
 8001876:	9201      	str	r2, [sp, #4]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	9200      	str	r2, [sp, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <printMenu_Start+0x104>)
 8001880:	2110      	movs	r1, #16
 8001882:	2024      	movs	r0, #36	; 0x24
 8001884:	f001 f99d 	bl	8002bc2 <ST7735_WriteString>
		break;
 8001888:	bf00      	nop
	}
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000210 	.word	0x20000210
 8001894:	20000008 	.word	0x20000008
 8001898:	080072f4 	.word	0x080072f4
 800189c:	080072fc 	.word	0x080072fc
 80018a0:	08007308 	.word	0x08007308
 80018a4:	08007310 	.word	0x08007310
 80018a8:	08007318 	.word	0x08007318

080018ac <printMenu_CambioModo>:
void printMenu_CambioModo(){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af04      	add	r7, sp, #16
	ST7735_FillScreenFast(ST7735_CYAN);
 80018b2:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80018b6:	f001 fa53 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_FillRectangleFast(5, 5, ST7735_WIDTH-10, 48, ST7735_WHITE);
 80018ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	2330      	movs	r3, #48	; 0x30
 80018c2:	2276      	movs	r2, #118	; 0x76
 80018c4:	2105      	movs	r1, #5
 80018c6:	2005      	movs	r0, #5
 80018c8:	f001 f9c6 	bl	8002c58 <ST7735_FillRectangleFast>
	ST7735_FillRectangleFast(5, 56, ST7735_WIDTH-10, 48, ST7735_WHITE);
 80018cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d0:	9300      	str	r3, [sp, #0]
 80018d2:	2330      	movs	r3, #48	; 0x30
 80018d4:	2276      	movs	r2, #118	; 0x76
 80018d6:	2138      	movs	r1, #56	; 0x38
 80018d8:	2005      	movs	r0, #5
 80018da:	f001 f9bd 	bl	8002c58 <ST7735_FillRectangleFast>
	ST7735_FillRectangleFast(5, 107, ST7735_WIDTH-10, 48, ST7735_WHITE);
 80018de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2330      	movs	r3, #48	; 0x30
 80018e6:	2276      	movs	r2, #118	; 0x76
 80018e8:	216b      	movs	r1, #107	; 0x6b
 80018ea:	2005      	movs	r0, #5
 80018ec:	f001 f9b4 	bl	8002c58 <ST7735_FillRectangleFast>

	ST7735_WriteString(31, 20, "Manual", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 80018f0:	4b24      	ldr	r3, [pc, #144]	; (8001984 <printMenu_CambioModo+0xd8>)
 80018f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018f6:	9202      	str	r2, [sp, #8]
 80018f8:	2200      	movs	r2, #0
 80018fa:	9201      	str	r2, [sp, #4]
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	9200      	str	r2, [sp, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a21      	ldr	r2, [pc, #132]	; (8001988 <printMenu_CambioModo+0xdc>)
 8001904:	2114      	movs	r1, #20
 8001906:	201f      	movs	r0, #31
 8001908:	f001 f95b 	bl	8002bc2 <ST7735_WriteString>

	ST7735_WriteString(9, 61, "Automatico", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 800190c:	4b1d      	ldr	r3, [pc, #116]	; (8001984 <printMenu_CambioModo+0xd8>)
 800190e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001912:	9202      	str	r2, [sp, #8]
 8001914:	2200      	movs	r2, #0
 8001916:	9201      	str	r2, [sp, #4]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	9200      	str	r2, [sp, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a1b      	ldr	r2, [pc, #108]	; (800198c <printMenu_CambioModo+0xe0>)
 8001920:	213d      	movs	r1, #61	; 0x3d
 8001922:	2009      	movs	r0, #9
 8001924:	f001 f94d 	bl	8002bc2 <ST7735_WriteString>
	ST7735_WriteString(25, 81, "Humedad", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001928:	4b16      	ldr	r3, [pc, #88]	; (8001984 <printMenu_CambioModo+0xd8>)
 800192a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192e:	9202      	str	r2, [sp, #8]
 8001930:	2200      	movs	r2, #0
 8001932:	9201      	str	r2, [sp, #4]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	9200      	str	r2, [sp, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a15      	ldr	r2, [pc, #84]	; (8001990 <printMenu_CambioModo+0xe4>)
 800193c:	2151      	movs	r1, #81	; 0x51
 800193e:	2019      	movs	r0, #25
 8001940:	f001 f93f 	bl	8002bc2 <ST7735_WriteString>

	ST7735_WriteString(9, 112, "Automatico", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <printMenu_CambioModo+0xd8>)
 8001946:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800194a:	9202      	str	r2, [sp, #8]
 800194c:	2200      	movs	r2, #0
 800194e:	9201      	str	r2, [sp, #4]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	9200      	str	r2, [sp, #0]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a0d      	ldr	r2, [pc, #52]	; (800198c <printMenu_CambioModo+0xe0>)
 8001958:	2170      	movs	r1, #112	; 0x70
 800195a:	2009      	movs	r0, #9
 800195c:	f001 f931 	bl	8002bc2 <ST7735_WriteString>
	ST7735_WriteString(31, 132, "Tiempo", Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001960:	4b08      	ldr	r3, [pc, #32]	; (8001984 <printMenu_CambioModo+0xd8>)
 8001962:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001966:	9202      	str	r2, [sp, #8]
 8001968:	2200      	movs	r2, #0
 800196a:	9201      	str	r2, [sp, #4]
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	9200      	str	r2, [sp, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a08      	ldr	r2, [pc, #32]	; (8001994 <printMenu_CambioModo+0xe8>)
 8001974:	2184      	movs	r1, #132	; 0x84
 8001976:	201f      	movs	r0, #31
 8001978:	f001 f923 	bl	8002bc2 <ST7735_WriteString>
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000008 	.word	0x20000008
 8001988:	080072f4 	.word	0x080072f4
 800198c:	080072fc 	.word	0x080072fc
 8001990:	08007308 	.word	0x08007308
 8001994:	08007310 	.word	0x08007310

08001998 <printSeleccion>:

void printSeleccion(uint8_t altura){
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
	for(int x = 5; x < ST7735_WIDTH-5; x++) {
 80019a2:	2305      	movs	r3, #5
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	e052      	b.n	8001a4e <printSeleccion+0xb6>
		ST7735_DrawPixel(x, 5+(altura*51), ST7735_GREEN);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	b298      	uxth	r0, r3
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	0052      	lsls	r2, r2, #1
 80019b4:	4413      	add	r3, r2
 80019b6:	461a      	mov	r2, r3
 80019b8:	0111      	lsls	r1, r2, #4
 80019ba:	461a      	mov	r2, r3
 80019bc:	460b      	mov	r3, r1
 80019be:	4413      	add	r3, r2
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3305      	adds	r3, #5
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80019ca:	4619      	mov	r1, r3
 80019cc:	f001 f84e 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(x, 6+(altura*51), ST7735_GREEN);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	b298      	uxth	r0, r3
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	461a      	mov	r2, r3
 80019da:	0052      	lsls	r2, r2, #1
 80019dc:	4413      	add	r3, r2
 80019de:	461a      	mov	r2, r3
 80019e0:	0111      	lsls	r1, r2, #4
 80019e2:	461a      	mov	r2, r3
 80019e4:	460b      	mov	r3, r1
 80019e6:	4413      	add	r3, r2
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	3306      	adds	r3, #6
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80019f2:	4619      	mov	r1, r3
 80019f4:	f001 f83a 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(x, 5+48+(altura*51), ST7735_GREEN);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	b298      	uxth	r0, r3
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	0052      	lsls	r2, r2, #1
 8001a04:	4413      	add	r3, r2
 8001a06:	461a      	mov	r2, r3
 8001a08:	0111      	lsls	r1, r2, #4
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4413      	add	r3, r2
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	3335      	adds	r3, #53	; 0x35
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f001 f826 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(x, 4+48+(altura*51), ST7735_GREEN);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	b298      	uxth	r0, r3
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	461a      	mov	r2, r3
 8001a2a:	0052      	lsls	r2, r2, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	461a      	mov	r2, r3
 8001a30:	0111      	lsls	r1, r2, #4
 8001a32:	461a      	mov	r2, r3
 8001a34:	460b      	mov	r3, r1
 8001a36:	4413      	add	r3, r2
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	3334      	adds	r3, #52	; 0x34
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a42:	4619      	mov	r1, r3
 8001a44:	f001 f812 	bl	8002a6c <ST7735_DrawPixel>
	for(int x = 5; x < ST7735_WIDTH-5; x++) {
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2b7a      	cmp	r3, #122	; 0x7a
 8001a52:	dda9      	ble.n	80019a8 <printSeleccion+0x10>
	}

	for(int y = 5+(altura*51); y < 5+48+(altura*51); y++) {
 8001a54:	79fa      	ldrb	r2, [r7, #7]
 8001a56:	4613      	mov	r3, r2
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	4413      	add	r3, r2
 8001a5c:	011a      	lsls	r2, r3, #4
 8001a5e:	4413      	add	r3, r2
 8001a60:	3305      	adds	r3, #5
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	e022      	b.n	8001aac <printSeleccion+0x114>
		ST7735_DrawPixel(5, y, ST7735_GREEN);
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a6e:	4619      	mov	r1, r3
 8001a70:	2005      	movs	r0, #5
 8001a72:	f000 fffb 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(6, y, ST7735_GREEN);
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	2006      	movs	r0, #6
 8001a82:	f000 fff3 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(ST7735_WIDTH-5, y, ST7735_GREEN);
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a8e:	4619      	mov	r1, r3
 8001a90:	207b      	movs	r0, #123	; 0x7b
 8001a92:	f000 ffeb 	bl	8002a6c <ST7735_DrawPixel>
		ST7735_DrawPixel(ST7735_WIDTH-6, y, ST7735_GREEN);
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	207a      	movs	r0, #122	; 0x7a
 8001aa2:	f000 ffe3 	bl	8002a6c <ST7735_DrawPixel>
	for(int y = 5+(altura*51); y < 5+48+(altura*51); y++) {
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	79fa      	ldrb	r2, [r7, #7]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	4413      	add	r3, r2
 8001ab4:	011a      	lsls	r2, r3, #4
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3334      	adds	r3, #52	; 0x34
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	ddd2      	ble.n	8001a66 <printSeleccion+0xce>
	}
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <printAlarma>:

void printAlarma(RTC_TimeTypeDef horaON, RTC_TimeTypeDef horaOFF, uint8_t altura){
 8001acc:	b084      	sub	sp, #16
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b088      	sub	sp, #32
 8001ad2:	af04      	add	r7, sp, #16
 8001ad4:	f107 0c18 	add.w	ip, r7, #24
 8001ad8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	ST7735_FillRectangleFast(5, 5+51*altura, ST7735_WIDTH-10, 48, ST7735_WHITE);
 8001adc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	0052      	lsls	r2, r2, #1
 8001ae6:	4413      	add	r3, r2
 8001ae8:	461a      	mov	r2, r3
 8001aea:	0111      	lsls	r1, r2, #4
 8001aec:	461a      	mov	r2, r3
 8001aee:	460b      	mov	r3, r1
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3305      	adds	r3, #5
 8001af6:	b299      	uxth	r1, r3
 8001af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2330      	movs	r3, #48	; 0x30
 8001b00:	2276      	movs	r2, #118	; 0x76
 8001b02:	2005      	movs	r0, #5
 8001b04:	f001 f8a8 	bl	8002c58 <ST7735_FillRectangleFast>
	char alarma[12];
	sprintf(alarma,"ON:  %02d:%02d",horaON.Hours,horaON.Minutes);
 8001b08:	7e3b      	ldrb	r3, [r7, #24]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	7e7b      	ldrb	r3, [r7, #25]
 8001b0e:	1d38      	adds	r0, r7, #4
 8001b10:	4925      	ldr	r1, [pc, #148]	; (8001ba8 <printAlarma+0xdc>)
 8001b12:	f005 f867 	bl	8006be4 <siprintf>
	ST7735_WriteString(10, 10+51*altura, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001b16:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	0052      	lsls	r2, r2, #1
 8001b20:	4413      	add	r3, r2
 8001b22:	461a      	mov	r2, r3
 8001b24:	0111      	lsls	r1, r2, #4
 8001b26:	461a      	mov	r2, r3
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	330a      	adds	r3, #10
 8001b30:	b299      	uxth	r1, r3
 8001b32:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <printAlarma+0xe0>)
 8001b34:	1d38      	adds	r0, r7, #4
 8001b36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3a:	9202      	str	r2, [sp, #8]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	9201      	str	r2, [sp, #4]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	9200      	str	r2, [sp, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4602      	mov	r2, r0
 8001b48:	200a      	movs	r0, #10
 8001b4a:	f001 f83a 	bl	8002bc2 <ST7735_WriteString>
	sprintf(alarma,"OFF: %02d:%02d",horaOFF.Hours,horaOFF.Minutes);
 8001b4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b52:	461a      	mov	r2, r3
 8001b54:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001b58:	1d38      	adds	r0, r7, #4
 8001b5a:	4915      	ldr	r1, [pc, #84]	; (8001bb0 <printAlarma+0xe4>)
 8001b5c:	f005 f842 	bl	8006be4 <siprintf>
	ST7735_WriteString(10, 30+51*altura, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001b60:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	461a      	mov	r2, r3
 8001b68:	0052      	lsls	r2, r2, #1
 8001b6a:	4413      	add	r3, r2
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	0111      	lsls	r1, r2, #4
 8001b70:	461a      	mov	r2, r3
 8001b72:	460b      	mov	r3, r1
 8001b74:	4413      	add	r3, r2
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	331e      	adds	r3, #30
 8001b7a:	b299      	uxth	r1, r3
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <printAlarma+0xe0>)
 8001b7e:	1d38      	adds	r0, r7, #4
 8001b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b84:	9202      	str	r2, [sp, #8]
 8001b86:	2200      	movs	r2, #0
 8001b88:	9201      	str	r2, [sp, #4]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4602      	mov	r2, r0
 8001b92:	200a      	movs	r0, #10
 8001b94:	f001 f815 	bl	8002bc2 <ST7735_WriteString>
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ba2:	b004      	add	sp, #16
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	08007320 	.word	0x08007320
 8001bac:	20000008 	.word	0x20000008
 8001bb0:	08007330 	.word	0x08007330

08001bb4 <printCrearAlarma>:

void printCrearAlarma(uint8_t altura){
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af02      	add	r7, sp, #8
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
	ST7735_FillRectangleFast(5, 5+51*altura, ST7735_WIDTH-10, 48, ST7735_WHITE);
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	0052      	lsls	r2, r2, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	461a      	mov	r2, r3
 8001bca:	0111      	lsls	r1, r2, #4
 8001bcc:	461a      	mov	r2, r3
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3305      	adds	r3, #5
 8001bd6:	b299      	uxth	r1, r3
 8001bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	2330      	movs	r3, #48	; 0x30
 8001be0:	2276      	movs	r2, #118	; 0x76
 8001be2:	2005      	movs	r0, #5
 8001be4:	f001 f838 	bl	8002c58 <ST7735_FillRectangleFast>
	for(uint16_t x = 0; x <= 17; x++){
 8001be8:	2300      	movs	r3, #0
 8001bea:	81fb      	strh	r3, [r7, #14]
 8001bec:	e08a      	b.n	8001d04 <printCrearAlarma+0x150>
		for(uint16_t y = 0; y <= 17; y++){
 8001bee:	2300      	movs	r3, #0
 8001bf0:	81bb      	strh	r3, [r7, #12]
 8001bf2:	e080      	b.n	8001cf6 <printCrearAlarma+0x142>
			if(x*x+y*y < 289){
 8001bf4:	89fb      	ldrh	r3, [r7, #14]
 8001bf6:	89fa      	ldrh	r2, [r7, #14]
 8001bf8:	fb03 f202 	mul.w	r2, r3, r2
 8001bfc:	89bb      	ldrh	r3, [r7, #12]
 8001bfe:	89b9      	ldrh	r1, [r7, #12]
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8001c0a:	dc71      	bgt.n	8001cf0 <printCrearAlarma+0x13c>
				if(x < 3 && y < 12){
 8001c0c:	89fb      	ldrh	r3, [r7, #14]
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d802      	bhi.n	8001c18 <printCrearAlarma+0x64>
 8001c12:	89bb      	ldrh	r3, [r7, #12]
 8001c14:	2b0b      	cmp	r3, #11
 8001c16:	d968      	bls.n	8001cea <printCrearAlarma+0x136>
					continue;
				}
				if(x < 12 && y < 3){
 8001c18:	89fb      	ldrh	r3, [r7, #14]
 8001c1a:	2b0b      	cmp	r3, #11
 8001c1c:	d802      	bhi.n	8001c24 <printCrearAlarma+0x70>
 8001c1e:	89bb      	ldrh	r3, [r7, #12]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d964      	bls.n	8001cee <printCrearAlarma+0x13a>
					continue;
				}
				ST7735_DrawPixel(64+x, (29+51*altura)+y, ST7735_GREEN);
 8001c24:	89fb      	ldrh	r3, [r7, #14]
 8001c26:	3340      	adds	r3, #64	; 0x40
 8001c28:	b298      	uxth	r0, r3
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	461a      	mov	r2, r3
 8001c30:	0052      	lsls	r2, r2, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	461a      	mov	r2, r3
 8001c36:	0111      	lsls	r1, r2, #4
 8001c38:	461a      	mov	r2, r3
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	89bb      	ldrh	r3, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	331d      	adds	r3, #29
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f000 ff0c 	bl	8002a6c <ST7735_DrawPixel>
				ST7735_DrawPixel(64+x, (29+51*altura)-y, ST7735_GREEN);
 8001c54:	89fb      	ldrh	r3, [r7, #14]
 8001c56:	3340      	adds	r3, #64	; 0x40
 8001c58:	b298      	uxth	r0, r3
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	461a      	mov	r2, r3
 8001c60:	0052      	lsls	r2, r2, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	461a      	mov	r2, r3
 8001c66:	0111      	lsls	r1, r2, #4
 8001c68:	461a      	mov	r2, r3
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	89bb      	ldrh	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	331d      	adds	r3, #29
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f000 fef4 	bl	8002a6c <ST7735_DrawPixel>
				ST7735_DrawPixel(64-x, (29+51*altura)+y, ST7735_GREEN);
 8001c84:	89fb      	ldrh	r3, [r7, #14]
 8001c86:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001c8a:	b298      	uxth	r0, r3
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	461a      	mov	r2, r3
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	4413      	add	r3, r2
 8001c96:	461a      	mov	r2, r3
 8001c98:	0111      	lsls	r1, r2, #4
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	89bb      	ldrh	r3, [r7, #12]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	331d      	adds	r3, #29
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f000 fedb 	bl	8002a6c <ST7735_DrawPixel>
				ST7735_DrawPixel(64-x, (29+51*altura)-y, ST7735_GREEN);
 8001cb6:	89fb      	ldrh	r3, [r7, #14]
 8001cb8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001cbc:	b298      	uxth	r0, r3
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	0052      	lsls	r2, r2, #1
 8001cc6:	4413      	add	r3, r2
 8001cc8:	461a      	mov	r2, r3
 8001cca:	0111      	lsls	r1, r2, #4
 8001ccc:	461a      	mov	r2, r3
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4413      	add	r3, r2
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	89bb      	ldrh	r3, [r7, #12]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	331d      	adds	r3, #29
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f000 fec2 	bl	8002a6c <ST7735_DrawPixel>
 8001ce8:	e002      	b.n	8001cf0 <printCrearAlarma+0x13c>
					continue;
 8001cea:	bf00      	nop
 8001cec:	e000      	b.n	8001cf0 <printCrearAlarma+0x13c>
					continue;
 8001cee:	bf00      	nop
		for(uint16_t y = 0; y <= 17; y++){
 8001cf0:	89bb      	ldrh	r3, [r7, #12]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	81bb      	strh	r3, [r7, #12]
 8001cf6:	89bb      	ldrh	r3, [r7, #12]
 8001cf8:	2b11      	cmp	r3, #17
 8001cfa:	f67f af7b 	bls.w	8001bf4 <printCrearAlarma+0x40>
	for(uint16_t x = 0; x <= 17; x++){
 8001cfe:	89fb      	ldrh	r3, [r7, #14]
 8001d00:	3301      	adds	r3, #1
 8001d02:	81fb      	strh	r3, [r7, #14]
 8001d04:	89fb      	ldrh	r3, [r7, #14]
 8001d06:	2b11      	cmp	r3, #17
 8001d08:	f67f af71 	bls.w	8001bee <printCrearAlarma+0x3a>
			}
		}
	}
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <printTime>:
void printTime(){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af04      	add	r7, sp, #16
	char hora[6];
	sprintf(hora,"%02d:%02d",sTime.Hours,sTime.Minutes);
 8001d1e:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <printTime+0x40>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <printTime+0x40>)
 8001d26:	785b      	ldrb	r3, [r3, #1]
 8001d28:	4638      	mov	r0, r7
 8001d2a:	490c      	ldr	r1, [pc, #48]	; (8001d5c <printTime+0x44>)
 8001d2c:	f004 ff5a 	bl	8006be4 <siprintf>
	ST7735_WriteString(92, 0, hora, Font_7x10, ST7735_BLACK, ST7735_WHITE);
 8001d30:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <printTime+0x48>)
 8001d32:	4639      	mov	r1, r7
 8001d34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d38:	9202      	str	r2, [sp, #8]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	9201      	str	r2, [sp, #4]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	9200      	str	r2, [sp, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	460a      	mov	r2, r1
 8001d46:	2100      	movs	r1, #0
 8001d48:	205c      	movs	r0, #92	; 0x5c
 8001d4a:	f000 ff3a 	bl	8002bc2 <ST7735_WriteString>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200000ac 	.word	0x200000ac
 8001d5c:	08007340 	.word	0x08007340
 8001d60:	20000000 	.word	0x20000000

08001d64 <printOK>:
void printOK(uint8_t altura){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af04      	add	r7, sp, #16
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	ST7735_FillRectangleFast(5, 5+51*altura, ST7735_WIDTH-10, 48, ST7735_WHITE);
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	461a      	mov	r2, r3
 8001d74:	0052      	lsls	r2, r2, #1
 8001d76:	4413      	add	r3, r2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	0111      	lsls	r1, r2, #4
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4413      	add	r3, r2
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	3305      	adds	r3, #5
 8001d86:	b299      	uxth	r1, r3
 8001d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2330      	movs	r3, #48	; 0x30
 8001d90:	2276      	movs	r2, #118	; 0x76
 8001d92:	2005      	movs	r0, #5
 8001d94:	f000 ff60 	bl	8002c58 <ST7735_FillRectangleFast>
	ST7735_WriteString(48, 16+51*altura, "OK", Font_16x26, ST7735_BLACK, ST7735_WHITE);
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	0052      	lsls	r2, r2, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	461a      	mov	r2, r3
 8001da4:	0111      	lsls	r1, r2, #4
 8001da6:	461a      	mov	r2, r3
 8001da8:	460b      	mov	r3, r1
 8001daa:	4413      	add	r3, r2
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	3310      	adds	r3, #16
 8001db0:	b299      	uxth	r1, r3
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <printOK+0x70>)
 8001db4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001db8:	9202      	str	r2, [sp, #8]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	9201      	str	r2, [sp, #4]
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	9200      	str	r2, [sp, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a04      	ldr	r2, [pc, #16]	; (8001dd8 <printOK+0x74>)
 8001dc6:	2030      	movs	r0, #48	; 0x30
 8001dc8:	f000 fefb 	bl	8002bc2 <ST7735_WriteString>
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000010 	.word	0x20000010
 8001dd8:	0800734c 	.word	0x0800734c

08001ddc <crearAlarma>:
void crearAlarma(RTC_TimeTypeDef* returnVal){
 8001ddc:	b5b0      	push	{r4, r5, r7, lr}
 8001dde:	b094      	sub	sp, #80	; 0x50
 8001de0:	af04      	add	r7, sp, #16
 8001de2:	6078      	str	r0, [r7, #4]
	update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001de4:	4ba6      	ldr	r3, [pc, #664]	; (8002080 <crearAlarma+0x2a4>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
 8001dea:	4ba6      	ldr	r3, [pc, #664]	; (8002084 <crearAlarma+0x2a8>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2200      	movs	r2, #0
 8001df0:	625a      	str	r2, [r3, #36]	; 0x24
	RTC_TimeTypeDef ON = {0};
 8001df2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
 8001e00:	611a      	str	r2, [r3, #16]
	RTC_TimeTypeDef OFF = {0};
 8001e02:	f107 0318 	add.w	r3, r7, #24
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
	ST7735_FillScreenFast(ST7735_CYAN);
 8001e12:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8001e16:	f000 ffa3 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_WriteString(48, 10, "ON", Font_16x26, ST7735_BLACK, ST7735_WHITE);
 8001e1a:	4b9b      	ldr	r3, [pc, #620]	; (8002088 <crearAlarma+0x2ac>)
 8001e1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e20:	9202      	str	r2, [sp, #8]
 8001e22:	2200      	movs	r2, #0
 8001e24:	9201      	str	r2, [sp, #4]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	9200      	str	r2, [sp, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a97      	ldr	r2, [pc, #604]	; (800208c <crearAlarma+0x2b0>)
 8001e2e:	210a      	movs	r1, #10
 8001e30:	2030      	movs	r0, #48	; 0x30
 8001e32:	f000 fec6 	bl	8002bc2 <ST7735_WriteString>
	char alarma[9];
	while(true){ //Selección de hora de encendido
		if(update_screen){
 8001e36:	4b92      	ldr	r3, [pc, #584]	; (8002080 <crearAlarma+0x2a4>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d019      	beq.n	8001e72 <crearAlarma+0x96>
			sprintf(alarma,"%02d:%02d",ON.Hours,ON.Minutes);
 8001e3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e42:	461a      	mov	r2, r3
 8001e44:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001e48:	f107 000c 	add.w	r0, r7, #12
 8001e4c:	4990      	ldr	r1, [pc, #576]	; (8002090 <crearAlarma+0x2b4>)
 8001e4e:	f004 fec9 	bl	8006be4 <siprintf>
			ST7735_WriteString(36, 30, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001e52:	4b90      	ldr	r3, [pc, #576]	; (8002094 <crearAlarma+0x2b8>)
 8001e54:	f107 010c 	add.w	r1, r7, #12
 8001e58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e5c:	9202      	str	r2, [sp, #8]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	9201      	str	r2, [sp, #4]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	9200      	str	r2, [sp, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	460a      	mov	r2, r1
 8001e6a:	211e      	movs	r1, #30
 8001e6c:	2024      	movs	r0, #36	; 0x24
 8001e6e:	f000 fea8 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 8001e72:	2101      	movs	r1, #1
 8001e74:	4888      	ldr	r0, [pc, #544]	; (8002098 <crearAlarma+0x2bc>)
 8001e76:	f002 f953 	bl	8004120 <HAL_GPIO_ReadPin>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d11b      	bne.n	8001eb8 <crearAlarma+0xdc>
 8001e80:	4b86      	ldr	r3, [pc, #536]	; (800209c <crearAlarma+0x2c0>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	f083 0301 	eor.w	r3, r3, #1
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d014      	beq.n	8001eb8 <crearAlarma+0xdc>
			if(ON.Hours == 23){
 8001e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e92:	2b17      	cmp	r3, #23
 8001e94:	d103      	bne.n	8001e9e <crearAlarma+0xc2>
				ON.Hours = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001e9c:	e005      	b.n	8001eaa <crearAlarma+0xce>
			}
			else{
				ON.Hours++;
 8001e9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001eaa:	4b75      	ldr	r3, [pc, #468]	; (8002080 <crearAlarma+0x2a4>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
 8001eb0:	4b74      	ldr	r3, [pc, #464]	; (8002084 <crearAlarma+0x2a8>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 8001eb8:	2104      	movs	r1, #4
 8001eba:	4877      	ldr	r0, [pc, #476]	; (8002098 <crearAlarma+0x2bc>)
 8001ebc:	f002 f930 	bl	8004120 <HAL_GPIO_ReadPin>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d11b      	bne.n	8001efe <crearAlarma+0x122>
 8001ec6:	4b76      	ldr	r3, [pc, #472]	; (80020a0 <crearAlarma+0x2c4>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	f083 0301 	eor.w	r3, r3, #1
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d014      	beq.n	8001efe <crearAlarma+0x122>
			if(ON.Hours == 0){
 8001ed4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d103      	bne.n	8001ee4 <crearAlarma+0x108>
				ON.Hours = 23;
 8001edc:	2317      	movs	r3, #23
 8001ede:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001ee2:	e005      	b.n	8001ef0 <crearAlarma+0x114>
			}
			else{
				ON.Hours--;
 8001ee4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001ef0:	4b63      	ldr	r3, [pc, #396]	; (8002080 <crearAlarma+0x2a4>)
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	701a      	strb	r2, [r3, #0]
 8001ef6:	4b63      	ldr	r3, [pc, #396]	; (8002084 <crearAlarma+0x2a8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 8001efe:	2108      	movs	r1, #8
 8001f00:	4865      	ldr	r0, [pc, #404]	; (8002098 <crearAlarma+0x2bc>)
 8001f02:	f002 f90d 	bl	8004120 <HAL_GPIO_ReadPin>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d10a      	bne.n	8001f22 <crearAlarma+0x146>
 8001f0c:	4b65      	ldr	r3, [pc, #404]	; (80020a4 <crearAlarma+0x2c8>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	f083 0301 	eor.w	r3, r3, #1
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <crearAlarma+0x146>
			button2 = 1;
 8001f1a:	4b62      	ldr	r3, [pc, #392]	; (80020a4 <crearAlarma+0x2c8>)
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	701a      	strb	r2, [r3, #0]
			break;
 8001f20:	e024      	b.n	8001f6c <crearAlarma+0x190>
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001f22:	2101      	movs	r1, #1
 8001f24:	485c      	ldr	r0, [pc, #368]	; (8002098 <crearAlarma+0x2bc>)
 8001f26:	f002 f8fb 	bl	8004120 <HAL_GPIO_ReadPin>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	bf14      	ite	ne
 8001f30:	2301      	movne	r3, #1
 8001f32:	2300      	moveq	r3, #0
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4b59      	ldr	r3, [pc, #356]	; (800209c <crearAlarma+0x2c0>)
 8001f38:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8001f3a:	2104      	movs	r1, #4
 8001f3c:	4856      	ldr	r0, [pc, #344]	; (8002098 <crearAlarma+0x2bc>)
 8001f3e:	f002 f8ef 	bl	8004120 <HAL_GPIO_ReadPin>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	bf14      	ite	ne
 8001f48:	2301      	movne	r3, #1
 8001f4a:	2300      	moveq	r3, #0
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4b54      	ldr	r3, [pc, #336]	; (80020a0 <crearAlarma+0x2c4>)
 8001f50:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8001f52:	2108      	movs	r1, #8
 8001f54:	4850      	ldr	r0, [pc, #320]	; (8002098 <crearAlarma+0x2bc>)
 8001f56:	f002 f8e3 	bl	8004120 <HAL_GPIO_ReadPin>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	bf14      	ite	ne
 8001f60:	2301      	movne	r3, #1
 8001f62:	2300      	moveq	r3, #0
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4b4f      	ldr	r3, [pc, #316]	; (80020a4 <crearAlarma+0x2c8>)
 8001f68:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 8001f6a:	e764      	b.n	8001e36 <crearAlarma+0x5a>
	}
	while(true){ //Selección de minuto de encendido
		if(update_screen){
 8001f6c:	4b44      	ldr	r3, [pc, #272]	; (8002080 <crearAlarma+0x2a4>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d019      	beq.n	8001fa8 <crearAlarma+0x1cc>
			sprintf(alarma,"%02d:%02d",ON.Hours,ON.Minutes);
 8001f74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f78:	461a      	mov	r2, r3
 8001f7a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001f7e:	f107 000c 	add.w	r0, r7, #12
 8001f82:	4943      	ldr	r1, [pc, #268]	; (8002090 <crearAlarma+0x2b4>)
 8001f84:	f004 fe2e 	bl	8006be4 <siprintf>
			ST7735_WriteString(36, 30, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8001f88:	4b42      	ldr	r3, [pc, #264]	; (8002094 <crearAlarma+0x2b8>)
 8001f8a:	f107 010c 	add.w	r1, r7, #12
 8001f8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f92:	9202      	str	r2, [sp, #8]
 8001f94:	2200      	movs	r2, #0
 8001f96:	9201      	str	r2, [sp, #4]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	9200      	str	r2, [sp, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	460a      	mov	r2, r1
 8001fa0:	211e      	movs	r1, #30
 8001fa2:	2024      	movs	r0, #36	; 0x24
 8001fa4:	f000 fe0d 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 8001fa8:	2101      	movs	r1, #1
 8001faa:	483b      	ldr	r0, [pc, #236]	; (8002098 <crearAlarma+0x2bc>)
 8001fac:	f002 f8b8 	bl	8004120 <HAL_GPIO_ReadPin>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d11b      	bne.n	8001fee <crearAlarma+0x212>
 8001fb6:	4b39      	ldr	r3, [pc, #228]	; (800209c <crearAlarma+0x2c0>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	f083 0301 	eor.w	r3, r3, #1
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d014      	beq.n	8001fee <crearAlarma+0x212>
			if(ON.Minutes == 59){
 8001fc4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001fc8:	2b3b      	cmp	r3, #59	; 0x3b
 8001fca:	d103      	bne.n	8001fd4 <crearAlarma+0x1f8>
				ON.Minutes = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001fd2:	e005      	b.n	8001fe0 <crearAlarma+0x204>
			}
			else{
				ON.Minutes++;
 8001fd4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001fd8:	3301      	adds	r3, #1
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001fe0:	4b27      	ldr	r3, [pc, #156]	; (8002080 <crearAlarma+0x2a4>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]
 8001fe6:	4b27      	ldr	r3, [pc, #156]	; (8002084 <crearAlarma+0x2a8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2200      	movs	r2, #0
 8001fec:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 8001fee:	2104      	movs	r1, #4
 8001ff0:	4829      	ldr	r0, [pc, #164]	; (8002098 <crearAlarma+0x2bc>)
 8001ff2:	f002 f895 	bl	8004120 <HAL_GPIO_ReadPin>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d11b      	bne.n	8002034 <crearAlarma+0x258>
 8001ffc:	4b28      	ldr	r3, [pc, #160]	; (80020a0 <crearAlarma+0x2c4>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	f083 0301 	eor.w	r3, r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d014      	beq.n	8002034 <crearAlarma+0x258>
			if(ON.Minutes == 0){
 800200a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800200e:	2b00      	cmp	r3, #0
 8002010:	d103      	bne.n	800201a <crearAlarma+0x23e>
				ON.Minutes = 59;
 8002012:	233b      	movs	r3, #59	; 0x3b
 8002014:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002018:	e005      	b.n	8002026 <crearAlarma+0x24a>
			}
			else{
				ON.Minutes--;
 800201a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800201e:	3b01      	subs	r3, #1
 8002020:	b2db      	uxtb	r3, r3
 8002022:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002026:	4b16      	ldr	r3, [pc, #88]	; (8002080 <crearAlarma+0x2a4>)
 8002028:	2201      	movs	r2, #1
 800202a:	701a      	strb	r2, [r3, #0]
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <crearAlarma+0x2a8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2200      	movs	r2, #0
 8002032:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 8002034:	2108      	movs	r1, #8
 8002036:	4818      	ldr	r0, [pc, #96]	; (8002098 <crearAlarma+0x2bc>)
 8002038:	f002 f872 	bl	8004120 <HAL_GPIO_ReadPin>
 800203c:	4603      	mov	r3, r0
 800203e:	2b01      	cmp	r3, #1
 8002040:	d134      	bne.n	80020ac <crearAlarma+0x2d0>
 8002042:	4b18      	ldr	r3, [pc, #96]	; (80020a4 <crearAlarma+0x2c8>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	f083 0301 	eor.w	r3, r3, #1
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d02d      	beq.n	80020ac <crearAlarma+0x2d0>
			button2 = 1;
 8002050:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <crearAlarma+0x2c8>)
 8002052:	2201      	movs	r2, #1
 8002054:	701a      	strb	r2, [r3, #0]
			break;
 8002056:	bf00      	nop
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
	}
	ST7735_FillScreenFast(ST7735_CYAN);
 8002058:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800205c:	f000 fe80 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_WriteString(40, 10, "OFF", Font_16x26, ST7735_BLACK, ST7735_WHITE);
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <crearAlarma+0x2ac>)
 8002062:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002066:	9202      	str	r2, [sp, #8]
 8002068:	2200      	movs	r2, #0
 800206a:	9201      	str	r2, [sp, #4]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <crearAlarma+0x2cc>)
 8002074:	210a      	movs	r1, #10
 8002076:	2028      	movs	r0, #40	; 0x28
 8002078:	f000 fda3 	bl	8002bc2 <ST7735_WriteString>
 800207c:	e03b      	b.n	80020f6 <crearAlarma+0x31a>
 800207e:	bf00      	nop
 8002080:	2000001b 	.word	0x2000001b
 8002084:	20000180 	.word	0x20000180
 8002088:	20000010 	.word	0x20000010
 800208c:	08007350 	.word	0x08007350
 8002090:	08007340 	.word	0x08007340
 8002094:	20000008 	.word	0x20000008
 8002098:	40020000 	.word	0x40020000
 800209c:	20000214 	.word	0x20000214
 80020a0:	20000215 	.word	0x20000215
 80020a4:	20000216 	.word	0x20000216
 80020a8:	08007354 	.word	0x08007354
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80020ac:	2101      	movs	r1, #1
 80020ae:	48a3      	ldr	r0, [pc, #652]	; (800233c <crearAlarma+0x560>)
 80020b0:	f002 f836 	bl	8004120 <HAL_GPIO_ReadPin>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	bf14      	ite	ne
 80020ba:	2301      	movne	r3, #1
 80020bc:	2300      	moveq	r3, #0
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b9f      	ldr	r3, [pc, #636]	; (8002340 <crearAlarma+0x564>)
 80020c2:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80020c4:	2104      	movs	r1, #4
 80020c6:	489d      	ldr	r0, [pc, #628]	; (800233c <crearAlarma+0x560>)
 80020c8:	f002 f82a 	bl	8004120 <HAL_GPIO_ReadPin>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	bf14      	ite	ne
 80020d2:	2301      	movne	r3, #1
 80020d4:	2300      	moveq	r3, #0
 80020d6:	b2da      	uxtb	r2, r3
 80020d8:	4b9a      	ldr	r3, [pc, #616]	; (8002344 <crearAlarma+0x568>)
 80020da:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80020dc:	2108      	movs	r1, #8
 80020de:	4897      	ldr	r0, [pc, #604]	; (800233c <crearAlarma+0x560>)
 80020e0:	f002 f81e 	bl	8004120 <HAL_GPIO_ReadPin>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bf14      	ite	ne
 80020ea:	2301      	movne	r3, #1
 80020ec:	2300      	moveq	r3, #0
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	4b95      	ldr	r3, [pc, #596]	; (8002348 <crearAlarma+0x56c>)
 80020f2:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 80020f4:	e73a      	b.n	8001f6c <crearAlarma+0x190>
	while(true){ //Selección de hora de apagado
		if(update_screen){
 80020f6:	4b95      	ldr	r3, [pc, #596]	; (800234c <crearAlarma+0x570>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d017      	beq.n	800212e <crearAlarma+0x352>
			sprintf(alarma,"%02d.%02d",OFF.Hours,OFF.Minutes);
 80020fe:	7e3b      	ldrb	r3, [r7, #24]
 8002100:	461a      	mov	r2, r3
 8002102:	7e7b      	ldrb	r3, [r7, #25]
 8002104:	f107 000c 	add.w	r0, r7, #12
 8002108:	4991      	ldr	r1, [pc, #580]	; (8002350 <crearAlarma+0x574>)
 800210a:	f004 fd6b 	bl	8006be4 <siprintf>
			ST7735_WriteString(36, 30, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 800210e:	4b91      	ldr	r3, [pc, #580]	; (8002354 <crearAlarma+0x578>)
 8002110:	f107 010c 	add.w	r1, r7, #12
 8002114:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002118:	9202      	str	r2, [sp, #8]
 800211a:	2200      	movs	r2, #0
 800211c:	9201      	str	r2, [sp, #4]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	9200      	str	r2, [sp, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	460a      	mov	r2, r1
 8002126:	211e      	movs	r1, #30
 8002128:	2024      	movs	r0, #36	; 0x24
 800212a:	f000 fd4a 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 800212e:	2101      	movs	r1, #1
 8002130:	4882      	ldr	r0, [pc, #520]	; (800233c <crearAlarma+0x560>)
 8002132:	f001 fff5 	bl	8004120 <HAL_GPIO_ReadPin>
 8002136:	4603      	mov	r3, r0
 8002138:	2b01      	cmp	r3, #1
 800213a:	d117      	bne.n	800216c <crearAlarma+0x390>
 800213c:	4b80      	ldr	r3, [pc, #512]	; (8002340 <crearAlarma+0x564>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	f083 0301 	eor.w	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d010      	beq.n	800216c <crearAlarma+0x390>
			if(OFF.Hours == 23){
 800214a:	7e3b      	ldrb	r3, [r7, #24]
 800214c:	2b17      	cmp	r3, #23
 800214e:	d102      	bne.n	8002156 <crearAlarma+0x37a>
				OFF.Hours = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	763b      	strb	r3, [r7, #24]
 8002154:	e003      	b.n	800215e <crearAlarma+0x382>
			}
			else{
				OFF.Hours++;
 8002156:	7e3b      	ldrb	r3, [r7, #24]
 8002158:	3301      	adds	r3, #1
 800215a:	b2db      	uxtb	r3, r3
 800215c:	763b      	strb	r3, [r7, #24]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800215e:	4b7b      	ldr	r3, [pc, #492]	; (800234c <crearAlarma+0x570>)
 8002160:	2201      	movs	r2, #1
 8002162:	701a      	strb	r2, [r3, #0]
 8002164:	4b7c      	ldr	r3, [pc, #496]	; (8002358 <crearAlarma+0x57c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2200      	movs	r2, #0
 800216a:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 800216c:	2104      	movs	r1, #4
 800216e:	4873      	ldr	r0, [pc, #460]	; (800233c <crearAlarma+0x560>)
 8002170:	f001 ffd6 	bl	8004120 <HAL_GPIO_ReadPin>
 8002174:	4603      	mov	r3, r0
 8002176:	2b01      	cmp	r3, #1
 8002178:	d117      	bne.n	80021aa <crearAlarma+0x3ce>
 800217a:	4b72      	ldr	r3, [pc, #456]	; (8002344 <crearAlarma+0x568>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	f083 0301 	eor.w	r3, r3, #1
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d010      	beq.n	80021aa <crearAlarma+0x3ce>
			if(OFF.Hours == 0){
 8002188:	7e3b      	ldrb	r3, [r7, #24]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d102      	bne.n	8002194 <crearAlarma+0x3b8>
				OFF.Hours = 23;
 800218e:	2317      	movs	r3, #23
 8002190:	763b      	strb	r3, [r7, #24]
 8002192:	e003      	b.n	800219c <crearAlarma+0x3c0>
			}
			else{
				OFF.Hours--;
 8002194:	7e3b      	ldrb	r3, [r7, #24]
 8002196:	3b01      	subs	r3, #1
 8002198:	b2db      	uxtb	r3, r3
 800219a:	763b      	strb	r3, [r7, #24]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800219c:	4b6b      	ldr	r3, [pc, #428]	; (800234c <crearAlarma+0x570>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
 80021a2:	4b6d      	ldr	r3, [pc, #436]	; (8002358 <crearAlarma+0x57c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2200      	movs	r2, #0
 80021a8:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 80021aa:	2108      	movs	r1, #8
 80021ac:	4863      	ldr	r0, [pc, #396]	; (800233c <crearAlarma+0x560>)
 80021ae:	f001 ffb7 	bl	8004120 <HAL_GPIO_ReadPin>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d10a      	bne.n	80021ce <crearAlarma+0x3f2>
 80021b8:	4b63      	ldr	r3, [pc, #396]	; (8002348 <crearAlarma+0x56c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f083 0301 	eor.w	r3, r3, #1
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <crearAlarma+0x3f2>
			button2 = 1;
 80021c6:	4b60      	ldr	r3, [pc, #384]	; (8002348 <crearAlarma+0x56c>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	701a      	strb	r2, [r3, #0]
			break;
 80021cc:	e024      	b.n	8002218 <crearAlarma+0x43c>
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80021ce:	2101      	movs	r1, #1
 80021d0:	485a      	ldr	r0, [pc, #360]	; (800233c <crearAlarma+0x560>)
 80021d2:	f001 ffa5 	bl	8004120 <HAL_GPIO_ReadPin>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	bf14      	ite	ne
 80021dc:	2301      	movne	r3, #1
 80021de:	2300      	moveq	r3, #0
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	4b57      	ldr	r3, [pc, #348]	; (8002340 <crearAlarma+0x564>)
 80021e4:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80021e6:	2104      	movs	r1, #4
 80021e8:	4854      	ldr	r0, [pc, #336]	; (800233c <crearAlarma+0x560>)
 80021ea:	f001 ff99 	bl	8004120 <HAL_GPIO_ReadPin>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	bf14      	ite	ne
 80021f4:	2301      	movne	r3, #1
 80021f6:	2300      	moveq	r3, #0
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	4b52      	ldr	r3, [pc, #328]	; (8002344 <crearAlarma+0x568>)
 80021fc:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80021fe:	2108      	movs	r1, #8
 8002200:	484e      	ldr	r0, [pc, #312]	; (800233c <crearAlarma+0x560>)
 8002202:	f001 ff8d 	bl	8004120 <HAL_GPIO_ReadPin>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	bf14      	ite	ne
 800220c:	2301      	movne	r3, #1
 800220e:	2300      	moveq	r3, #0
 8002210:	b2da      	uxtb	r2, r3
 8002212:	4b4d      	ldr	r3, [pc, #308]	; (8002348 <crearAlarma+0x56c>)
 8002214:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 8002216:	e76e      	b.n	80020f6 <crearAlarma+0x31a>
	}
	while(true){ //Selección de minuto de apagado
		if(update_screen){
 8002218:	4b4c      	ldr	r3, [pc, #304]	; (800234c <crearAlarma+0x570>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d017      	beq.n	8002250 <crearAlarma+0x474>
			sprintf(alarma,"%02d.%02d",OFF.Hours,OFF.Minutes);
 8002220:	7e3b      	ldrb	r3, [r7, #24]
 8002222:	461a      	mov	r2, r3
 8002224:	7e7b      	ldrb	r3, [r7, #25]
 8002226:	f107 000c 	add.w	r0, r7, #12
 800222a:	4949      	ldr	r1, [pc, #292]	; (8002350 <crearAlarma+0x574>)
 800222c:	f004 fcda 	bl	8006be4 <siprintf>
			ST7735_WriteString(36, 30, alarma, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8002230:	4b48      	ldr	r3, [pc, #288]	; (8002354 <crearAlarma+0x578>)
 8002232:	f107 010c 	add.w	r1, r7, #12
 8002236:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800223a:	9202      	str	r2, [sp, #8]
 800223c:	2200      	movs	r2, #0
 800223e:	9201      	str	r2, [sp, #4]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	9200      	str	r2, [sp, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	460a      	mov	r2, r1
 8002248:	211e      	movs	r1, #30
 800224a:	2024      	movs	r0, #36	; 0x24
 800224c:	f000 fcb9 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 8002250:	2101      	movs	r1, #1
 8002252:	483a      	ldr	r0, [pc, #232]	; (800233c <crearAlarma+0x560>)
 8002254:	f001 ff64 	bl	8004120 <HAL_GPIO_ReadPin>
 8002258:	4603      	mov	r3, r0
 800225a:	2b01      	cmp	r3, #1
 800225c:	d117      	bne.n	800228e <crearAlarma+0x4b2>
 800225e:	4b38      	ldr	r3, [pc, #224]	; (8002340 <crearAlarma+0x564>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	f083 0301 	eor.w	r3, r3, #1
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d010      	beq.n	800228e <crearAlarma+0x4b2>
			if(OFF.Minutes == 59){
 800226c:	7e7b      	ldrb	r3, [r7, #25]
 800226e:	2b3b      	cmp	r3, #59	; 0x3b
 8002270:	d102      	bne.n	8002278 <crearAlarma+0x49c>
				OFF.Minutes = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	767b      	strb	r3, [r7, #25]
 8002276:	e003      	b.n	8002280 <crearAlarma+0x4a4>
			}
			else{
				OFF.Minutes++;
 8002278:	7e7b      	ldrb	r3, [r7, #25]
 800227a:	3301      	adds	r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	767b      	strb	r3, [r7, #25]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002280:	4b32      	ldr	r3, [pc, #200]	; (800234c <crearAlarma+0x570>)
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
 8002286:	4b34      	ldr	r3, [pc, #208]	; (8002358 <crearAlarma+0x57c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2200      	movs	r2, #0
 800228c:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 800228e:	2104      	movs	r1, #4
 8002290:	482a      	ldr	r0, [pc, #168]	; (800233c <crearAlarma+0x560>)
 8002292:	f001 ff45 	bl	8004120 <HAL_GPIO_ReadPin>
 8002296:	4603      	mov	r3, r0
 8002298:	2b01      	cmp	r3, #1
 800229a:	d117      	bne.n	80022cc <crearAlarma+0x4f0>
 800229c:	4b29      	ldr	r3, [pc, #164]	; (8002344 <crearAlarma+0x568>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	f083 0301 	eor.w	r3, r3, #1
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d010      	beq.n	80022cc <crearAlarma+0x4f0>
			if(OFF.Minutes == 0){
 80022aa:	7e7b      	ldrb	r3, [r7, #25]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d102      	bne.n	80022b6 <crearAlarma+0x4da>
				OFF.Minutes = 59;
 80022b0:	233b      	movs	r3, #59	; 0x3b
 80022b2:	767b      	strb	r3, [r7, #25]
 80022b4:	e003      	b.n	80022be <crearAlarma+0x4e2>
			}
			else{
				OFF.Minutes--;
 80022b6:	7e7b      	ldrb	r3, [r7, #25]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	767b      	strb	r3, [r7, #25]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 80022be:	4b23      	ldr	r3, [pc, #140]	; (800234c <crearAlarma+0x570>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]
 80022c4:	4b24      	ldr	r3, [pc, #144]	; (8002358 <crearAlarma+0x57c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2200      	movs	r2, #0
 80022ca:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 80022cc:	2108      	movs	r1, #8
 80022ce:	481b      	ldr	r0, [pc, #108]	; (800233c <crearAlarma+0x560>)
 80022d0:	f001 ff26 	bl	8004120 <HAL_GPIO_ReadPin>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d10a      	bne.n	80022f0 <crearAlarma+0x514>
 80022da:	4b1b      	ldr	r3, [pc, #108]	; (8002348 <crearAlarma+0x56c>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	f083 0301 	eor.w	r3, r3, #1
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <crearAlarma+0x514>
			button2 = 1;
 80022e8:	4b17      	ldr	r3, [pc, #92]	; (8002348 <crearAlarma+0x56c>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	701a      	strb	r2, [r3, #0]
			break;
 80022ee:	e035      	b.n	800235c <crearAlarma+0x580>
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80022f0:	2101      	movs	r1, #1
 80022f2:	4812      	ldr	r0, [pc, #72]	; (800233c <crearAlarma+0x560>)
 80022f4:	f001 ff14 	bl	8004120 <HAL_GPIO_ReadPin>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2300      	moveq	r3, #0
 8002302:	b2da      	uxtb	r2, r3
 8002304:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <crearAlarma+0x564>)
 8002306:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8002308:	2104      	movs	r1, #4
 800230a:	480c      	ldr	r0, [pc, #48]	; (800233c <crearAlarma+0x560>)
 800230c:	f001 ff08 	bl	8004120 <HAL_GPIO_ReadPin>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	bf14      	ite	ne
 8002316:	2301      	movne	r3, #1
 8002318:	2300      	moveq	r3, #0
 800231a:	b2da      	uxtb	r2, r3
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <crearAlarma+0x568>)
 800231e:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8002320:	2108      	movs	r1, #8
 8002322:	4806      	ldr	r0, [pc, #24]	; (800233c <crearAlarma+0x560>)
 8002324:	f001 fefc 	bl	8004120 <HAL_GPIO_ReadPin>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	bf14      	ite	ne
 800232e:	2301      	movne	r3, #1
 8002330:	2300      	moveq	r3, #0
 8002332:	b2da      	uxtb	r2, r3
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <crearAlarma+0x56c>)
 8002336:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 8002338:	e76e      	b.n	8002218 <crearAlarma+0x43c>
 800233a:	bf00      	nop
 800233c:	40020000 	.word	0x40020000
 8002340:	20000214 	.word	0x20000214
 8002344:	20000215 	.word	0x20000215
 8002348:	20000216 	.word	0x20000216
 800234c:	2000001b 	.word	0x2000001b
 8002350:	08007358 	.word	0x08007358
 8002354:	20000008 	.word	0x20000008
 8002358:	20000180 	.word	0x20000180
	}
	returnVal[0] = ON;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	461d      	mov	r5, r3
 8002360:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002364:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002366:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	602b      	str	r3, [r5, #0]
	returnVal[1] = OFF;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3314      	adds	r3, #20
 8002370:	461d      	mov	r5, r3
 8002372:	f107 0418 	add.w	r4, r7, #24
 8002376:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002378:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	602b      	str	r3, [r5, #0]
}
 800237e:	bf00      	nop
 8002380:	3740      	adds	r7, #64	; 0x40
 8002382:	46bd      	mov	sp, r7
 8002384:	bdb0      	pop	{r4, r5, r7, pc}
 8002386:	bf00      	nop

08002388 <AjustarHumedad>:
void AjustarHumedad(){
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af04      	add	r7, sp, #16
	update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800238e:	4b9d      	ldr	r3, [pc, #628]	; (8002604 <AjustarHumedad+0x27c>)
 8002390:	2201      	movs	r2, #1
 8002392:	701a      	strb	r2, [r3, #0]
 8002394:	4b9c      	ldr	r3, [pc, #624]	; (8002608 <AjustarHumedad+0x280>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2200      	movs	r2, #0
 800239a:	625a      	str	r2, [r3, #36]	; 0x24
	ST7735_FillScreenFast(ST7735_CYAN);
 800239c:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80023a0:	f000 fcde 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_WriteString(16, 10, "MINIMO", Font_16x26, ST7735_BLACK, ST7735_WHITE);
 80023a4:	4b99      	ldr	r3, [pc, #612]	; (800260c <AjustarHumedad+0x284>)
 80023a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023aa:	9202      	str	r2, [sp, #8]
 80023ac:	2200      	movs	r2, #0
 80023ae:	9201      	str	r2, [sp, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	9200      	str	r2, [sp, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a96      	ldr	r2, [pc, #600]	; (8002610 <AjustarHumedad+0x288>)
 80023b8:	210a      	movs	r1, #10
 80023ba:	2010      	movs	r0, #16
 80023bc:	f000 fc01 	bl	8002bc2 <ST7735_WriteString>
	char valor[4];
	while(true){ //Selección de humedad minima
		if(update_screen){
 80023c0:	4b90      	ldr	r3, [pc, #576]	; (8002604 <AjustarHumedad+0x27c>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d016      	beq.n	80023f6 <AjustarHumedad+0x6e>
			sprintf(valor,"%02d%c",humedad_minima,37);
 80023c8:	4b92      	ldr	r3, [pc, #584]	; (8002614 <AjustarHumedad+0x28c>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	461a      	mov	r2, r3
 80023ce:	1d38      	adds	r0, r7, #4
 80023d0:	2325      	movs	r3, #37	; 0x25
 80023d2:	4991      	ldr	r1, [pc, #580]	; (8002618 <AjustarHumedad+0x290>)
 80023d4:	f004 fc06 	bl	8006be4 <siprintf>
			ST7735_WriteString(47, 40, valor, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 80023d8:	4b90      	ldr	r3, [pc, #576]	; (800261c <AjustarHumedad+0x294>)
 80023da:	1d39      	adds	r1, r7, #4
 80023dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023e0:	9202      	str	r2, [sp, #8]
 80023e2:	2200      	movs	r2, #0
 80023e4:	9201      	str	r2, [sp, #4]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	9200      	str	r2, [sp, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	460a      	mov	r2, r1
 80023ee:	2128      	movs	r1, #40	; 0x28
 80023f0:	202f      	movs	r0, #47	; 0x2f
 80023f2:	f000 fbe6 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 80023f6:	2101      	movs	r1, #1
 80023f8:	4889      	ldr	r0, [pc, #548]	; (8002620 <AjustarHumedad+0x298>)
 80023fa:	f001 fe91 	bl	8004120 <HAL_GPIO_ReadPin>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b01      	cmp	r3, #1
 8002402:	d11b      	bne.n	800243c <AjustarHumedad+0xb4>
 8002404:	4b87      	ldr	r3, [pc, #540]	; (8002624 <AjustarHumedad+0x29c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	f083 0301 	eor.w	r3, r3, #1
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d014      	beq.n	800243c <AjustarHumedad+0xb4>
			if(humedad_minima == 100){
 8002412:	4b80      	ldr	r3, [pc, #512]	; (8002614 <AjustarHumedad+0x28c>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b64      	cmp	r3, #100	; 0x64
 8002418:	d103      	bne.n	8002422 <AjustarHumedad+0x9a>
				humedad_minima = 0;
 800241a:	4b7e      	ldr	r3, [pc, #504]	; (8002614 <AjustarHumedad+0x28c>)
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
 8002420:	e005      	b.n	800242e <AjustarHumedad+0xa6>
			}
			else{
				humedad_minima++;
 8002422:	4b7c      	ldr	r3, [pc, #496]	; (8002614 <AjustarHumedad+0x28c>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	3301      	adds	r3, #1
 8002428:	b2da      	uxtb	r2, r3
 800242a:	4b7a      	ldr	r3, [pc, #488]	; (8002614 <AjustarHumedad+0x28c>)
 800242c:	701a      	strb	r2, [r3, #0]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 800242e:	4b75      	ldr	r3, [pc, #468]	; (8002604 <AjustarHumedad+0x27c>)
 8002430:	2201      	movs	r2, #1
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	4b74      	ldr	r3, [pc, #464]	; (8002608 <AjustarHumedad+0x280>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2200      	movs	r2, #0
 800243a:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 800243c:	2104      	movs	r1, #4
 800243e:	4878      	ldr	r0, [pc, #480]	; (8002620 <AjustarHumedad+0x298>)
 8002440:	f001 fe6e 	bl	8004120 <HAL_GPIO_ReadPin>
 8002444:	4603      	mov	r3, r0
 8002446:	2b01      	cmp	r3, #1
 8002448:	d11b      	bne.n	8002482 <AjustarHumedad+0xfa>
 800244a:	4b77      	ldr	r3, [pc, #476]	; (8002628 <AjustarHumedad+0x2a0>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	f083 0301 	eor.w	r3, r3, #1
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d014      	beq.n	8002482 <AjustarHumedad+0xfa>
			if(humedad_minima == 0){
 8002458:	4b6e      	ldr	r3, [pc, #440]	; (8002614 <AjustarHumedad+0x28c>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d103      	bne.n	8002468 <AjustarHumedad+0xe0>
				humedad_minima = 100;
 8002460:	4b6c      	ldr	r3, [pc, #432]	; (8002614 <AjustarHumedad+0x28c>)
 8002462:	2264      	movs	r2, #100	; 0x64
 8002464:	701a      	strb	r2, [r3, #0]
 8002466:	e005      	b.n	8002474 <AjustarHumedad+0xec>
			}
			else{
				humedad_minima--;
 8002468:	4b6a      	ldr	r3, [pc, #424]	; (8002614 <AjustarHumedad+0x28c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	3b01      	subs	r3, #1
 800246e:	b2da      	uxtb	r2, r3
 8002470:	4b68      	ldr	r3, [pc, #416]	; (8002614 <AjustarHumedad+0x28c>)
 8002472:	701a      	strb	r2, [r3, #0]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002474:	4b63      	ldr	r3, [pc, #396]	; (8002604 <AjustarHumedad+0x27c>)
 8002476:	2201      	movs	r2, #1
 8002478:	701a      	strb	r2, [r3, #0]
 800247a:	4b63      	ldr	r3, [pc, #396]	; (8002608 <AjustarHumedad+0x280>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 8002482:	2108      	movs	r1, #8
 8002484:	4866      	ldr	r0, [pc, #408]	; (8002620 <AjustarHumedad+0x298>)
 8002486:	f001 fe4b 	bl	8004120 <HAL_GPIO_ReadPin>
 800248a:	4603      	mov	r3, r0
 800248c:	2b01      	cmp	r3, #1
 800248e:	d11d      	bne.n	80024cc <AjustarHumedad+0x144>
 8002490:	4b66      	ldr	r3, [pc, #408]	; (800262c <AjustarHumedad+0x2a4>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	f083 0301 	eor.w	r3, r3, #1
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d016      	beq.n	80024cc <AjustarHumedad+0x144>
			button2 = 1;
 800249e:	4b63      	ldr	r3, [pc, #396]	; (800262c <AjustarHumedad+0x2a4>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
			break;
 80024a4:	bf00      	nop
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
	}
	ST7735_FillScreenFast(ST7735_CYAN);
 80024a6:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80024aa:	f000 fc59 	bl	8002d60 <ST7735_FillScreenFast>
	ST7735_WriteString(16, 10, "MAXIMO", Font_16x26, ST7735_BLACK, ST7735_WHITE);
 80024ae:	4b57      	ldr	r3, [pc, #348]	; (800260c <AjustarHumedad+0x284>)
 80024b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024b4:	9202      	str	r2, [sp, #8]
 80024b6:	2200      	movs	r2, #0
 80024b8:	9201      	str	r2, [sp, #4]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	9200      	str	r2, [sp, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a5b      	ldr	r2, [pc, #364]	; (8002630 <AjustarHumedad+0x2a8>)
 80024c2:	210a      	movs	r1, #10
 80024c4:	2010      	movs	r0, #16
 80024c6:	f000 fb7c 	bl	8002bc2 <ST7735_WriteString>
 80024ca:	e024      	b.n	8002516 <AjustarHumedad+0x18e>
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80024cc:	2101      	movs	r1, #1
 80024ce:	4854      	ldr	r0, [pc, #336]	; (8002620 <AjustarHumedad+0x298>)
 80024d0:	f001 fe26 	bl	8004120 <HAL_GPIO_ReadPin>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	bf14      	ite	ne
 80024da:	2301      	movne	r3, #1
 80024dc:	2300      	moveq	r3, #0
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	4b50      	ldr	r3, [pc, #320]	; (8002624 <AjustarHumedad+0x29c>)
 80024e2:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80024e4:	2104      	movs	r1, #4
 80024e6:	484e      	ldr	r0, [pc, #312]	; (8002620 <AjustarHumedad+0x298>)
 80024e8:	f001 fe1a 	bl	8004120 <HAL_GPIO_ReadPin>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	bf14      	ite	ne
 80024f2:	2301      	movne	r3, #1
 80024f4:	2300      	moveq	r3, #0
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	4b4b      	ldr	r3, [pc, #300]	; (8002628 <AjustarHumedad+0x2a0>)
 80024fa:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 80024fc:	2108      	movs	r1, #8
 80024fe:	4848      	ldr	r0, [pc, #288]	; (8002620 <AjustarHumedad+0x298>)
 8002500:	f001 fe0e 	bl	8004120 <HAL_GPIO_ReadPin>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	bf14      	ite	ne
 800250a:	2301      	movne	r3, #1
 800250c:	2300      	moveq	r3, #0
 800250e:	b2da      	uxtb	r2, r3
 8002510:	4b46      	ldr	r3, [pc, #280]	; (800262c <AjustarHumedad+0x2a4>)
 8002512:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 8002514:	e754      	b.n	80023c0 <AjustarHumedad+0x38>
	while(true){ //Selección de humedad maxima
		if(update_screen){
 8002516:	4b3b      	ldr	r3, [pc, #236]	; (8002604 <AjustarHumedad+0x27c>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d016      	beq.n	800254c <AjustarHumedad+0x1c4>
			sprintf(valor,"%02d%c",humedad_maxima,37);
 800251e:	4b45      	ldr	r3, [pc, #276]	; (8002634 <AjustarHumedad+0x2ac>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	461a      	mov	r2, r3
 8002524:	1d38      	adds	r0, r7, #4
 8002526:	2325      	movs	r3, #37	; 0x25
 8002528:	493b      	ldr	r1, [pc, #236]	; (8002618 <AjustarHumedad+0x290>)
 800252a:	f004 fb5b 	bl	8006be4 <siprintf>
			ST7735_WriteString(47, 40, valor, Font_11x18, ST7735_BLACK, ST7735_WHITE);
 800252e:	4b3b      	ldr	r3, [pc, #236]	; (800261c <AjustarHumedad+0x294>)
 8002530:	1d39      	adds	r1, r7, #4
 8002532:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002536:	9202      	str	r2, [sp, #8]
 8002538:	2200      	movs	r2, #0
 800253a:	9201      	str	r2, [sp, #4]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	9200      	str	r2, [sp, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	460a      	mov	r2, r1
 8002544:	2128      	movs	r1, #40	; 0x28
 8002546:	202f      	movs	r0, #47	; 0x2f
 8002548:	f000 fb3b 	bl	8002bc2 <ST7735_WriteString>
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 1 && button0 == 0){
 800254c:	2101      	movs	r1, #1
 800254e:	4834      	ldr	r0, [pc, #208]	; (8002620 <AjustarHumedad+0x298>)
 8002550:	f001 fde6 	bl	8004120 <HAL_GPIO_ReadPin>
 8002554:	4603      	mov	r3, r0
 8002556:	2b01      	cmp	r3, #1
 8002558:	d11c      	bne.n	8002594 <AjustarHumedad+0x20c>
 800255a:	4b32      	ldr	r3, [pc, #200]	; (8002624 <AjustarHumedad+0x29c>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	f083 0301 	eor.w	r3, r3, #1
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d015      	beq.n	8002594 <AjustarHumedad+0x20c>
			if(humedad_maxima == 100){
 8002568:	4b32      	ldr	r3, [pc, #200]	; (8002634 <AjustarHumedad+0x2ac>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b64      	cmp	r3, #100	; 0x64
 800256e:	d104      	bne.n	800257a <AjustarHumedad+0x1f2>
				humedad_maxima = humedad_minima;
 8002570:	4b28      	ldr	r3, [pc, #160]	; (8002614 <AjustarHumedad+0x28c>)
 8002572:	781a      	ldrb	r2, [r3, #0]
 8002574:	4b2f      	ldr	r3, [pc, #188]	; (8002634 <AjustarHumedad+0x2ac>)
 8002576:	701a      	strb	r2, [r3, #0]
 8002578:	e005      	b.n	8002586 <AjustarHumedad+0x1fe>
			}
			else{
				humedad_maxima++;
 800257a:	4b2e      	ldr	r3, [pc, #184]	; (8002634 <AjustarHumedad+0x2ac>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	b2da      	uxtb	r2, r3
 8002582:	4b2c      	ldr	r3, [pc, #176]	; (8002634 <AjustarHumedad+0x2ac>)
 8002584:	701a      	strb	r2, [r3, #0]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002586:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <AjustarHumedad+0x27c>)
 8002588:	2201      	movs	r2, #1
 800258a:	701a      	strb	r2, [r3, #0]
 800258c:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <AjustarHumedad+0x280>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2200      	movs	r2, #0
 8002592:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1 && button1 == 0){
 8002594:	2104      	movs	r1, #4
 8002596:	4822      	ldr	r0, [pc, #136]	; (8002620 <AjustarHumedad+0x298>)
 8002598:	f001 fdc2 	bl	8004120 <HAL_GPIO_ReadPin>
 800259c:	4603      	mov	r3, r0
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d11d      	bne.n	80025de <AjustarHumedad+0x256>
 80025a2:	4b21      	ldr	r3, [pc, #132]	; (8002628 <AjustarHumedad+0x2a0>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	f083 0301 	eor.w	r3, r3, #1
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d016      	beq.n	80025de <AjustarHumedad+0x256>
			if(humedad_maxima <= humedad_minima){
 80025b0:	4b20      	ldr	r3, [pc, #128]	; (8002634 <AjustarHumedad+0x2ac>)
 80025b2:	781a      	ldrb	r2, [r3, #0]
 80025b4:	4b17      	ldr	r3, [pc, #92]	; (8002614 <AjustarHumedad+0x28c>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d803      	bhi.n	80025c4 <AjustarHumedad+0x23c>
				humedad_maxima = 100;
 80025bc:	4b1d      	ldr	r3, [pc, #116]	; (8002634 <AjustarHumedad+0x2ac>)
 80025be:	2264      	movs	r2, #100	; 0x64
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	e005      	b.n	80025d0 <AjustarHumedad+0x248>
			}
			else{
				humedad_maxima--;
 80025c4:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <AjustarHumedad+0x2ac>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	4b19      	ldr	r3, [pc, #100]	; (8002634 <AjustarHumedad+0x2ac>)
 80025ce:	701a      	strb	r2, [r3, #0]
			}
			update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 80025d0:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <AjustarHumedad+0x27c>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	701a      	strb	r2, [r3, #0]
 80025d6:	4b0c      	ldr	r3, [pc, #48]	; (8002608 <AjustarHumedad+0x280>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2200      	movs	r2, #0
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1 && button2 == 0){
 80025de:	2108      	movs	r1, #8
 80025e0:	480f      	ldr	r0, [pc, #60]	; (8002620 <AjustarHumedad+0x298>)
 80025e2:	f001 fd9d 	bl	8004120 <HAL_GPIO_ReadPin>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d125      	bne.n	8002638 <AjustarHumedad+0x2b0>
 80025ec:	4b0f      	ldr	r3, [pc, #60]	; (800262c <AjustarHumedad+0x2a4>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	f083 0301 	eor.w	r3, r3, #1
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d01e      	beq.n	8002638 <AjustarHumedad+0x2b0>
			button2 = 1;
 80025fa:	4b0c      	ldr	r3, [pc, #48]	; (800262c <AjustarHumedad+0x2a4>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	701a      	strb	r2, [r3, #0]
			break;
 8002600:	e03f      	b.n	8002682 <AjustarHumedad+0x2fa>
 8002602:	bf00      	nop
 8002604:	2000001b 	.word	0x2000001b
 8002608:	20000180 	.word	0x20000180
 800260c:	20000010 	.word	0x20000010
 8002610:	08007364 	.word	0x08007364
 8002614:	20000018 	.word	0x20000018
 8002618:	0800736c 	.word	0x0800736c
 800261c:	20000008 	.word	0x20000008
 8002620:	40020000 	.word	0x40020000
 8002624:	20000214 	.word	0x20000214
 8002628:	20000215 	.word	0x20000215
 800262c:	20000216 	.word	0x20000216
 8002630:	08007374 	.word	0x08007374
 8002634:	20000019 	.word	0x20000019
		}
		button0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8002638:	2101      	movs	r1, #1
 800263a:	481a      	ldr	r0, [pc, #104]	; (80026a4 <AjustarHumedad+0x31c>)
 800263c:	f001 fd70 	bl	8004120 <HAL_GPIO_ReadPin>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	bf14      	ite	ne
 8002646:	2301      	movne	r3, #1
 8002648:	2300      	moveq	r3, #0
 800264a:	b2da      	uxtb	r2, r3
 800264c:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <AjustarHumedad+0x320>)
 800264e:	701a      	strb	r2, [r3, #0]
		button1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8002650:	2104      	movs	r1, #4
 8002652:	4814      	ldr	r0, [pc, #80]	; (80026a4 <AjustarHumedad+0x31c>)
 8002654:	f001 fd64 	bl	8004120 <HAL_GPIO_ReadPin>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	bf14      	ite	ne
 800265e:	2301      	movne	r3, #1
 8002660:	2300      	moveq	r3, #0
 8002662:	b2da      	uxtb	r2, r3
 8002664:	4b11      	ldr	r3, [pc, #68]	; (80026ac <AjustarHumedad+0x324>)
 8002666:	701a      	strb	r2, [r3, #0]
		button2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8002668:	2108      	movs	r1, #8
 800266a:	480e      	ldr	r0, [pc, #56]	; (80026a4 <AjustarHumedad+0x31c>)
 800266c:	f001 fd58 	bl	8004120 <HAL_GPIO_ReadPin>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf14      	ite	ne
 8002676:	2301      	movne	r3, #1
 8002678:	2300      	moveq	r3, #0
 800267a:	b2da      	uxtb	r2, r3
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <AjustarHumedad+0x328>)
 800267e:	701a      	strb	r2, [r3, #0]
		if(update_screen){
 8002680:	e749      	b.n	8002516 <AjustarHumedad+0x18e>
	}
	humedad_media = (humedad_minima+humedad_maxima)/2;
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <AjustarHumedad+0x32c>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <AjustarHumedad+0x330>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4413      	add	r3, r2
 800268e:	0fda      	lsrs	r2, r3, #31
 8002690:	4413      	add	r3, r2
 8002692:	105b      	asrs	r3, r3, #1
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <AjustarHumedad+0x334>)
 8002698:	701a      	strb	r2, [r3, #0]
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40020000 	.word	0x40020000
 80026a8:	20000214 	.word	0x20000214
 80026ac:	20000215 	.word	0x20000215
 80026b0:	20000216 	.word	0x20000216
 80026b4:	20000018 	.word	0x20000018
 80026b8:	20000019 	.word	0x20000019
 80026bc:	2000001a 	.word	0x2000001a

080026c0 <HAL_GPIO_EXTI_Callback>:



//	Interrupción de botones
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_press = 0;
	if(HAL_GetTick() < last_press){
 80026ca:	f000 fe3f 	bl	800334c <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	4b14      	ldr	r3, [pc, #80]	; (8002724 <HAL_GPIO_EXTI_Callback+0x64>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d320      	bcc.n	800271a <HAL_GPIO_EXTI_Callback+0x5a>
		return;
	}

	if(GPIO_Pin==GPIO_PIN_0){
 80026d8:	88fb      	ldrh	r3, [r7, #6]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d101      	bne.n	80026e2 <HAL_GPIO_EXTI_Callback+0x22>
		AbrirValvula();
 80026de:	f7fe faed 	bl	8000cbc <AbrirValvula>
	}
	if(GPIO_Pin==GPIO_PIN_2){
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d101      	bne.n	80026ec <HAL_GPIO_EXTI_Callback+0x2c>
		CerrarValvula();
 80026e8:	f7fe faf4 	bl	8000cd4 <CerrarValvula>
	}
	if(GPIO_Pin==GPIO_PIN_3){
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	2b08      	cmp	r3, #8
 80026f0:	d10c      	bne.n	800270c <HAL_GPIO_EXTI_Callback+0x4c>
		pantalla = Modo_Actual;
 80026f2:	4b0d      	ldr	r3, [pc, #52]	; (8002728 <HAL_GPIO_EXTI_Callback+0x68>)
 80026f4:	2201      	movs	r2, #1
 80026f6:	701a      	strb	r2, [r3, #0]
		update_screen = 1;__HAL_TIM_SET_COUNTER(&htim3, 0);
 80026f8:	4b0c      	ldr	r3, [pc, #48]	; (800272c <HAL_GPIO_EXTI_Callback+0x6c>)
 80026fa:	2201      	movs	r2, #1
 80026fc:	701a      	strb	r2, [r3, #0]
 80026fe:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <HAL_GPIO_EXTI_Callback+0x70>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2200      	movs	r2, #0
 8002704:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim3);
 8002706:	480a      	ldr	r0, [pc, #40]	; (8002730 <HAL_GPIO_EXTI_Callback+0x70>)
 8002708:	f003 f9c8 	bl	8005a9c <HAL_TIM_Base_Start_IT>
	}
	last_press = HAL_GetTick()+250;
 800270c:	f000 fe1e 	bl	800334c <HAL_GetTick>
 8002710:	4603      	mov	r3, r0
 8002712:	33fa      	adds	r3, #250	; 0xfa
 8002714:	4a03      	ldr	r2, [pc, #12]	; (8002724 <HAL_GPIO_EXTI_Callback+0x64>)
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	e000      	b.n	800271c <HAL_GPIO_EXTI_Callback+0x5c>
		return;
 800271a:	bf00      	nop
}
 800271c:	3708      	adds	r7, #8
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000230 	.word	0x20000230
 8002728:	20000211 	.word	0x20000211
 800272c:	2000001b 	.word	0x2000001b
 8002730:	20000180 	.word	0x20000180

08002734 <HAL_RTC_AlarmAEventCallback>:
//	Interrupción de RTC
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	nextAlarma();
 800273c:	f000 f81e 	bl	800277c <nextAlarma>
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_15, isTimeToTurnOn);
 8002740:	4b07      	ldr	r3, [pc, #28]	; (8002760 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800274a:	4806      	ldr	r0, [pc, #24]	; (8002764 <HAL_RTC_AlarmAEventCallback+0x30>)
 800274c:	f001 fd00 	bl	8004150 <HAL_GPIO_WritePin>
	isTimeToTurnOn ^= isTimeToTurnOn;
 8002750:	4b03      	ldr	r3, [pc, #12]	; (8002760 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002752:	2200      	movs	r2, #0
 8002754:	701a      	strb	r2, [r3, #0]
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	2000001c 	.word	0x2000001c
 8002764:	40020c00 	.word	0x40020c00

08002768 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
			HAL_NVIC_EnableIRQ(EXTI2_IRQn);
		}
		__HAL_TIM_SET_COUNTER(&htim3, 0);
	}
#else
	return;
 8002770:	bf00      	nop
#endif
}
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <nextAlarma>:
void nextAlarma(){
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af00      	add	r7, sp, #0
	siguiente_alarma = (siguiente_alarma+1)%num_alarmas;
 8002782:	4b33      	ldr	r3, [pc, #204]	; (8002850 <nextAlarma+0xd4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3301      	adds	r3, #1
 8002788:	4a32      	ldr	r2, [pc, #200]	; (8002854 <nextAlarma+0xd8>)
 800278a:	6812      	ldr	r2, [r2, #0]
 800278c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002790:	fb01 f202 	mul.w	r2, r1, r2
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	4a2e      	ldr	r2, [pc, #184]	; (8002850 <nextAlarma+0xd4>)
 8002798:	6013      	str	r3, [r2, #0]

	RTC_AlarmTypeDef sAlarm = {0};
 800279a:	463b      	mov	r3, r7
 800279c:	2228      	movs	r2, #40	; 0x28
 800279e:	2100      	movs	r1, #0
 80027a0:	4618      	mov	r0, r3
 80027a2:	f004 f91f 	bl	80069e4 <memset>

	if(isTimeToTurnOn)
 80027a6:	4b2c      	ldr	r3, [pc, #176]	; (8002858 <nextAlarma+0xdc>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d016      	beq.n	80027dc <nextAlarma+0x60>
	{
		sAlarm.AlarmTime.Hours = alarmasON[siguiente_alarma].Hours;
 80027ae:	4b2b      	ldr	r3, [pc, #172]	; (800285c <nextAlarma+0xe0>)
 80027b0:	6819      	ldr	r1, [r3, #0]
 80027b2:	4b27      	ldr	r3, [pc, #156]	; (8002850 <nextAlarma+0xd4>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	4613      	mov	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	703b      	strb	r3, [r7, #0]
		sAlarm.AlarmTime.Minutes = alarmasON[siguiente_alarma].Minutes;
 80027c4:	4b25      	ldr	r3, [pc, #148]	; (800285c <nextAlarma+0xe0>)
 80027c6:	6819      	ldr	r1, [r3, #0]
 80027c8:	4b21      	ldr	r3, [pc, #132]	; (8002850 <nextAlarma+0xd4>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	785b      	ldrb	r3, [r3, #1]
 80027d8:	707b      	strb	r3, [r7, #1]
 80027da:	e015      	b.n	8002808 <nextAlarma+0x8c>
	}
	else
	{
		sAlarm.AlarmTime.Hours = alarmasOFF[siguiente_alarma].Hours;
 80027dc:	4b20      	ldr	r3, [pc, #128]	; (8002860 <nextAlarma+0xe4>)
 80027de:	6819      	ldr	r1, [r3, #0]
 80027e0:	4b1b      	ldr	r3, [pc, #108]	; (8002850 <nextAlarma+0xd4>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	703b      	strb	r3, [r7, #0]
		sAlarm.AlarmTime.Minutes = alarmasOFF[siguiente_alarma].Minutes;
 80027f2:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <nextAlarma+0xe4>)
 80027f4:	6819      	ldr	r1, [r3, #0]
 80027f6:	4b16      	ldr	r3, [pc, #88]	; (8002850 <nextAlarma+0xd4>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	440b      	add	r3, r1
 8002804:	785b      	ldrb	r3, [r3, #1]
 8002806:	707b      	strb	r3, [r7, #1]
	}


	sAlarm.AlarmTime.Seconds = 0x0;
 8002808:	2300      	movs	r3, #0
 800280a:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 800280c:	2300      	movs	r3, #0
 800280e:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002814:	2300      	movs	r3, #0
 8002816:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002820:	2300      	movs	r3, #0
 8002822:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDay = 0x31;
 8002824:	2331      	movs	r3, #49	; 0x31
 8002826:	f887 3020 	strb.w	r3, [r7, #32]
	sAlarm.Alarm = RTC_ALARM_A;
 800282a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800282e:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002830:	463b      	mov	r3, r7
 8002832:	2200      	movs	r2, #0
 8002834:	4619      	mov	r1, r3
 8002836:	480b      	ldr	r0, [pc, #44]	; (8002864 <nextAlarma+0xe8>)
 8002838:	f002 fc02 	bl	8005040 <HAL_RTC_SetAlarm_IT>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <nextAlarma+0xca>
	{
		Error_Handler();
 8002842:	f000 f811 	bl	8002868 <Error_Handler>
	}
}
 8002846:	bf00      	nop
 8002848:	3728      	adds	r7, #40	; 0x28
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000224 	.word	0x20000224
 8002854:	20000220 	.word	0x20000220
 8002858:	2000001c 	.word	0x2000001c
 800285c:	20000218 	.word	0x20000218
 8002860:	2000021c 	.word	0x2000021c
 8002864:	20000108 	.word	0x20000108

08002868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800286c:	b672      	cpsid	i
}
 800286e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002870:	e7fe      	b.n	8002870 <Error_Handler+0x8>
	...

08002874 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8002878:	2200      	movs	r2, #0
 800287a:	2110      	movs	r1, #16
 800287c:	4802      	ldr	r0, [pc, #8]	; (8002888 <ST7735_Select+0x14>)
 800287e:	f001 fc67 	bl	8004150 <HAL_GPIO_WritePin>
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40020000 	.word	0x40020000

0800288c <ST7735_Unselect>:

void ST7735_Unselect() {
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8002890:	2201      	movs	r2, #1
 8002892:	2110      	movs	r1, #16
 8002894:	4802      	ldr	r0, [pc, #8]	; (80028a0 <ST7735_Unselect+0x14>)
 8002896:	f001 fc5b 	bl	8004150 <HAL_GPIO_WritePin>
}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	40020000 	.word	0x40020000

080028a4 <ST7735_Reset>:

static void ST7735_Reset() {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2140      	movs	r1, #64	; 0x40
 80028ac:	4806      	ldr	r0, [pc, #24]	; (80028c8 <ST7735_Reset+0x24>)
 80028ae:	f001 fc4f 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80028b2:	2005      	movs	r0, #5
 80028b4:	f000 fd56 	bl	8003364 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 80028b8:	2201      	movs	r2, #1
 80028ba:	2140      	movs	r1, #64	; 0x40
 80028bc:	4802      	ldr	r0, [pc, #8]	; (80028c8 <ST7735_Reset+0x24>)
 80028be:	f001 fc47 	bl	8004150 <HAL_GPIO_WritePin>
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40020000 	.word	0x40020000

080028cc <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2110      	movs	r1, #16
 80028da:	4807      	ldr	r0, [pc, #28]	; (80028f8 <ST7735_WriteCommand+0x2c>)
 80028dc:	f001 fc38 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80028e0:	1df9      	adds	r1, r7, #7
 80028e2:	f04f 33ff 	mov.w	r3, #4294967295
 80028e6:	2201      	movs	r2, #1
 80028e8:	4804      	ldr	r0, [pc, #16]	; (80028fc <ST7735_WriteCommand+0x30>)
 80028ea:	f002 fe81 	bl	80055f0 <HAL_SPI_Transmit>
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40020800 	.word	0x40020800
 80028fc:	20000128 	.word	0x20000128

08002900 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800290a:	2201      	movs	r2, #1
 800290c:	2110      	movs	r1, #16
 800290e:	4807      	ldr	r0, [pc, #28]	; (800292c <ST7735_WriteData+0x2c>)
 8002910:	f001 fc1e 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b29a      	uxth	r2, r3
 8002918:	f04f 33ff 	mov.w	r3, #4294967295
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	4804      	ldr	r0, [pc, #16]	; (8002930 <ST7735_WriteData+0x30>)
 8002920:	f002 fe66 	bl	80055f0 <HAL_SPI_Transmit>
}
 8002924:	bf00      	nop
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	40020800 	.word	0x40020800
 8002930:	20000128 	.word	0x20000128

08002934 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8002946:	e034      	b.n	80029b2 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8002952:	7afb      	ldrb	r3, [r7, #11]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ffb9 	bl	80028cc <ST7735_WriteCommand>

        numArgs = *addr++;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	1c5a      	adds	r2, r3, #1
 800295e:	607a      	str	r2, [r7, #4]
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002964:	7abb      	ldrb	r3, [r7, #10]
 8002966:	b29b      	uxth	r3, r3
 8002968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296c:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800296e:	7abb      	ldrb	r3, [r7, #10]
 8002970:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002974:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8002976:	7abb      	ldrb	r3, [r7, #10]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d008      	beq.n	800298e <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800297c:	7abb      	ldrb	r3, [r7, #10]
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff ffbd 	bl	8002900 <ST7735_WriteData>
            addr += numArgs;
 8002986:	7abb      	ldrb	r3, [r7, #10]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800298e:	89bb      	ldrh	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00e      	beq.n	80029b2 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800299e:	89bb      	ldrh	r3, [r7, #12]
 80029a0:	2bff      	cmp	r3, #255	; 0xff
 80029a2:	d102      	bne.n	80029aa <ST7735_ExecuteCommandList+0x76>
 80029a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80029a8:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80029aa:	89bb      	ldrh	r3, [r7, #12]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 fcd9 	bl	8003364 <HAL_Delay>
    while(numCommands--) {
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	1e5a      	subs	r2, r3, #1
 80029b6:	73fa      	strb	r2, [r7, #15]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1c5      	bne.n	8002948 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80029c6:	b590      	push	{r4, r7, lr}
 80029c8:	b085      	sub	sp, #20
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4604      	mov	r4, r0
 80029ce:	4608      	mov	r0, r1
 80029d0:	4611      	mov	r1, r2
 80029d2:	461a      	mov	r2, r3
 80029d4:	4623      	mov	r3, r4
 80029d6:	71fb      	strb	r3, [r7, #7]
 80029d8:	4603      	mov	r3, r0
 80029da:	71bb      	strb	r3, [r7, #6]
 80029dc:	460b      	mov	r3, r1
 80029de:	717b      	strb	r3, [r7, #5]
 80029e0:	4613      	mov	r3, r2
 80029e2:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80029e4:	202a      	movs	r0, #42	; 0x2a
 80029e6:	f7ff ff71 	bl	80028cc <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80029ea:	2300      	movs	r3, #0
 80029ec:	733b      	strb	r3, [r7, #12]
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	737b      	strb	r3, [r7, #13]
 80029f2:	2300      	movs	r3, #0
 80029f4:	73bb      	strb	r3, [r7, #14]
 80029f6:	797b      	ldrb	r3, [r7, #5]
 80029f8:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80029fa:	f107 030c 	add.w	r3, r7, #12
 80029fe:	2104      	movs	r1, #4
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff7d 	bl	8002900 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8002a06:	202b      	movs	r0, #43	; 0x2b
 8002a08:	f7ff ff60 	bl	80028cc <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8002a0c:	79bb      	ldrb	r3, [r7, #6]
 8002a0e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8002a10:	793b      	ldrb	r3, [r7, #4]
 8002a12:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002a14:	f107 030c 	add.w	r3, r7, #12
 8002a18:	2104      	movs	r1, #4
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff ff70 	bl	8002900 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8002a20:	202c      	movs	r0, #44	; 0x2c
 8002a22:	f7ff ff53 	bl	80028cc <ST7735_WriteCommand>
}
 8002a26:	bf00      	nop
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd90      	pop	{r4, r7, pc}
	...

08002a30 <ST7735_Init>:

void ST7735_Init() {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
	HAL_Delay(2000);
 8002a34:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a38:	f000 fc94 	bl	8003364 <HAL_Delay>
    ST7735_Select();
 8002a3c:	f7ff ff1a 	bl	8002874 <ST7735_Select>
    ST7735_Reset();
 8002a40:	f7ff ff30 	bl	80028a4 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8002a44:	4806      	ldr	r0, [pc, #24]	; (8002a60 <ST7735_Init+0x30>)
 8002a46:	f7ff ff75 	bl	8002934 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8002a4a:	4806      	ldr	r0, [pc, #24]	; (8002a64 <ST7735_Init+0x34>)
 8002a4c:	f7ff ff72 	bl	8002934 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8002a50:	4805      	ldr	r0, [pc, #20]	; (8002a68 <ST7735_Init+0x38>)
 8002a52:	f7ff ff6f 	bl	8002934 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8002a56:	f7ff ff19 	bl	800288c <ST7735_Unselect>
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	08027b90 	.word	0x08027b90
 8002a64:	08027bcc 	.word	0x08027bcc
 8002a68:	08027bdc 	.word	0x08027bdc

08002a6c <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	80fb      	strh	r3, [r7, #6]
 8002a76:	460b      	mov	r3, r1
 8002a78:	80bb      	strh	r3, [r7, #4]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8002a7e:	88fb      	ldrh	r3, [r7, #6]
 8002a80:	2b7f      	cmp	r3, #127	; 0x7f
 8002a82:	d823      	bhi.n	8002acc <ST7735_DrawPixel+0x60>
 8002a84:	88bb      	ldrh	r3, [r7, #4]
 8002a86:	2b9f      	cmp	r3, #159	; 0x9f
 8002a88:	d820      	bhi.n	8002acc <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 8002a8a:	f7ff fef3 	bl	8002874 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	b2d8      	uxtb	r0, r3
 8002a92:	88bb      	ldrh	r3, [r7, #4]
 8002a94:	b2d9      	uxtb	r1, r3
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	88bb      	ldrh	r3, [r7, #4]
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	f7ff ff8e 	bl	80029c6 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8002aaa:	887b      	ldrh	r3, [r7, #2]
 8002aac:	0a1b      	lsrs	r3, r3, #8
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	733b      	strb	r3, [r7, #12]
 8002ab4:	887b      	ldrh	r3, [r7, #2]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	2102      	movs	r1, #2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ff1d 	bl	8002900 <ST7735_WriteData>

    ST7735_Unselect();
 8002ac6:	f7ff fee1 	bl	800288c <ST7735_Unselect>
 8002aca:	e000      	b.n	8002ace <ST7735_DrawPixel+0x62>
        return;
 8002acc:	bf00      	nop
}
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	b590      	push	{r4, r7, lr}
 8002ad8:	b089      	sub	sp, #36	; 0x24
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	637b      	str	r3, [r7, #52]	; 0x34
 8002ade:	4603      	mov	r3, r0
 8002ae0:	80fb      	strh	r3, [r7, #6]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	80bb      	strh	r3, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	b2d8      	uxtb	r0, r3
 8002aee:	88bb      	ldrh	r3, [r7, #4]
 8002af0:	b2d9      	uxtb	r1, r3
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002afa:	4413      	add	r3, r2
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b2dc      	uxtb	r4, r3
 8002b02:	88bb      	ldrh	r3, [r7, #4]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002b0a:	4413      	add	r3, r2
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	4622      	mov	r2, r4
 8002b14:	f7ff ff57 	bl	80029c6 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61fb      	str	r3, [r7, #28]
 8002b1c:	e043      	b.n	8002ba6 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8002b1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	3b20      	subs	r3, #32
 8002b24:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002b28:	fb01 f303 	mul.w	r3, r1, r3
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	440b      	add	r3, r1
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	4413      	add	r3, r2
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61bb      	str	r3, [r7, #24]
 8002b3e:	e029      	b.n	8002b94 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00e      	beq.n	8002b6e <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002b50:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b52:	0a1b      	lsrs	r3, r3, #8
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	743b      	strb	r3, [r7, #16]
 8002b5a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8002b60:	f107 0310 	add.w	r3, r7, #16
 8002b64:	2102      	movs	r1, #2
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff feca 	bl	8002900 <ST7735_WriteData>
 8002b6c:	e00f      	b.n	8002b8e <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8002b6e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	733b      	strb	r3, [r7, #12]
 8002b7a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8002b82:	f107 030c 	add.w	r3, r7, #12
 8002b86:	2102      	movs	r1, #2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff feb9 	bl	8002900 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	3301      	adds	r3, #1
 8002b92:	61bb      	str	r3, [r7, #24]
 8002b94:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b98:	461a      	mov	r2, r3
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d3cf      	bcc.n	8002b40 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002baa:	461a      	mov	r2, r3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d3b5      	bcc.n	8002b1e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	3724      	adds	r7, #36	; 0x24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002bbe:	b002      	add	sp, #8
 8002bc0:	4770      	bx	lr

08002bc2 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af04      	add	r7, sp, #16
 8002bca:	603a      	str	r2, [r7, #0]
 8002bcc:	617b      	str	r3, [r7, #20]
 8002bce:	4603      	mov	r3, r0
 8002bd0:	80fb      	strh	r3, [r7, #6]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8002bd6:	f7ff fe4d 	bl	8002874 <ST7735_Select>

    while(*str) {
 8002bda:	e02d      	b.n	8002c38 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	7d3a      	ldrb	r2, [r7, #20]
 8002be0:	4413      	add	r3, r2
 8002be2:	2b7f      	cmp	r3, #127	; 0x7f
 8002be4:	dd13      	ble.n	8002c0e <ST7735_WriteString+0x4c>
            x = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002bea:	7d7b      	ldrb	r3, [r7, #21]
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	88bb      	ldrh	r3, [r7, #4]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8002bf4:	88bb      	ldrh	r3, [r7, #4]
 8002bf6:	7d7a      	ldrb	r2, [r7, #21]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	2b9f      	cmp	r3, #159	; 0x9f
 8002bfc:	dc21      	bgt.n	8002c42 <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b20      	cmp	r3, #32
 8002c04:	d103      	bne.n	8002c0e <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	603b      	str	r3, [r7, #0]
                continue;
 8002c0c:	e014      	b.n	8002c38 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	781a      	ldrb	r2, [r3, #0]
 8002c12:	88b9      	ldrh	r1, [r7, #4]
 8002c14:	88f8      	ldrh	r0, [r7, #6]
 8002c16:	8c3b      	ldrh	r3, [r7, #32]
 8002c18:	9302      	str	r3, [sp, #8]
 8002c1a:	8bbb      	ldrh	r3, [r7, #28]
 8002c1c:	9301      	str	r3, [sp, #4]
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f7ff ff56 	bl	8002ad4 <ST7735_WriteChar>
        //HAL_Delay(1);
        x += font.width;
 8002c28:	7d3b      	ldrb	r3, [r7, #20]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	4413      	add	r3, r2
 8002c30:	80fb      	strh	r3, [r7, #6]
        str++;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	3301      	adds	r3, #1
 8002c36:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1cd      	bne.n	8002bdc <ST7735_WriteString+0x1a>
 8002c40:	e000      	b.n	8002c44 <ST7735_WriteString+0x82>
                break;
 8002c42:	bf00      	nop
    }

    ST7735_Unselect();
 8002c44:	f7ff fe22 	bl	800288c <ST7735_Unselect>
}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c52:	b002      	add	sp, #8
 8002c54:	4770      	bx	lr
	...

08002c58 <ST7735_FillRectangleFast>:
    }

    ST7735_Unselect();
}

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002c58:	b590      	push	{r4, r7, lr}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4604      	mov	r4, r0
 8002c60:	4608      	mov	r0, r1
 8002c62:	4611      	mov	r1, r2
 8002c64:	461a      	mov	r2, r3
 8002c66:	4623      	mov	r3, r4
 8002c68:	80fb      	strh	r3, [r7, #6]
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	80bb      	strh	r3, [r7, #4]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	807b      	strh	r3, [r7, #2]
 8002c72:	4613      	mov	r3, r2
 8002c74:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	2b7f      	cmp	r3, #127	; 0x7f
 8002c7a:	d869      	bhi.n	8002d50 <ST7735_FillRectangleFast+0xf8>
 8002c7c:	88bb      	ldrh	r3, [r7, #4]
 8002c7e:	2b9f      	cmp	r3, #159	; 0x9f
 8002c80:	d866      	bhi.n	8002d50 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8002c82:	88fa      	ldrh	r2, [r7, #6]
 8002c84:	887b      	ldrh	r3, [r7, #2]
 8002c86:	4413      	add	r3, r2
 8002c88:	2b80      	cmp	r3, #128	; 0x80
 8002c8a:	dd03      	ble.n	8002c94 <ST7735_FillRectangleFast+0x3c>
 8002c8c:	88fb      	ldrh	r3, [r7, #6]
 8002c8e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002c92:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8002c94:	88ba      	ldrh	r2, [r7, #4]
 8002c96:	883b      	ldrh	r3, [r7, #0]
 8002c98:	4413      	add	r3, r2
 8002c9a:	2ba0      	cmp	r3, #160	; 0xa0
 8002c9c:	dd03      	ble.n	8002ca6 <ST7735_FillRectangleFast+0x4e>
 8002c9e:	88bb      	ldrh	r3, [r7, #4]
 8002ca0:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8002ca4:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8002ca6:	f7ff fde5 	bl	8002874 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002caa:	88fb      	ldrh	r3, [r7, #6]
 8002cac:	b2d8      	uxtb	r0, r3
 8002cae:	88bb      	ldrh	r3, [r7, #4]
 8002cb0:	b2d9      	uxtb	r1, r3
 8002cb2:	88fb      	ldrh	r3, [r7, #6]
 8002cb4:	b2da      	uxtb	r2, r3
 8002cb6:	887b      	ldrh	r3, [r7, #2]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	4413      	add	r3, r2
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b2dc      	uxtb	r4, r3
 8002cc2:	88bb      	ldrh	r3, [r7, #4]
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	883b      	ldrh	r3, [r7, #0]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	4413      	add	r3, r2
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	4622      	mov	r2, r4
 8002cd4:	f7ff fe77 	bl	80029c6 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 8002cd8:	8c3b      	ldrh	r3, [r7, #32]
 8002cda:	0a1b      	lsrs	r3, r3, #8
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	723b      	strb	r3, [r7, #8]
 8002ce2:	8c3b      	ldrh	r3, [r7, #32]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 8002ce8:	887b      	ldrh	r3, [r7, #2]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	4618      	mov	r0, r3
 8002cee:	f003 fe69 	bl	80069c4 <malloc>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	80fb      	strh	r3, [r7, #6]
 8002cfa:	e008      	b.n	8002d0e <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 8002cfc:	88fb      	ldrh	r3, [r7, #6]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4413      	add	r3, r2
 8002d04:	893a      	ldrh	r2, [r7, #8]
 8002d06:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 8002d08:	88fb      	ldrh	r3, [r7, #6]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	80fb      	strh	r3, [r7, #6]
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	887b      	ldrh	r3, [r7, #2]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d3f2      	bcc.n	8002cfc <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002d16:	2201      	movs	r2, #1
 8002d18:	2110      	movs	r1, #16
 8002d1a:	480f      	ldr	r0, [pc, #60]	; (8002d58 <ST7735_FillRectangleFast+0x100>)
 8002d1c:	f001 fa18 	bl	8004150 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8002d20:	883b      	ldrh	r3, [r7, #0]
 8002d22:	80bb      	strh	r3, [r7, #4]
 8002d24:	e00b      	b.n	8002d3e <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d30:	68f9      	ldr	r1, [r7, #12]
 8002d32:	480a      	ldr	r0, [pc, #40]	; (8002d5c <ST7735_FillRectangleFast+0x104>)
 8002d34:	f002 fc5c 	bl	80055f0 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 8002d38:	88bb      	ldrh	r3, [r7, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	80bb      	strh	r3, [r7, #4]
 8002d3e:	88bb      	ldrh	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1f0      	bne.n	8002d26 <ST7735_FillRectangleFast+0xce>

    free(line);
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	f003 fe45 	bl	80069d4 <free>
    ST7735_Unselect();
 8002d4a:	f7ff fd9f 	bl	800288c <ST7735_Unselect>
 8002d4e:	e000      	b.n	8002d52 <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002d50:	bf00      	nop
}
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd90      	pop	{r4, r7, pc}
 8002d58:	40020800 	.word	0x40020800
 8002d5c:	20000128 	.word	0x20000128

08002d60 <ST7735_FillScreenFast>:

void ST7735_FillScreen(uint16_t color) {
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}

void ST7735_FillScreenFast(uint16_t color) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af02      	add	r7, sp, #8
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	23a0      	movs	r3, #160	; 0xa0
 8002d70:	2280      	movs	r2, #128	; 0x80
 8002d72:	2100      	movs	r1, #0
 8002d74:	2000      	movs	r0, #0
 8002d76:	f7ff ff6f 	bl	8002c58 <ST7735_FillRectangleFast>
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8002d82:	b590      	push	{r4, r7, lr}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	4604      	mov	r4, r0
 8002d8a:	4608      	mov	r0, r1
 8002d8c:	4611      	mov	r1, r2
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4623      	mov	r3, r4
 8002d92:	80fb      	strh	r3, [r7, #6]
 8002d94:	4603      	mov	r3, r0
 8002d96:	80bb      	strh	r3, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	803b      	strh	r3, [r7, #0]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	2b7f      	cmp	r3, #127	; 0x7f
 8002da4:	d831      	bhi.n	8002e0a <ST7735_DrawImage+0x88>
 8002da6:	88bb      	ldrh	r3, [r7, #4]
 8002da8:	2b9f      	cmp	r3, #159	; 0x9f
 8002daa:	d82e      	bhi.n	8002e0a <ST7735_DrawImage+0x88>
    if((x + w - 1) >= ST7735_WIDTH) return;
 8002dac:	88fa      	ldrh	r2, [r7, #6]
 8002dae:	887b      	ldrh	r3, [r7, #2]
 8002db0:	4413      	add	r3, r2
 8002db2:	2b80      	cmp	r3, #128	; 0x80
 8002db4:	dc2b      	bgt.n	8002e0e <ST7735_DrawImage+0x8c>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 8002db6:	88ba      	ldrh	r2, [r7, #4]
 8002db8:	883b      	ldrh	r3, [r7, #0]
 8002dba:	4413      	add	r3, r2
 8002dbc:	2ba0      	cmp	r3, #160	; 0xa0
 8002dbe:	dc28      	bgt.n	8002e12 <ST7735_DrawImage+0x90>

    ST7735_Select();
 8002dc0:	f7ff fd58 	bl	8002874 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002dc4:	88fb      	ldrh	r3, [r7, #6]
 8002dc6:	b2d8      	uxtb	r0, r3
 8002dc8:	88bb      	ldrh	r3, [r7, #4]
 8002dca:	b2d9      	uxtb	r1, r3
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b2dc      	uxtb	r4, r3
 8002ddc:	88bb      	ldrh	r3, [r7, #4]
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	883b      	ldrh	r3, [r7, #0]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	4622      	mov	r2, r4
 8002dee:	f7ff fdea 	bl	80029c6 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8002df2:	887b      	ldrh	r3, [r7, #2]
 8002df4:	883a      	ldrh	r2, [r7, #0]
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	69b8      	ldr	r0, [r7, #24]
 8002e00:	f7ff fd7e 	bl	8002900 <ST7735_WriteData>
    ST7735_Unselect();
 8002e04:	f7ff fd42 	bl	800288c <ST7735_Unselect>
 8002e08:	e004      	b.n	8002e14 <ST7735_DrawImage+0x92>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002e0a:	bf00      	nop
 8002e0c:	e002      	b.n	8002e14 <ST7735_DrawImage+0x92>
    if((x + w - 1) >= ST7735_WIDTH) return;
 8002e0e:	bf00      	nop
 8002e10:	e000      	b.n	8002e14 <ST7735_DrawImage+0x92>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 8002e12:	bf00      	nop
}
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd90      	pop	{r4, r7, pc}
	...

08002e1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e30:	6453      	str	r3, [r2, #68]	; 0x44
 8002e32:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3a:	607b      	str	r3, [r7, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	4a08      	ldr	r2, [pc, #32]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_MspInit+0x4c>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002e5a:	2007      	movs	r0, #7
 8002e5c:	f000 ff8c 	bl	8003d78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e60:	bf00      	nop
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40023800 	.word	0x40023800

08002e6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	; 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a17      	ldr	r2, [pc, #92]	; (8002ee8 <HAL_ADC_MspInit+0x7c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d127      	bne.n	8002ede <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	4b16      	ldr	r3, [pc, #88]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e96:	4a15      	ldr	r2, [pc, #84]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e9e:	4b13      	ldr	r3, [pc, #76]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	4b0f      	ldr	r3, [pc, #60]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	4a0e      	ldr	r2, [pc, #56]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002eb4:	f043 0301 	orr.w	r3, r3, #1
 8002eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eba:	4b0c      	ldr	r3, [pc, #48]	; (8002eec <HAL_ADC_MspInit+0x80>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed2:	f107 0314 	add.w	r3, r7, #20
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4805      	ldr	r0, [pc, #20]	; (8002ef0 <HAL_ADC_MspInit+0x84>)
 8002eda:	f000 ff9d 	bl	8003e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ede:	bf00      	nop
 8002ee0:	3728      	adds	r7, #40	; 0x28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40012000 	.word	0x40012000
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	40020000 	.word	0x40020000

08002ef4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002efc:	f107 0308 	add.w	r3, r7, #8
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
 8002f0c:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a10      	ldr	r2, [pc, #64]	; (8002f54 <HAL_RTC_MspInit+0x60>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d119      	bne.n	8002f4c <HAL_RTC_MspInit+0x58>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f20:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f22:	f107 0308 	add.w	r3, r7, #8
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 fda8 	bl	8004a7c <HAL_RCCEx_PeriphCLKConfig>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002f32:	f7ff fc99 	bl	8002868 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <HAL_RTC_MspInit+0x64>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2100      	movs	r1, #0
 8002f40:	2029      	movs	r0, #41	; 0x29
 8002f42:	f000 ff24 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002f46:	2029      	movs	r0, #41	; 0x29
 8002f48:	f000 ff3d 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002f4c:	bf00      	nop
 8002f4e:	3720      	adds	r7, #32
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40002800 	.word	0x40002800
 8002f58:	42470e3c 	.word	0x42470e3c

08002f5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08a      	sub	sp, #40	; 0x28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f64:	f107 0314 	add.w	r3, r7, #20
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a19      	ldr	r2, [pc, #100]	; (8002fe0 <HAL_SPI_MspInit+0x84>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d12b      	bne.n	8002fd6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	4b18      	ldr	r3, [pc, #96]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	4a17      	ldr	r2, [pc, #92]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002f88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a10      	ldr	r2, [pc, #64]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b0e      	ldr	r3, [pc, #56]	; (8002fe4 <HAL_SPI_MspInit+0x88>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002fb6:	23a0      	movs	r3, #160	; 0xa0
 8002fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fc6:	2305      	movs	r3, #5
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fca:	f107 0314 	add.w	r3, r7, #20
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4805      	ldr	r0, [pc, #20]	; (8002fe8 <HAL_SPI_MspInit+0x8c>)
 8002fd2:	f000 ff21 	bl	8003e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002fd6:	bf00      	nop
 8002fd8:	3728      	adds	r7, #40	; 0x28
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40013000 	.word	0x40013000
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40020000 	.word	0x40020000

08002fec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a0e      	ldr	r2, [pc, #56]	; (8003034 <HAL_TIM_Base_MspInit+0x48>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d115      	bne.n	800302a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <HAL_TIM_Base_MspInit+0x4c>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	4a0c      	ldr	r2, [pc, #48]	; (8003038 <HAL_TIM_Base_MspInit+0x4c>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6413      	str	r3, [r2, #64]	; 0x40
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <HAL_TIM_Base_MspInit+0x4c>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800301a:	2200      	movs	r2, #0
 800301c:	2100      	movs	r1, #0
 800301e:	201d      	movs	r0, #29
 8003020:	f000 feb5 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003024:	201d      	movs	r0, #29
 8003026:	f000 fece 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800302a:	bf00      	nop
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40000400 	.word	0x40000400
 8003038:	40023800 	.word	0x40023800

0800303c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a0b      	ldr	r2, [pc, #44]	; (8003078 <HAL_TIM_PWM_MspInit+0x3c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d10d      	bne.n	800306a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	4b0a      	ldr	r3, [pc, #40]	; (800307c <HAL_TIM_PWM_MspInit+0x40>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	4a09      	ldr	r2, [pc, #36]	; (800307c <HAL_TIM_PWM_MspInit+0x40>)
 8003058:	f043 0304 	orr.w	r3, r3, #4
 800305c:	6413      	str	r3, [r2, #64]	; 0x40
 800305e:	4b07      	ldr	r3, [pc, #28]	; (800307c <HAL_TIM_PWM_MspInit+0x40>)
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800306a:	bf00      	nop
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40000800 	.word	0x40000800
 800307c:	40023800 	.word	0x40023800

08003080 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b088      	sub	sp, #32
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	605a      	str	r2, [r3, #4]
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	60da      	str	r2, [r3, #12]
 8003096:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a12      	ldr	r2, [pc, #72]	; (80030e8 <HAL_TIM_MspPostInit+0x68>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d11e      	bne.n	80030e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	4b11      	ldr	r3, [pc, #68]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a10      	ldr	r2, [pc, #64]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030ac:	f043 0308 	orr.w	r3, r3, #8
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b0e      	ldr	r3, [pc, #56]	; (80030ec <HAL_TIM_MspPostInit+0x6c>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80030be:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80030c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c4:	2302      	movs	r3, #2
 80030c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030d0:	2302      	movs	r3, #2
 80030d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030d4:	f107 030c 	add.w	r3, r7, #12
 80030d8:	4619      	mov	r1, r3
 80030da:	4805      	ldr	r0, [pc, #20]	; (80030f0 <HAL_TIM_MspPostInit+0x70>)
 80030dc:	f000 fe9c 	bl	8003e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80030e0:	bf00      	nop
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40000800 	.word	0x40000800
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40020c00 	.word	0x40020c00

080030f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030f8:	e7fe      	b.n	80030f8 <NMI_Handler+0x4>

080030fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030fe:	e7fe      	b.n	80030fe <HardFault_Handler+0x4>

08003100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003104:	e7fe      	b.n	8003104 <MemManage_Handler+0x4>

08003106 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800310a:	e7fe      	b.n	800310a <BusFault_Handler+0x4>

0800310c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003110:	e7fe      	b.n	8003110 <UsageFault_Handler+0x4>

08003112 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003112:	b480      	push	{r7}
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003140:	f000 f8f0 	bl	8003324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}

08003148 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800314c:	2001      	movs	r0, #1
 800314e:	f001 f819 	bl	8004184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}

08003156 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800315a:	2004      	movs	r0, #4
 800315c:	f001 f812 	bl	8004184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003160:	bf00      	nop
 8003162:	bd80      	pop	{r7, pc}

08003164 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003168:	2008      	movs	r0, #8
 800316a:	f001 f80b 	bl	8004184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003178:	4802      	ldr	r0, [pc, #8]	; (8003184 <TIM3_IRQHandler+0x10>)
 800317a:	f002 fdf1 	bl	8005d60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000180 	.word	0x20000180

08003188 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800318c:	4802      	ldr	r0, [pc, #8]	; (8003198 <RTC_Alarm_IRQHandler+0x10>)
 800318e:	f002 f899 	bl	80052c4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20000108 	.word	0x20000108

0800319c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a4:	4a14      	ldr	r2, [pc, #80]	; (80031f8 <_sbrk+0x5c>)
 80031a6:	4b15      	ldr	r3, [pc, #84]	; (80031fc <_sbrk+0x60>)
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b0:	4b13      	ldr	r3, [pc, #76]	; (8003200 <_sbrk+0x64>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d102      	bne.n	80031be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b8:	4b11      	ldr	r3, [pc, #68]	; (8003200 <_sbrk+0x64>)
 80031ba:	4a12      	ldr	r2, [pc, #72]	; (8003204 <_sbrk+0x68>)
 80031bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031be:	4b10      	ldr	r3, [pc, #64]	; (8003200 <_sbrk+0x64>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4413      	add	r3, r2
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d207      	bcs.n	80031dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031cc:	f003 fbd0 	bl	8006970 <__errno>
 80031d0:	4603      	mov	r3, r0
 80031d2:	220c      	movs	r2, #12
 80031d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031d6:	f04f 33ff 	mov.w	r3, #4294967295
 80031da:	e009      	b.n	80031f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031dc:	4b08      	ldr	r3, [pc, #32]	; (8003200 <_sbrk+0x64>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031e2:	4b07      	ldr	r3, [pc, #28]	; (8003200 <_sbrk+0x64>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	4a05      	ldr	r2, [pc, #20]	; (8003200 <_sbrk+0x64>)
 80031ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ee:	68fb      	ldr	r3, [r7, #12]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	20020000 	.word	0x20020000
 80031fc:	00000400 	.word	0x00000400
 8003200:	20000234 	.word	0x20000234
 8003204:	20000250 	.word	0x20000250

08003208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800320c:	4b06      	ldr	r3, [pc, #24]	; (8003228 <SystemInit+0x20>)
 800320e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003212:	4a05      	ldr	r2, [pc, #20]	; (8003228 <SystemInit+0x20>)
 8003214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800322c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003264 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003230:	480d      	ldr	r0, [pc, #52]	; (8003268 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003232:	490e      	ldr	r1, [pc, #56]	; (800326c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003234:	4a0e      	ldr	r2, [pc, #56]	; (8003270 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003238:	e002      	b.n	8003240 <LoopCopyDataInit>

0800323a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800323a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800323c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800323e:	3304      	adds	r3, #4

08003240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003244:	d3f9      	bcc.n	800323a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003246:	4a0b      	ldr	r2, [pc, #44]	; (8003274 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003248:	4c0b      	ldr	r4, [pc, #44]	; (8003278 <LoopFillZerobss+0x26>)
  movs r3, #0
 800324a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800324c:	e001      	b.n	8003252 <LoopFillZerobss>

0800324e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800324e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003250:	3204      	adds	r2, #4

08003252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003254:	d3fb      	bcc.n	800324e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003256:	f7ff ffd7 	bl	8003208 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800325a:	f003 fb8f 	bl	800697c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800325e:	f7fd f991 	bl	8000584 <main>
  bx  lr    
 8003262:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800326c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003270:	08027c5c 	.word	0x08027c5c
  ldr r2, =_sbss
 8003274:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003278:	2000024c 	.word	0x2000024c

0800327c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800327c:	e7fe      	b.n	800327c <ADC_IRQHandler>
	...

08003280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003284:	4b0e      	ldr	r3, [pc, #56]	; (80032c0 <HAL_Init+0x40>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a0d      	ldr	r2, [pc, #52]	; (80032c0 <HAL_Init+0x40>)
 800328a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800328e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003290:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <HAL_Init+0x40>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <HAL_Init+0x40>)
 8003296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800329a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800329c:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <HAL_Init+0x40>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <HAL_Init+0x40>)
 80032a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a8:	2003      	movs	r0, #3
 80032aa:	f000 fd65 	bl	8003d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ae:	2000      	movs	r0, #0
 80032b0:	f000 f808 	bl	80032c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b4:	f7ff fdb2 	bl	8002e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40023c00 	.word	0x40023c00

080032c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032cc:	4b12      	ldr	r3, [pc, #72]	; (8003318 <HAL_InitTick+0x54>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_InitTick+0x58>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	4619      	mov	r1, r3
 80032d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032da:	fbb3 f3f1 	udiv	r3, r3, r1
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 fd8b 	bl	8003dfe <HAL_SYSTICK_Config>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e00e      	b.n	8003310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b0f      	cmp	r3, #15
 80032f6:	d80a      	bhi.n	800330e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f8:	2200      	movs	r2, #0
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003300:	f000 fd45 	bl	8003d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003304:	4a06      	ldr	r2, [pc, #24]	; (8003320 <HAL_InitTick+0x5c>)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	e000      	b.n	8003310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
}
 8003310:	4618      	mov	r0, r3
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	20000020 	.word	0x20000020
 800331c:	20000028 	.word	0x20000028
 8003320:	20000024 	.word	0x20000024

08003324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003328:	4b06      	ldr	r3, [pc, #24]	; (8003344 <HAL_IncTick+0x20>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	461a      	mov	r2, r3
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_IncTick+0x24>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4413      	add	r3, r2
 8003334:	4a04      	ldr	r2, [pc, #16]	; (8003348 <HAL_IncTick+0x24>)
 8003336:	6013      	str	r3, [r2, #0]
}
 8003338:	bf00      	nop
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000028 	.word	0x20000028
 8003348:	20000238 	.word	0x20000238

0800334c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return uwTick;
 8003350:	4b03      	ldr	r3, [pc, #12]	; (8003360 <HAL_GetTick+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000238 	.word	0x20000238

08003364 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800336c:	f7ff ffee 	bl	800334c <HAL_GetTick>
 8003370:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337c:	d005      	beq.n	800338a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <HAL_Delay+0x44>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800338a:	bf00      	nop
 800338c:	f7ff ffde 	bl	800334c <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	429a      	cmp	r2, r3
 800339a:	d8f7      	bhi.n	800338c <HAL_Delay+0x28>
  {
  }
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000028 	.word	0x20000028

080033ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e033      	b.n	800342a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d109      	bne.n	80033de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff fd4e 	bl	8002e6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	f003 0310 	and.w	r3, r3, #16
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d118      	bne.n	800341c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033f2:	f023 0302 	bic.w	r3, r3, #2
 80033f6:	f043 0202 	orr.w	r2, r3, #2
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 faca 	bl	8003998 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f023 0303 	bic.w	r3, r3, #3
 8003412:	f043 0201 	orr.w	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
 800341a:	e001      	b.n	8003420 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003428:	7bfb      	ldrb	r3, [r7, #15]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003446:	2b01      	cmp	r3, #1
 8003448:	d101      	bne.n	800344e <HAL_ADC_Start+0x1a>
 800344a:	2302      	movs	r3, #2
 800344c:	e097      	b.n	800357e <HAL_ADC_Start+0x14a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b01      	cmp	r3, #1
 8003462:	d018      	beq.n	8003496 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003474:	4b45      	ldr	r3, [pc, #276]	; (800358c <HAL_ADC_Start+0x158>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a45      	ldr	r2, [pc, #276]	; (8003590 <HAL_ADC_Start+0x15c>)
 800347a:	fba2 2303 	umull	r2, r3, r2, r3
 800347e:	0c9a      	lsrs	r2, r3, #18
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003488:	e002      	b.n	8003490 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	3b01      	subs	r3, #1
 800348e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f9      	bne.n	800348a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d15f      	bne.n	8003564 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034ac:	f023 0301 	bic.w	r3, r3, #1
 80034b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d007      	beq.n	80034d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e2:	d106      	bne.n	80034f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e8:	f023 0206 	bic.w	r2, r3, #6
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	645a      	str	r2, [r3, #68]	; 0x44
 80034f0:	e002      	b.n	80034f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003500:	4b24      	ldr	r3, [pc, #144]	; (8003594 <HAL_ADC_Start+0x160>)
 8003502:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800350c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 031f 	and.w	r3, r3, #31
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10f      	bne.n	800353a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d129      	bne.n	800357c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003536:	609a      	str	r2, [r3, #8]
 8003538:	e020      	b.n	800357c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a16      	ldr	r2, [pc, #88]	; (8003598 <HAL_ADC_Start+0x164>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d11b      	bne.n	800357c <HAL_ADC_Start+0x148>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d114      	bne.n	800357c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003560:	609a      	str	r2, [r3, #8]
 8003562:	e00b      	b.n	800357c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003568:	f043 0210 	orr.w	r2, r3, #16
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	20000020 	.word	0x20000020
 8003590:	431bde83 	.word	0x431bde83
 8003594:	40012300 	.word	0x40012300
 8003598:	40012000 	.word	0x40012000

0800359c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_ADC_Stop+0x16>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e021      	b.n	80035f6 <HAL_ADC_Stop+0x5a>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0201 	bic.w	r2, r2, #1
 80035c8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d109      	bne.n	80035ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	f043 0201 	orr.w	r2, r3, #1
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr

08003602 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800361a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800361e:	d113      	bne.n	8003648 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800362a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800362e:	d10b      	bne.n	8003648 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003634:	f043 0220 	orr.w	r2, r3, #32
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e063      	b.n	8003710 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003648:	f7ff fe80 	bl	800334c <HAL_GetTick>
 800364c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800364e:	e021      	b.n	8003694 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d01d      	beq.n	8003694 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d007      	beq.n	800366e <HAL_ADC_PollForConversion+0x6c>
 800365e:	f7ff fe75 	bl	800334c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d212      	bcs.n	8003694 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b02      	cmp	r3, #2
 800367a:	d00b      	beq.n	8003694 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	f043 0204 	orr.w	r2, r3, #4
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e03d      	b.n	8003710 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d1d6      	bne.n	8003650 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f06f 0212 	mvn.w	r2, #18
 80036aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d123      	bne.n	800370e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d11f      	bne.n	800370e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d006      	beq.n	80036ea <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d111      	bne.n	800370e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003706:	f043 0201 	orr.w	r2, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003726:	4618      	mov	r0, r3
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
	...

08003734 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x1c>
 800374c:	2302      	movs	r3, #2
 800374e:	e113      	b.n	8003978 <HAL_ADC_ConfigChannel+0x244>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b09      	cmp	r3, #9
 800375e:	d925      	bls.n	80037ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68d9      	ldr	r1, [r3, #12]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	b29b      	uxth	r3, r3
 800376c:	461a      	mov	r2, r3
 800376e:	4613      	mov	r3, r2
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	4413      	add	r3, r2
 8003774:	3b1e      	subs	r3, #30
 8003776:	2207      	movs	r2, #7
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	43da      	mvns	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	400a      	ands	r2, r1
 8003784:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68d9      	ldr	r1, [r3, #12]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	b29b      	uxth	r3, r3
 8003796:	4618      	mov	r0, r3
 8003798:	4603      	mov	r3, r0
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	4403      	add	r3, r0
 800379e:	3b1e      	subs	r3, #30
 80037a0:	409a      	lsls	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	60da      	str	r2, [r3, #12]
 80037aa:	e022      	b.n	80037f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6919      	ldr	r1, [r3, #16]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	461a      	mov	r2, r3
 80037ba:	4613      	mov	r3, r2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	2207      	movs	r2, #7
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43da      	mvns	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	400a      	ands	r2, r1
 80037ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6919      	ldr	r1, [r3, #16]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	4618      	mov	r0, r3
 80037e2:	4603      	mov	r3, r0
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	4403      	add	r3, r0
 80037e8:	409a      	lsls	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b06      	cmp	r3, #6
 80037f8:	d824      	bhi.n	8003844 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	3b05      	subs	r3, #5
 800380c:	221f      	movs	r2, #31
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43da      	mvns	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	400a      	ands	r2, r1
 800381a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	b29b      	uxth	r3, r3
 8003828:	4618      	mov	r0, r3
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	3b05      	subs	r3, #5
 8003836:	fa00 f203 	lsl.w	r2, r0, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	635a      	str	r2, [r3, #52]	; 0x34
 8003842:	e04c      	b.n	80038de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	2b0c      	cmp	r3, #12
 800384a:	d824      	bhi.n	8003896 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4413      	add	r3, r2
 800385c:	3b23      	subs	r3, #35	; 0x23
 800385e:	221f      	movs	r2, #31
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43da      	mvns	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	400a      	ands	r2, r1
 800386c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	b29b      	uxth	r3, r3
 800387a:	4618      	mov	r0, r3
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	4613      	mov	r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	4413      	add	r3, r2
 8003886:	3b23      	subs	r3, #35	; 0x23
 8003888:	fa00 f203 	lsl.w	r2, r0, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	631a      	str	r2, [r3, #48]	; 0x30
 8003894:	e023      	b.n	80038de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	3b41      	subs	r3, #65	; 0x41
 80038a8:	221f      	movs	r2, #31
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	43da      	mvns	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	400a      	ands	r2, r1
 80038b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	4618      	mov	r0, r3
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	3b41      	subs	r3, #65	; 0x41
 80038d2:	fa00 f203 	lsl.w	r2, r0, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038de:	4b29      	ldr	r3, [pc, #164]	; (8003984 <HAL_ADC_ConfigChannel+0x250>)
 80038e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a28      	ldr	r2, [pc, #160]	; (8003988 <HAL_ADC_ConfigChannel+0x254>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d10f      	bne.n	800390c <HAL_ADC_ConfigChannel+0x1d8>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b12      	cmp	r3, #18
 80038f2:	d10b      	bne.n	800390c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1d      	ldr	r2, [pc, #116]	; (8003988 <HAL_ADC_ConfigChannel+0x254>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d12b      	bne.n	800396e <HAL_ADC_ConfigChannel+0x23a>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a1c      	ldr	r2, [pc, #112]	; (800398c <HAL_ADC_ConfigChannel+0x258>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <HAL_ADC_ConfigChannel+0x1f4>
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b11      	cmp	r3, #17
 8003926:	d122      	bne.n	800396e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a11      	ldr	r2, [pc, #68]	; (800398c <HAL_ADC_ConfigChannel+0x258>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d111      	bne.n	800396e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800394a:	4b11      	ldr	r3, [pc, #68]	; (8003990 <HAL_ADC_ConfigChannel+0x25c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a11      	ldr	r2, [pc, #68]	; (8003994 <HAL_ADC_ConfigChannel+0x260>)
 8003950:	fba2 2303 	umull	r2, r3, r2, r3
 8003954:	0c9a      	lsrs	r2, r3, #18
 8003956:	4613      	mov	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4413      	add	r3, r2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003960:	e002      	b.n	8003968 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	3b01      	subs	r3, #1
 8003966:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f9      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	40012300 	.word	0x40012300
 8003988:	40012000 	.word	0x40012000
 800398c:	10000012 	.word	0x10000012
 8003990:	20000020 	.word	0x20000020
 8003994:	431bde83 	.word	0x431bde83

08003998 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039a0:	4b79      	ldr	r3, [pc, #484]	; (8003b88 <ADC_Init+0x1f0>)
 80039a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	685a      	ldr	r2, [r3, #4]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	431a      	orrs	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	021a      	lsls	r2, r3, #8
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80039f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6859      	ldr	r1, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6899      	ldr	r1, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2a:	4a58      	ldr	r2, [pc, #352]	; (8003b8c <ADC_Init+0x1f4>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d022      	beq.n	8003a76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6899      	ldr	r1, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6899      	ldr	r1, [r3, #8]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	e00f      	b.n	8003a96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a94:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0202 	bic.w	r2, r2, #2
 8003aa4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6899      	ldr	r1, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	7e1b      	ldrb	r3, [r3, #24]
 8003ab0:	005a      	lsls	r2, r3, #1
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d01b      	beq.n	8003afc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ad2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003ae2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6859      	ldr	r1, [r3, #4]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	3b01      	subs	r3, #1
 8003af0:	035a      	lsls	r2, r3, #13
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
 8003afa:	e007      	b.n	8003b0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	051a      	lsls	r2, r3, #20
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6899      	ldr	r1, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b4e:	025a      	lsls	r2, r3, #9
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6899      	ldr	r1, [r3, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	029a      	lsls	r2, r3, #10
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	609a      	str	r2, [r3, #8]
}
 8003b7c:	bf00      	nop
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	40012300 	.word	0x40012300
 8003b8c:	0f000001 	.word	0x0f000001

08003b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ba0:	4b0c      	ldr	r3, [pc, #48]	; (8003bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bac:	4013      	ands	r3, r2
 8003bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bc2:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	60d3      	str	r3, [r2, #12]
}
 8003bc8:	bf00      	nop
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bdc:	4b04      	ldr	r3, [pc, #16]	; (8003bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	0a1b      	lsrs	r3, r3, #8
 8003be2:	f003 0307 	and.w	r3, r3, #7
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	e000ed00 	.word	0xe000ed00

08003bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	db0b      	blt.n	8003c1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	f003 021f 	and.w	r2, r3, #31
 8003c0c:	4907      	ldr	r1, [pc, #28]	; (8003c2c <__NVIC_EnableIRQ+0x38>)
 8003c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c12:	095b      	lsrs	r3, r3, #5
 8003c14:	2001      	movs	r0, #1
 8003c16:	fa00 f202 	lsl.w	r2, r0, r2
 8003c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	e000e100 	.word	0xe000e100

08003c30 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	4603      	mov	r3, r0
 8003c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	db12      	blt.n	8003c68 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c42:	79fb      	ldrb	r3, [r7, #7]
 8003c44:	f003 021f 	and.w	r2, r3, #31
 8003c48:	490a      	ldr	r1, [pc, #40]	; (8003c74 <__NVIC_DisableIRQ+0x44>)
 8003c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	2001      	movs	r0, #1
 8003c52:	fa00 f202 	lsl.w	r2, r0, r2
 8003c56:	3320      	adds	r3, #32
 8003c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003c5c:	f3bf 8f4f 	dsb	sy
}
 8003c60:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003c62:	f3bf 8f6f 	isb	sy
}
 8003c66:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e000e100 	.word	0xe000e100

08003c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	6039      	str	r1, [r7, #0]
 8003c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	db0a      	blt.n	8003ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	490c      	ldr	r1, [pc, #48]	; (8003cc4 <__NVIC_SetPriority+0x4c>)
 8003c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c96:	0112      	lsls	r2, r2, #4
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ca0:	e00a      	b.n	8003cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4908      	ldr	r1, [pc, #32]	; (8003cc8 <__NVIC_SetPriority+0x50>)
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	3b04      	subs	r3, #4
 8003cb0:	0112      	lsls	r2, r2, #4
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	761a      	strb	r2, [r3, #24]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000e100 	.word	0xe000e100
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	; 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f1c3 0307 	rsb	r3, r3, #7
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	bf28      	it	cs
 8003cea:	2304      	movcs	r3, #4
 8003cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2b06      	cmp	r3, #6
 8003cf4:	d902      	bls.n	8003cfc <NVIC_EncodePriority+0x30>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	3b03      	subs	r3, #3
 8003cfa:	e000      	b.n	8003cfe <NVIC_EncodePriority+0x32>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	401a      	ands	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d14:	f04f 31ff 	mov.w	r1, #4294967295
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1e:	43d9      	mvns	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	4313      	orrs	r3, r2
         );
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	; 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
	...

08003d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d44:	d301      	bcc.n	8003d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00f      	b.n	8003d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d4a:	4a0a      	ldr	r2, [pc, #40]	; (8003d74 <SysTick_Config+0x40>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d52:	210f      	movs	r1, #15
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295
 8003d58:	f7ff ff8e 	bl	8003c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d5c:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <SysTick_Config+0x40>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d62:	4b04      	ldr	r3, [pc, #16]	; (8003d74 <SysTick_Config+0x40>)
 8003d64:	2207      	movs	r2, #7
 8003d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	e000e010 	.word	0xe000e010

08003d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7ff ff05 	bl	8003b90 <__NVIC_SetPriorityGrouping>
}
 8003d86:	bf00      	nop
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b086      	sub	sp, #24
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	607a      	str	r2, [r7, #4]
 8003d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003da0:	f7ff ff1a 	bl	8003bd8 <__NVIC_GetPriorityGrouping>
 8003da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	6978      	ldr	r0, [r7, #20]
 8003dac:	f7ff ff8e 	bl	8003ccc <NVIC_EncodePriority>
 8003db0:	4602      	mov	r2, r0
 8003db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db6:	4611      	mov	r1, r2
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff5d 	bl	8003c78 <__NVIC_SetPriority>
}
 8003dbe:	bf00      	nop
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	4603      	mov	r3, r0
 8003dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff ff0d 	bl	8003bf4 <__NVIC_EnableIRQ>
}
 8003dda:	bf00      	nop
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b082      	sub	sp, #8
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	4603      	mov	r3, r0
 8003dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff ff1d 	bl	8003c30 <__NVIC_DisableIRQ>
}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff ff94 	bl	8003d34 <SysTick_Config>
 8003e0c:	4603      	mov	r3, r0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61fb      	str	r3, [r7, #28]
 8003e32:	e159      	b.n	80040e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e34:	2201      	movs	r2, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	f040 8148 	bne.w	80040e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d005      	beq.n	8003e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d130      	bne.n	8003ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	2203      	movs	r2, #3
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	f003 0201 	and.w	r2, r3, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d017      	beq.n	8003f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d123      	bne.n	8003f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	08da      	lsrs	r2, r3, #3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3208      	adds	r2, #8
 8003f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	220f      	movs	r2, #15
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4013      	ands	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	08da      	lsrs	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3208      	adds	r2, #8
 8003f56:	69b9      	ldr	r1, [r7, #24]
 8003f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0203 	and.w	r2, r3, #3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80a2 	beq.w	80040e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	4b57      	ldr	r3, [pc, #348]	; (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	4a56      	ldr	r2, [pc, #344]	; (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	; 0x44
 8003fae:	4b54      	ldr	r3, [pc, #336]	; (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fba:	4a52      	ldr	r2, [pc, #328]	; (8004104 <HAL_GPIO_Init+0x2ec>)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a49      	ldr	r2, [pc, #292]	; (8004108 <HAL_GPIO_Init+0x2f0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d019      	beq.n	800401a <HAL_GPIO_Init+0x202>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a48      	ldr	r2, [pc, #288]	; (800410c <HAL_GPIO_Init+0x2f4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d013      	beq.n	8004016 <HAL_GPIO_Init+0x1fe>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a47      	ldr	r2, [pc, #284]	; (8004110 <HAL_GPIO_Init+0x2f8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00d      	beq.n	8004012 <HAL_GPIO_Init+0x1fa>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a46      	ldr	r2, [pc, #280]	; (8004114 <HAL_GPIO_Init+0x2fc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d007      	beq.n	800400e <HAL_GPIO_Init+0x1f6>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a45      	ldr	r2, [pc, #276]	; (8004118 <HAL_GPIO_Init+0x300>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d101      	bne.n	800400a <HAL_GPIO_Init+0x1f2>
 8004006:	2304      	movs	r3, #4
 8004008:	e008      	b.n	800401c <HAL_GPIO_Init+0x204>
 800400a:	2307      	movs	r3, #7
 800400c:	e006      	b.n	800401c <HAL_GPIO_Init+0x204>
 800400e:	2303      	movs	r3, #3
 8004010:	e004      	b.n	800401c <HAL_GPIO_Init+0x204>
 8004012:	2302      	movs	r3, #2
 8004014:	e002      	b.n	800401c <HAL_GPIO_Init+0x204>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_GPIO_Init+0x204>
 800401a:	2300      	movs	r3, #0
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	f002 0203 	and.w	r2, r2, #3
 8004022:	0092      	lsls	r2, r2, #2
 8004024:	4093      	lsls	r3, r2
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4313      	orrs	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800402c:	4935      	ldr	r1, [pc, #212]	; (8004104 <HAL_GPIO_Init+0x2ec>)
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	089b      	lsrs	r3, r3, #2
 8004032:	3302      	adds	r3, #2
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800403a:	4b38      	ldr	r3, [pc, #224]	; (800411c <HAL_GPIO_Init+0x304>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	43db      	mvns	r3, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4013      	ands	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800405e:	4a2f      	ldr	r2, [pc, #188]	; (800411c <HAL_GPIO_Init+0x304>)
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004064:	4b2d      	ldr	r3, [pc, #180]	; (800411c <HAL_GPIO_Init+0x304>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	43db      	mvns	r3, r3
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4013      	ands	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004088:	4a24      	ldr	r2, [pc, #144]	; (800411c <HAL_GPIO_Init+0x304>)
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800408e:	4b23      	ldr	r3, [pc, #140]	; (800411c <HAL_GPIO_Init+0x304>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	43db      	mvns	r3, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4013      	ands	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040b2:	4a1a      	ldr	r2, [pc, #104]	; (800411c <HAL_GPIO_Init+0x304>)
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040b8:	4b18      	ldr	r3, [pc, #96]	; (800411c <HAL_GPIO_Init+0x304>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040dc:	4a0f      	ldr	r2, [pc, #60]	; (800411c <HAL_GPIO_Init+0x304>)
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	3301      	adds	r3, #1
 80040e6:	61fb      	str	r3, [r7, #28]
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b0f      	cmp	r3, #15
 80040ec:	f67f aea2 	bls.w	8003e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040f0:	bf00      	nop
 80040f2:	bf00      	nop
 80040f4:	3724      	adds	r7, #36	; 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	40013800 	.word	0x40013800
 8004108:	40020000 	.word	0x40020000
 800410c:	40020400 	.word	0x40020400
 8004110:	40020800 	.word	0x40020800
 8004114:	40020c00 	.word	0x40020c00
 8004118:	40021000 	.word	0x40021000
 800411c:	40013c00 	.word	0x40013c00

08004120 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691a      	ldr	r2, [r3, #16]
 8004130:	887b      	ldrh	r3, [r7, #2]
 8004132:	4013      	ands	r3, r2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
 800413c:	e001      	b.n	8004142 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800413e:	2300      	movs	r3, #0
 8004140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004142:	7bfb      	ldrb	r3, [r7, #15]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
 800415c:	4613      	mov	r3, r2
 800415e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004160:	787b      	ldrb	r3, [r7, #1]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004166:	887a      	ldrh	r2, [r7, #2]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800416c:	e003      	b.n	8004176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800416e:	887b      	ldrh	r3, [r7, #2]
 8004170:	041a      	lsls	r2, r3, #16
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	619a      	str	r2, [r3, #24]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
	...

08004184 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800418e:	4b08      	ldr	r3, [pc, #32]	; (80041b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	88fb      	ldrh	r3, [r7, #6]
 8004194:	4013      	ands	r3, r2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d006      	beq.n	80041a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800419a:	4a05      	ldr	r2, [pc, #20]	; (80041b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800419c:	88fb      	ldrh	r3, [r7, #6]
 800419e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041a0:	88fb      	ldrh	r3, [r7, #6]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe fa8c 	bl	80026c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80041a8:	bf00      	nop
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40013c00 	.word	0x40013c00

080041b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e267      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d075      	beq.n	80042be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041d2:	4b88      	ldr	r3, [pc, #544]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d00c      	beq.n	80041f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041de:	4b85      	ldr	r3, [pc, #532]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041e6:	2b08      	cmp	r3, #8
 80041e8:	d112      	bne.n	8004210 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ea:	4b82      	ldr	r3, [pc, #520]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041f6:	d10b      	bne.n	8004210 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f8:	4b7e      	ldr	r3, [pc, #504]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d05b      	beq.n	80042bc <HAL_RCC_OscConfig+0x108>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d157      	bne.n	80042bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e242      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004218:	d106      	bne.n	8004228 <HAL_RCC_OscConfig+0x74>
 800421a:	4b76      	ldr	r3, [pc, #472]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a75      	ldr	r2, [pc, #468]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	e01d      	b.n	8004264 <HAL_RCC_OscConfig+0xb0>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004230:	d10c      	bne.n	800424c <HAL_RCC_OscConfig+0x98>
 8004232:	4b70      	ldr	r3, [pc, #448]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a6f      	ldr	r2, [pc, #444]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004238:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800423c:	6013      	str	r3, [r2, #0]
 800423e:	4b6d      	ldr	r3, [pc, #436]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a6c      	ldr	r2, [pc, #432]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004248:	6013      	str	r3, [r2, #0]
 800424a:	e00b      	b.n	8004264 <HAL_RCC_OscConfig+0xb0>
 800424c:	4b69      	ldr	r3, [pc, #420]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a68      	ldr	r2, [pc, #416]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004252:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004256:	6013      	str	r3, [r2, #0]
 8004258:	4b66      	ldr	r3, [pc, #408]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a65      	ldr	r2, [pc, #404]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 800425e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004262:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d013      	beq.n	8004294 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426c:	f7ff f86e 	bl	800334c <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004274:	f7ff f86a 	bl	800334c <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b64      	cmp	r3, #100	; 0x64
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e207      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004286:	4b5b      	ldr	r3, [pc, #364]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d0f0      	beq.n	8004274 <HAL_RCC_OscConfig+0xc0>
 8004292:	e014      	b.n	80042be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004294:	f7ff f85a 	bl	800334c <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800429c:	f7ff f856 	bl	800334c <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b64      	cmp	r3, #100	; 0x64
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e1f3      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ae:	4b51      	ldr	r3, [pc, #324]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1f0      	bne.n	800429c <HAL_RCC_OscConfig+0xe8>
 80042ba:	e000      	b.n	80042be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d063      	beq.n	8004392 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042ca:	4b4a      	ldr	r3, [pc, #296]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 030c 	and.w	r3, r3, #12
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042d6:	4b47      	ldr	r3, [pc, #284]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d11c      	bne.n	800431c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042e2:	4b44      	ldr	r3, [pc, #272]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d116      	bne.n	800431c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ee:	4b41      	ldr	r3, [pc, #260]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_RCC_OscConfig+0x152>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d001      	beq.n	8004306 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e1c7      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004306:	4b3b      	ldr	r3, [pc, #236]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	4937      	ldr	r1, [pc, #220]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004316:	4313      	orrs	r3, r2
 8004318:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800431a:	e03a      	b.n	8004392 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d020      	beq.n	8004366 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004324:	4b34      	ldr	r3, [pc, #208]	; (80043f8 <HAL_RCC_OscConfig+0x244>)
 8004326:	2201      	movs	r2, #1
 8004328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432a:	f7ff f80f 	bl	800334c <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004332:	f7ff f80b 	bl	800334c <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e1a8      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004344:	4b2b      	ldr	r3, [pc, #172]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0f0      	beq.n	8004332 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004350:	4b28      	ldr	r3, [pc, #160]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	4925      	ldr	r1, [pc, #148]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004360:	4313      	orrs	r3, r2
 8004362:	600b      	str	r3, [r1, #0]
 8004364:	e015      	b.n	8004392 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004366:	4b24      	ldr	r3, [pc, #144]	; (80043f8 <HAL_RCC_OscConfig+0x244>)
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436c:	f7fe ffee 	bl	800334c <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004374:	f7fe ffea 	bl	800334c <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e187      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004386:	4b1b      	ldr	r3, [pc, #108]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f0      	bne.n	8004374 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b00      	cmp	r3, #0
 800439c:	d036      	beq.n	800440c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d016      	beq.n	80043d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043a6:	4b15      	ldr	r3, [pc, #84]	; (80043fc <HAL_RCC_OscConfig+0x248>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ac:	f7fe ffce 	bl	800334c <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043b4:	f7fe ffca 	bl	800334c <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e167      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <HAL_RCC_OscConfig+0x240>)
 80043c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0x200>
 80043d2:	e01b      	b.n	800440c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d4:	4b09      	ldr	r3, [pc, #36]	; (80043fc <HAL_RCC_OscConfig+0x248>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043da:	f7fe ffb7 	bl	800334c <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e0:	e00e      	b.n	8004400 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043e2:	f7fe ffb3 	bl	800334c <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d907      	bls.n	8004400 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e150      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
 80043f4:	40023800 	.word	0x40023800
 80043f8:	42470000 	.word	0x42470000
 80043fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004400:	4b88      	ldr	r3, [pc, #544]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004402:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1ea      	bne.n	80043e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 8097 	beq.w	8004548 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800441a:	2300      	movs	r3, #0
 800441c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800441e:	4b81      	ldr	r3, [pc, #516]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10f      	bne.n	800444a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800442a:	2300      	movs	r3, #0
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	4b7d      	ldr	r3, [pc, #500]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004432:	4a7c      	ldr	r2, [pc, #496]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004438:	6413      	str	r3, [r2, #64]	; 0x40
 800443a:	4b7a      	ldr	r3, [pc, #488]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004442:	60bb      	str	r3, [r7, #8]
 8004444:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004446:	2301      	movs	r3, #1
 8004448:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444a:	4b77      	ldr	r3, [pc, #476]	; (8004628 <HAL_RCC_OscConfig+0x474>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004452:	2b00      	cmp	r3, #0
 8004454:	d118      	bne.n	8004488 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004456:	4b74      	ldr	r3, [pc, #464]	; (8004628 <HAL_RCC_OscConfig+0x474>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a73      	ldr	r2, [pc, #460]	; (8004628 <HAL_RCC_OscConfig+0x474>)
 800445c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004460:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004462:	f7fe ff73 	bl	800334c <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004468:	e008      	b.n	800447c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800446a:	f7fe ff6f 	bl	800334c <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e10c      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447c:	4b6a      	ldr	r3, [pc, #424]	; (8004628 <HAL_RCC_OscConfig+0x474>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004484:	2b00      	cmp	r3, #0
 8004486:	d0f0      	beq.n	800446a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d106      	bne.n	800449e <HAL_RCC_OscConfig+0x2ea>
 8004490:	4b64      	ldr	r3, [pc, #400]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004494:	4a63      	ldr	r2, [pc, #396]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	6713      	str	r3, [r2, #112]	; 0x70
 800449c:	e01c      	b.n	80044d8 <HAL_RCC_OscConfig+0x324>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2b05      	cmp	r3, #5
 80044a4:	d10c      	bne.n	80044c0 <HAL_RCC_OscConfig+0x30c>
 80044a6:	4b5f      	ldr	r3, [pc, #380]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044aa:	4a5e      	ldr	r2, [pc, #376]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044ac:	f043 0304 	orr.w	r3, r3, #4
 80044b0:	6713      	str	r3, [r2, #112]	; 0x70
 80044b2:	4b5c      	ldr	r3, [pc, #368]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b6:	4a5b      	ldr	r2, [pc, #364]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044b8:	f043 0301 	orr.w	r3, r3, #1
 80044bc:	6713      	str	r3, [r2, #112]	; 0x70
 80044be:	e00b      	b.n	80044d8 <HAL_RCC_OscConfig+0x324>
 80044c0:	4b58      	ldr	r3, [pc, #352]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c4:	4a57      	ldr	r2, [pc, #348]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044c6:	f023 0301 	bic.w	r3, r3, #1
 80044ca:	6713      	str	r3, [r2, #112]	; 0x70
 80044cc:	4b55      	ldr	r3, [pc, #340]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d0:	4a54      	ldr	r2, [pc, #336]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80044d2:	f023 0304 	bic.w	r3, r3, #4
 80044d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d015      	beq.n	800450c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e0:	f7fe ff34 	bl	800334c <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e6:	e00a      	b.n	80044fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e8:	f7fe ff30 	bl	800334c <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e0cb      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fe:	4b49      	ldr	r3, [pc, #292]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0ee      	beq.n	80044e8 <HAL_RCC_OscConfig+0x334>
 800450a:	e014      	b.n	8004536 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800450c:	f7fe ff1e 	bl	800334c <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004512:	e00a      	b.n	800452a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004514:	f7fe ff1a 	bl	800334c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004522:	4293      	cmp	r3, r2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e0b5      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800452a:	4b3e      	ldr	r3, [pc, #248]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 800452c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1ee      	bne.n	8004514 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004536:	7dfb      	ldrb	r3, [r7, #23]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d105      	bne.n	8004548 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453c:	4b39      	ldr	r3, [pc, #228]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 800453e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004540:	4a38      	ldr	r2, [pc, #224]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004542:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004546:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 80a1 	beq.w	8004694 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004552:	4b34      	ldr	r3, [pc, #208]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 030c 	and.w	r3, r3, #12
 800455a:	2b08      	cmp	r3, #8
 800455c:	d05c      	beq.n	8004618 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d141      	bne.n	80045ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004566:	4b31      	ldr	r3, [pc, #196]	; (800462c <HAL_RCC_OscConfig+0x478>)
 8004568:	2200      	movs	r2, #0
 800456a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800456c:	f7fe feee 	bl	800334c <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004574:	f7fe feea 	bl	800334c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e087      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004586:	4b27      	ldr	r3, [pc, #156]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69da      	ldr	r2, [r3, #28]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	431a      	orrs	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	019b      	lsls	r3, r3, #6
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	085b      	lsrs	r3, r3, #1
 80045aa:	3b01      	subs	r3, #1
 80045ac:	041b      	lsls	r3, r3, #16
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b4:	061b      	lsls	r3, r3, #24
 80045b6:	491b      	ldr	r1, [pc, #108]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045bc:	4b1b      	ldr	r3, [pc, #108]	; (800462c <HAL_RCC_OscConfig+0x478>)
 80045be:	2201      	movs	r2, #1
 80045c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c2:	f7fe fec3 	bl	800334c <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ca:	f7fe febf 	bl	800334c <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e05c      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045dc:	4b11      	ldr	r3, [pc, #68]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0f0      	beq.n	80045ca <HAL_RCC_OscConfig+0x416>
 80045e8:	e054      	b.n	8004694 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ea:	4b10      	ldr	r3, [pc, #64]	; (800462c <HAL_RCC_OscConfig+0x478>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f0:	f7fe feac 	bl	800334c <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045f8:	f7fe fea8 	bl	800334c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e045      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800460a:	4b06      	ldr	r3, [pc, #24]	; (8004624 <HAL_RCC_OscConfig+0x470>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0x444>
 8004616:	e03d      	b.n	8004694 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d107      	bne.n	8004630 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e038      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
 8004624:	40023800 	.word	0x40023800
 8004628:	40007000 	.word	0x40007000
 800462c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004630:	4b1b      	ldr	r3, [pc, #108]	; (80046a0 <HAL_RCC_OscConfig+0x4ec>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d028      	beq.n	8004690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004648:	429a      	cmp	r2, r3
 800464a:	d121      	bne.n	8004690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d11a      	bne.n	8004690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004660:	4013      	ands	r3, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004666:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004668:	4293      	cmp	r3, r2
 800466a:	d111      	bne.n	8004690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004676:	085b      	lsrs	r3, r3, #1
 8004678:	3b01      	subs	r3, #1
 800467a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800467c:	429a      	cmp	r2, r3
 800467e:	d107      	bne.n	8004690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800468c:	429a      	cmp	r2, r3
 800468e:	d001      	beq.n	8004694 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e000      	b.n	8004696 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3718      	adds	r7, #24
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	40023800 	.word	0x40023800

080046a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e0cc      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046b8:	4b68      	ldr	r3, [pc, #416]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d90c      	bls.n	80046e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c6:	4b65      	ldr	r3, [pc, #404]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ce:	4b63      	ldr	r3, [pc, #396]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0307 	and.w	r3, r3, #7
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d001      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0b8      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d020      	beq.n	800472e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046f8:	4b59      	ldr	r3, [pc, #356]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a58      	ldr	r2, [pc, #352]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004702:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0308 	and.w	r3, r3, #8
 800470c:	2b00      	cmp	r3, #0
 800470e:	d005      	beq.n	800471c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004710:	4b53      	ldr	r3, [pc, #332]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	4a52      	ldr	r2, [pc, #328]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800471a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800471c:	4b50      	ldr	r3, [pc, #320]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	494d      	ldr	r1, [pc, #308]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	4313      	orrs	r3, r2
 800472c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d044      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004742:	4b47      	ldr	r3, [pc, #284]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d119      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e07f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b02      	cmp	r3, #2
 8004758:	d003      	beq.n	8004762 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800475e:	2b03      	cmp	r3, #3
 8004760:	d107      	bne.n	8004772 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004762:	4b3f      	ldr	r3, [pc, #252]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d109      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e06f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004772:	4b3b      	ldr	r3, [pc, #236]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e067      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004782:	4b37      	ldr	r3, [pc, #220]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f023 0203 	bic.w	r2, r3, #3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	4934      	ldr	r1, [pc, #208]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004790:	4313      	orrs	r3, r2
 8004792:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004794:	f7fe fdda 	bl	800334c <HAL_GetTick>
 8004798:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800479c:	f7fe fdd6 	bl	800334c <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e04f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047b2:	4b2b      	ldr	r3, [pc, #172]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 020c 	and.w	r2, r3, #12
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d1eb      	bne.n	800479c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047c4:	4b25      	ldr	r3, [pc, #148]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d20c      	bcs.n	80047ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d2:	4b22      	ldr	r3, [pc, #136]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	b2d2      	uxtb	r2, r2
 80047d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	4b20      	ldr	r3, [pc, #128]	; (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e032      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f8:	4b19      	ldr	r3, [pc, #100]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	4916      	ldr	r1, [pc, #88]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0308 	and.w	r3, r3, #8
 8004812:	2b00      	cmp	r3, #0
 8004814:	d009      	beq.n	800482a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004816:	4b12      	ldr	r3, [pc, #72]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	490e      	ldr	r1, [pc, #56]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004826:	4313      	orrs	r3, r2
 8004828:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800482a:	f000 f821 	bl	8004870 <HAL_RCC_GetSysClockFreq>
 800482e:	4602      	mov	r2, r0
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	091b      	lsrs	r3, r3, #4
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	490a      	ldr	r1, [pc, #40]	; (8004864 <HAL_RCC_ClockConfig+0x1c0>)
 800483c:	5ccb      	ldrb	r3, [r1, r3]
 800483e:	fa22 f303 	lsr.w	r3, r2, r3
 8004842:	4a09      	ldr	r2, [pc, #36]	; (8004868 <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004846:	4b09      	ldr	r3, [pc, #36]	; (800486c <HAL_RCC_ClockConfig+0x1c8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe fd3a 	bl	80032c4 <HAL_InitTick>

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40023c00 	.word	0x40023c00
 8004860:	40023800 	.word	0x40023800
 8004864:	08027c08 	.word	0x08027c08
 8004868:	20000020 	.word	0x20000020
 800486c:	20000024 	.word	0x20000024

08004870 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004874:	b094      	sub	sp, #80	; 0x50
 8004876:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	647b      	str	r3, [r7, #68]	; 0x44
 800487c:	2300      	movs	r3, #0
 800487e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004880:	2300      	movs	r3, #0
 8004882:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004888:	4b79      	ldr	r3, [pc, #484]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 030c 	and.w	r3, r3, #12
 8004890:	2b08      	cmp	r3, #8
 8004892:	d00d      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004894:	2b08      	cmp	r3, #8
 8004896:	f200 80e1 	bhi.w	8004a5c <HAL_RCC_GetSysClockFreq+0x1ec>
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <HAL_RCC_GetSysClockFreq+0x34>
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d003      	beq.n	80048aa <HAL_RCC_GetSysClockFreq+0x3a>
 80048a2:	e0db      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048a4:	4b73      	ldr	r3, [pc, #460]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x204>)
 80048a6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80048a8:	e0db      	b.n	8004a62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048aa:	4b73      	ldr	r3, [pc, #460]	; (8004a78 <HAL_RCC_GetSysClockFreq+0x208>)
 80048ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048ae:	e0d8      	b.n	8004a62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048b0:	4b6f      	ldr	r3, [pc, #444]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048b8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048ba:	4b6d      	ldr	r3, [pc, #436]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d063      	beq.n	800498e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048c6:	4b6a      	ldr	r3, [pc, #424]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	099b      	lsrs	r3, r3, #6
 80048cc:	2200      	movs	r2, #0
 80048ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80048d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80048d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d8:	633b      	str	r3, [r7, #48]	; 0x30
 80048da:	2300      	movs	r3, #0
 80048dc:	637b      	str	r3, [r7, #52]	; 0x34
 80048de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80048e2:	4622      	mov	r2, r4
 80048e4:	462b      	mov	r3, r5
 80048e6:	f04f 0000 	mov.w	r0, #0
 80048ea:	f04f 0100 	mov.w	r1, #0
 80048ee:	0159      	lsls	r1, r3, #5
 80048f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048f4:	0150      	lsls	r0, r2, #5
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4621      	mov	r1, r4
 80048fc:	1a51      	subs	r1, r2, r1
 80048fe:	6139      	str	r1, [r7, #16]
 8004900:	4629      	mov	r1, r5
 8004902:	eb63 0301 	sbc.w	r3, r3, r1
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004914:	4659      	mov	r1, fp
 8004916:	018b      	lsls	r3, r1, #6
 8004918:	4651      	mov	r1, sl
 800491a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800491e:	4651      	mov	r1, sl
 8004920:	018a      	lsls	r2, r1, #6
 8004922:	4651      	mov	r1, sl
 8004924:	ebb2 0801 	subs.w	r8, r2, r1
 8004928:	4659      	mov	r1, fp
 800492a:	eb63 0901 	sbc.w	r9, r3, r1
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800493a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800493e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004942:	4690      	mov	r8, r2
 8004944:	4699      	mov	r9, r3
 8004946:	4623      	mov	r3, r4
 8004948:	eb18 0303 	adds.w	r3, r8, r3
 800494c:	60bb      	str	r3, [r7, #8]
 800494e:	462b      	mov	r3, r5
 8004950:	eb49 0303 	adc.w	r3, r9, r3
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004962:	4629      	mov	r1, r5
 8004964:	024b      	lsls	r3, r1, #9
 8004966:	4621      	mov	r1, r4
 8004968:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800496c:	4621      	mov	r1, r4
 800496e:	024a      	lsls	r2, r1, #9
 8004970:	4610      	mov	r0, r2
 8004972:	4619      	mov	r1, r3
 8004974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004976:	2200      	movs	r2, #0
 8004978:	62bb      	str	r3, [r7, #40]	; 0x28
 800497a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800497c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004980:	f7fb fc7e 	bl	8000280 <__aeabi_uldivmod>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	4613      	mov	r3, r2
 800498a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800498c:	e058      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800498e:	4b38      	ldr	r3, [pc, #224]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	2200      	movs	r2, #0
 8004996:	4618      	mov	r0, r3
 8004998:	4611      	mov	r1, r2
 800499a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800499e:	623b      	str	r3, [r7, #32]
 80049a0:	2300      	movs	r3, #0
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
 80049a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049a8:	4642      	mov	r2, r8
 80049aa:	464b      	mov	r3, r9
 80049ac:	f04f 0000 	mov.w	r0, #0
 80049b0:	f04f 0100 	mov.w	r1, #0
 80049b4:	0159      	lsls	r1, r3, #5
 80049b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049ba:	0150      	lsls	r0, r2, #5
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4641      	mov	r1, r8
 80049c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80049c6:	4649      	mov	r1, r9
 80049c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80049cc:	f04f 0200 	mov.w	r2, #0
 80049d0:	f04f 0300 	mov.w	r3, #0
 80049d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049e0:	ebb2 040a 	subs.w	r4, r2, sl
 80049e4:	eb63 050b 	sbc.w	r5, r3, fp
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	00eb      	lsls	r3, r5, #3
 80049f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049f6:	00e2      	lsls	r2, r4, #3
 80049f8:	4614      	mov	r4, r2
 80049fa:	461d      	mov	r5, r3
 80049fc:	4643      	mov	r3, r8
 80049fe:	18e3      	adds	r3, r4, r3
 8004a00:	603b      	str	r3, [r7, #0]
 8004a02:	464b      	mov	r3, r9
 8004a04:	eb45 0303 	adc.w	r3, r5, r3
 8004a08:	607b      	str	r3, [r7, #4]
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	f04f 0300 	mov.w	r3, #0
 8004a12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a16:	4629      	mov	r1, r5
 8004a18:	028b      	lsls	r3, r1, #10
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a20:	4621      	mov	r1, r4
 8004a22:	028a      	lsls	r2, r1, #10
 8004a24:	4610      	mov	r0, r2
 8004a26:	4619      	mov	r1, r3
 8004a28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	61bb      	str	r3, [r7, #24]
 8004a2e:	61fa      	str	r2, [r7, #28]
 8004a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a34:	f7fb fc24 	bl	8000280 <__aeabi_uldivmod>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	0c1b      	lsrs	r3, r3, #16
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004a50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a58:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a5a:	e002      	b.n	8004a62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a5c:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a5e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3750      	adds	r7, #80	; 0x50
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023800 	.word	0x40023800
 8004a74:	00f42400 	.word	0x00f42400
 8004a78:	007a1200 	.word	0x007a1200

08004a7c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d105      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d038      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004aa4:	4b68      	ldr	r3, [pc, #416]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004aaa:	f7fe fc4f 	bl	800334c <HAL_GetTick>
 8004aae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ab2:	f7fe fc4b 	bl	800334c <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d901      	bls.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e0bd      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ac4:	4b61      	ldr	r3, [pc, #388]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1f0      	bne.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	019b      	lsls	r3, r3, #6
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	071b      	lsls	r3, r3, #28
 8004ae2:	495a      	ldr	r1, [pc, #360]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004aea:	4b57      	ldr	r3, [pc, #348]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004aec:	2201      	movs	r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004af0:	f7fe fc2c 	bl	800334c <HAL_GetTick>
 8004af4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004af6:	e008      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004af8:	f7fe fc28 	bl	800334c <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e09a      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b0a:	4b50      	ldr	r3, [pc, #320]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0f0      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 8083 	beq.w	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b24:	2300      	movs	r3, #0
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	4a47      	ldr	r2, [pc, #284]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b32:	6413      	str	r3, [r2, #64]	; 0x40
 8004b34:	4b45      	ldr	r3, [pc, #276]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	60fb      	str	r3, [r7, #12]
 8004b3e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b40:	4b43      	ldr	r3, [pc, #268]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a42      	ldr	r2, [pc, #264]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b4a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b4c:	f7fe fbfe 	bl	800334c <HAL_GetTick>
 8004b50:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b52:	e008      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004b54:	f7fe fbfa 	bl	800334c <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e06c      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b66:	4b3a      	ldr	r3, [pc, #232]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0f0      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b72:	4b36      	ldr	r3, [pc, #216]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b7a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d02f      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d028      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b90:	4b2e      	ldr	r3, [pc, #184]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b98:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b9a:	4b2e      	ldr	r3, [pc, #184]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ba0:	4b2c      	ldr	r3, [pc, #176]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ba6:	4a29      	ldr	r2, [pc, #164]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004bac:	4b27      	ldr	r3, [pc, #156]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d114      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004bb8:	f7fe fbc8 	bl	800334c <HAL_GetTick>
 8004bbc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bbe:	e00a      	b.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bc0:	f7fe fbc4 	bl	800334c <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e034      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd6:	4b1d      	ldr	r3, [pc, #116]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0ee      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bee:	d10d      	bne.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004bf0:	4b16      	ldr	r3, [pc, #88]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c04:	4911      	ldr	r1, [pc, #68]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	608b      	str	r3, [r1, #8]
 8004c0a:	e005      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004c0c:	4b0f      	ldr	r3, [pc, #60]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4a0e      	ldr	r2, [pc, #56]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004c16:	6093      	str	r3, [r2, #8]
 8004c18:	4b0c      	ldr	r3, [pc, #48]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c24:	4909      	ldr	r1, [pc, #36]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0308 	and.w	r3, r3, #8
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	7d1a      	ldrb	r2, [r3, #20]
 8004c3a:	4b07      	ldr	r3, [pc, #28]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004c3c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	42470068 	.word	0x42470068
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	40007000 	.word	0x40007000
 8004c54:	42470e40 	.word	0x42470e40
 8004c58:	424711e0 	.word	0x424711e0

08004c5c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e066      	b.n	8004d40 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	7f5b      	ldrb	r3, [r3, #29]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d105      	bne.n	8004c88 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fe f936 	bl	8002ef4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	22ca      	movs	r2, #202	; 0xca
 8004c94:	625a      	str	r2, [r3, #36]	; 0x24
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2253      	movs	r2, #83	; 0x53
 8004c9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fb7e 	bl	80053a0 <RTC_EnterInitMode>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004ca8:	7bfb      	ldrb	r3, [r7, #15]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d12c      	bne.n	8004d08 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	6812      	ldr	r2, [r2, #0]
 8004cb8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004cbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cc0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6899      	ldr	r1, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	68d2      	ldr	r2, [r2, #12]
 8004ce8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6919      	ldr	r1, [r3, #16]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	041a      	lsls	r2, r3, #16
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fb85 	bl	800540e <RTC_ExitInitMode>
 8004d04:	4603      	mov	r3, r0
 8004d06:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d113      	bne.n	8004d36 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	699a      	ldr	r2, [r3, #24]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	22ff      	movs	r2, #255	; 0xff
 8004d3c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d48:	b590      	push	{r4, r7, lr}
 8004d4a:	b087      	sub	sp, #28
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	7f1b      	ldrb	r3, [r3, #28]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_RTC_SetTime+0x1c>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e087      	b.n	8004e74 <HAL_RTC_SetTime+0x12c>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d126      	bne.n	8004dc4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d102      	bne.n	8004d8a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2200      	movs	r2, #0
 8004d88:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 fb62 	bl	8005458 <RTC_ByteToBcd2>
 8004d94:	4603      	mov	r3, r0
 8004d96:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	785b      	ldrb	r3, [r3, #1]
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 fb5b 	bl	8005458 <RTC_ByteToBcd2>
 8004da2:	4603      	mov	r3, r0
 8004da4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004da6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	789b      	ldrb	r3, [r3, #2]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 fb53 	bl	8005458 <RTC_ByteToBcd2>
 8004db2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004db4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	78db      	ldrb	r3, [r3, #3]
 8004dbc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]
 8004dc2:	e018      	b.n	8004df6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d102      	bne.n	8004dd8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	785b      	ldrb	r3, [r3, #1]
 8004de2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004de4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dea:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	78db      	ldrb	r3, [r3, #3]
 8004df0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	22ca      	movs	r2, #202	; 0xca
 8004dfc:	625a      	str	r2, [r3, #36]	; 0x24
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2253      	movs	r2, #83	; 0x53
 8004e04:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 faca 	bl	80053a0 <RTC_EnterInitMode>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004e10:	7cfb      	ldrb	r3, [r7, #19]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d120      	bne.n	8004e58 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004e20:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004e24:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e34:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6899      	ldr	r1, [r3, #8]
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 fadd 	bl	800540e <RTC_ExitInitMode>
 8004e54:	4603      	mov	r3, r0
 8004e56:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e58:	7cfb      	ldrb	r3, [r7, #19]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d102      	bne.n	8004e64 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2201      	movs	r2, #1
 8004e62:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	22ff      	movs	r2, #255	; 0xff
 8004e6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	771a      	strb	r2, [r3, #28]

  return status;
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	371c      	adds	r7, #28
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd90      	pop	{r4, r7, pc}

08004e7c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004eae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ebe:	b2da      	uxtb	r2, r3
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	0a1b      	lsrs	r3, r3, #8
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	0d9b      	lsrs	r3, r3, #22
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d11a      	bne.n	8004f2e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 fac8 	bl	8005492 <RTC_Bcd2ToByte>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	785b      	ldrb	r3, [r3, #1]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 fabf 	bl	8005492 <RTC_Bcd2ToByte>
 8004f14:	4603      	mov	r3, r0
 8004f16:	461a      	mov	r2, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	789b      	ldrb	r3, [r3, #2]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fab6 	bl	8005492 <RTC_Bcd2ToByte>
 8004f26:	4603      	mov	r3, r0
 8004f28:	461a      	mov	r2, r3
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	7f1b      	ldrb	r3, [r3, #28]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_RTC_SetDate+0x1c>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e071      	b.n	8005038 <HAL_RTC_SetDate+0x100>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2201      	movs	r2, #1
 8004f58:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10e      	bne.n	8004f84 <HAL_RTC_SetDate+0x4c>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	f003 0310 	and.w	r3, r3, #16
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d008      	beq.n	8004f84 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	785b      	ldrb	r3, [r3, #1]
 8004f76:	f023 0310 	bic.w	r3, r3, #16
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	330a      	adds	r3, #10
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d11c      	bne.n	8004fc4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	78db      	ldrb	r3, [r3, #3]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fa62 	bl	8005458 <RTC_ByteToBcd2>
 8004f94:	4603      	mov	r3, r0
 8004f96:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	785b      	ldrb	r3, [r3, #1]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f000 fa5b 	bl	8005458 <RTC_ByteToBcd2>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004fa6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	789b      	ldrb	r3, [r3, #2]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f000 fa53 	bl	8005458 <RTC_ByteToBcd2>
 8004fb2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fb4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	e00e      	b.n	8004fe2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	78db      	ldrb	r3, [r3, #3]
 8004fc8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	785b      	ldrb	r3, [r3, #1]
 8004fce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fd0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fd6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	22ca      	movs	r2, #202	; 0xca
 8004fe8:	625a      	str	r2, [r3, #36]	; 0x24
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2253      	movs	r2, #83	; 0x53
 8004ff0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 f9d4 	bl	80053a0 <RTC_EnterInitMode>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004ffc:	7cfb      	ldrb	r3, [r7, #19]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10c      	bne.n	800501c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800500c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005010:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f9fb 	bl	800540e <RTC_ExitInitMode>
 8005018:	4603      	mov	r3, r0
 800501a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800501c:	7cfb      	ldrb	r3, [r7, #19]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d102      	bne.n	8005028 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2201      	movs	r2, #1
 8005026:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	22ff      	movs	r2, #255	; 0xff
 800502e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	771a      	strb	r2, [r3, #28]

  return status;
 8005036:	7cfb      	ldrb	r3, [r7, #19]
}
 8005038:	4618      	mov	r0, r3
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	bd90      	pop	{r4, r7, pc}

08005040 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005040:	b590      	push	{r4, r7, lr}
 8005042:	b089      	sub	sp, #36	; 0x24
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800504c:	4b9a      	ldr	r3, [pc, #616]	; (80052b8 <HAL_RTC_SetAlarm_IT+0x278>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a9a      	ldr	r2, [pc, #616]	; (80052bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8005052:	fba2 2303 	umull	r2, r3, r2, r3
 8005056:	0adb      	lsrs	r3, r3, #11
 8005058:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800505c:	fb02 f303 	mul.w	r3, r2, r3
 8005060:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	7f1b      	ldrb	r3, [r3, #28]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_RTC_SetAlarm_IT+0x36>
 8005072:	2302      	movs	r3, #2
 8005074:	e11c      	b.n	80052b0 <HAL_RTC_SetAlarm_IT+0x270>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2202      	movs	r2, #2
 8005080:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d137      	bne.n	80050f8 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005092:	2b00      	cmp	r3, #0
 8005094:	d102      	bne.n	800509c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2200      	movs	r2, #0
 800509a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f000 f9d9 	bl	8005458 <RTC_ByteToBcd2>
 80050a6:	4603      	mov	r3, r0
 80050a8:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	785b      	ldrb	r3, [r3, #1]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 f9d2 	bl	8005458 <RTC_ByteToBcd2>
 80050b4:	4603      	mov	r3, r0
 80050b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80050b8:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	789b      	ldrb	r3, [r3, #2]
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 f9ca 	bl	8005458 <RTC_ByteToBcd2>
 80050c4:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80050c6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	78db      	ldrb	r3, [r3, #3]
 80050ce:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80050d0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 f9bc 	bl	8005458 <RTC_ByteToBcd2>
 80050e0:	4603      	mov	r3, r0
 80050e2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80050e4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80050ec:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80050f2:	4313      	orrs	r3, r2
 80050f4:	61fb      	str	r3, [r7, #28]
 80050f6:	e023      	b.n	8005140 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d102      	bne.n	800510c <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2200      	movs	r2, #0
 800510a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	785b      	ldrb	r3, [r3, #1]
 8005116:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005118:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800511e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	78db      	ldrb	r3, [r3, #3]
 8005124:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005126:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800512e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8005130:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005136:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800513c:	4313      	orrs	r3, r2
 800513e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005148:	4313      	orrs	r3, r2
 800514a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	22ca      	movs	r2, #202	; 0xca
 8005152:	625a      	str	r2, [r3, #36]	; 0x24
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2253      	movs	r2, #83	; 0x53
 800515a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005160:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005164:	d141      	bne.n	80051ea <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005174:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	b2da      	uxtb	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005186:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	1e5a      	subs	r2, r3, #1
 800518c:	617a      	str	r2, [r7, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10b      	bne.n	80051aa <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	22ff      	movs	r2, #255	; 0xff
 8005198:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2203      	movs	r2, #3
 800519e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e082      	b.n	80052b0 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0e7      	beq.n	8005188 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	69fa      	ldr	r2, [r7, #28]
 80051be:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69ba      	ldr	r2, [r7, #24]
 80051c6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051e6:	609a      	str	r2, [r3, #8]
 80051e8:	e04b      	b.n	8005282 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80051f8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	b2da      	uxtb	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f462 7220 	orn	r2, r2, #640	; 0x280
 800520a:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800520c:	4b2a      	ldr	r3, [pc, #168]	; (80052b8 <HAL_RTC_SetAlarm_IT+0x278>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a2a      	ldr	r2, [pc, #168]	; (80052bc <HAL_RTC_SetAlarm_IT+0x27c>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	0adb      	lsrs	r3, r3, #11
 8005218:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800521c:	fb02 f303 	mul.w	r3, r2, r3
 8005220:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	1e5a      	subs	r2, r3, #1
 8005226:	617a      	str	r2, [r7, #20]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	22ff      	movs	r2, #255	; 0xff
 8005232:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2203      	movs	r2, #3
 8005238:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e035      	b.n	80052b0 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d0e7      	beq.n	8005222 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005270:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005280:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005282:	4b0f      	ldr	r3, [pc, #60]	; (80052c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a0e      	ldr	r2, [pc, #56]	; (80052c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800528c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800528e:	4b0c      	ldr	r3, [pc, #48]	; (80052c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	4a0b      	ldr	r2, [pc, #44]	; (80052c0 <HAL_RTC_SetAlarm_IT+0x280>)
 8005294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005298:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	22ff      	movs	r2, #255	; 0xff
 80052a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2201      	movs	r2, #1
 80052a6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3724      	adds	r7, #36	; 0x24
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd90      	pop	{r4, r7, pc}
 80052b8:	20000020 	.word	0x20000020
 80052bc:	10624dd3 	.word	0x10624dd3
 80052c0:	40013c00 	.word	0x40013c00

080052c4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d012      	beq.n	8005300 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00b      	beq.n	8005300 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fd fa23 	bl	8002734 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80052fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d012      	beq.n	8005334 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00b      	beq.n	8005334 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f8d4 	bl	80054ca <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	b2da      	uxtb	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005332:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005334:	4b05      	ldr	r3, [pc, #20]	; (800534c <HAL_RTC_AlarmIRQHandler+0x88>)
 8005336:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800533a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	775a      	strb	r2, [r3, #29]
}
 8005342:	bf00      	nop
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	40013c00 	.word	0x40013c00

08005350 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800536a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800536c:	f7fd ffee 	bl	800334c <HAL_GetTick>
 8005370:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005372:	e009      	b.n	8005388 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005374:	f7fd ffea 	bl	800334c <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005382:	d901      	bls.n	8005388 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e007      	b.n	8005398 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0320 	and.w	r3, r3, #32
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0ee      	beq.n	8005374 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d122      	bne.n	8005404 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80053cc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053ce:	f7fd ffbd 	bl	800334c <HAL_GetTick>
 80053d2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80053d4:	e00c      	b.n	80053f0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80053d6:	f7fd ffb9 	bl	800334c <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053e4:	d904      	bls.n	80053f0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2204      	movs	r2, #4
 80053ea:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d102      	bne.n	8005404 <RTC_EnterInitMode+0x64>
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d1e8      	bne.n	80053d6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005404:	7bfb      	ldrb	r3, [r7, #15]
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b084      	sub	sp, #16
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005416:	2300      	movs	r3, #0
 8005418:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68da      	ldr	r2, [r3, #12]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005428:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10a      	bne.n	800544e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f7ff ff89 	bl	8005350 <HAL_RTC_WaitForSynchro>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2204      	movs	r2, #4
 8005448:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800544e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005466:	e005      	b.n	8005474 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005468:	7bfb      	ldrb	r3, [r7, #15]
 800546a:	3301      	adds	r3, #1
 800546c:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 800546e:	79fb      	ldrb	r3, [r7, #7]
 8005470:	3b0a      	subs	r3, #10
 8005472:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005474:	79fb      	ldrb	r3, [r7, #7]
 8005476:	2b09      	cmp	r3, #9
 8005478:	d8f6      	bhi.n	8005468 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800547a:	7bfb      	ldrb	r3, [r7, #15]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	b2da      	uxtb	r2, r3
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	4313      	orrs	r3, r2
 8005484:	b2db      	uxtb	r3, r3
}
 8005486:	4618      	mov	r0, r3
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005492:	b480      	push	{r7}
 8005494:	b085      	sub	sp, #20
 8005496:	af00      	add	r7, sp, #0
 8005498:	4603      	mov	r3, r0
 800549a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800549c:	2300      	movs	r3, #0
 800549e:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80054a0:	79fb      	ldrb	r3, [r7, #7]
 80054a2:	091b      	lsrs	r3, r3, #4
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	461a      	mov	r2, r3
 80054a8:	0092      	lsls	r2, r2, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	005b      	lsls	r3, r3, #1
 80054ae:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80054b0:	79fb      	ldrb	r3, [r7, #7]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	7bfb      	ldrb	r3, [r7, #15]
 80054ba:	4413      	add	r3, r2
 80054bc:	b2db      	uxtb	r3, r3
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b082      	sub	sp, #8
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d101      	bne.n	80054f0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e07b      	b.n	80055e8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d108      	bne.n	800550a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005500:	d009      	beq.n	8005516 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	61da      	str	r2, [r3, #28]
 8005508:	e005      	b.n	8005516 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d106      	bne.n	8005536 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7fd fd13 	bl	8002f5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800554c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005568:	431a      	orrs	r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	431a      	orrs	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	431a      	orrs	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	69db      	ldr	r3, [r3, #28]
 800558c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005590:	431a      	orrs	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800559a:	ea42 0103 	orr.w	r1, r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	430a      	orrs	r2, r1
 80055ac:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	0c1b      	lsrs	r3, r3, #16
 80055b4:	f003 0104 	and.w	r1, r3, #4
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055bc:	f003 0210 	and.w	r2, r3, #16
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	430a      	orrs	r2, r1
 80055c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	69da      	ldr	r2, [r3, #28]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b088      	sub	sp, #32
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	4613      	mov	r3, r2
 80055fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005600:	2300      	movs	r3, #0
 8005602:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800560a:	2b01      	cmp	r3, #1
 800560c:	d101      	bne.n	8005612 <HAL_SPI_Transmit+0x22>
 800560e:	2302      	movs	r3, #2
 8005610:	e126      	b.n	8005860 <HAL_SPI_Transmit+0x270>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800561a:	f7fd fe97 	bl	800334c <HAL_GetTick>
 800561e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005620:	88fb      	ldrh	r3, [r7, #6]
 8005622:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	d002      	beq.n	8005636 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005630:	2302      	movs	r3, #2
 8005632:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005634:	e10b      	b.n	800584e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d002      	beq.n	8005642 <HAL_SPI_Transmit+0x52>
 800563c:	88fb      	ldrh	r3, [r7, #6]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005646:	e102      	b.n	800584e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2203      	movs	r2, #3
 800564c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	88fa      	ldrh	r2, [r7, #6]
 8005660:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	88fa      	ldrh	r2, [r7, #6]
 8005666:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800568e:	d10f      	bne.n	80056b0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800569e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b40      	cmp	r3, #64	; 0x40
 80056bc:	d007      	beq.n	80056ce <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056d6:	d14b      	bne.n	8005770 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d002      	beq.n	80056e6 <HAL_SPI_Transmit+0xf6>
 80056e0:	8afb      	ldrh	r3, [r7, #22]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d13e      	bne.n	8005764 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ea:	881a      	ldrh	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	1c9a      	adds	r2, r3, #2
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005700:	b29b      	uxth	r3, r3
 8005702:	3b01      	subs	r3, #1
 8005704:	b29a      	uxth	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800570a:	e02b      	b.n	8005764 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b02      	cmp	r3, #2
 8005718:	d112      	bne.n	8005740 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800571e:	881a      	ldrh	r2, [r3, #0]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572a:	1c9a      	adds	r2, r3, #2
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005734:	b29b      	uxth	r3, r3
 8005736:	3b01      	subs	r3, #1
 8005738:	b29a      	uxth	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	86da      	strh	r2, [r3, #54]	; 0x36
 800573e:	e011      	b.n	8005764 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005740:	f7fd fe04 	bl	800334c <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	429a      	cmp	r2, r3
 800574e:	d803      	bhi.n	8005758 <HAL_SPI_Transmit+0x168>
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005756:	d102      	bne.n	800575e <HAL_SPI_Transmit+0x16e>
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d102      	bne.n	8005764 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005762:	e074      	b.n	800584e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1ce      	bne.n	800570c <HAL_SPI_Transmit+0x11c>
 800576e:	e04c      	b.n	800580a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <HAL_SPI_Transmit+0x18e>
 8005778:	8afb      	ldrh	r3, [r7, #22]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d140      	bne.n	8005800 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	330c      	adds	r3, #12
 8005788:	7812      	ldrb	r2, [r2, #0]
 800578a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	1c5a      	adds	r2, r3, #1
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057a4:	e02c      	b.n	8005800 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d113      	bne.n	80057dc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	7812      	ldrb	r2, [r2, #0]
 80057c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	86da      	strh	r2, [r3, #54]	; 0x36
 80057da:	e011      	b.n	8005800 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057dc:	f7fd fdb6 	bl	800334c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d803      	bhi.n	80057f4 <HAL_SPI_Transmit+0x204>
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d102      	bne.n	80057fa <HAL_SPI_Transmit+0x20a>
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d102      	bne.n	8005800 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057fe:	e026      	b.n	800584e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1cd      	bne.n	80057a6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	6839      	ldr	r1, [r7, #0]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 f8b2 	bl	8005978 <SPI_EndRxTxTransaction>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2220      	movs	r2, #32
 800581e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10a      	bne.n	800583e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005828:	2300      	movs	r3, #0
 800582a:	613b      	str	r3, [r7, #16]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	613b      	str	r3, [r7, #16]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	613b      	str	r3, [r7, #16]
 800583c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005842:	2b00      	cmp	r3, #0
 8005844:	d002      	beq.n	800584c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	77fb      	strb	r3, [r7, #31]
 800584a:	e000      	b.n	800584e <HAL_SPI_Transmit+0x25e>
  }

error:
 800584c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800585e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005860:	4618      	mov	r0, r3
 8005862:	3720      	adds	r7, #32
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b088      	sub	sp, #32
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	603b      	str	r3, [r7, #0]
 8005874:	4613      	mov	r3, r2
 8005876:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005878:	f7fd fd68 	bl	800334c <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005880:	1a9b      	subs	r3, r3, r2
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	4413      	add	r3, r2
 8005886:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005888:	f7fd fd60 	bl	800334c <HAL_GetTick>
 800588c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800588e:	4b39      	ldr	r3, [pc, #228]	; (8005974 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	015b      	lsls	r3, r3, #5
 8005894:	0d1b      	lsrs	r3, r3, #20
 8005896:	69fa      	ldr	r2, [r7, #28]
 8005898:	fb02 f303 	mul.w	r3, r2, r3
 800589c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800589e:	e054      	b.n	800594a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a6:	d050      	beq.n	800594a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058a8:	f7fd fd50 	bl	800334c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	69fa      	ldr	r2, [r7, #28]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d902      	bls.n	80058be <SPI_WaitFlagStateUntilTimeout+0x56>
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d13d      	bne.n	800593a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80058cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058d6:	d111      	bne.n	80058fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058e0:	d004      	beq.n	80058ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ea:	d107      	bne.n	80058fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005904:	d10f      	bne.n	8005926 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005924:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e017      	b.n	800596a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	3b01      	subs	r3, #1
 8005948:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	4013      	ands	r3, r2
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	429a      	cmp	r2, r3
 8005958:	bf0c      	ite	eq
 800595a:	2301      	moveq	r3, #1
 800595c:	2300      	movne	r3, #0
 800595e:	b2db      	uxtb	r3, r3
 8005960:	461a      	mov	r2, r3
 8005962:	79fb      	ldrb	r3, [r7, #7]
 8005964:	429a      	cmp	r2, r3
 8005966:	d19b      	bne.n	80058a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3720      	adds	r7, #32
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	20000020 	.word	0x20000020

08005978 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af02      	add	r7, sp, #8
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005984:	4b1b      	ldr	r3, [pc, #108]	; (80059f4 <SPI_EndRxTxTransaction+0x7c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a1b      	ldr	r2, [pc, #108]	; (80059f8 <SPI_EndRxTxTransaction+0x80>)
 800598a:	fba2 2303 	umull	r2, r3, r2, r3
 800598e:	0d5b      	lsrs	r3, r3, #21
 8005990:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005994:	fb02 f303 	mul.w	r3, r2, r3
 8005998:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059a2:	d112      	bne.n	80059ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2200      	movs	r2, #0
 80059ac:	2180      	movs	r1, #128	; 0x80
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7ff ff5a 	bl	8005868 <SPI_WaitFlagStateUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d016      	beq.n	80059e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059be:	f043 0220 	orr.w	r2, r3, #32
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e00f      	b.n	80059ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00a      	beq.n	80059e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	3b01      	subs	r3, #1
 80059d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e0:	2b80      	cmp	r3, #128	; 0x80
 80059e2:	d0f2      	beq.n	80059ca <SPI_EndRxTxTransaction+0x52>
 80059e4:	e000      	b.n	80059e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80059e6:	bf00      	nop
  }

  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	20000020 	.word	0x20000020
 80059f8:	165e9f81 	.word	0x165e9f81

080059fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e041      	b.n	8005a92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d106      	bne.n	8005a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f7fd fae2 	bl	8002fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f000 fc4a 	bl	80062d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
	...

08005a9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d001      	beq.n	8005ab4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e044      	b.n	8005b3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a1e      	ldr	r2, [pc, #120]	; (8005b4c <HAL_TIM_Base_Start_IT+0xb0>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d018      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x6c>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ade:	d013      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x6c>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a1a      	ldr	r2, [pc, #104]	; (8005b50 <HAL_TIM_Base_Start_IT+0xb4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d00e      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x6c>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a19      	ldr	r2, [pc, #100]	; (8005b54 <HAL_TIM_Base_Start_IT+0xb8>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d009      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x6c>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a17      	ldr	r2, [pc, #92]	; (8005b58 <HAL_TIM_Base_Start_IT+0xbc>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d004      	beq.n	8005b08 <HAL_TIM_Base_Start_IT+0x6c>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a16      	ldr	r2, [pc, #88]	; (8005b5c <HAL_TIM_Base_Start_IT+0xc0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d111      	bne.n	8005b2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2b06      	cmp	r3, #6
 8005b18:	d010      	beq.n	8005b3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f042 0201 	orr.w	r2, r2, #1
 8005b28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b2a:	e007      	b.n	8005b3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40010000 	.word	0x40010000
 8005b50:	40000400 	.word	0x40000400
 8005b54:	40000800 	.word	0x40000800
 8005b58:	40000c00 	.word	0x40000c00
 8005b5c:	40014000 	.word	0x40014000

08005b60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e041      	b.n	8005bf6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d106      	bne.n	8005b8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7fd fa58 	bl	800303c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	f000 fb98 	bl	80062d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d109      	bne.n	8005c24 <HAL_TIM_PWM_Start+0x24>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	bf14      	ite	ne
 8005c1c:	2301      	movne	r3, #1
 8005c1e:	2300      	moveq	r3, #0
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	e022      	b.n	8005c6a <HAL_TIM_PWM_Start+0x6a>
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d109      	bne.n	8005c3e <HAL_TIM_PWM_Start+0x3e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	bf14      	ite	ne
 8005c36:	2301      	movne	r3, #1
 8005c38:	2300      	moveq	r3, #0
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	e015      	b.n	8005c6a <HAL_TIM_PWM_Start+0x6a>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d109      	bne.n	8005c58 <HAL_TIM_PWM_Start+0x58>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	bf14      	ite	ne
 8005c50:	2301      	movne	r3, #1
 8005c52:	2300      	moveq	r3, #0
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	e008      	b.n	8005c6a <HAL_TIM_PWM_Start+0x6a>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	bf14      	ite	ne
 8005c64:	2301      	movne	r3, #1
 8005c66:	2300      	moveq	r3, #0
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e068      	b.n	8005d44 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d104      	bne.n	8005c82 <HAL_TIM_PWM_Start+0x82>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c80:	e013      	b.n	8005caa <HAL_TIM_PWM_Start+0xaa>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d104      	bne.n	8005c92 <HAL_TIM_PWM_Start+0x92>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c90:	e00b      	b.n	8005caa <HAL_TIM_PWM_Start+0xaa>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b08      	cmp	r3, #8
 8005c96:	d104      	bne.n	8005ca2 <HAL_TIM_PWM_Start+0xa2>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ca0:	e003      	b.n	8005caa <HAL_TIM_PWM_Start+0xaa>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	6839      	ldr	r1, [r7, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fdb4 	bl	8006820 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a23      	ldr	r2, [pc, #140]	; (8005d4c <HAL_TIM_PWM_Start+0x14c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d107      	bne.n	8005cd2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cd0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1d      	ldr	r2, [pc, #116]	; (8005d4c <HAL_TIM_PWM_Start+0x14c>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d018      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x10e>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce4:	d013      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x10e>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a19      	ldr	r2, [pc, #100]	; (8005d50 <HAL_TIM_PWM_Start+0x150>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00e      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x10e>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a17      	ldr	r2, [pc, #92]	; (8005d54 <HAL_TIM_PWM_Start+0x154>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x10e>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a16      	ldr	r2, [pc, #88]	; (8005d58 <HAL_TIM_PWM_Start+0x158>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d004      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x10e>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a14      	ldr	r2, [pc, #80]	; (8005d5c <HAL_TIM_PWM_Start+0x15c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d111      	bne.n	8005d32 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2b06      	cmp	r3, #6
 8005d1e:	d010      	beq.n	8005d42 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f042 0201 	orr.w	r2, r2, #1
 8005d2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d30:	e007      	b.n	8005d42 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f042 0201 	orr.w	r2, r2, #1
 8005d40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	40010000 	.word	0x40010000
 8005d50:	40000400 	.word	0x40000400
 8005d54:	40000800 	.word	0x40000800
 8005d58:	40000c00 	.word	0x40000c00
 8005d5c:	40014000 	.word	0x40014000

08005d60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d122      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d11b      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f06f 0202 	mvn.w	r2, #2
 8005d8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 fa77 	bl	8006296 <HAL_TIM_IC_CaptureCallback>
 8005da8:	e005      	b.n	8005db6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fa69 	bl	8006282 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 fa7a 	bl	80062aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f003 0304 	and.w	r3, r3, #4
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	d122      	bne.n	8005e10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b04      	cmp	r3, #4
 8005dd6:	d11b      	bne.n	8005e10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0204 	mvn.w	r2, #4
 8005de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2202      	movs	r2, #2
 8005de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 fa4d 	bl	8006296 <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fa3f 	bl	8006282 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fa50 	bl	80062aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b08      	cmp	r3, #8
 8005e1c:	d122      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d11b      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0208 	mvn.w	r2, #8
 8005e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2204      	movs	r2, #4
 8005e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	f003 0303 	and.w	r3, r3, #3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 fa23 	bl	8006296 <HAL_TIM_IC_CaptureCallback>
 8005e50:	e005      	b.n	8005e5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 fa15 	bl	8006282 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 fa26 	bl	80062aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f003 0310 	and.w	r3, r3, #16
 8005e6e:	2b10      	cmp	r3, #16
 8005e70:	d122      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f003 0310 	and.w	r3, r3, #16
 8005e7c:	2b10      	cmp	r3, #16
 8005e7e:	d11b      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0210 	mvn.w	r2, #16
 8005e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f9f9 	bl	8006296 <HAL_TIM_IC_CaptureCallback>
 8005ea4:	e005      	b.n	8005eb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f9eb 	bl	8006282 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f9fc 	bl	80062aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d107      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0201 	mvn.w	r2, #1
 8005edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7fc fc42 	bl	8002768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eee:	2b80      	cmp	r3, #128	; 0x80
 8005ef0:	d10e      	bne.n	8005f10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efc:	2b80      	cmp	r3, #128	; 0x80
 8005efe:	d107      	bne.n	8005f10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fd26 	bl	800695c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f1a:	2b40      	cmp	r3, #64	; 0x40
 8005f1c:	d10e      	bne.n	8005f3c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f28:	2b40      	cmp	r3, #64	; 0x40
 8005f2a:	d107      	bne.n	8005f3c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f9c1 	bl	80062be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	f003 0320 	and.w	r3, r3, #32
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d10e      	bne.n	8005f68 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	f003 0320 	and.w	r3, r3, #32
 8005f54:	2b20      	cmp	r3, #32
 8005f56:	d107      	bne.n	8005f68 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f06f 0220 	mvn.w	r2, #32
 8005f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fcf0 	bl	8006948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f68:	bf00      	nop
 8005f6a:	3708      	adds	r7, #8
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d101      	bne.n	8005f8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e0ae      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b0c      	cmp	r3, #12
 8005f9a:	f200 809f 	bhi.w	80060dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f9e:	a201      	add	r2, pc, #4	; (adr r2, 8005fa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa4:	08005fd9 	.word	0x08005fd9
 8005fa8:	080060dd 	.word	0x080060dd
 8005fac:	080060dd 	.word	0x080060dd
 8005fb0:	080060dd 	.word	0x080060dd
 8005fb4:	08006019 	.word	0x08006019
 8005fb8:	080060dd 	.word	0x080060dd
 8005fbc:	080060dd 	.word	0x080060dd
 8005fc0:	080060dd 	.word	0x080060dd
 8005fc4:	0800605b 	.word	0x0800605b
 8005fc8:	080060dd 	.word	0x080060dd
 8005fcc:	080060dd 	.word	0x080060dd
 8005fd0:	080060dd 	.word	0x080060dd
 8005fd4:	0800609b 	.word	0x0800609b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68b9      	ldr	r1, [r7, #8]
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 f9f8 	bl	80063d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699a      	ldr	r2, [r3, #24]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0208 	orr.w	r2, r2, #8
 8005ff2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 0204 	bic.w	r2, r2, #4
 8006002:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6999      	ldr	r1, [r3, #24]
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	691a      	ldr	r2, [r3, #16]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	619a      	str	r2, [r3, #24]
      break;
 8006016:	e064      	b.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68b9      	ldr	r1, [r7, #8]
 800601e:	4618      	mov	r0, r3
 8006020:	f000 fa3e 	bl	80064a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	699a      	ldr	r2, [r3, #24]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006032:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006042:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6999      	ldr	r1, [r3, #24]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	021a      	lsls	r2, r3, #8
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	430a      	orrs	r2, r1
 8006056:	619a      	str	r2, [r3, #24]
      break;
 8006058:	e043      	b.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68b9      	ldr	r1, [r7, #8]
 8006060:	4618      	mov	r0, r3
 8006062:	f000 fa89 	bl	8006578 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	69da      	ldr	r2, [r3, #28]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0208 	orr.w	r2, r2, #8
 8006074:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 0204 	bic.w	r2, r2, #4
 8006084:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69d9      	ldr	r1, [r3, #28]
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	691a      	ldr	r2, [r3, #16]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	430a      	orrs	r2, r1
 8006096:	61da      	str	r2, [r3, #28]
      break;
 8006098:	e023      	b.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68b9      	ldr	r1, [r7, #8]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f000 fad3 	bl	800664c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69da      	ldr	r2, [r3, #28]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	69da      	ldr	r2, [r3, #28]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69d9      	ldr	r1, [r3, #28]
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	021a      	lsls	r2, r3, #8
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	61da      	str	r2, [r3, #28]
      break;
 80060da:	e002      	b.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	75fb      	strb	r3, [r7, #23]
      break;
 80060e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_TIM_ConfigClockSource+0x1c>
 800610c:	2302      	movs	r3, #2
 800610e:	e0b4      	b.n	800627a <HAL_TIM_ConfigClockSource+0x186>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800612e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006136:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006148:	d03e      	beq.n	80061c8 <HAL_TIM_ConfigClockSource+0xd4>
 800614a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800614e:	f200 8087 	bhi.w	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006156:	f000 8086 	beq.w	8006266 <HAL_TIM_ConfigClockSource+0x172>
 800615a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800615e:	d87f      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006160:	2b70      	cmp	r3, #112	; 0x70
 8006162:	d01a      	beq.n	800619a <HAL_TIM_ConfigClockSource+0xa6>
 8006164:	2b70      	cmp	r3, #112	; 0x70
 8006166:	d87b      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006168:	2b60      	cmp	r3, #96	; 0x60
 800616a:	d050      	beq.n	800620e <HAL_TIM_ConfigClockSource+0x11a>
 800616c:	2b60      	cmp	r3, #96	; 0x60
 800616e:	d877      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006170:	2b50      	cmp	r3, #80	; 0x50
 8006172:	d03c      	beq.n	80061ee <HAL_TIM_ConfigClockSource+0xfa>
 8006174:	2b50      	cmp	r3, #80	; 0x50
 8006176:	d873      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006178:	2b40      	cmp	r3, #64	; 0x40
 800617a:	d058      	beq.n	800622e <HAL_TIM_ConfigClockSource+0x13a>
 800617c:	2b40      	cmp	r3, #64	; 0x40
 800617e:	d86f      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006180:	2b30      	cmp	r3, #48	; 0x30
 8006182:	d064      	beq.n	800624e <HAL_TIM_ConfigClockSource+0x15a>
 8006184:	2b30      	cmp	r3, #48	; 0x30
 8006186:	d86b      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006188:	2b20      	cmp	r3, #32
 800618a:	d060      	beq.n	800624e <HAL_TIM_ConfigClockSource+0x15a>
 800618c:	2b20      	cmp	r3, #32
 800618e:	d867      	bhi.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
 8006190:	2b00      	cmp	r3, #0
 8006192:	d05c      	beq.n	800624e <HAL_TIM_ConfigClockSource+0x15a>
 8006194:	2b10      	cmp	r3, #16
 8006196:	d05a      	beq.n	800624e <HAL_TIM_ConfigClockSource+0x15a>
 8006198:	e062      	b.n	8006260 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6818      	ldr	r0, [r3, #0]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	6899      	ldr	r1, [r3, #8]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f000 fb19 	bl	80067e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80061bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	609a      	str	r2, [r3, #8]
      break;
 80061c6:	e04f      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6818      	ldr	r0, [r3, #0]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	6899      	ldr	r1, [r3, #8]
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f000 fb02 	bl	80067e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689a      	ldr	r2, [r3, #8]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ea:	609a      	str	r2, [r3, #8]
      break;
 80061ec:	e03c      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6818      	ldr	r0, [r3, #0]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6859      	ldr	r1, [r3, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	461a      	mov	r2, r3
 80061fc:	f000 fa76 	bl	80066ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2150      	movs	r1, #80	; 0x50
 8006206:	4618      	mov	r0, r3
 8006208:	f000 facf 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 800620c:	e02c      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	6859      	ldr	r1, [r3, #4]
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	461a      	mov	r2, r3
 800621c:	f000 fa95 	bl	800674a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2160      	movs	r1, #96	; 0x60
 8006226:	4618      	mov	r0, r3
 8006228:	f000 fabf 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 800622c:	e01c      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	6859      	ldr	r1, [r3, #4]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	461a      	mov	r2, r3
 800623c:	f000 fa56 	bl	80066ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2140      	movs	r1, #64	; 0x40
 8006246:	4618      	mov	r0, r3
 8006248:	f000 faaf 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 800624c:	e00c      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4619      	mov	r1, r3
 8006258:	4610      	mov	r0, r2
 800625a:	f000 faa6 	bl	80067aa <TIM_ITRx_SetConfig>
      break;
 800625e:	e003      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	73fb      	strb	r3, [r7, #15]
      break;
 8006264:	e000      	b.n	8006268 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006266:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006278:	7bfb      	ldrb	r3, [r7, #15]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006282:	b480      	push	{r7}
 8006284:	b083      	sub	sp, #12
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800628a:	bf00      	nop
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr

08006296 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800629e:	bf00      	nop
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b083      	sub	sp, #12
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
	...

080062d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a34      	ldr	r2, [pc, #208]	; (80063b8 <TIM_Base_SetConfig+0xe4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00f      	beq.n	800630c <TIM_Base_SetConfig+0x38>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f2:	d00b      	beq.n	800630c <TIM_Base_SetConfig+0x38>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a31      	ldr	r2, [pc, #196]	; (80063bc <TIM_Base_SetConfig+0xe8>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d007      	beq.n	800630c <TIM_Base_SetConfig+0x38>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a30      	ldr	r2, [pc, #192]	; (80063c0 <TIM_Base_SetConfig+0xec>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d003      	beq.n	800630c <TIM_Base_SetConfig+0x38>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a2f      	ldr	r2, [pc, #188]	; (80063c4 <TIM_Base_SetConfig+0xf0>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d108      	bne.n	800631e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	4313      	orrs	r3, r2
 800631c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a25      	ldr	r2, [pc, #148]	; (80063b8 <TIM_Base_SetConfig+0xe4>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d01b      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800632c:	d017      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a22      	ldr	r2, [pc, #136]	; (80063bc <TIM_Base_SetConfig+0xe8>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d013      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a21      	ldr	r2, [pc, #132]	; (80063c0 <TIM_Base_SetConfig+0xec>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d00f      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a20      	ldr	r2, [pc, #128]	; (80063c4 <TIM_Base_SetConfig+0xf0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00b      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a1f      	ldr	r2, [pc, #124]	; (80063c8 <TIM_Base_SetConfig+0xf4>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d007      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a1e      	ldr	r2, [pc, #120]	; (80063cc <TIM_Base_SetConfig+0xf8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d003      	beq.n	800635e <TIM_Base_SetConfig+0x8a>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a1d      	ldr	r2, [pc, #116]	; (80063d0 <TIM_Base_SetConfig+0xfc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d108      	bne.n	8006370 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	4313      	orrs	r3, r2
 800636e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	4313      	orrs	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a08      	ldr	r2, [pc, #32]	; (80063b8 <TIM_Base_SetConfig+0xe4>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d103      	bne.n	80063a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	691a      	ldr	r2, [r3, #16]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	615a      	str	r2, [r3, #20]
}
 80063aa:	bf00      	nop
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40010000 	.word	0x40010000
 80063bc:	40000400 	.word	0x40000400
 80063c0:	40000800 	.word	0x40000800
 80063c4:	40000c00 	.word	0x40000c00
 80063c8:	40014000 	.word	0x40014000
 80063cc:	40014400 	.word	0x40014400
 80063d0:	40014800 	.word	0x40014800

080063d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	f023 0201 	bic.w	r2, r3, #1
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0303 	bic.w	r3, r3, #3
 800640a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	4313      	orrs	r3, r2
 8006414:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f023 0302 	bic.w	r3, r3, #2
 800641c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a1c      	ldr	r2, [pc, #112]	; (800649c <TIM_OC1_SetConfig+0xc8>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d10c      	bne.n	800644a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f023 0308 	bic.w	r3, r3, #8
 8006436:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	4313      	orrs	r3, r2
 8006440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f023 0304 	bic.w	r3, r3, #4
 8006448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a13      	ldr	r2, [pc, #76]	; (800649c <TIM_OC1_SetConfig+0xc8>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d111      	bne.n	8006476 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	4313      	orrs	r3, r2
 800646a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	685a      	ldr	r2, [r3, #4]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	621a      	str	r2, [r3, #32]
}
 8006490:	bf00      	nop
 8006492:	371c      	adds	r7, #28
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	40010000 	.word	0x40010000

080064a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	f023 0210 	bic.w	r2, r3, #16
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	021b      	lsls	r3, r3, #8
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f023 0320 	bic.w	r3, r3, #32
 80064ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a1e      	ldr	r2, [pc, #120]	; (8006574 <TIM_OC2_SetConfig+0xd4>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d10d      	bne.n	800651c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800651a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a15      	ldr	r2, [pc, #84]	; (8006574 <TIM_OC2_SetConfig+0xd4>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d113      	bne.n	800654c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800652a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006532:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	4313      	orrs	r3, r2
 800653e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4313      	orrs	r3, r2
 800654a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	697a      	ldr	r2, [r7, #20]
 8006564:	621a      	str	r2, [r3, #32]
}
 8006566:	bf00      	nop
 8006568:	371c      	adds	r7, #28
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40010000 	.word	0x40010000

08006578 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1b      	ldr	r3, [r3, #32]
 8006586:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	69db      	ldr	r3, [r3, #28]
 800659e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f023 0303 	bic.w	r3, r3, #3
 80065ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	021b      	lsls	r3, r3, #8
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a1d      	ldr	r2, [pc, #116]	; (8006648 <TIM_OC3_SetConfig+0xd0>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d10d      	bne.n	80065f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	021b      	lsls	r3, r3, #8
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a14      	ldr	r2, [pc, #80]	; (8006648 <TIM_OC3_SetConfig+0xd0>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d113      	bne.n	8006622 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006600:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006608:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	4313      	orrs	r3, r2
 8006614:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	621a      	str	r2, [r3, #32]
}
 800663c:	bf00      	nop
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	40010000 	.word	0x40010000

0800664c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800667a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	021b      	lsls	r3, r3, #8
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006696:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	031b      	lsls	r3, r3, #12
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a10      	ldr	r2, [pc, #64]	; (80066e8 <TIM_OC4_SetConfig+0x9c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d109      	bne.n	80066c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	019b      	lsls	r3, r3, #6
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	4313      	orrs	r3, r2
 80066be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	621a      	str	r2, [r3, #32]
}
 80066da:	bf00      	nop
 80066dc:	371c      	adds	r7, #28
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	40010000 	.word	0x40010000

080066ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b087      	sub	sp, #28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	f023 0201 	bic.w	r2, r3, #1
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	f023 030a 	bic.w	r3, r3, #10
 8006728:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	4313      	orrs	r3, r2
 8006730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800674a:	b480      	push	{r7}
 800674c:	b087      	sub	sp, #28
 800674e:	af00      	add	r7, sp, #0
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	f023 0210 	bic.w	r2, r3, #16
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6a1b      	ldr	r3, [r3, #32]
 800676c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006774:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	031b      	lsls	r3, r3, #12
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	4313      	orrs	r3, r2
 800677e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006786:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4313      	orrs	r3, r2
 8006790:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	621a      	str	r2, [r3, #32]
}
 800679e:	bf00      	nop
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b085      	sub	sp, #20
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	f043 0307 	orr.w	r3, r3, #7
 80067cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	609a      	str	r2, [r3, #8]
}
 80067d4:	bf00      	nop
 80067d6:	3714      	adds	r7, #20
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	021a      	lsls	r2, r3, #8
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	431a      	orrs	r2, r3
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	4313      	orrs	r3, r2
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	4313      	orrs	r3, r2
 800680c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	609a      	str	r2, [r3, #8]
}
 8006814:	bf00      	nop
 8006816:	371c      	adds	r7, #28
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006820:	b480      	push	{r7}
 8006822:	b087      	sub	sp, #28
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	f003 031f 	and.w	r3, r3, #31
 8006832:	2201      	movs	r2, #1
 8006834:	fa02 f303 	lsl.w	r3, r2, r3
 8006838:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1a      	ldr	r2, [r3, #32]
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	43db      	mvns	r3, r3
 8006842:	401a      	ands	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6a1a      	ldr	r2, [r3, #32]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	f003 031f 	and.w	r3, r3, #31
 8006852:	6879      	ldr	r1, [r7, #4]
 8006854:	fa01 f303 	lsl.w	r3, r1, r3
 8006858:	431a      	orrs	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
	...

0800686c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006880:	2302      	movs	r3, #2
 8006882:	e050      	b.n	8006926 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2202      	movs	r2, #2
 8006890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a1c      	ldr	r2, [pc, #112]	; (8006934 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d018      	beq.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068d0:	d013      	beq.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a18      	ldr	r2, [pc, #96]	; (8006938 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d00e      	beq.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a16      	ldr	r2, [pc, #88]	; (800693c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d009      	beq.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a15      	ldr	r2, [pc, #84]	; (8006940 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d004      	beq.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a13      	ldr	r2, [pc, #76]	; (8006944 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d10c      	bne.n	8006914 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	4313      	orrs	r3, r2
 800690a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	40010000 	.word	0x40010000
 8006938:	40000400 	.word	0x40000400
 800693c:	40000800 	.word	0x40000800
 8006940:	40000c00 	.word	0x40000c00
 8006944:	40014000 	.word	0x40014000

08006948 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006950:	bf00      	nop
 8006952:	370c      	adds	r7, #12
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <__errno>:
 8006970:	4b01      	ldr	r3, [pc, #4]	; (8006978 <__errno+0x8>)
 8006972:	6818      	ldr	r0, [r3, #0]
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	2000002c 	.word	0x2000002c

0800697c <__libc_init_array>:
 800697c:	b570      	push	{r4, r5, r6, lr}
 800697e:	4d0d      	ldr	r5, [pc, #52]	; (80069b4 <__libc_init_array+0x38>)
 8006980:	4c0d      	ldr	r4, [pc, #52]	; (80069b8 <__libc_init_array+0x3c>)
 8006982:	1b64      	subs	r4, r4, r5
 8006984:	10a4      	asrs	r4, r4, #2
 8006986:	2600      	movs	r6, #0
 8006988:	42a6      	cmp	r6, r4
 800698a:	d109      	bne.n	80069a0 <__libc_init_array+0x24>
 800698c:	4d0b      	ldr	r5, [pc, #44]	; (80069bc <__libc_init_array+0x40>)
 800698e:	4c0c      	ldr	r4, [pc, #48]	; (80069c0 <__libc_init_array+0x44>)
 8006990:	f000 fca4 	bl	80072dc <_init>
 8006994:	1b64      	subs	r4, r4, r5
 8006996:	10a4      	asrs	r4, r4, #2
 8006998:	2600      	movs	r6, #0
 800699a:	42a6      	cmp	r6, r4
 800699c:	d105      	bne.n	80069aa <__libc_init_array+0x2e>
 800699e:	bd70      	pop	{r4, r5, r6, pc}
 80069a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069a4:	4798      	blx	r3
 80069a6:	3601      	adds	r6, #1
 80069a8:	e7ee      	b.n	8006988 <__libc_init_array+0xc>
 80069aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ae:	4798      	blx	r3
 80069b0:	3601      	adds	r6, #1
 80069b2:	e7f2      	b.n	800699a <__libc_init_array+0x1e>
 80069b4:	08027c54 	.word	0x08027c54
 80069b8:	08027c54 	.word	0x08027c54
 80069bc:	08027c54 	.word	0x08027c54
 80069c0:	08027c58 	.word	0x08027c58

080069c4 <malloc>:
 80069c4:	4b02      	ldr	r3, [pc, #8]	; (80069d0 <malloc+0xc>)
 80069c6:	4601      	mov	r1, r0
 80069c8:	6818      	ldr	r0, [r3, #0]
 80069ca:	f000 b87f 	b.w	8006acc <_malloc_r>
 80069ce:	bf00      	nop
 80069d0:	2000002c 	.word	0x2000002c

080069d4 <free>:
 80069d4:	4b02      	ldr	r3, [pc, #8]	; (80069e0 <free+0xc>)
 80069d6:	4601      	mov	r1, r0
 80069d8:	6818      	ldr	r0, [r3, #0]
 80069da:	f000 b80b 	b.w	80069f4 <_free_r>
 80069de:	bf00      	nop
 80069e0:	2000002c 	.word	0x2000002c

080069e4 <memset>:
 80069e4:	4402      	add	r2, r0
 80069e6:	4603      	mov	r3, r0
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d100      	bne.n	80069ee <memset+0xa>
 80069ec:	4770      	bx	lr
 80069ee:	f803 1b01 	strb.w	r1, [r3], #1
 80069f2:	e7f9      	b.n	80069e8 <memset+0x4>

080069f4 <_free_r>:
 80069f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069f6:	2900      	cmp	r1, #0
 80069f8:	d044      	beq.n	8006a84 <_free_r+0x90>
 80069fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069fe:	9001      	str	r0, [sp, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f1a1 0404 	sub.w	r4, r1, #4
 8006a06:	bfb8      	it	lt
 8006a08:	18e4      	addlt	r4, r4, r3
 8006a0a:	f000 f90b 	bl	8006c24 <__malloc_lock>
 8006a0e:	4a1e      	ldr	r2, [pc, #120]	; (8006a88 <_free_r+0x94>)
 8006a10:	9801      	ldr	r0, [sp, #4]
 8006a12:	6813      	ldr	r3, [r2, #0]
 8006a14:	b933      	cbnz	r3, 8006a24 <_free_r+0x30>
 8006a16:	6063      	str	r3, [r4, #4]
 8006a18:	6014      	str	r4, [r2, #0]
 8006a1a:	b003      	add	sp, #12
 8006a1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a20:	f000 b906 	b.w	8006c30 <__malloc_unlock>
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	d908      	bls.n	8006a3a <_free_r+0x46>
 8006a28:	6825      	ldr	r5, [r4, #0]
 8006a2a:	1961      	adds	r1, r4, r5
 8006a2c:	428b      	cmp	r3, r1
 8006a2e:	bf01      	itttt	eq
 8006a30:	6819      	ldreq	r1, [r3, #0]
 8006a32:	685b      	ldreq	r3, [r3, #4]
 8006a34:	1949      	addeq	r1, r1, r5
 8006a36:	6021      	streq	r1, [r4, #0]
 8006a38:	e7ed      	b.n	8006a16 <_free_r+0x22>
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	b10b      	cbz	r3, 8006a44 <_free_r+0x50>
 8006a40:	42a3      	cmp	r3, r4
 8006a42:	d9fa      	bls.n	8006a3a <_free_r+0x46>
 8006a44:	6811      	ldr	r1, [r2, #0]
 8006a46:	1855      	adds	r5, r2, r1
 8006a48:	42a5      	cmp	r5, r4
 8006a4a:	d10b      	bne.n	8006a64 <_free_r+0x70>
 8006a4c:	6824      	ldr	r4, [r4, #0]
 8006a4e:	4421      	add	r1, r4
 8006a50:	1854      	adds	r4, r2, r1
 8006a52:	42a3      	cmp	r3, r4
 8006a54:	6011      	str	r1, [r2, #0]
 8006a56:	d1e0      	bne.n	8006a1a <_free_r+0x26>
 8006a58:	681c      	ldr	r4, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	6053      	str	r3, [r2, #4]
 8006a5e:	4421      	add	r1, r4
 8006a60:	6011      	str	r1, [r2, #0]
 8006a62:	e7da      	b.n	8006a1a <_free_r+0x26>
 8006a64:	d902      	bls.n	8006a6c <_free_r+0x78>
 8006a66:	230c      	movs	r3, #12
 8006a68:	6003      	str	r3, [r0, #0]
 8006a6a:	e7d6      	b.n	8006a1a <_free_r+0x26>
 8006a6c:	6825      	ldr	r5, [r4, #0]
 8006a6e:	1961      	adds	r1, r4, r5
 8006a70:	428b      	cmp	r3, r1
 8006a72:	bf04      	itt	eq
 8006a74:	6819      	ldreq	r1, [r3, #0]
 8006a76:	685b      	ldreq	r3, [r3, #4]
 8006a78:	6063      	str	r3, [r4, #4]
 8006a7a:	bf04      	itt	eq
 8006a7c:	1949      	addeq	r1, r1, r5
 8006a7e:	6021      	streq	r1, [r4, #0]
 8006a80:	6054      	str	r4, [r2, #4]
 8006a82:	e7ca      	b.n	8006a1a <_free_r+0x26>
 8006a84:	b003      	add	sp, #12
 8006a86:	bd30      	pop	{r4, r5, pc}
 8006a88:	2000023c 	.word	0x2000023c

08006a8c <sbrk_aligned>:
 8006a8c:	b570      	push	{r4, r5, r6, lr}
 8006a8e:	4e0e      	ldr	r6, [pc, #56]	; (8006ac8 <sbrk_aligned+0x3c>)
 8006a90:	460c      	mov	r4, r1
 8006a92:	6831      	ldr	r1, [r6, #0]
 8006a94:	4605      	mov	r5, r0
 8006a96:	b911      	cbnz	r1, 8006a9e <sbrk_aligned+0x12>
 8006a98:	f000 f894 	bl	8006bc4 <_sbrk_r>
 8006a9c:	6030      	str	r0, [r6, #0]
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	f000 f88f 	bl	8006bc4 <_sbrk_r>
 8006aa6:	1c43      	adds	r3, r0, #1
 8006aa8:	d00a      	beq.n	8006ac0 <sbrk_aligned+0x34>
 8006aaa:	1cc4      	adds	r4, r0, #3
 8006aac:	f024 0403 	bic.w	r4, r4, #3
 8006ab0:	42a0      	cmp	r0, r4
 8006ab2:	d007      	beq.n	8006ac4 <sbrk_aligned+0x38>
 8006ab4:	1a21      	subs	r1, r4, r0
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	f000 f884 	bl	8006bc4 <_sbrk_r>
 8006abc:	3001      	adds	r0, #1
 8006abe:	d101      	bne.n	8006ac4 <sbrk_aligned+0x38>
 8006ac0:	f04f 34ff 	mov.w	r4, #4294967295
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	bd70      	pop	{r4, r5, r6, pc}
 8006ac8:	20000240 	.word	0x20000240

08006acc <_malloc_r>:
 8006acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad0:	1ccd      	adds	r5, r1, #3
 8006ad2:	f025 0503 	bic.w	r5, r5, #3
 8006ad6:	3508      	adds	r5, #8
 8006ad8:	2d0c      	cmp	r5, #12
 8006ada:	bf38      	it	cc
 8006adc:	250c      	movcc	r5, #12
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	4607      	mov	r7, r0
 8006ae2:	db01      	blt.n	8006ae8 <_malloc_r+0x1c>
 8006ae4:	42a9      	cmp	r1, r5
 8006ae6:	d905      	bls.n	8006af4 <_malloc_r+0x28>
 8006ae8:	230c      	movs	r3, #12
 8006aea:	603b      	str	r3, [r7, #0]
 8006aec:	2600      	movs	r6, #0
 8006aee:	4630      	mov	r0, r6
 8006af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006af4:	4e2e      	ldr	r6, [pc, #184]	; (8006bb0 <_malloc_r+0xe4>)
 8006af6:	f000 f895 	bl	8006c24 <__malloc_lock>
 8006afa:	6833      	ldr	r3, [r6, #0]
 8006afc:	461c      	mov	r4, r3
 8006afe:	bb34      	cbnz	r4, 8006b4e <_malloc_r+0x82>
 8006b00:	4629      	mov	r1, r5
 8006b02:	4638      	mov	r0, r7
 8006b04:	f7ff ffc2 	bl	8006a8c <sbrk_aligned>
 8006b08:	1c43      	adds	r3, r0, #1
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	d14d      	bne.n	8006baa <_malloc_r+0xde>
 8006b0e:	6834      	ldr	r4, [r6, #0]
 8006b10:	4626      	mov	r6, r4
 8006b12:	2e00      	cmp	r6, #0
 8006b14:	d140      	bne.n	8006b98 <_malloc_r+0xcc>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	4631      	mov	r1, r6
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	eb04 0803 	add.w	r8, r4, r3
 8006b20:	f000 f850 	bl	8006bc4 <_sbrk_r>
 8006b24:	4580      	cmp	r8, r0
 8006b26:	d13a      	bne.n	8006b9e <_malloc_r+0xd2>
 8006b28:	6821      	ldr	r1, [r4, #0]
 8006b2a:	3503      	adds	r5, #3
 8006b2c:	1a6d      	subs	r5, r5, r1
 8006b2e:	f025 0503 	bic.w	r5, r5, #3
 8006b32:	3508      	adds	r5, #8
 8006b34:	2d0c      	cmp	r5, #12
 8006b36:	bf38      	it	cc
 8006b38:	250c      	movcc	r5, #12
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	f7ff ffa5 	bl	8006a8c <sbrk_aligned>
 8006b42:	3001      	adds	r0, #1
 8006b44:	d02b      	beq.n	8006b9e <_malloc_r+0xd2>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	442b      	add	r3, r5
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	e00e      	b.n	8006b6c <_malloc_r+0xa0>
 8006b4e:	6822      	ldr	r2, [r4, #0]
 8006b50:	1b52      	subs	r2, r2, r5
 8006b52:	d41e      	bmi.n	8006b92 <_malloc_r+0xc6>
 8006b54:	2a0b      	cmp	r2, #11
 8006b56:	d916      	bls.n	8006b86 <_malloc_r+0xba>
 8006b58:	1961      	adds	r1, r4, r5
 8006b5a:	42a3      	cmp	r3, r4
 8006b5c:	6025      	str	r5, [r4, #0]
 8006b5e:	bf18      	it	ne
 8006b60:	6059      	strne	r1, [r3, #4]
 8006b62:	6863      	ldr	r3, [r4, #4]
 8006b64:	bf08      	it	eq
 8006b66:	6031      	streq	r1, [r6, #0]
 8006b68:	5162      	str	r2, [r4, r5]
 8006b6a:	604b      	str	r3, [r1, #4]
 8006b6c:	4638      	mov	r0, r7
 8006b6e:	f104 060b 	add.w	r6, r4, #11
 8006b72:	f000 f85d 	bl	8006c30 <__malloc_unlock>
 8006b76:	f026 0607 	bic.w	r6, r6, #7
 8006b7a:	1d23      	adds	r3, r4, #4
 8006b7c:	1af2      	subs	r2, r6, r3
 8006b7e:	d0b6      	beq.n	8006aee <_malloc_r+0x22>
 8006b80:	1b9b      	subs	r3, r3, r6
 8006b82:	50a3      	str	r3, [r4, r2]
 8006b84:	e7b3      	b.n	8006aee <_malloc_r+0x22>
 8006b86:	6862      	ldr	r2, [r4, #4]
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	bf0c      	ite	eq
 8006b8c:	6032      	streq	r2, [r6, #0]
 8006b8e:	605a      	strne	r2, [r3, #4]
 8006b90:	e7ec      	b.n	8006b6c <_malloc_r+0xa0>
 8006b92:	4623      	mov	r3, r4
 8006b94:	6864      	ldr	r4, [r4, #4]
 8006b96:	e7b2      	b.n	8006afe <_malloc_r+0x32>
 8006b98:	4634      	mov	r4, r6
 8006b9a:	6876      	ldr	r6, [r6, #4]
 8006b9c:	e7b9      	b.n	8006b12 <_malloc_r+0x46>
 8006b9e:	230c      	movs	r3, #12
 8006ba0:	603b      	str	r3, [r7, #0]
 8006ba2:	4638      	mov	r0, r7
 8006ba4:	f000 f844 	bl	8006c30 <__malloc_unlock>
 8006ba8:	e7a1      	b.n	8006aee <_malloc_r+0x22>
 8006baa:	6025      	str	r5, [r4, #0]
 8006bac:	e7de      	b.n	8006b6c <_malloc_r+0xa0>
 8006bae:	bf00      	nop
 8006bb0:	2000023c 	.word	0x2000023c

08006bb4 <realloc>:
 8006bb4:	4b02      	ldr	r3, [pc, #8]	; (8006bc0 <realloc+0xc>)
 8006bb6:	460a      	mov	r2, r1
 8006bb8:	4601      	mov	r1, r0
 8006bba:	6818      	ldr	r0, [r3, #0]
 8006bbc:	f000 b83e 	b.w	8006c3c <_realloc_r>
 8006bc0:	2000002c 	.word	0x2000002c

08006bc4 <_sbrk_r>:
 8006bc4:	b538      	push	{r3, r4, r5, lr}
 8006bc6:	4d06      	ldr	r5, [pc, #24]	; (8006be0 <_sbrk_r+0x1c>)
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4604      	mov	r4, r0
 8006bcc:	4608      	mov	r0, r1
 8006bce:	602b      	str	r3, [r5, #0]
 8006bd0:	f7fc fae4 	bl	800319c <_sbrk>
 8006bd4:	1c43      	adds	r3, r0, #1
 8006bd6:	d102      	bne.n	8006bde <_sbrk_r+0x1a>
 8006bd8:	682b      	ldr	r3, [r5, #0]
 8006bda:	b103      	cbz	r3, 8006bde <_sbrk_r+0x1a>
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	bd38      	pop	{r3, r4, r5, pc}
 8006be0:	20000244 	.word	0x20000244

08006be4 <siprintf>:
 8006be4:	b40e      	push	{r1, r2, r3}
 8006be6:	b500      	push	{lr}
 8006be8:	b09c      	sub	sp, #112	; 0x70
 8006bea:	ab1d      	add	r3, sp, #116	; 0x74
 8006bec:	9002      	str	r0, [sp, #8]
 8006bee:	9006      	str	r0, [sp, #24]
 8006bf0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006bf4:	4809      	ldr	r0, [pc, #36]	; (8006c1c <siprintf+0x38>)
 8006bf6:	9107      	str	r1, [sp, #28]
 8006bf8:	9104      	str	r1, [sp, #16]
 8006bfa:	4909      	ldr	r1, [pc, #36]	; (8006c20 <siprintf+0x3c>)
 8006bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c00:	9105      	str	r1, [sp, #20]
 8006c02:	6800      	ldr	r0, [r0, #0]
 8006c04:	9301      	str	r3, [sp, #4]
 8006c06:	a902      	add	r1, sp, #8
 8006c08:	f000 f8a2 	bl	8006d50 <_svfiprintf_r>
 8006c0c:	9b02      	ldr	r3, [sp, #8]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	701a      	strb	r2, [r3, #0]
 8006c12:	b01c      	add	sp, #112	; 0x70
 8006c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c18:	b003      	add	sp, #12
 8006c1a:	4770      	bx	lr
 8006c1c:	2000002c 	.word	0x2000002c
 8006c20:	ffff0208 	.word	0xffff0208

08006c24 <__malloc_lock>:
 8006c24:	4801      	ldr	r0, [pc, #4]	; (8006c2c <__malloc_lock+0x8>)
 8006c26:	f000 bb27 	b.w	8007278 <__retarget_lock_acquire_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	20000248 	.word	0x20000248

08006c30 <__malloc_unlock>:
 8006c30:	4801      	ldr	r0, [pc, #4]	; (8006c38 <__malloc_unlock+0x8>)
 8006c32:	f000 bb22 	b.w	800727a <__retarget_lock_release_recursive>
 8006c36:	bf00      	nop
 8006c38:	20000248 	.word	0x20000248

08006c3c <_realloc_r>:
 8006c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c40:	4680      	mov	r8, r0
 8006c42:	4614      	mov	r4, r2
 8006c44:	460e      	mov	r6, r1
 8006c46:	b921      	cbnz	r1, 8006c52 <_realloc_r+0x16>
 8006c48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c4c:	4611      	mov	r1, r2
 8006c4e:	f7ff bf3d 	b.w	8006acc <_malloc_r>
 8006c52:	b92a      	cbnz	r2, 8006c60 <_realloc_r+0x24>
 8006c54:	f7ff fece 	bl	80069f4 <_free_r>
 8006c58:	4625      	mov	r5, r4
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c60:	f000 fb34 	bl	80072cc <_malloc_usable_size_r>
 8006c64:	4284      	cmp	r4, r0
 8006c66:	4607      	mov	r7, r0
 8006c68:	d802      	bhi.n	8006c70 <_realloc_r+0x34>
 8006c6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c6e:	d812      	bhi.n	8006c96 <_realloc_r+0x5a>
 8006c70:	4621      	mov	r1, r4
 8006c72:	4640      	mov	r0, r8
 8006c74:	f7ff ff2a 	bl	8006acc <_malloc_r>
 8006c78:	4605      	mov	r5, r0
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	d0ed      	beq.n	8006c5a <_realloc_r+0x1e>
 8006c7e:	42bc      	cmp	r4, r7
 8006c80:	4622      	mov	r2, r4
 8006c82:	4631      	mov	r1, r6
 8006c84:	bf28      	it	cs
 8006c86:	463a      	movcs	r2, r7
 8006c88:	f000 faf8 	bl	800727c <memcpy>
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	4640      	mov	r0, r8
 8006c90:	f7ff feb0 	bl	80069f4 <_free_r>
 8006c94:	e7e1      	b.n	8006c5a <_realloc_r+0x1e>
 8006c96:	4635      	mov	r5, r6
 8006c98:	e7df      	b.n	8006c5a <_realloc_r+0x1e>

08006c9a <__ssputs_r>:
 8006c9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c9e:	688e      	ldr	r6, [r1, #8]
 8006ca0:	429e      	cmp	r6, r3
 8006ca2:	4682      	mov	sl, r0
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	4690      	mov	r8, r2
 8006ca8:	461f      	mov	r7, r3
 8006caa:	d838      	bhi.n	8006d1e <__ssputs_r+0x84>
 8006cac:	898a      	ldrh	r2, [r1, #12]
 8006cae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006cb2:	d032      	beq.n	8006d1a <__ssputs_r+0x80>
 8006cb4:	6825      	ldr	r5, [r4, #0]
 8006cb6:	6909      	ldr	r1, [r1, #16]
 8006cb8:	eba5 0901 	sub.w	r9, r5, r1
 8006cbc:	6965      	ldr	r5, [r4, #20]
 8006cbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	444b      	add	r3, r9
 8006cca:	106d      	asrs	r5, r5, #1
 8006ccc:	429d      	cmp	r5, r3
 8006cce:	bf38      	it	cc
 8006cd0:	461d      	movcc	r5, r3
 8006cd2:	0553      	lsls	r3, r2, #21
 8006cd4:	d531      	bpl.n	8006d3a <__ssputs_r+0xa0>
 8006cd6:	4629      	mov	r1, r5
 8006cd8:	f7ff fef8 	bl	8006acc <_malloc_r>
 8006cdc:	4606      	mov	r6, r0
 8006cde:	b950      	cbnz	r0, 8006cf6 <__ssputs_r+0x5c>
 8006ce0:	230c      	movs	r3, #12
 8006ce2:	f8ca 3000 	str.w	r3, [sl]
 8006ce6:	89a3      	ldrh	r3, [r4, #12]
 8006ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cec:	81a3      	strh	r3, [r4, #12]
 8006cee:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf6:	6921      	ldr	r1, [r4, #16]
 8006cf8:	464a      	mov	r2, r9
 8006cfa:	f000 fabf 	bl	800727c <memcpy>
 8006cfe:	89a3      	ldrh	r3, [r4, #12]
 8006d00:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d08:	81a3      	strh	r3, [r4, #12]
 8006d0a:	6126      	str	r6, [r4, #16]
 8006d0c:	6165      	str	r5, [r4, #20]
 8006d0e:	444e      	add	r6, r9
 8006d10:	eba5 0509 	sub.w	r5, r5, r9
 8006d14:	6026      	str	r6, [r4, #0]
 8006d16:	60a5      	str	r5, [r4, #8]
 8006d18:	463e      	mov	r6, r7
 8006d1a:	42be      	cmp	r6, r7
 8006d1c:	d900      	bls.n	8006d20 <__ssputs_r+0x86>
 8006d1e:	463e      	mov	r6, r7
 8006d20:	6820      	ldr	r0, [r4, #0]
 8006d22:	4632      	mov	r2, r6
 8006d24:	4641      	mov	r1, r8
 8006d26:	f000 fab7 	bl	8007298 <memmove>
 8006d2a:	68a3      	ldr	r3, [r4, #8]
 8006d2c:	1b9b      	subs	r3, r3, r6
 8006d2e:	60a3      	str	r3, [r4, #8]
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	4433      	add	r3, r6
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	2000      	movs	r0, #0
 8006d38:	e7db      	b.n	8006cf2 <__ssputs_r+0x58>
 8006d3a:	462a      	mov	r2, r5
 8006d3c:	f7ff ff7e 	bl	8006c3c <_realloc_r>
 8006d40:	4606      	mov	r6, r0
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d1e1      	bne.n	8006d0a <__ssputs_r+0x70>
 8006d46:	6921      	ldr	r1, [r4, #16]
 8006d48:	4650      	mov	r0, sl
 8006d4a:	f7ff fe53 	bl	80069f4 <_free_r>
 8006d4e:	e7c7      	b.n	8006ce0 <__ssputs_r+0x46>

08006d50 <_svfiprintf_r>:
 8006d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d54:	4698      	mov	r8, r3
 8006d56:	898b      	ldrh	r3, [r1, #12]
 8006d58:	061b      	lsls	r3, r3, #24
 8006d5a:	b09d      	sub	sp, #116	; 0x74
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	460d      	mov	r5, r1
 8006d60:	4614      	mov	r4, r2
 8006d62:	d50e      	bpl.n	8006d82 <_svfiprintf_r+0x32>
 8006d64:	690b      	ldr	r3, [r1, #16]
 8006d66:	b963      	cbnz	r3, 8006d82 <_svfiprintf_r+0x32>
 8006d68:	2140      	movs	r1, #64	; 0x40
 8006d6a:	f7ff feaf 	bl	8006acc <_malloc_r>
 8006d6e:	6028      	str	r0, [r5, #0]
 8006d70:	6128      	str	r0, [r5, #16]
 8006d72:	b920      	cbnz	r0, 8006d7e <_svfiprintf_r+0x2e>
 8006d74:	230c      	movs	r3, #12
 8006d76:	603b      	str	r3, [r7, #0]
 8006d78:	f04f 30ff 	mov.w	r0, #4294967295
 8006d7c:	e0d1      	b.n	8006f22 <_svfiprintf_r+0x1d2>
 8006d7e:	2340      	movs	r3, #64	; 0x40
 8006d80:	616b      	str	r3, [r5, #20]
 8006d82:	2300      	movs	r3, #0
 8006d84:	9309      	str	r3, [sp, #36]	; 0x24
 8006d86:	2320      	movs	r3, #32
 8006d88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d90:	2330      	movs	r3, #48	; 0x30
 8006d92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006f3c <_svfiprintf_r+0x1ec>
 8006d96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d9a:	f04f 0901 	mov.w	r9, #1
 8006d9e:	4623      	mov	r3, r4
 8006da0:	469a      	mov	sl, r3
 8006da2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da6:	b10a      	cbz	r2, 8006dac <_svfiprintf_r+0x5c>
 8006da8:	2a25      	cmp	r2, #37	; 0x25
 8006daa:	d1f9      	bne.n	8006da0 <_svfiprintf_r+0x50>
 8006dac:	ebba 0b04 	subs.w	fp, sl, r4
 8006db0:	d00b      	beq.n	8006dca <_svfiprintf_r+0x7a>
 8006db2:	465b      	mov	r3, fp
 8006db4:	4622      	mov	r2, r4
 8006db6:	4629      	mov	r1, r5
 8006db8:	4638      	mov	r0, r7
 8006dba:	f7ff ff6e 	bl	8006c9a <__ssputs_r>
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	f000 80aa 	beq.w	8006f18 <_svfiprintf_r+0x1c8>
 8006dc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc6:	445a      	add	r2, fp
 8006dc8:	9209      	str	r2, [sp, #36]	; 0x24
 8006dca:	f89a 3000 	ldrb.w	r3, [sl]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f000 80a2 	beq.w	8006f18 <_svfiprintf_r+0x1c8>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dde:	f10a 0a01 	add.w	sl, sl, #1
 8006de2:	9304      	str	r3, [sp, #16]
 8006de4:	9307      	str	r3, [sp, #28]
 8006de6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dea:	931a      	str	r3, [sp, #104]	; 0x68
 8006dec:	4654      	mov	r4, sl
 8006dee:	2205      	movs	r2, #5
 8006df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006df4:	4851      	ldr	r0, [pc, #324]	; (8006f3c <_svfiprintf_r+0x1ec>)
 8006df6:	f7f9 f9f3 	bl	80001e0 <memchr>
 8006dfa:	9a04      	ldr	r2, [sp, #16]
 8006dfc:	b9d8      	cbnz	r0, 8006e36 <_svfiprintf_r+0xe6>
 8006dfe:	06d0      	lsls	r0, r2, #27
 8006e00:	bf44      	itt	mi
 8006e02:	2320      	movmi	r3, #32
 8006e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e08:	0711      	lsls	r1, r2, #28
 8006e0a:	bf44      	itt	mi
 8006e0c:	232b      	movmi	r3, #43	; 0x2b
 8006e0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e12:	f89a 3000 	ldrb.w	r3, [sl]
 8006e16:	2b2a      	cmp	r3, #42	; 0x2a
 8006e18:	d015      	beq.n	8006e46 <_svfiprintf_r+0xf6>
 8006e1a:	9a07      	ldr	r2, [sp, #28]
 8006e1c:	4654      	mov	r4, sl
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f04f 0c0a 	mov.w	ip, #10
 8006e24:	4621      	mov	r1, r4
 8006e26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e2a:	3b30      	subs	r3, #48	; 0x30
 8006e2c:	2b09      	cmp	r3, #9
 8006e2e:	d94e      	bls.n	8006ece <_svfiprintf_r+0x17e>
 8006e30:	b1b0      	cbz	r0, 8006e60 <_svfiprintf_r+0x110>
 8006e32:	9207      	str	r2, [sp, #28]
 8006e34:	e014      	b.n	8006e60 <_svfiprintf_r+0x110>
 8006e36:	eba0 0308 	sub.w	r3, r0, r8
 8006e3a:	fa09 f303 	lsl.w	r3, r9, r3
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	9304      	str	r3, [sp, #16]
 8006e42:	46a2      	mov	sl, r4
 8006e44:	e7d2      	b.n	8006dec <_svfiprintf_r+0x9c>
 8006e46:	9b03      	ldr	r3, [sp, #12]
 8006e48:	1d19      	adds	r1, r3, #4
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	9103      	str	r1, [sp, #12]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	bfbb      	ittet	lt
 8006e52:	425b      	neglt	r3, r3
 8006e54:	f042 0202 	orrlt.w	r2, r2, #2
 8006e58:	9307      	strge	r3, [sp, #28]
 8006e5a:	9307      	strlt	r3, [sp, #28]
 8006e5c:	bfb8      	it	lt
 8006e5e:	9204      	strlt	r2, [sp, #16]
 8006e60:	7823      	ldrb	r3, [r4, #0]
 8006e62:	2b2e      	cmp	r3, #46	; 0x2e
 8006e64:	d10c      	bne.n	8006e80 <_svfiprintf_r+0x130>
 8006e66:	7863      	ldrb	r3, [r4, #1]
 8006e68:	2b2a      	cmp	r3, #42	; 0x2a
 8006e6a:	d135      	bne.n	8006ed8 <_svfiprintf_r+0x188>
 8006e6c:	9b03      	ldr	r3, [sp, #12]
 8006e6e:	1d1a      	adds	r2, r3, #4
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	9203      	str	r2, [sp, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfb8      	it	lt
 8006e78:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e7c:	3402      	adds	r4, #2
 8006e7e:	9305      	str	r3, [sp, #20]
 8006e80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006f4c <_svfiprintf_r+0x1fc>
 8006e84:	7821      	ldrb	r1, [r4, #0]
 8006e86:	2203      	movs	r2, #3
 8006e88:	4650      	mov	r0, sl
 8006e8a:	f7f9 f9a9 	bl	80001e0 <memchr>
 8006e8e:	b140      	cbz	r0, 8006ea2 <_svfiprintf_r+0x152>
 8006e90:	2340      	movs	r3, #64	; 0x40
 8006e92:	eba0 000a 	sub.w	r0, r0, sl
 8006e96:	fa03 f000 	lsl.w	r0, r3, r0
 8006e9a:	9b04      	ldr	r3, [sp, #16]
 8006e9c:	4303      	orrs	r3, r0
 8006e9e:	3401      	adds	r4, #1
 8006ea0:	9304      	str	r3, [sp, #16]
 8006ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea6:	4826      	ldr	r0, [pc, #152]	; (8006f40 <_svfiprintf_r+0x1f0>)
 8006ea8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eac:	2206      	movs	r2, #6
 8006eae:	f7f9 f997 	bl	80001e0 <memchr>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	d038      	beq.n	8006f28 <_svfiprintf_r+0x1d8>
 8006eb6:	4b23      	ldr	r3, [pc, #140]	; (8006f44 <_svfiprintf_r+0x1f4>)
 8006eb8:	bb1b      	cbnz	r3, 8006f02 <_svfiprintf_r+0x1b2>
 8006eba:	9b03      	ldr	r3, [sp, #12]
 8006ebc:	3307      	adds	r3, #7
 8006ebe:	f023 0307 	bic.w	r3, r3, #7
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	9303      	str	r3, [sp, #12]
 8006ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec8:	4433      	add	r3, r6
 8006eca:	9309      	str	r3, [sp, #36]	; 0x24
 8006ecc:	e767      	b.n	8006d9e <_svfiprintf_r+0x4e>
 8006ece:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	2001      	movs	r0, #1
 8006ed6:	e7a5      	b.n	8006e24 <_svfiprintf_r+0xd4>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	3401      	adds	r4, #1
 8006edc:	9305      	str	r3, [sp, #20]
 8006ede:	4619      	mov	r1, r3
 8006ee0:	f04f 0c0a 	mov.w	ip, #10
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006eea:	3a30      	subs	r2, #48	; 0x30
 8006eec:	2a09      	cmp	r2, #9
 8006eee:	d903      	bls.n	8006ef8 <_svfiprintf_r+0x1a8>
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d0c5      	beq.n	8006e80 <_svfiprintf_r+0x130>
 8006ef4:	9105      	str	r1, [sp, #20]
 8006ef6:	e7c3      	b.n	8006e80 <_svfiprintf_r+0x130>
 8006ef8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006efc:	4604      	mov	r4, r0
 8006efe:	2301      	movs	r3, #1
 8006f00:	e7f0      	b.n	8006ee4 <_svfiprintf_r+0x194>
 8006f02:	ab03      	add	r3, sp, #12
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	462a      	mov	r2, r5
 8006f08:	4b0f      	ldr	r3, [pc, #60]	; (8006f48 <_svfiprintf_r+0x1f8>)
 8006f0a:	a904      	add	r1, sp, #16
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	f3af 8000 	nop.w
 8006f12:	1c42      	adds	r2, r0, #1
 8006f14:	4606      	mov	r6, r0
 8006f16:	d1d6      	bne.n	8006ec6 <_svfiprintf_r+0x176>
 8006f18:	89ab      	ldrh	r3, [r5, #12]
 8006f1a:	065b      	lsls	r3, r3, #25
 8006f1c:	f53f af2c 	bmi.w	8006d78 <_svfiprintf_r+0x28>
 8006f20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f22:	b01d      	add	sp, #116	; 0x74
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f28:	ab03      	add	r3, sp, #12
 8006f2a:	9300      	str	r3, [sp, #0]
 8006f2c:	462a      	mov	r2, r5
 8006f2e:	4b06      	ldr	r3, [pc, #24]	; (8006f48 <_svfiprintf_r+0x1f8>)
 8006f30:	a904      	add	r1, sp, #16
 8006f32:	4638      	mov	r0, r7
 8006f34:	f000 f87a 	bl	800702c <_printf_i>
 8006f38:	e7eb      	b.n	8006f12 <_svfiprintf_r+0x1c2>
 8006f3a:	bf00      	nop
 8006f3c:	08027c18 	.word	0x08027c18
 8006f40:	08027c22 	.word	0x08027c22
 8006f44:	00000000 	.word	0x00000000
 8006f48:	08006c9b 	.word	0x08006c9b
 8006f4c:	08027c1e 	.word	0x08027c1e

08006f50 <_printf_common>:
 8006f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f54:	4616      	mov	r6, r2
 8006f56:	4699      	mov	r9, r3
 8006f58:	688a      	ldr	r2, [r1, #8]
 8006f5a:	690b      	ldr	r3, [r1, #16]
 8006f5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f60:	4293      	cmp	r3, r2
 8006f62:	bfb8      	it	lt
 8006f64:	4613      	movlt	r3, r2
 8006f66:	6033      	str	r3, [r6, #0]
 8006f68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f6c:	4607      	mov	r7, r0
 8006f6e:	460c      	mov	r4, r1
 8006f70:	b10a      	cbz	r2, 8006f76 <_printf_common+0x26>
 8006f72:	3301      	adds	r3, #1
 8006f74:	6033      	str	r3, [r6, #0]
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	0699      	lsls	r1, r3, #26
 8006f7a:	bf42      	ittt	mi
 8006f7c:	6833      	ldrmi	r3, [r6, #0]
 8006f7e:	3302      	addmi	r3, #2
 8006f80:	6033      	strmi	r3, [r6, #0]
 8006f82:	6825      	ldr	r5, [r4, #0]
 8006f84:	f015 0506 	ands.w	r5, r5, #6
 8006f88:	d106      	bne.n	8006f98 <_printf_common+0x48>
 8006f8a:	f104 0a19 	add.w	sl, r4, #25
 8006f8e:	68e3      	ldr	r3, [r4, #12]
 8006f90:	6832      	ldr	r2, [r6, #0]
 8006f92:	1a9b      	subs	r3, r3, r2
 8006f94:	42ab      	cmp	r3, r5
 8006f96:	dc26      	bgt.n	8006fe6 <_printf_common+0x96>
 8006f98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f9c:	1e13      	subs	r3, r2, #0
 8006f9e:	6822      	ldr	r2, [r4, #0]
 8006fa0:	bf18      	it	ne
 8006fa2:	2301      	movne	r3, #1
 8006fa4:	0692      	lsls	r2, r2, #26
 8006fa6:	d42b      	bmi.n	8007000 <_printf_common+0xb0>
 8006fa8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fac:	4649      	mov	r1, r9
 8006fae:	4638      	mov	r0, r7
 8006fb0:	47c0      	blx	r8
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	d01e      	beq.n	8006ff4 <_printf_common+0xa4>
 8006fb6:	6823      	ldr	r3, [r4, #0]
 8006fb8:	68e5      	ldr	r5, [r4, #12]
 8006fba:	6832      	ldr	r2, [r6, #0]
 8006fbc:	f003 0306 	and.w	r3, r3, #6
 8006fc0:	2b04      	cmp	r3, #4
 8006fc2:	bf08      	it	eq
 8006fc4:	1aad      	subeq	r5, r5, r2
 8006fc6:	68a3      	ldr	r3, [r4, #8]
 8006fc8:	6922      	ldr	r2, [r4, #16]
 8006fca:	bf0c      	ite	eq
 8006fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fd0:	2500      	movne	r5, #0
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	bfc4      	itt	gt
 8006fd6:	1a9b      	subgt	r3, r3, r2
 8006fd8:	18ed      	addgt	r5, r5, r3
 8006fda:	2600      	movs	r6, #0
 8006fdc:	341a      	adds	r4, #26
 8006fde:	42b5      	cmp	r5, r6
 8006fe0:	d11a      	bne.n	8007018 <_printf_common+0xc8>
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	e008      	b.n	8006ff8 <_printf_common+0xa8>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	4652      	mov	r2, sl
 8006fea:	4649      	mov	r1, r9
 8006fec:	4638      	mov	r0, r7
 8006fee:	47c0      	blx	r8
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d103      	bne.n	8006ffc <_printf_common+0xac>
 8006ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ffc:	3501      	adds	r5, #1
 8006ffe:	e7c6      	b.n	8006f8e <_printf_common+0x3e>
 8007000:	18e1      	adds	r1, r4, r3
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	2030      	movs	r0, #48	; 0x30
 8007006:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800700a:	4422      	add	r2, r4
 800700c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007010:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007014:	3302      	adds	r3, #2
 8007016:	e7c7      	b.n	8006fa8 <_printf_common+0x58>
 8007018:	2301      	movs	r3, #1
 800701a:	4622      	mov	r2, r4
 800701c:	4649      	mov	r1, r9
 800701e:	4638      	mov	r0, r7
 8007020:	47c0      	blx	r8
 8007022:	3001      	adds	r0, #1
 8007024:	d0e6      	beq.n	8006ff4 <_printf_common+0xa4>
 8007026:	3601      	adds	r6, #1
 8007028:	e7d9      	b.n	8006fde <_printf_common+0x8e>
	...

0800702c <_printf_i>:
 800702c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007030:	7e0f      	ldrb	r7, [r1, #24]
 8007032:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007034:	2f78      	cmp	r7, #120	; 0x78
 8007036:	4691      	mov	r9, r2
 8007038:	4680      	mov	r8, r0
 800703a:	460c      	mov	r4, r1
 800703c:	469a      	mov	sl, r3
 800703e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007042:	d807      	bhi.n	8007054 <_printf_i+0x28>
 8007044:	2f62      	cmp	r7, #98	; 0x62
 8007046:	d80a      	bhi.n	800705e <_printf_i+0x32>
 8007048:	2f00      	cmp	r7, #0
 800704a:	f000 80d8 	beq.w	80071fe <_printf_i+0x1d2>
 800704e:	2f58      	cmp	r7, #88	; 0x58
 8007050:	f000 80a3 	beq.w	800719a <_printf_i+0x16e>
 8007054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007058:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800705c:	e03a      	b.n	80070d4 <_printf_i+0xa8>
 800705e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007062:	2b15      	cmp	r3, #21
 8007064:	d8f6      	bhi.n	8007054 <_printf_i+0x28>
 8007066:	a101      	add	r1, pc, #4	; (adr r1, 800706c <_printf_i+0x40>)
 8007068:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800706c:	080070c5 	.word	0x080070c5
 8007070:	080070d9 	.word	0x080070d9
 8007074:	08007055 	.word	0x08007055
 8007078:	08007055 	.word	0x08007055
 800707c:	08007055 	.word	0x08007055
 8007080:	08007055 	.word	0x08007055
 8007084:	080070d9 	.word	0x080070d9
 8007088:	08007055 	.word	0x08007055
 800708c:	08007055 	.word	0x08007055
 8007090:	08007055 	.word	0x08007055
 8007094:	08007055 	.word	0x08007055
 8007098:	080071e5 	.word	0x080071e5
 800709c:	08007109 	.word	0x08007109
 80070a0:	080071c7 	.word	0x080071c7
 80070a4:	08007055 	.word	0x08007055
 80070a8:	08007055 	.word	0x08007055
 80070ac:	08007207 	.word	0x08007207
 80070b0:	08007055 	.word	0x08007055
 80070b4:	08007109 	.word	0x08007109
 80070b8:	08007055 	.word	0x08007055
 80070bc:	08007055 	.word	0x08007055
 80070c0:	080071cf 	.word	0x080071cf
 80070c4:	682b      	ldr	r3, [r5, #0]
 80070c6:	1d1a      	adds	r2, r3, #4
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	602a      	str	r2, [r5, #0]
 80070cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070d4:	2301      	movs	r3, #1
 80070d6:	e0a3      	b.n	8007220 <_printf_i+0x1f4>
 80070d8:	6820      	ldr	r0, [r4, #0]
 80070da:	6829      	ldr	r1, [r5, #0]
 80070dc:	0606      	lsls	r6, r0, #24
 80070de:	f101 0304 	add.w	r3, r1, #4
 80070e2:	d50a      	bpl.n	80070fa <_printf_i+0xce>
 80070e4:	680e      	ldr	r6, [r1, #0]
 80070e6:	602b      	str	r3, [r5, #0]
 80070e8:	2e00      	cmp	r6, #0
 80070ea:	da03      	bge.n	80070f4 <_printf_i+0xc8>
 80070ec:	232d      	movs	r3, #45	; 0x2d
 80070ee:	4276      	negs	r6, r6
 80070f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070f4:	485e      	ldr	r0, [pc, #376]	; (8007270 <_printf_i+0x244>)
 80070f6:	230a      	movs	r3, #10
 80070f8:	e019      	b.n	800712e <_printf_i+0x102>
 80070fa:	680e      	ldr	r6, [r1, #0]
 80070fc:	602b      	str	r3, [r5, #0]
 80070fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007102:	bf18      	it	ne
 8007104:	b236      	sxthne	r6, r6
 8007106:	e7ef      	b.n	80070e8 <_printf_i+0xbc>
 8007108:	682b      	ldr	r3, [r5, #0]
 800710a:	6820      	ldr	r0, [r4, #0]
 800710c:	1d19      	adds	r1, r3, #4
 800710e:	6029      	str	r1, [r5, #0]
 8007110:	0601      	lsls	r1, r0, #24
 8007112:	d501      	bpl.n	8007118 <_printf_i+0xec>
 8007114:	681e      	ldr	r6, [r3, #0]
 8007116:	e002      	b.n	800711e <_printf_i+0xf2>
 8007118:	0646      	lsls	r6, r0, #25
 800711a:	d5fb      	bpl.n	8007114 <_printf_i+0xe8>
 800711c:	881e      	ldrh	r6, [r3, #0]
 800711e:	4854      	ldr	r0, [pc, #336]	; (8007270 <_printf_i+0x244>)
 8007120:	2f6f      	cmp	r7, #111	; 0x6f
 8007122:	bf0c      	ite	eq
 8007124:	2308      	moveq	r3, #8
 8007126:	230a      	movne	r3, #10
 8007128:	2100      	movs	r1, #0
 800712a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800712e:	6865      	ldr	r5, [r4, #4]
 8007130:	60a5      	str	r5, [r4, #8]
 8007132:	2d00      	cmp	r5, #0
 8007134:	bfa2      	ittt	ge
 8007136:	6821      	ldrge	r1, [r4, #0]
 8007138:	f021 0104 	bicge.w	r1, r1, #4
 800713c:	6021      	strge	r1, [r4, #0]
 800713e:	b90e      	cbnz	r6, 8007144 <_printf_i+0x118>
 8007140:	2d00      	cmp	r5, #0
 8007142:	d04d      	beq.n	80071e0 <_printf_i+0x1b4>
 8007144:	4615      	mov	r5, r2
 8007146:	fbb6 f1f3 	udiv	r1, r6, r3
 800714a:	fb03 6711 	mls	r7, r3, r1, r6
 800714e:	5dc7      	ldrb	r7, [r0, r7]
 8007150:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007154:	4637      	mov	r7, r6
 8007156:	42bb      	cmp	r3, r7
 8007158:	460e      	mov	r6, r1
 800715a:	d9f4      	bls.n	8007146 <_printf_i+0x11a>
 800715c:	2b08      	cmp	r3, #8
 800715e:	d10b      	bne.n	8007178 <_printf_i+0x14c>
 8007160:	6823      	ldr	r3, [r4, #0]
 8007162:	07de      	lsls	r6, r3, #31
 8007164:	d508      	bpl.n	8007178 <_printf_i+0x14c>
 8007166:	6923      	ldr	r3, [r4, #16]
 8007168:	6861      	ldr	r1, [r4, #4]
 800716a:	4299      	cmp	r1, r3
 800716c:	bfde      	ittt	le
 800716e:	2330      	movle	r3, #48	; 0x30
 8007170:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007174:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007178:	1b52      	subs	r2, r2, r5
 800717a:	6122      	str	r2, [r4, #16]
 800717c:	f8cd a000 	str.w	sl, [sp]
 8007180:	464b      	mov	r3, r9
 8007182:	aa03      	add	r2, sp, #12
 8007184:	4621      	mov	r1, r4
 8007186:	4640      	mov	r0, r8
 8007188:	f7ff fee2 	bl	8006f50 <_printf_common>
 800718c:	3001      	adds	r0, #1
 800718e:	d14c      	bne.n	800722a <_printf_i+0x1fe>
 8007190:	f04f 30ff 	mov.w	r0, #4294967295
 8007194:	b004      	add	sp, #16
 8007196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800719a:	4835      	ldr	r0, [pc, #212]	; (8007270 <_printf_i+0x244>)
 800719c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071a0:	6829      	ldr	r1, [r5, #0]
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80071a8:	6029      	str	r1, [r5, #0]
 80071aa:	061d      	lsls	r5, r3, #24
 80071ac:	d514      	bpl.n	80071d8 <_printf_i+0x1ac>
 80071ae:	07df      	lsls	r7, r3, #31
 80071b0:	bf44      	itt	mi
 80071b2:	f043 0320 	orrmi.w	r3, r3, #32
 80071b6:	6023      	strmi	r3, [r4, #0]
 80071b8:	b91e      	cbnz	r6, 80071c2 <_printf_i+0x196>
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	f023 0320 	bic.w	r3, r3, #32
 80071c0:	6023      	str	r3, [r4, #0]
 80071c2:	2310      	movs	r3, #16
 80071c4:	e7b0      	b.n	8007128 <_printf_i+0xfc>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	f043 0320 	orr.w	r3, r3, #32
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	2378      	movs	r3, #120	; 0x78
 80071d0:	4828      	ldr	r0, [pc, #160]	; (8007274 <_printf_i+0x248>)
 80071d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071d6:	e7e3      	b.n	80071a0 <_printf_i+0x174>
 80071d8:	0659      	lsls	r1, r3, #25
 80071da:	bf48      	it	mi
 80071dc:	b2b6      	uxthmi	r6, r6
 80071de:	e7e6      	b.n	80071ae <_printf_i+0x182>
 80071e0:	4615      	mov	r5, r2
 80071e2:	e7bb      	b.n	800715c <_printf_i+0x130>
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	6826      	ldr	r6, [r4, #0]
 80071e8:	6961      	ldr	r1, [r4, #20]
 80071ea:	1d18      	adds	r0, r3, #4
 80071ec:	6028      	str	r0, [r5, #0]
 80071ee:	0635      	lsls	r5, r6, #24
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	d501      	bpl.n	80071f8 <_printf_i+0x1cc>
 80071f4:	6019      	str	r1, [r3, #0]
 80071f6:	e002      	b.n	80071fe <_printf_i+0x1d2>
 80071f8:	0670      	lsls	r0, r6, #25
 80071fa:	d5fb      	bpl.n	80071f4 <_printf_i+0x1c8>
 80071fc:	8019      	strh	r1, [r3, #0]
 80071fe:	2300      	movs	r3, #0
 8007200:	6123      	str	r3, [r4, #16]
 8007202:	4615      	mov	r5, r2
 8007204:	e7ba      	b.n	800717c <_printf_i+0x150>
 8007206:	682b      	ldr	r3, [r5, #0]
 8007208:	1d1a      	adds	r2, r3, #4
 800720a:	602a      	str	r2, [r5, #0]
 800720c:	681d      	ldr	r5, [r3, #0]
 800720e:	6862      	ldr	r2, [r4, #4]
 8007210:	2100      	movs	r1, #0
 8007212:	4628      	mov	r0, r5
 8007214:	f7f8 ffe4 	bl	80001e0 <memchr>
 8007218:	b108      	cbz	r0, 800721e <_printf_i+0x1f2>
 800721a:	1b40      	subs	r0, r0, r5
 800721c:	6060      	str	r0, [r4, #4]
 800721e:	6863      	ldr	r3, [r4, #4]
 8007220:	6123      	str	r3, [r4, #16]
 8007222:	2300      	movs	r3, #0
 8007224:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007228:	e7a8      	b.n	800717c <_printf_i+0x150>
 800722a:	6923      	ldr	r3, [r4, #16]
 800722c:	462a      	mov	r2, r5
 800722e:	4649      	mov	r1, r9
 8007230:	4640      	mov	r0, r8
 8007232:	47d0      	blx	sl
 8007234:	3001      	adds	r0, #1
 8007236:	d0ab      	beq.n	8007190 <_printf_i+0x164>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	079b      	lsls	r3, r3, #30
 800723c:	d413      	bmi.n	8007266 <_printf_i+0x23a>
 800723e:	68e0      	ldr	r0, [r4, #12]
 8007240:	9b03      	ldr	r3, [sp, #12]
 8007242:	4298      	cmp	r0, r3
 8007244:	bfb8      	it	lt
 8007246:	4618      	movlt	r0, r3
 8007248:	e7a4      	b.n	8007194 <_printf_i+0x168>
 800724a:	2301      	movs	r3, #1
 800724c:	4632      	mov	r2, r6
 800724e:	4649      	mov	r1, r9
 8007250:	4640      	mov	r0, r8
 8007252:	47d0      	blx	sl
 8007254:	3001      	adds	r0, #1
 8007256:	d09b      	beq.n	8007190 <_printf_i+0x164>
 8007258:	3501      	adds	r5, #1
 800725a:	68e3      	ldr	r3, [r4, #12]
 800725c:	9903      	ldr	r1, [sp, #12]
 800725e:	1a5b      	subs	r3, r3, r1
 8007260:	42ab      	cmp	r3, r5
 8007262:	dcf2      	bgt.n	800724a <_printf_i+0x21e>
 8007264:	e7eb      	b.n	800723e <_printf_i+0x212>
 8007266:	2500      	movs	r5, #0
 8007268:	f104 0619 	add.w	r6, r4, #25
 800726c:	e7f5      	b.n	800725a <_printf_i+0x22e>
 800726e:	bf00      	nop
 8007270:	08027c29 	.word	0x08027c29
 8007274:	08027c3a 	.word	0x08027c3a

08007278 <__retarget_lock_acquire_recursive>:
 8007278:	4770      	bx	lr

0800727a <__retarget_lock_release_recursive>:
 800727a:	4770      	bx	lr

0800727c <memcpy>:
 800727c:	440a      	add	r2, r1
 800727e:	4291      	cmp	r1, r2
 8007280:	f100 33ff 	add.w	r3, r0, #4294967295
 8007284:	d100      	bne.n	8007288 <memcpy+0xc>
 8007286:	4770      	bx	lr
 8007288:	b510      	push	{r4, lr}
 800728a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800728e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007292:	4291      	cmp	r1, r2
 8007294:	d1f9      	bne.n	800728a <memcpy+0xe>
 8007296:	bd10      	pop	{r4, pc}

08007298 <memmove>:
 8007298:	4288      	cmp	r0, r1
 800729a:	b510      	push	{r4, lr}
 800729c:	eb01 0402 	add.w	r4, r1, r2
 80072a0:	d902      	bls.n	80072a8 <memmove+0x10>
 80072a2:	4284      	cmp	r4, r0
 80072a4:	4623      	mov	r3, r4
 80072a6:	d807      	bhi.n	80072b8 <memmove+0x20>
 80072a8:	1e43      	subs	r3, r0, #1
 80072aa:	42a1      	cmp	r1, r4
 80072ac:	d008      	beq.n	80072c0 <memmove+0x28>
 80072ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072b6:	e7f8      	b.n	80072aa <memmove+0x12>
 80072b8:	4402      	add	r2, r0
 80072ba:	4601      	mov	r1, r0
 80072bc:	428a      	cmp	r2, r1
 80072be:	d100      	bne.n	80072c2 <memmove+0x2a>
 80072c0:	bd10      	pop	{r4, pc}
 80072c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072ca:	e7f7      	b.n	80072bc <memmove+0x24>

080072cc <_malloc_usable_size_r>:
 80072cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d0:	1f18      	subs	r0, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	bfbc      	itt	lt
 80072d6:	580b      	ldrlt	r3, [r1, r0]
 80072d8:	18c0      	addlt	r0, r0, r3
 80072da:	4770      	bx	lr

080072dc <_init>:
 80072dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072de:	bf00      	nop
 80072e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072e2:	bc08      	pop	{r3}
 80072e4:	469e      	mov	lr, r3
 80072e6:	4770      	bx	lr

080072e8 <_fini>:
 80072e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ea:	bf00      	nop
 80072ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ee:	bc08      	pop	{r3}
 80072f0:	469e      	mov	lr, r3
 80072f2:	4770      	bx	lr
