Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Mon May 19 15:17:40 2025


Cell Usage:
GTP_DFF_C                    38 uses
GTP_DFF_CE                  206 uses
GTP_DFF_PE                  154 uses
GTP_DLATCH                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      2 uses
GTP_LUT5                     55 uses
GTP_LUT6                     69 uses
GTP_LUT6CARRY                36 uses
GTP_LUT6D                    27 uses
GTP_MUX2LUT7                 41 uses

I/O ports: 18
GTP_INBUF                   2 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 191 of 66600 (0.29%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 191
Total Registers: 398 of 133200 (0.30%)
Total Latches: 8

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 18 of 300 (6.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                38
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                360
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              8
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_diaplay_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_diaplay_top            | 191     | 406     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 18     | 0         | 0          | 36            | 0            | 41           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_led_display_driver     | 161     | 29      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 41           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_led_display_selector | 46      | 29      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 13           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                 
****************************************************************************************************************
                                                                              Clock   Non-clock                 
 Clock                         Period       Waveform            Type          Loads       Loads  Sources        
----------------------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk  1000.0000    {0.0000 500.0000}   Declared        398           0  {external_clk} 
================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_diaplay_top|external_clk              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                             1.0000 MHz    423.9084 MHz      1000.0000         2.3590        997.641
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                   997.641       0.000              0            758
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk
                        led_diaplay_top|external_clk
                                                     0.619       0.000              0            758
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|external_clk                      499.800       0.000              0            398
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : assic_seg[0]/CE (GTP_DFF_PE)
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.467       4.050         clk_cnt[1]       
                                                                                   N13_5/I0 (GTP_LUT5)
                                   td                    0.161       4.211 r       N13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.596         _N3803           
                                                                                   N13_25/I2 (GTP_LUT6)
                                   td                    0.100       4.696 r       N13_25/Z (GTP_LUT6)
                                   net (fanout=352)      0.767       5.463         N13              
                                                                           r       assic_seg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.464ns(22.276%), Route: 1.619ns(77.724%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420    1003.380         nt_external_clk  
                                                                           r       assic_seg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.641                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : assic_seg[1]/CE (GTP_DFF_CE)
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.467       4.050         clk_cnt[1]       
                                                                                   N13_5/I0 (GTP_LUT5)
                                   td                    0.161       4.211 r       N13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.596         _N3803           
                                                                                   N13_25/I2 (GTP_LUT6)
                                   td                    0.100       4.696 r       N13_25/Z (GTP_LUT6)
                                   net (fanout=352)      0.767       5.463         N13              
                                                                           r       assic_seg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.464ns(22.276%), Route: 1.619ns(77.724%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420    1003.380         nt_external_clk  
                                                                           r       assic_seg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.641                          
====================================================================================================

====================================================================================================

Startpoint  : clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : assic_seg[2]/CE (GTP_DFF_CE)
Path Group  : led_diaplay_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.467       4.050         clk_cnt[1]       
                                                                                   N13_5/I0 (GTP_LUT5)
                                   td                    0.161       4.211 r       N13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.385       4.596         _N3803           
                                                                                   N13_25/I2 (GTP_LUT6)
                                   td                    0.100       4.696 r       N13_25/Z (GTP_LUT6)
                                   net (fanout=352)      0.767       5.463         N13              
                                                                           r       assic_seg[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.464ns(22.276%), Route: 1.619ns(77.724%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420    1003.380         nt_external_clk  
                                                                           r       assic_seg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.641                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[0]/CLK (GTP_DFF_PE)
Endpoint    : assic_seg[8]/D (GTP_DFF_CE)
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[0]/CLK (GTP_DFF_PE)

                                   tco                   0.185       3.565 f       assic_seg[0]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.385       3.950         assic_seg[0]     
                                                                           f       assic_seg[8]/D (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[1]/CLK (GTP_DFF_CE)
Endpoint    : assic_seg[9]/D (GTP_DFF_CE)
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       assic_seg[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.950         assic_seg[1]     
                                                                           f       assic_seg[9]/D (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : assic_seg[2]/CLK (GTP_DFF_CE)
Endpoint    : assic_seg[10]/D (GTP_DFF_CE)
Path Group  : led_diaplay_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       assic_seg[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.950         assic_seg[2]     
                                                                           f       assic_seg[10]/D (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       assic_seg[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[0]/CLK (GTP_DFF_CE)
Endpoint    : led_display_sel[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       u_led_display_driver/u_led_display_selector/led_display_sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.000       3.583         nt_led_display_sel[0]
                                                                                   led_display_sel_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_display_sel_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led_display_sel[0]
 led_display_sel[0]                                                        r       led_display_sel[0] (port)

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[1]/CLK (GTP_DFF_PE)
Endpoint    : led_display_sel[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[1]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       u_led_display_driver/u_led_display_selector/led_display_sel[1]/Q (GTP_DFF_PE)
                                   net (fanout=11)       0.000       3.583         nt_led_display_sel[1]
                                                                                   led_display_sel_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_display_sel_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led_display_sel[1]
 led_display_sel[1]                                                        r       led_display_sel[1] (port)

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_display_driver/u_led_display_selector/led_display_sel[2]/CLK (GTP_DFF_PE)
Endpoint    : led_display_sel[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=398)      2.420       3.380         nt_external_clk  
                                                                           r       u_led_display_driver/u_led_display_selector/led_display_sel[2]/CLK (GTP_DFF_PE)

                                   tco                   0.203       3.583 r       u_led_display_driver/u_led_display_selector/led_display_sel[2]/Q (GTP_DFF_PE)
                                   net (fanout=11)       0.000       3.583         nt_led_display_sel[2]
                                                                                   led_display_sel_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_display_sel_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led_display_sel[2]
 led_display_sel[2]                                                        r       led_display_sel[2] (port)

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[0]/P (GTP_DFF_PE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 external_rstn                                           0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.000       0.000         external_rstn    
                                                                                   external_rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       external_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_external_rstn 
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=398)      1.728       2.589         N0               
                                                                           r       assic_seg[0]/P (GTP_DFF_PE)

 Data arrival time                                                   2.589         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.256%), Route: 1.728ns(66.744%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 external_rstn                                           0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.000       0.000         external_rstn    
                                                                                   external_rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       external_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_external_rstn 
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=398)      1.728       2.589         N0               
                                                                           r       assic_seg[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.589         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.256%), Route: 1.728ns(66.744%)
====================================================================================================

====================================================================================================

Startpoint  : external_rstn (port)
Endpoint    : assic_seg[2]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 external_rstn                                           0.000       0.000 f       external_rstn (port)
                                   net (fanout=1)        0.000       0.000         external_rstn    
                                                                                   external_rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       external_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_external_rstn 
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=398)      1.728       2.589         N0               
                                                                           r       assic_seg[2]/C (GTP_DFF_CE)

 Data arrival time                                                   2.589         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.256%), Route: 1.728ns(66.744%)
====================================================================================================

{led_diaplay_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          assic_seg[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           assic_seg[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          assic_seg[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                             
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/compile/led_diaplay_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/IO_YH.fdc                                                  
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/snr.db                              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 317 MB
Total CPU time to synthesize completion : 0h:0m:6s
Process Total CPU time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:11s
