INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/13_edge_detector/13_edge_detector.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
