ARM GAS  /tmp/cccSE1Gn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	2
  20              		.global	MX_GPIO_Init
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB63:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/gpio.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/gpio.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/gpio.c ****   * inserted by the user or by software development tools
  11:Core/Src/gpio.c ****   * are owned by their respective copyright owners.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/gpio.c ****   * All rights reserved.
  15:Core/Src/gpio.c ****   *
  16:Core/Src/gpio.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/gpio.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/gpio.c ****   *
  19:Core/Src/gpio.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/gpio.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/gpio.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/gpio.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/gpio.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/gpio.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/gpio.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/gpio.c ****   *    derived from this software without specific written permission.
  27:Core/Src/gpio.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/gpio.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/gpio.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/gpio.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/gpio.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/gpio.c ****   *    this license. 
ARM GAS  /tmp/cccSE1Gn.s 			page 2


  33:Core/Src/gpio.c ****   *
  34:Core/Src/gpio.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/gpio.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/gpio.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/gpio.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/gpio.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/gpio.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/gpio.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/gpio.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/gpio.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/gpio.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/gpio.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/gpio.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/gpio.c ****   *
  47:Core/Src/gpio.c ****   ******************************************************************************
  48:Core/Src/gpio.c ****   */
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/gpio.c **** #include "gpio.h"
  52:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c **** /* USER CODE END 0 */
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  57:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  58:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  59:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c **** /* USER CODE END 1 */
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c **** /** Configure pins as 
  64:Core/Src/gpio.c ****         * Analog 
  65:Core/Src/gpio.c ****         * Input 
  66:Core/Src/gpio.c ****         * Output
  67:Core/Src/gpio.c ****         * EVENT_OUT
  68:Core/Src/gpio.c ****         * EXTI
  69:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through 
  70:Core/Src/gpio.c ****         * the Code Generation settings)
  71:Core/Src/gpio.c **** */
  72:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  73:Core/Src/gpio.c **** {
  27              		.loc 1 73 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  41              	.LBB2:
  74:Core/Src/gpio.c **** 
ARM GAS  /tmp/cccSE1Gn.s 			page 3


  75:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  76:Core/Src/gpio.c **** 
  77:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  78:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  42              		.loc 1 78 0
  43 0004 394B     		ldr	r3, .L3
  44 0006 9A69     		ldr	r2, [r3, #24]
  45 0008 42F04002 		orr	r2, r2, #64
  46 000c 9A61     		str	r2, [r3, #24]
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F04002 		and	r2, r2, #64
  49 0014 0192     		str	r2, [sp, #4]
  50 0016 019A     		ldr	r2, [sp, #4]
  51              	.LBE2:
  52              	.LBB3:
  79:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 79 0
  54 0018 9A69     		ldr	r2, [r3, #24]
  55 001a 42F01002 		orr	r2, r2, #16
  56 001e 9A61     		str	r2, [r3, #24]
  57 0020 9A69     		ldr	r2, [r3, #24]
  58 0022 02F01002 		and	r2, r2, #16
  59 0026 0292     		str	r2, [sp, #8]
  60 0028 029A     		ldr	r2, [sp, #8]
  61              	.LBE3:
  62              	.LBB4:
  80:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  63              		.loc 1 80 0
  64 002a 9A69     		ldr	r2, [r3, #24]
  65 002c 42F00402 		orr	r2, r2, #4
  66 0030 9A61     		str	r2, [r3, #24]
  67 0032 9A69     		ldr	r2, [r3, #24]
  68 0034 02F00402 		and	r2, r2, #4
  69 0038 0392     		str	r2, [sp, #12]
  70 003a 039A     		ldr	r2, [sp, #12]
  71              	.LBE4:
  72              	.LBB5:
  81:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  73              		.loc 1 81 0
  74 003c 9A69     		ldr	r2, [r3, #24]
  75 003e 42F00802 		orr	r2, r2, #8
  76 0042 9A61     		str	r2, [r3, #24]
  77 0044 9A69     		ldr	r2, [r3, #24]
  78 0046 02F00802 		and	r2, r2, #8
  79 004a 0492     		str	r2, [sp, #16]
  80 004c 049A     		ldr	r2, [sp, #16]
  81              	.LBE5:
  82              	.LBB6:
  82:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  83              		.loc 1 82 0
  84 004e 9A69     		ldr	r2, [r3, #24]
  85 0050 42F02002 		orr	r2, r2, #32
  86 0054 9A61     		str	r2, [r3, #24]
  87 0056 9B69     		ldr	r3, [r3, #24]
  88 0058 03F02003 		and	r3, r3, #32
  89 005c 0593     		str	r3, [sp, #20]
  90 005e 059B     		ldr	r3, [sp, #20]
ARM GAS  /tmp/cccSE1Gn.s 			page 4


  91              	.LBE6:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  85:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
  92              		.loc 1 85 0
  93 0060 234D     		ldr	r5, .L3+4
  94 0062 2846     		mov	r0, r5
  95 0064 2021     		movs	r1, #32
  96 0066 0022     		movs	r2, #0
  97 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
  98              	.LVL0:
  86:Core/Src/gpio.c **** 
  87:Core/Src/gpio.c ****   /*Configure GPIO pins : PE2 PE3 PE4 PE5 
  88:Core/Src/gpio.c ****                            PE6 PE7 PE8 PE9 
  89:Core/Src/gpio.c ****                            PE10 PE11 PE12 PE13 
  90:Core/Src/gpio.c ****                            PE14 PE15 PE0 PE1 */
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
  99              		.loc 1 91 0
 100 006c 4FF6FF73 		movw	r3, #65535
 101 0070 0693     		str	r3, [sp, #24]
  92:Core/Src/gpio.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
  93:Core/Src/gpio.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
  94:Core/Src/gpio.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 102              		.loc 1 95 0
 103 0072 0324     		movs	r4, #3
 104 0074 0794     		str	r4, [sp, #28]
  96:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 105              		.loc 1 96 0
 106 0076 1F48     		ldr	r0, .L3+8
 107 0078 06A9     		add	r1, sp, #24
 108 007a FFF7FEFF 		bl	HAL_GPIO_Init
 109              	.LVL1:
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC0 PC1 PC2 
  99:Core/Src/gpio.c ****                            PC3 PC4 PC5 PC6 
 100:Core/Src/gpio.c ****                            PC7 */
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 110              		.loc 1 101 0
 111 007e 42F2FF03 		movw	r3, #8447
 112 0082 0693     		str	r3, [sp, #24]
 102:Core/Src/gpio.c ****                           |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 103:Core/Src/gpio.c ****                           |GPIO_PIN_7;
 104:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 113              		.loc 1 104 0
 114 0084 0794     		str	r4, [sp, #28]
 105:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 115              		.loc 1 105 0
 116 0086 1C48     		ldr	r0, .L3+12
 117 0088 06A9     		add	r1, sp, #24
 118 008a FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL2:
 106:Core/Src/gpio.c **** 
 107:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3 
 108:Core/Src/gpio.c ****                            PA8 PA11 PA12 PA13 
 109:Core/Src/gpio.c ****                            PA14 PA15 */
 110:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
ARM GAS  /tmp/cccSE1Gn.s 			page 5


 120              		.loc 1 110 0
 121 008e 4FF60F13 		movw	r3, #63759
 122 0092 0693     		str	r3, [sp, #24]
 111:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 112:Core/Src/gpio.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 123              		.loc 1 113 0
 124 0094 0794     		str	r4, [sp, #28]
 114:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125              		.loc 1 114 0
 126 0096 1948     		ldr	r0, .L3+16
 127 0098 06A9     		add	r1, sp, #24
 128 009a FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL3:
 115:Core/Src/gpio.c **** 
 116:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10 
 117:Core/Src/gpio.c ****                            PB11 PB12 PB13 PB14 
 118:Core/Src/gpio.c ****                            PB3 PB4 PB6 PB7 
 119:Core/Src/gpio.c ****                            PB8 PB9 */
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 130              		.loc 1 120 0
 131 009e 47F6DF73 		movw	r3, #32735
 132 00a2 0693     		str	r3, [sp, #24]
 121:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 122:Core/Src/gpio.c ****                           |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7 
 123:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_9;
 124:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 133              		.loc 1 124 0
 134 00a4 0794     		str	r4, [sp, #28]
 125:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 135              		.loc 1 125 0
 136 00a6 2846     		mov	r0, r5
 137 00a8 06A9     		add	r1, sp, #24
 138 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL4:
 126:Core/Src/gpio.c **** 
 127:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 128:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Key_Pin;
 140              		.loc 1 128 0
 141 00ae 4FF40043 		mov	r3, #32768
 142 00b2 0693     		str	r3, [sp, #24]
 129:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 143              		.loc 1 129 0
 144 00b4 0026     		movs	r6, #0
 145 00b6 0796     		str	r6, [sp, #28]
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 146              		.loc 1 130 0
 147 00b8 0896     		str	r6, [sp, #32]
 131:Core/Src/gpio.c ****   HAL_GPIO_Init(Key_GPIO_Port, &GPIO_InitStruct);
 148              		.loc 1 131 0
 149 00ba 2846     		mov	r0, r5
 150 00bc 06A9     		add	r1, sp, #24
 151 00be FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL5:
 132:Core/Src/gpio.c **** 
 133:Core/Src/gpio.c ****   /*Configure GPIO pins : PD8 PD9 PD10 PD11 
 134:Core/Src/gpio.c ****                            PD12 PD13 PD14 PD15 
ARM GAS  /tmp/cccSE1Gn.s 			page 6


 135:Core/Src/gpio.c ****                            PD0 PD1 PD3 PD4 
 136:Core/Src/gpio.c ****                            PD5 PD6 PD7 */
 137:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 153              		.loc 1 137 0
 154 00c2 4FF6FB73 		movw	r3, #65531
 155 00c6 0693     		str	r3, [sp, #24]
 138:Core/Src/gpio.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 139:Core/Src/gpio.c ****                           |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4 
 140:Core/Src/gpio.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 141:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 156              		.loc 1 141 0
 157 00c8 0794     		str	r4, [sp, #28]
 142:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 158              		.loc 1 142 0
 159 00ca 0D48     		ldr	r0, .L3+20
 160 00cc 06A9     		add	r1, sp, #24
 161 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL6:
 143:Core/Src/gpio.c **** 
 144:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 145:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Led_Pin;
 163              		.loc 1 145 0
 164 00d2 2023     		movs	r3, #32
 165 00d4 0693     		str	r3, [sp, #24]
 146:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 146 0
 167 00d6 0123     		movs	r3, #1
 168 00d8 0793     		str	r3, [sp, #28]
 147:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 147 0
 170 00da 0896     		str	r6, [sp, #32]
 148:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 148 0
 172 00dc 0223     		movs	r3, #2
 173 00de 0993     		str	r3, [sp, #36]
 149:Core/Src/gpio.c ****   HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 174              		.loc 1 149 0
 175 00e0 2846     		mov	r0, r5
 176 00e2 06A9     		add	r1, sp, #24
 177 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL7:
 150:Core/Src/gpio.c **** 
 151:Core/Src/gpio.c **** }
 179              		.loc 1 151 0
 180 00e8 0AB0     		add	sp, sp, #40
 181              	.LCFI2:
 182              		.cfi_def_cfa_offset 16
 183              		@ sp needed
 184 00ea 70BD     		pop	{r4, r5, r6, pc}
 185              	.L4:
 186              		.align	2
 187              	.L3:
 188 00ec 00100240 		.word	1073876992
 189 00f0 000C0140 		.word	1073810432
 190 00f4 00180140 		.word	1073813504
 191 00f8 00100140 		.word	1073811456
 192 00fc 00080140 		.word	1073809408
ARM GAS  /tmp/cccSE1Gn.s 			page 7


 193 0100 00140140 		.word	1073812480
 194              		.cfi_endproc
 195              	.LFE63:
 197              		.section	.text.MX_GPIO_Toggle,"ax",%progbits
 198              		.align	2
 199              		.global	MX_GPIO_Toggle
 200              		.thumb
 201              		.thumb_func
 203              	MX_GPIO_Toggle:
 204              	.LFB64:
 152:Core/Src/gpio.c **** 
 153:Core/Src/gpio.c **** /* USER CODE BEGIN 2 */
 154:Core/Src/gpio.c **** void MX_GPIO_Toggle()
 155:Core/Src/gpio.c **** {
 205              		.loc 1 155 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 156:Core/Src/gpio.c ****   HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 214              		.loc 1 156 0
 215 0002 0248     		ldr	r0, .L7
 216 0004 2021     		movs	r1, #32
 217 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 218              	.LVL8:
 219 000a 08BD     		pop	{r3, pc}
 220              	.L8:
 221              		.align	2
 222              	.L7:
 223 000c 000C0140 		.word	1073810432
 224              		.cfi_endproc
 225              	.LFE64:
 227              		.text
 228              	.Letext0:
 229              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 230              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 231              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 232              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 233              		.file 6 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/cccSE1Gn.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cccSE1Gn.s:19     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cccSE1Gn.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cccSE1Gn.s:188    .text.MX_GPIO_Init:00000000000000ec $d
     /tmp/cccSE1Gn.s:198    .text.MX_GPIO_Toggle:0000000000000000 $t
     /tmp/cccSE1Gn.s:203    .text.MX_GPIO_Toggle:0000000000000000 MX_GPIO_Toggle
     /tmp/cccSE1Gn.s:223    .text.MX_GPIO_Toggle:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
