<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/uvd_v1_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - uvd_v1_0.c<span style="font-size: 80%;"> (source / <a href="uvd_v1_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">203</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Christian KÃ¶nig &lt;christian.koenig@amd.com&gt;
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600d.h&quot;
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : /**
<span class="lineNum">      31 </span>            :  * uvd_v1_0_get_rptr - get read pointer
<span class="lineNum">      32 </span>            :  *
<span class="lineNum">      33 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      34 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">      35 </span>            :  *
<a name="36"><span class="lineNum">      36 </span>            :  * Returns the current hardware read pointer</a>
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span><span class="lineNoCov">          0 : uint32_t uvd_v1_0_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">      39 </span>            :                            struct radeon_ring *ring)
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         return RREG32(UVD_RBC_RB_RPTR);</span>
<span class="lineNum">      42 </span>            : }
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : /**
<span class="lineNum">      45 </span>            :  * uvd_v1_0_get_wptr - get write pointer
<span class="lineNum">      46 </span>            :  *
<span class="lineNum">      47 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      48 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">      49 </span>            :  *
<a name="50"><span class="lineNum">      50 </span>            :  * Returns the current hardware write pointer</a>
<span class="lineNum">      51 </span>            :  */
<span class="lineNum">      52 </span><span class="lineNoCov">          0 : uint32_t uvd_v1_0_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">      53 </span>            :                            struct radeon_ring *ring)
<span class="lineNum">      54 </span>            : {
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         return RREG32(UVD_RBC_RB_WPTR);</span>
<span class="lineNum">      56 </span>            : }
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : /**
<span class="lineNum">      59 </span>            :  * uvd_v1_0_set_wptr - set write pointer
<span class="lineNum">      60 </span>            :  *
<span class="lineNum">      61 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      62 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">      63 </span>            :  *
<a name="64"><span class="lineNum">      64 </span>            :  * Commits the write pointer to the hardware</a>
<span class="lineNum">      65 </span>            :  */
<span class="lineNum">      66 </span><span class="lineNoCov">          0 : void uvd_v1_0_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">      67 </span>            :                        struct radeon_ring *ring)
<span class="lineNum">      68 </span>            : {
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : /**
<span class="lineNum">      73 </span>            :  * uvd_v1_0_fence_emit - emit an fence &amp; trap command
<span class="lineNum">      74 </span>            :  *
<span class="lineNum">      75 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      76 </span>            :  * @fence: fence to emit
<span class="lineNum">      77 </span>            :  *
<a name="78"><span class="lineNum">      78 </span>            :  * Write a fence and a trap command to the ring.</a>
<span class="lineNum">      79 </span>            :  */
<span class="lineNum">      80 </span><span class="lineNoCov">          0 : void uvd_v1_0_fence_emit(struct radeon_device *rdev,</span>
<span class="lineNum">      81 </span>            :                          struct radeon_fence *fence)
<span class="lineNum">      82 </span>            : {
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         uint64_t addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, addr &amp; 0xffffffff);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA0, 0));</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_DATA1, 0));</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_GPCOM_VCPU_CMD, 0));</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 2);</span>
<span class="lineNum">      99 </span>            :         return;
<span class="lineNum">     100 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            : /**
<span class="lineNum">     103 </span>            :  * uvd_v1_0_resume - memory controller programming
<span class="lineNum">     104 </span>            :  *
<span class="lineNum">     105 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     106 </span>            :  *
<a name="107"><span class="lineNum">     107 </span>            :  * Let the UVD memory controller know it's offsets</a>
<span class="lineNum">     108 </span>            :  */
<span class="lineNum">     109 </span><span class="lineNoCov">          0 : int uvd_v1_0_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     110 </span>            : {
<span class="lineNum">     111 </span>            :         uint64_t addr;
<span class="lineNum">     112 </span>            :         uint32_t size;
<span class="lineNum">     113 </span>            :         int r;
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         r = radeon_uvd_resume(rdev);</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :         /* programm the VCPU memory controller bits 0-27 */
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         addr = (rdev-&gt;uvd.gpu_addr &gt;&gt; 3) + 16;</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         size = RADEON_GPU_PAGE_ALIGN(rdev-&gt;uvd_fw-&gt;size) &gt;&gt; 3;</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET0, addr);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE0, size);</span>
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         addr += size;</span>
<span class="lineNum">     126 </span>            :         size = RADEON_UVD_STACK_SIZE &gt;&gt; 3;
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET1, addr);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE1, size);</span>
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         addr += size;</span>
<span class="lineNum">     131 </span>            :         size = RADEON_UVD_HEAP_SIZE &gt;&gt; 3;
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_OFFSET2, addr);</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CACHE_SIZE2, size);</span>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            :         /* bits 28-31 */
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         addr = (rdev-&gt;uvd.gpu_addr &gt;&gt; 28) &amp; 0xF;</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_ADDR_EXT, (addr &lt;&lt; 12) | (addr &lt;&lt; 0));</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            :         /* bits 32-39 */
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         addr = (rdev-&gt;uvd.gpu_addr &gt;&gt; 32) &amp; 0xFF;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_EXT40_ADDR, addr | (0x9 &lt;&lt; 16) | (0x1 &lt;&lt; 31));</span>
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         WREG32(UVD_FW_START, *((uint32_t*)rdev-&gt;uvd.cpu_addr));</span>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span>            : /**
<span class="lineNum">     149 </span>            :  * uvd_v1_0_init - start and test UVD block
<span class="lineNum">     150 </span>            :  *
<span class="lineNum">     151 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     152 </span>            :  *
<a name="153"><span class="lineNum">     153 </span>            :  * Initialize the hardware, boot up the VCPU and do some testing</a>
<span class="lineNum">     154 </span>            :  */
<span class="lineNum">     155 </span><span class="lineNoCov">          0 : int uvd_v1_0_init(struct radeon_device *rdev)</span>
<span class="lineNum">     156 </span>            : {
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">     158 </span>            :         uint32_t tmp;
<span class="lineNum">     159 </span>            :         int r;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            :         /* raise clocks while booting up the VCPU */
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_RV740)</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 radeon_set_uvd_clocks(rdev, 10000, 10000);</span>
<span class="lineNum">     164 </span>            :         else
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 radeon_set_uvd_clocks(rdev, 53300, 40000);</span>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         r = uvd_v1_0_start(rdev);</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     169 </span>            :                 goto done;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         ring-&gt;ready = true;</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         r = radeon_ring_test(rdev, R600_RING_TYPE_UVD_INDEX, ring);</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 ring-&gt;ready = false;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 goto done;</span>
<span class="lineNum">     176 </span>            :         }
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 10);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ring failed to lock UVD ring (%d).\n&quot;, r);</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 goto done;</span>
<span class="lineNum">     182 </span>            :         }
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            :         tmp = PACKET0(UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL, 0);
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, tmp);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xFFFFF);</span>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            :         tmp = PACKET0(UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL, 0);
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, tmp);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xFFFFF);</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            :         tmp = PACKET0(UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL, 0);
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, tmp);</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xFFFFF);</span>
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span>            :         /* Clear timeout status bits */
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_SEMA_TIMEOUT_STATUS, 0));</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x8);</span>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_SEMA_CNTL, 0));</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 3);</span>
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            : done:
<span class="lineNum">     206 </span>            :         /* lower clocks again */
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, 0, 0);</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;family) {</span>
<span class="lineNum">     211 </span>            :                 case CHIP_RV610:
<span class="lineNum">     212 </span>            :                 case CHIP_RV630:
<span class="lineNum">     213 </span>            :                 case CHIP_RV620:
<span class="lineNum">     214 </span>            :                         /* 64byte granularity workaround */
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                         WREG32(MC_CONFIG, 0);</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :                         WREG32(MC_CONFIG, 1 &lt;&lt; 4);</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :                         WREG32(RS_DQ_RD_RET_CONF, 0x3f);</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                         WREG32(MC_CONFIG, 0x1f);</span>
<span class="lineNum">     219 </span>            : 
<span class="lineNum">     220 </span>            :                         /* fall through */
<span class="lineNum">     221 </span>            :                 case CHIP_RV670:
<span class="lineNum">     222 </span>            :                 case CHIP_RV635:
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span>            :                         /* write clean workaround */
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :                         WREG32_P(UVD_VCPU_CNTL, 0x10, ~0x10);</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            :                 default:
<span class="lineNum">     229 </span>            :                         /* TODO: Do we need more? */
<span class="lineNum">     230 </span>            :                         break;
<span class="lineNum">     231 </span>            :                 }
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            :                 DRM_INFO(&quot;UVD initialized successfully.\n&quot;);
<span class="lineNum">     234 </span>            :         }
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     237 </span>            : }
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            : /**
<span class="lineNum">     240 </span>            :  * uvd_v1_0_fini - stop the hardware block
<span class="lineNum">     241 </span>            :  *
<span class="lineNum">     242 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     243 </span>            :  *
<a name="244"><span class="lineNum">     244 </span>            :  * Stop the UVD block, mark ring as not ready any more</a>
<span class="lineNum">     245 </span>            :  */
<span class="lineNum">     246 </span><span class="lineNoCov">          0 : void uvd_v1_0_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     247 </span>            : {
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         uvd_v1_0_stop(rdev);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         ring-&gt;ready = false;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : /**
<span class="lineNum">     255 </span>            :  * uvd_v1_0_start - start UVD block
<span class="lineNum">     256 </span>            :  *
<span class="lineNum">     257 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     258 </span>            :  *
<a name="259"><span class="lineNum">     259 </span>            :  * Setup and start the UVD block</a>
<span class="lineNum">     260 </span>            :  */
<span class="lineNum">     261 </span><span class="lineNoCov">          0 : int uvd_v1_0_start(struct radeon_device *rdev)</span>
<span class="lineNum">     262 </span>            : {
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">     264 </span>            :         uint32_t rb_bufsz;
<span class="lineNum">     265 </span>            :         int i, j, r;
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span>            :         /* disable byte swapping */
<span class="lineNum">     268 </span>            :         u32 lmi_swap_cntl = 0;
<span class="lineNum">     269 </span>            :         u32 mp_swap_cntl = 0;
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span>            :         /* disable clock gating */
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         WREG32(UVD_CGC_GATE, 0);</span>
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            :         /* disable interupt */
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_MASTINT_EN, 0, ~(1 &lt;&lt; 1));</span>
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            :         /* Stall UMC and register bus before resetting VCPU */
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_LMI_CTRL2, 1 &lt;&lt; 8, ~(1 &lt;&lt; 8));</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_RB_ARB_CTRL, 1 &lt;&lt; 3, ~(1 &lt;&lt; 3));</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            :         /* put LMI, VCPU, RBC etc... into reset */
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         WREG32(UVD_SOFT_RESET, LMI_SOFT_RESET | VCPU_SOFT_RESET |</span>
<span class="lineNum">     284 </span>            :                LBSI_SOFT_RESET | RBC_SOFT_RESET | CSM_SOFT_RESET |
<span class="lineNum">     285 </span>            :                CXW_SOFT_RESET | TAP_SOFT_RESET | LMI_UMC_SOFT_RESET);
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         mdelay(5);</span>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :         /* take UVD block out of reset */
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         WREG32_P(SRBM_SOFT_RESET, 0, ~SOFT_RESET_UVD);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         mdelay(5);</span>
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            :         /* initialize UVD memory controller */
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_CTRL, 0x40 | (1 &lt;&lt; 8) | (1 &lt;&lt; 13) |</span>
<span class="lineNum">     294 </span>            :                              (1 &lt;&lt; 21) | (1 &lt;&lt; 9) | (1 &lt;&lt; 20));
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">     297 </span>            :         /* swap (8 in 32) RB and IB */
<span class="lineNum">     298 </span>            :         lmi_swap_cntl = 0xa;
<span class="lineNum">     299 </span>            :         mp_swap_cntl = 0;
<span class="lineNum">     300 </span>            : #endif
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_SWAP_CNTL, lmi_swap_cntl);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         WREG32(UVD_MP_SWAP_CNTL, mp_swap_cntl);</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_MUXA0, 0x40c2040);</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_MUXA1, 0x0);</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_MUXB0, 0x40c2040);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_MUXB1, 0x0);</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_ALU, 0);</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         WREG32(UVD_MPC_SET_MUX, 0x88);</span>
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span>            :         /* take all subblocks out of reset, except VCPU */
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         WREG32(UVD_SOFT_RESET, VCPU_SOFT_RESET);</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         mdelay(5);</span>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span>            :         /* enable VCPU clock */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CNTL,  1 &lt;&lt; 9);</span>
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            :         /* enable UMC */
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_LMI_CTRL2, 0, ~(1 &lt;&lt; 8));</span>
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_RB_ARB_CTRL, 0, ~(1 &lt;&lt; 3));</span>
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span>            :         /* boot up the VCPU */
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         WREG32(UVD_SOFT_RESET, 0);</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         mdelay(10);</span>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 10; ++i) {</span>
<span class="lineNum">     328 </span>            :                 uint32_t status;
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; 100; ++j) {</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                         status = RREG32(UVD_STATUS);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                         if (status &amp; 2)</span>
<span class="lineNum">     332 </span>            :                                 break;
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         mdelay(10);</span>
<span class="lineNum">     334 </span>            :                 }
<span class="lineNum">     335 </span>            :                 r = 0;
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 if (status &amp; 2)</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;UVD not responding, trying to reset the VCPU!!!\n&quot;);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 WREG32_P(UVD_SOFT_RESET, VCPU_SOFT_RESET, ~VCPU_SOFT_RESET);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 mdelay(10);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 WREG32_P(UVD_SOFT_RESET, 0, ~VCPU_SOFT_RESET);</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 mdelay(10);</span>
<span class="lineNum">     344 </span>            :                 r = -1;
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;UVD not responding, giving up!!!\n&quot;);</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     350 </span>            :         }
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span>            :         /* enable interupt */
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_MASTINT_EN, 3&lt;&lt;1, ~(3 &lt;&lt; 1));</span>
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span>            :         /* force RBC into idle state */
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_CNTL, 0x11010101);</span>
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span>            :         /* Set the write pointer delay */
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_WPTR_CNTL, 0);</span>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span>            :         /* programm the 4GB memory segment for rptr and ring buffer */
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         WREG32(UVD_LMI_EXT40_ADDR, upper_32_bits(ring-&gt;gpu_addr) |</span>
<span class="lineNum">     363 </span>            :                                    (0x7 &lt;&lt; 16) | (0x1 &lt;&lt; 31));
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            :         /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_RPTR, 0x0);</span>
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = RREG32(UVD_RBC_RB_RPTR);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span>            :         /* set the ring address */
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_BASE, ring-&gt;gpu_addr);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span>            :         /* Set ring buffer size */
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring-&gt;ring_size);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         rb_bufsz = (0x1 &lt;&lt; 8) | rb_bufsz;</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_RBC_RB_CNTL, rb_bufsz, ~0x11f1f);</span>
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span>            : /**
<span class="lineNum">     383 </span>            :  * uvd_v1_0_stop - stop UVD block
<span class="lineNum">     384 </span>            :  *
<span class="lineNum">     385 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     386 </span>            :  *
<a name="387"><span class="lineNum">     387 </span>            :  * stop the UVD block</a>
<span class="lineNum">     388 </span>            :  */
<span class="lineNum">     389 </span><span class="lineNoCov">          0 : void uvd_v1_0_stop(struct radeon_device *rdev)</span>
<span class="lineNum">     390 </span>            : {
<span class="lineNum">     391 </span>            :         /* force RBC into idle state */
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         WREG32(UVD_RBC_RB_CNTL, 0x11010101);</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            :         /* Stall UMC and register bus before resetting VCPU */
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_LMI_CTRL2, 1 &lt;&lt; 8, ~(1 &lt;&lt; 8));</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_RB_ARB_CTRL, 1 &lt;&lt; 3, ~(1 &lt;&lt; 3));</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span>            :         /* put VCPU into reset */
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         WREG32(UVD_SOFT_RESET, VCPU_SOFT_RESET);</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         mdelay(5);</span>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            :         /* disable VCPU clock */
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         WREG32(UVD_VCPU_CNTL, 0x0);</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :         /* Unstall UMC and register bus */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_LMI_CTRL2, 0, ~(1 &lt;&lt; 8));</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         WREG32_P(UVD_RB_ARB_CTRL, 0, ~(1 &lt;&lt; 3));</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span>            : /**
<span class="lineNum">     412 </span>            :  * uvd_v1_0_ring_test - register write test
<span class="lineNum">     413 </span>            :  *
<span class="lineNum">     414 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     415 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">     416 </span>            :  *
<a name="417"><span class="lineNum">     417 </span>            :  * Test if we can successfully write to the context register</a>
<span class="lineNum">     418 </span>            :  */
<span class="lineNum">     419 </span><span class="lineNoCov">          0 : int uvd_v1_0_ring_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     420 </span>            : {
<span class="lineNum">     421 </span>            :         uint32_t tmp = 0;
<span class="lineNum">     422 </span>            :         unsigned i;
<span class="lineNum">     423 </span>            :         int r;
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         WREG32(UVD_CONTEXT_ID, 0xCAFEDEAD);</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 3);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring %d (%d).\n&quot;,</span>
<span class="lineNum">     429 </span>            :                           ring-&gt;idx, r);
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     431 </span>            :         }
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_CONTEXT_ID, 0));</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xDEADBEEF);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 tmp = RREG32(UVD_CONTEXT_ID);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span>
<span class="lineNum">     438 </span>            :                         break;
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     440 </span>            :         }
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">     443 </span>            :                 DRM_INFO(&quot;ring test on %d succeeded in %d usecs\n&quot;,
<span class="lineNum">     444 </span>            :                          ring-&gt;idx, i);
<span class="lineNum">     445 </span>            :         } else {
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ring %d test failed (0x%08X)\n&quot;,</span>
<span class="lineNum">     447 </span>            :                           ring-&gt;idx, tmp);
<span class="lineNum">     448 </span>            :                 r = -EINVAL;
<span class="lineNum">     449 </span>            :         }
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            : /**
<span class="lineNum">     454 </span>            :  * uvd_v1_0_semaphore_emit - emit semaphore command
<span class="lineNum">     455 </span>            :  *
<span class="lineNum">     456 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     457 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">     458 </span>            :  * @semaphore: semaphore to emit commands for
<span class="lineNum">     459 </span>            :  * @emit_wait: true if we should emit a wait command
<span class="lineNum">     460 </span>            :  *
<a name="461"><span class="lineNum">     461 </span>            :  * Emit a semaphore command (either wait or signal) to the UVD ring.</a>
<span class="lineNum">     462 </span>            :  */
<span class="lineNum">     463 </span><span class="lineNoCov">          0 : bool uvd_v1_0_semaphore_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     464 </span>            :                              struct radeon_ring *ring,
<span class="lineNum">     465 </span>            :                              struct radeon_semaphore *semaphore,
<span class="lineNum">     466 </span>            :                              bool emit_wait)
<span class="lineNum">     467 </span>            : {
<span class="lineNum">     468 </span>            :         /* disable semaphores for UVD V1 hardware */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     470 </span>            : }
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span>            : /**
<span class="lineNum">     473 </span>            :  * uvd_v1_0_ib_execute - execute indirect buffer
<span class="lineNum">     474 </span>            :  *
<span class="lineNum">     475 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     476 </span>            :  * @ib: indirect buffer to execute
<span class="lineNum">     477 </span>            :  *
<a name="478"><span class="lineNum">     478 </span>            :  * Write ring commands to execute the indirect buffer</a>
<span class="lineNum">     479 </span>            :  */
<span class="lineNum">     480 </span><span class="lineNoCov">          0 : void uvd_v1_0_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">     481 </span>            : {
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">     483 </span>            : 
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_RBC_IB_BASE, 0));</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;gpu_addr);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(UVD_RBC_IB_SIZE, 0));</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw);</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span>            : /**
<span class="lineNum">     491 </span>            :  * uvd_v1_0_ib_test - test ib execution
<span class="lineNum">     492 </span>            :  *
<span class="lineNum">     493 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     494 </span>            :  * @ring: radeon_ring pointer
<span class="lineNum">     495 </span>            :  *
<a name="496"><span class="lineNum">     496 </span>            :  * Test if we can successfully execute an IB</a>
<span class="lineNum">     497 </span>            :  */
<span class="lineNum">     498 </span><span class="lineNoCov">          0 : int uvd_v1_0_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     499 </span>            : {
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence = NULL;</span>
<span class="lineNum">     501 </span>            :         int r;
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_RV740)</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 r = radeon_set_uvd_clocks(rdev, 10000, 10000);</span>
<span class="lineNum">     505 </span>            :         else
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 r = radeon_set_uvd_clocks(rdev, 53300, 40000);</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to raise UVD clocks (%d).\n&quot;, r);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     510 </span>            :         }
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         r = radeon_uvd_get_create_msg(rdev, ring-&gt;idx, 1, NULL);</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get create msg (%d).\n&quot;, r);</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     516 </span>            :         }
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         r = radeon_uvd_get_destroy_msg(rdev, ring-&gt;idx, 1, &amp;fence);</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get destroy ib (%d).\n&quot;, r);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     522 </span>            :         }
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         r = radeon_fence_wait(fence, false);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: fence wait failed (%d).\n&quot;, r);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     528 </span>            :         }
<span class="lineNum">     529 </span>            :         DRM_INFO(&quot;ib test on ring %d succeeded\n&quot;,  ring-&gt;idx);
<span class="lineNum">     530 </span>            : error:
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         radeon_fence_unref(&amp;fence);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, 0, 0);</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
