-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity disparityMap is
generic (
    C_S_AXI_CONTROL_BUS_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    dMapout_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    dMapout_TVALID : OUT STD_LOGIC;
    dMapout_TREADY : IN STD_LOGIC;
    dMapout_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    dMapout_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CONTROL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    AXI_LITE_clk : IN STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : IN STD_LOGIC );
end;


architecture behav of disparityMap is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "disparityMap,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=210,HLS_SYN_DSP=46,HLS_SYN_FF=4259,HLS_SYN_LUT=6100,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000001000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000010000000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000100000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001000000000";
    constant ap_ST_fsm_pp1_stage5 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000010000000000";
    constant ap_ST_fsm_pp1_stage6 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000100000000000";
    constant ap_ST_fsm_pp1_stage7 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";
    constant ap_ST_fsm_pp1_stage8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000010000000000000";
    constant ap_ST_fsm_pp1_stage9 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000100000000000000";
    constant ap_ST_fsm_pp1_stage10 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000001000000000000000";
    constant ap_ST_fsm_pp1_stage11 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000010000000000000000";
    constant ap_ST_fsm_pp1_stage12 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000100000000000000000";
    constant ap_ST_fsm_pp1_stage13 : STD_LOGIC_VECTOR (28 downto 0) := "00000000001000000000000000000";
    constant ap_ST_fsm_pp1_stage14 : STD_LOGIC_VECTOR (28 downto 0) := "00000000010000000000000000000";
    constant ap_ST_fsm_pp1_stage15 : STD_LOGIC_VECTOR (28 downto 0) := "00000000100000000000000000000";
    constant ap_ST_fsm_pp1_stage16 : STD_LOGIC_VECTOR (28 downto 0) := "00000001000000000000000000000";
    constant ap_ST_fsm_pp1_stage17 : STD_LOGIC_VECTOR (28 downto 0) := "00000010000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (28 downto 0) := "00000100000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (28 downto 0) := "00001000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (28 downto 0) := "00010000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (28 downto 0) := "00100000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (28 downto 0) := "01000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (28 downto 0) := "10000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_FFFFFFFA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111010";
    constant ap_const_lv32_FFFFFFF9 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111001";
    constant ap_const_lv32_FFFFFFF8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111000";
    constant ap_const_lv32_FFFFFFF7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110111";
    constant ap_const_lv32_FFFFFFF6 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110110";
    constant ap_const_lv32_FFFFFFF5 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110101";
    constant ap_const_lv32_FFFFFFF4 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110100";
    constant ap_const_lv32_FFFFFFF3 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110011";
    constant ap_const_lv32_FFFFFFF2 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110010";
    constant ap_const_lv32_FFFFFFF1 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv33_1FFFFFFFF : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_FFFFFFF0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv81_11111111112 : STD_LOGIC_VECTOR (80 downto 0) := "000000000000000000000000000000000000000010001000100010001000100010001000100010010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal INPUT_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_data_V_0_vld_in : STD_LOGIC;
    signal INPUT_data_V_0_vld_out : STD_LOGIC;
    signal INPUT_data_V_0_ack_in : STD_LOGIC;
    signal INPUT_data_V_0_ack_out : STD_LOGIC;
    signal INPUT_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_data_V_0_sel_rd : STD_LOGIC := '0';
    signal INPUT_data_V_0_sel_wr : STD_LOGIC := '0';
    signal INPUT_data_V_0_sel : STD_LOGIC;
    signal INPUT_data_V_0_load_A : STD_LOGIC;
    signal INPUT_data_V_0_load_B : STD_LOGIC;
    signal INPUT_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal INPUT_data_V_0_state_cmp_full : STD_LOGIC;
    signal INPUT_last_V_0_vld_in : STD_LOGIC;
    signal INPUT_last_V_0_ack_out : STD_LOGIC;
    signal INPUT_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal OUTPUT_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_data_V_1_vld_in : STD_LOGIC;
    signal OUTPUT_data_V_1_vld_out : STD_LOGIC;
    signal OUTPUT_data_V_1_ack_in : STD_LOGIC;
    signal OUTPUT_data_V_1_ack_out : STD_LOGIC;
    signal OUTPUT_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal OUTPUT_data_V_1_sel_rd : STD_LOGIC := '0';
    signal OUTPUT_data_V_1_sel_wr : STD_LOGIC := '0';
    signal OUTPUT_data_V_1_sel : STD_LOGIC;
    signal OUTPUT_data_V_1_load_A : STD_LOGIC;
    signal OUTPUT_data_V_1_load_B : STD_LOGIC;
    signal OUTPUT_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal OUTPUT_data_V_1_state_cmp_full : STD_LOGIC;
    signal OUTPUT_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_user_V_1_vld_in : STD_LOGIC;
    signal OUTPUT_user_V_1_vld_out : STD_LOGIC;
    signal OUTPUT_user_V_1_ack_in : STD_LOGIC;
    signal OUTPUT_user_V_1_ack_out : STD_LOGIC;
    signal OUTPUT_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_user_V_1_sel_rd : STD_LOGIC := '0';
    signal OUTPUT_user_V_1_sel_wr : STD_LOGIC := '0';
    signal OUTPUT_user_V_1_sel : STD_LOGIC;
    signal OUTPUT_user_V_1_load_A : STD_LOGIC;
    signal OUTPUT_user_V_1_load_B : STD_LOGIC;
    signal OUTPUT_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal OUTPUT_user_V_1_state_cmp_full : STD_LOGIC;
    signal OUTPUT_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_last_V_1_vld_in : STD_LOGIC;
    signal OUTPUT_last_V_1_vld_out : STD_LOGIC;
    signal OUTPUT_last_V_1_ack_in : STD_LOGIC;
    signal OUTPUT_last_V_1_ack_out : STD_LOGIC;
    signal OUTPUT_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal OUTPUT_last_V_1_sel_rd : STD_LOGIC := '0';
    signal OUTPUT_last_V_1_sel_wr : STD_LOGIC := '0';
    signal OUTPUT_last_V_1_sel : STD_LOGIC;
    signal OUTPUT_last_V_1_load_A : STD_LOGIC;
    signal OUTPUT_last_V_1_load_B : STD_LOGIC;
    signal OUTPUT_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal OUTPUT_last_V_1_state_cmp_full : STD_LOGIC;
    signal rows_V : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_V : STD_LOGIC_VECTOR (31 downto 0);
    signal cost_d_temp_right_V_s : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_8 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_9 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_10 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_11 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_12 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_13 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_14 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal cost_d_temp_right_V_15 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal pixel_values_right_V_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pixel_values_right_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal exponentials_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exponentials_V_ce0 : STD_LOGIC;
    signal exponentials_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal dMapout_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_rst_n_AXI_LITE_clk_inv : STD_LOGIC;
    signal indvar_flatten_reg_858 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_op_assign_reg_870 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_2_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_01027_1_reg_893 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_1_reg_905 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01027_4_1_reg_951 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_1_reg_962 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01189_2_1_reg_973 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01027_4_2_reg_995 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_2_reg_1006 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_3_reg_1038 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_4_reg_1081 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01027_4_6_reg_1168 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_6_reg_1179 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01189_2_6_reg_1190 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01027_4_7_reg_1212 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_7_reg_1223 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_8_reg_1255 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_9_reg_1298 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01027_4_10_reg_1386 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_10_reg_1397 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01189_2_10_reg_1408 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01027_4_11_reg_1430 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_11_reg_1441 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_12_reg_1474 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_01027_4_13_reg_1517 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0943_4_13_reg_1528 : STD_LOGIC_VECTOR (17 downto 0);
    signal col_packets_fu_1758_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal packets_fu_1771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal r_1_fu_1785_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_1_reg_4920 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_1_fu_1791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_4925 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ret_V_fu_1863_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal bound_fu_1875_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_flatten_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_reg_4958_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_4962 : STD_LOGIC_VECTOR (0 downto 0);
    signal row3_fu_1891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row3_reg_4968 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_mid2_v_v_fu_1903_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_mid2_v_v_reg_4978 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_35_fu_1911_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_35_reg_4983 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_op_assign_2_mid2_fu_1915_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_2_mid2_reg_4988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state7_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state25_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal i_op_assign_2_mid2_reg_4988_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_cast_fu_1926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_cast_reg_5010 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_cast_reg_5010_pp1_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_1951_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_reg_5035 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_reg_5040 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_reg_5060 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_reg_5109 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state8_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state26_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal tmp_12_reg_5109_pp1_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal leftImage_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal leftImage_V_load_reg_5129 : STD_LOGIC_VECTOR (7 downto 0);
    signal leftImage_V_load_reg_5129_pp1_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal rightImage_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rightImage_V_load_reg_5187 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_values_left_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_values_left_V_2_reg_5195 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_values_left_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_values_left_V_4_reg_5202 : STD_LOGIC_VECTOR (7 downto 0);
    signal cost_last_line_0_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_0_V_2_reg_5209 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_1_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_1_V_1_reg_5214 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_2_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_2_V_1_reg_5219 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_3_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_3_V_1_reg_5224 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_4_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_4_V_1_reg_5229 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_5_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_5_V_1_reg_5234 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_6_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_6_V_1_reg_5239 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_7_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_7_V_1_reg_5244 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_8_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_8_V_1_reg_5249 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_9_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_9_V_1_reg_5254 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_state9_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_state27_pp1_stage3_iter1 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal tmp_23_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_5269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_state10_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_state28_pp1_stage4_iter1 : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal tmp_23_reg_5269_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mu_right_V_reg_5289 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_5299 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_last_line_10_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_10_V_2_reg_5304 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_reg_5314 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage5 : signal is "none";
    signal ap_block_state11_pp1_stage5_iter0 : BOOLEAN;
    signal ap_block_state29_pp1_stage5_iter1 : BOOLEAN;
    signal ap_block_pp1_stage5_11001 : BOOLEAN;
    signal sel_tmp_reg_5314_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mu_diagonal_V_2_fu_2075_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_diagonal_V_2_reg_5334 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_2083_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_29_reg_5339 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_fu_4726_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_reg_5357 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_1_fu_4732_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_1_reg_5362 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_last_line_11_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_11_V_2_reg_5367 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_30_fu_2105_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_reg_5377 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp1_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage6 : signal is "none";
    signal ap_block_state12_pp1_stage6_iter0 : BOOLEAN;
    signal ap_block_state30_pp1_stage6_iter1 : BOOLEAN;
    signal ap_block_pp1_stage6_11001 : BOOLEAN;
    signal cost_d_diagonal_V_fu_4738_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_reg_5395 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_1_fu_4744_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_1_reg_5400 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_last_line_12_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_12_V_2_reg_5405 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next_fu_2114_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten_next_reg_5415 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage7 : signal is "none";
    signal ap_block_state13_pp1_stage7_iter0 : BOOLEAN;
    signal ap_block_state31_pp1_stage7_iter1 : BOOLEAN;
    signal ap_block_pp1_stage7_11001 : BOOLEAN;
    signal p_Val2_5_fu_2144_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_fu_2180_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal min_cost_V_cast_cast_fu_2206_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_40_reg_5435 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_2_fu_4750_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_2_reg_5439 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_2_fu_4755_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_2_reg_5444 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_last_line_13_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_13_V_2_reg_5449 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixel_values_right_V_29_reg_5459 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage8 : signal is "none";
    signal ap_block_state14_pp1_stage8_iter0 : BOOLEAN;
    signal ap_block_state32_pp1_stage8_iter1 : BOOLEAN;
    signal ap_block_pp1_stage8_11001 : BOOLEAN;
    signal p_Val2_5_1_fu_2253_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_1_reg_5464 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_1_fu_2289_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_1_reg_5469 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_1_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_1_reg_5474 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_actual_V_2_1_1_fu_2325_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_1_1_reg_5479 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_44_2_fu_2333_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_2_reg_5484 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_2346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_5489 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_3_fu_4760_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_3_reg_5493 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_3_fu_4765_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_3_reg_5498 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_last_line_14_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_14_V_2_reg_5503 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixel_values_right_V_28_reg_5508 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage9 : signal is "none";
    signal ap_block_state15_pp1_stage9_iter0 : BOOLEAN;
    signal ap_block_state33_pp1_stage9_iter1 : BOOLEAN;
    signal ap_block_pp1_stage9_11001 : BOOLEAN;
    signal p_Val2_5_2_fu_2412_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_2_reg_5513 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_2_fu_2449_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_2_reg_5518 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_2_s_fu_2475_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_2_s_reg_5523 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_2_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_2_reg_5528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_5534 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_4_fu_4770_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_4_reg_5538 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_4_fu_4775_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_4_reg_5543 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_27_reg_5553 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage10 : signal is "none";
    signal ap_block_state16_pp1_stage10_iter0 : BOOLEAN;
    signal ap_block_state34_pp1_stage10_iter1 : BOOLEAN;
    signal ap_block_pp1_stage10_11001 : BOOLEAN;
    signal p_01181_2_1_cast_fu_2509_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cost_d_actual_V_2_2_1_fu_2513_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_1_cast_14_fu_2519_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_5_3_fu_2572_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_3_reg_5573 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_3_fu_2609_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_3_reg_5578 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_3_fu_2629_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_3_reg_5583 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_2638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_5588 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_5_fu_4780_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_5_reg_5592 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_5_fu_4785_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_5_reg_5597 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_last_line_15_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_15_V_2_reg_5602 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixel_values_right_V_26_reg_5607 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage11 : signal is "none";
    signal ap_block_state17_pp1_stage11_iter0 : BOOLEAN;
    signal ap_block_pp1_stage11_11001 : BOOLEAN;
    signal cost_d_actual_V_2_3_1_fu_2668_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_2_16_fu_2676_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_5_4_fu_2730_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_4_reg_5622 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_1_4_fu_2751_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_4_reg_5627 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_48_fu_2766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_5632 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_6_fu_4790_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_6_reg_5636 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_6_fu_4795_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_6_reg_5641 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_25_reg_5646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage12 : signal is "none";
    signal ap_block_state18_pp1_stage12_iter0 : BOOLEAN;
    signal ap_block_pp1_stage12_11001 : BOOLEAN;
    signal p_01181_2_3_cast_fu_2787_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_6_4_fu_2794_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_4_1_fu_2830_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_3_cast_18_fu_2838_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_i7_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i7_reg_5671 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_i_i7_fu_2851_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i7_reg_5676 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i7_19_fu_2856_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i7_19_reg_5681 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_5_fu_2880_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_5_reg_5686 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_2890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_5692 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_7_fu_4800_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_7_reg_5696 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_7_fu_4805_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_7_reg_5701 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_5_fu_2940_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp1_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage13 : signal is "none";
    signal ap_block_state19_pp1_stage13_iter0 : BOOLEAN;
    signal ap_block_pp1_stage13_11001 : BOOLEAN;
    signal cost_d_actual_V_2_5_1_fu_2976_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_4_20_fu_2984_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1668_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_6_reg_5721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_2995_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_5726 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_8_fu_4810_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_8_reg_5730 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_8_fu_4815_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_8_reg_5735 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_24_reg_5740 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage14 : signal is "none";
    signal ap_block_state20_pp1_stage14_iter0 : BOOLEAN;
    signal ap_block_pp1_stage14_11001 : BOOLEAN;
    signal p_Val2_5_6_fu_3061_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_6_reg_5745 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_6_fu_3098_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_6_reg_5750 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_6_1_fu_3134_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_6_1_reg_5755 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_5_22_fu_3142_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_01181_2_5_22_reg_5760 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_7_reg_5765 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_3153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_5770 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_9_fu_4820_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_9_reg_5774 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_9_fu_4825_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_9_reg_5779 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_23_reg_5784 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage15 : signal is "none";
    signal ap_block_state21_pp1_stage15_iter0 : BOOLEAN;
    signal ap_block_pp1_stage15_11001 : BOOLEAN;
    signal p_Val2_5_7_fu_3219_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_7_reg_5789 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_7_fu_3256_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_7_reg_5794 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_7_s_fu_3282_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_7_s_reg_5799 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_7_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_7_reg_5804 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_3295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_5810 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_s_fu_4830_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_s_reg_5814 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_s_fu_4835_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_s_reg_5819 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_22_reg_5824 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage16 : signal is "none";
    signal ap_block_state22_pp1_stage16_iter0 : BOOLEAN;
    signal ap_block_pp1_stage16_11001 : BOOLEAN;
    signal cost_d_actual_V_2_7_1_fu_3316_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_6_24_fu_3322_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_5_8_fu_3375_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_8_reg_5839 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_8_fu_3412_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_8_reg_5844 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_8_fu_3432_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_8_reg_5849 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_58_fu_3441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_5854 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_10_fu_4840_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_10_reg_5858 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_10_fu_4845_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_10_reg_5863 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_21_reg_5868 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage17 : signal is "none";
    signal ap_block_state23_pp1_stage17_iter0 : BOOLEAN;
    signal ap_block_pp1_stage17_11001 : BOOLEAN;
    signal p_01181_2_7_cast_fu_3462_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal cost_d_actual_V_2_8_1_fu_3475_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_7_cast_26_fu_3483_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_5_9_fu_3537_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_9_reg_5888 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_1_9_fu_3558_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_9_reg_5893 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_60_fu_3573_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_5898 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_11_fu_4850_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_11_reg_5902 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_11_fu_4855_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_11_reg_5907 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_20_reg_5912 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_9_fu_3597_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_9_1_fu_3633_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_8_28_fu_3641_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_i_i12_fu_3649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i12_reg_5932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_i_i12_fu_3654_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i12_reg_5937 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i12_29_fu_3659_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i12_29_reg_5942 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_s_fu_3683_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_s_reg_5947 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_62_fu_3693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_5953 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_12_fu_4860_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_12_reg_5957 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_12_fu_4865_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_12_reg_5962 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_s_fu_3743_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_c_1_fu_3779_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_9_32_fu_3787_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1718_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_10_reg_5982 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_64_fu_3795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_5987 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_13_fu_4870_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_13_reg_5991 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_19_reg_5996 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_10_fu_3861_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_10_reg_6001 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_10_fu_3898_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_10_reg_6006 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_10_2_fu_3934_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_10_2_reg_6011 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_1_34_fu_3942_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_01181_2_1_34_reg_6016 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_11_reg_6021 : STD_LOGIC_VECTOR (31 downto 0);
    signal cost_d_diagonal_V_13_fu_4875_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_13_reg_6026 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_66_fu_3953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_6031 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_right_V_14_fu_4880_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_14_reg_6035 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_18_reg_6040 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_11_fu_4019_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_11_reg_6045 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_11_fu_4056_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_11_reg_6050 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_11_1_fu_4082_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal cost_d_actual_V_2_11_1_reg_6055 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_11_fu_4086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_11_reg_6060 : STD_LOGIC_VECTOR (0 downto 0);
    signal cost_d_diagonal_V_14_fu_4885_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_14_reg_6066 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_values_right_V_17_reg_6071 : STD_LOGIC_VECTOR (7 downto 0);
    signal cost_d_actual_V_2_11_2_fu_4104_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_3_36_fu_4110_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_5_12_fu_4163_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_12_reg_6086 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_12_fu_4200_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_12_reg_6091 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_2_12_fu_4220_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_12_reg_6096 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixel_values_right_V_15_reg_6101 : STD_LOGIC_VECTOR (7 downto 0);
    signal cost_d_actual_V_2_12_2_fu_4254_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_7_38_fu_4262_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_5_13_fu_4316_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_13_reg_6118 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_actual_V_1_13_fu_4337_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_13_reg_6123 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_2_13_2_fu_4389_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_01181_2_10_40_fu_4397_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_i_i17_fu_4405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i17_reg_6138 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_i_i17_fu_4409_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i17_reg_6143 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i17_42_fu_4413_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i17_42_reg_6148 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_14_fu_4441_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_14_reg_6153 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_14_fu_4448_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_14_reg_6159 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_1_14_reg_6164 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_01181_2_s_43_fu_4521_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_6_reg_6179 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_4620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal tmp_5_fu_4628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_2_fu_4643_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_2_reg_6197 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal tmp_11_fu_4653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_6202 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_4638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_4677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_6218 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_4683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_6223 : STD_LOGIC_VECTOR (0 downto 0);
    signal dMap_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dMap_V_load_reg_6228 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal dMap_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dMap_V_load_1_reg_6233 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_4708_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage7_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state13 : STD_LOGIC;
    signal ap_block_pp1_stage17_subdone : BOOLEAN;
    signal ap_block_pp1_stage10_subdone : BOOLEAN;
    signal dMap_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal dMap_V_ce0 : STD_LOGIC;
    signal dMap_V_we0 : STD_LOGIC;
    signal dMap_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal dMap_V_ce1 : STD_LOGIC;
    signal leftImage_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal leftImage_V_ce0 : STD_LOGIC;
    signal leftImage_V_we0 : STD_LOGIC;
    signal leftImage_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal leftImage_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal leftImage_V_ce1 : STD_LOGIC;
    signal leftImage_V_we1 : STD_LOGIC;
    signal leftImage_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rightImage_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal rightImage_V_ce0 : STD_LOGIC;
    signal rightImage_V_we0 : STD_LOGIC;
    signal rightImage_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rightImage_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rightImage_V_ce1 : STD_LOGIC;
    signal rightImage_V_we1 : STD_LOGIC;
    signal rightImage_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_values_left_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixel_values_left_V_ce0 : STD_LOGIC;
    signal pixel_values_left_V_we0 : STD_LOGIC;
    signal pixel_values_left_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal pixel_values_left_V_ce1 : STD_LOGIC;
    signal cost_last_line_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_0_V_ce0 : STD_LOGIC;
    signal cost_last_line_0_V_we0 : STD_LOGIC;
    signal cost_last_line_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_1_V_ce0 : STD_LOGIC;
    signal cost_last_line_1_V_we0 : STD_LOGIC;
    signal cost_last_line_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_2_V_ce0 : STD_LOGIC;
    signal cost_last_line_2_V_we0 : STD_LOGIC;
    signal cost_last_line_3_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_3_V_ce0 : STD_LOGIC;
    signal cost_last_line_3_V_we0 : STD_LOGIC;
    signal cost_last_line_4_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_4_V_ce0 : STD_LOGIC;
    signal cost_last_line_4_V_we0 : STD_LOGIC;
    signal cost_last_line_5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_5_V_ce0 : STD_LOGIC;
    signal cost_last_line_5_V_we0 : STD_LOGIC;
    signal cost_last_line_6_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_6_V_ce0 : STD_LOGIC;
    signal cost_last_line_6_V_we0 : STD_LOGIC;
    signal cost_last_line_7_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_7_V_ce0 : STD_LOGIC;
    signal cost_last_line_7_V_we0 : STD_LOGIC;
    signal cost_last_line_8_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_8_V_ce0 : STD_LOGIC;
    signal cost_last_line_8_V_we0 : STD_LOGIC;
    signal cost_last_line_9_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_9_V_ce0 : STD_LOGIC;
    signal cost_last_line_9_V_we0 : STD_LOGIC;
    signal cost_last_line_10_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_10_V_ce0 : STD_LOGIC;
    signal cost_last_line_10_V_we0 : STD_LOGIC;
    signal cost_last_line_11_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_11_V_ce0 : STD_LOGIC;
    signal cost_last_line_11_V_we0 : STD_LOGIC;
    signal cost_last_line_12_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_12_V_ce0 : STD_LOGIC;
    signal cost_last_line_12_V_we0 : STD_LOGIC;
    signal cost_last_line_13_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_13_V_ce0 : STD_LOGIC;
    signal cost_last_line_13_V_we0 : STD_LOGIC;
    signal cost_last_line_14_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_14_V_ce0 : STD_LOGIC;
    signal cost_last_line_14_V_we0 : STD_LOGIC;
    signal cost_last_line_15_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_last_line_15_V_ce0 : STD_LOGIC;
    signal cost_last_line_15_V_we0 : STD_LOGIC;
    signal r_reg_847 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_862_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_i_op_assign_phi_fu_874_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_op_assign_2_phi_fu_885_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_01027_1_phi_fu_897_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage7 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_0943_1_phi_fu_909_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_reg_917 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_reg_928 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_reg_939 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_p_01027_4_1_phi_fu_954_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage9 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_1_phi_fu_965_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_01189_2_1_phi_fu_976_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_01027_4_2_phi_fu_998_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage10 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage11 : BOOLEAN;
    signal ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage12 : BOOLEAN;
    signal ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_01027_4_6_phi_fu_1171_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage15 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_6_phi_fu_1182_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_01189_2_6_phi_fu_1193_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage16 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage17 : BOOLEAN;
    signal ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_01027_4_10_phi_fu_1389_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_10_phi_fu_1400_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_01189_2_10_phi_fu_1411_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage5 : BOOLEAN;
    signal ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp1_stage6 : BOOLEAN;
    signal p_Val2_6_13_fu_4352_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 : STD_LOGIC_VECTOR (3 downto 0);
    signal r8_reg_1594 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_1803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_1818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal tmp_25_fu_1937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal tmp_i_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i1_fu_2034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage8 : BOOLEAN;
    signal ap_block_pp1_stage14 : BOOLEAN;
    signal tmp_14_fu_4661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_4672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_4693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_4703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cost_d_actual_V_1_fu_2164_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_1_fu_2273_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_2_fu_2433_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_3_fu_2593_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_5_fu_2924_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_6_fu_3082_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_7_fu_3240_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_8_fu_3396_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp1_stage13 : BOOLEAN;
    signal cost_d_actual_V_1_s_fu_3727_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_10_fu_3882_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_11_fu_4040_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_12_fu_4184_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_1_14_fu_4486_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mu_diagonal_V_3_fu_344 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_right_V_2_fu_348 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_right_V_1_fu_2056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1728_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1738_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal packets_fu_1771_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal packets_fu_1771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_cast_fu_1776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1813_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_cast_fu_1860_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal cast_fu_1869_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_1875_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_1875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4719_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_1931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_cast_fu_1942_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_i_i_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_44_fu_1992_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i_fu_1988_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i_fu_1996_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_45_fu_2022_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i1_fu_2018_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i1_fu_2026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_mid1_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_mid2_fu_2050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mu_diagonal_V_1_fu_2067_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_i2_fu_2120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_10_fu_2128_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i2_fu_2124_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i2_fu_2132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_11_fu_2150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cost_d_actual_V_cast_fu_2140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_7_cast_fu_2160_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_11_fu_2186_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cost_d_actual_V_1_ca_fu_2170_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_cast_fu_2196_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_fu_2200_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_i3_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i3_12_fu_2236_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i3_fu_2231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i3_fu_2241_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2259_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_1_cast_fu_2269_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_cas_fu_2249_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_1_fu_2295_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_1_cast_fu_2305_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_1_s_fu_2279_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_1_fu_2309_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_1_s_fu_2315_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_3_fu_2341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i4_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i4_13_fu_2377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i4_fu_2372_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i4_fu_2382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_2394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_2419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_2_cast_fu_2429_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_16_c_fu_2390_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_2_fu_2455_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_2_cast_fu_2465_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_2_s_fu_2439_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_2_fu_2469_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i5_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i5_15_fu_2536_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i5_fu_2531_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i5_fu_2541_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_2553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_2579_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_3_cast_fu_2589_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_3_ca_fu_2549_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_3_fu_2615_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_3_cast_fu_2625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_3_s_fu_2599_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cost_d_actual_V_2_3_s_fu_2659_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_3_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i6_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i6_17_fu_2694_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i6_fu_2689_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i6_fu_2699_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_2711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_2737_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_4_cast_fu_2747_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_4_ca_fu_2707_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_1_4_fu_2800_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_4_cast_fu_2810_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_4_s_fu_2791_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_4_fu_2814_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_4_s_fu_2820_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_4_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2861_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_2869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_i_i7_fu_2902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_2911_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_5_cast_fu_2920_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_5_ca_fu_2907_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_5_fu_2946_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_5_cast_fu_2956_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_5_s_fu_2930_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_5_fu_2960_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_5_s_fu_2966_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_5_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i8_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i8_21_fu_3026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i8_fu_3021_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i8_fu_3031_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_3043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_3068_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_6_cast_fu_3078_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_6_ca_fu_3039_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_6_fu_3104_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_6_cast_fu_3114_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_6_s_fu_3088_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_6_fu_3118_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_6_s_fu_3124_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_6_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i9_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i9_23_fu_3184_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i9_fu_3179_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i9_fu_3189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_3201_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_3214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_3226_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_7_cast_fu_3236_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_7_ca_fu_3197_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_7_fu_3262_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_7_cast_fu_3272_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_7_s_fu_3246_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_7_fu_3276_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i10_fu_3329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i10_25_fu_3339_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i10_fu_3334_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i10_fu_3344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_3356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev6_fu_3364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_3370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_3382_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_8_cast_fu_3392_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_8_ca_fu_3352_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_8_fu_3418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_8_cast_fu_3428_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_8_s_fu_3402_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cost_d_actual_V_2_8_s_fu_3466_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_8_fu_3469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i11_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i11_27_fu_3501_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i11_fu_3496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i11_fu_3506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_3518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev7_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_fu_3532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_3544_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_9_cast_fu_3554_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_9_ca_fu_3514_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_9_fu_3603_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_9_cast_fu_3613_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_9_s_fu_3594_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_9_fu_3617_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_9_s_fu_3623_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_9_fu_3627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_3664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev8_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_fu_3678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_i_i12_fu_3705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_3714_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_cast_30_fu_3723_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_10_c_fu_3710_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_s_fu_3749_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_cast_31_fu_3759_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_c_fu_3733_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_s_fu_3763_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_c_fu_3769_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_s_fu_3773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i13_fu_3816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i13_33_fu_3826_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i13_fu_3821_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i13_fu_3831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_3843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev9_fu_3850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_3856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_17_fu_3868_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_10_cast_fu_3878_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_11_c_fu_3839_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_10_fu_3904_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_10_cast_fu_3914_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_10_1_fu_3888_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_10_fu_3918_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_10_1_fu_3924_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_10_fu_3928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i14_fu_3974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i14_35_fu_3984_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i14_fu_3979_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i14_fu_3989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_4001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev10_fu_4008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_fu_4014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_4026_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_11_cast_fu_4036_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_12_c_fu_3997_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_11_fu_4062_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_11_cast_fu_4072_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_11_1_fu_4046_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_11_fu_4076_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_i15_fu_4117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i15_37_fu_4127_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i15_fu_4122_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i15_fu_4132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_4144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev11_fu_4152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_fu_4158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_19_fu_4170_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_12_cast_fu_4180_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_13_c_fu_4140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_12_fu_4206_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_12_cast_fu_4216_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_12_1_fu_4190_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_12_1_fu_4245_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_12_fu_4248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i16_fu_4270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i16_39_fu_4280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_i_i16_fu_4275_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agg_result_V_i_i16_fu_4285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_4297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev12_fu_4305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond12_fu_4311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_4323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_13_cast_fu_4333_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_14_c_fu_4293_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_13_fu_4359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_13_cast_fu_4369_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_13_1_fu_4349_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_13_fu_4373_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_13_1_fu_4379_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_13_fu_4383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_14_fu_4417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_4422_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev13_fu_4430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_fu_4436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_i_i17_fu_4464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_4473_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_14_cast_fu_4482_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_actual_V_15_c_fu_4469_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_8_14_cast_fu_4502_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_1_14_1_fu_4492_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_14_fu_4505_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_actual_V_2_14_1_fu_4511_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_14_fu_4515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl_fu_4533_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl_cast_cast_fu_4541_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_cast_fu_4529_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_1_fu_4545_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_1_cast_fu_4551_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_4559_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_4559_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_4559_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal p_neg_fu_4582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_fu_4587_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_28_fu_4597_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_f_fu_4607_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_32_fu_4575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_4601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_4616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r8_cast_fu_4634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_4649_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_15_fu_4666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_4688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_4698_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4719_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4719_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_fu_4726_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_fu_4726_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_1_fu_4732_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_1_fu_4732_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_fu_4738_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_fu_4738_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_1_fu_4744_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_1_fu_4744_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_2_fu_4750_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_2_fu_4750_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_2_fu_4755_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_2_fu_4755_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_3_fu_4760_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_3_fu_4760_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_3_fu_4765_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_3_fu_4765_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_4_fu_4770_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_4_fu_4770_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_4_fu_4775_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_4_fu_4775_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_5_fu_4780_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_5_fu_4780_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_5_fu_4785_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_5_fu_4785_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_6_fu_4790_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_6_fu_4790_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_6_fu_4795_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_6_fu_4795_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_7_fu_4800_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_7_fu_4800_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_7_fu_4805_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_7_fu_4805_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_8_fu_4810_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_8_fu_4810_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_8_fu_4815_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_8_fu_4815_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_9_fu_4820_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_9_fu_4820_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_9_fu_4825_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_9_fu_4825_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_s_fu_4830_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_s_fu_4830_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_s_fu_4835_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_s_fu_4835_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_10_fu_4840_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_10_fu_4840_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_10_fu_4845_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_10_fu_4845_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_11_fu_4850_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_11_fu_4850_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_11_fu_4855_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_11_fu_4855_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_12_fu_4860_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_12_fu_4860_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_12_fu_4865_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_12_fu_4865_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_13_fu_4870_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_13_fu_4870_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_13_fu_4875_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_13_fu_4875_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_right_V_14_fu_4880_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_right_V_14_fu_4880_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cost_d_diagonal_V_14_fu_4885_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal cost_d_diagonal_V_14_fu_4885_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_block_state40 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal ap_block_pp1_stage5_subdone : BOOLEAN;
    signal ap_block_pp1_stage6_subdone : BOOLEAN;
    signal ap_block_pp1_stage8_subdone : BOOLEAN;
    signal ap_block_pp1_stage9_subdone : BOOLEAN;
    signal ap_block_pp1_stage11_subdone : BOOLEAN;
    signal ap_block_pp1_stage12_subdone : BOOLEAN;
    signal ap_block_pp1_stage13_subdone : BOOLEAN;
    signal ap_block_pp1_stage14_subdone : BOOLEAN;
    signal ap_block_pp1_stage15_subdone : BOOLEAN;
    signal ap_block_pp1_stage16_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal bound_fu_1875_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_1875_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal cost_d_diagonal_V_10_fu_4845_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_11_fu_4855_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_12_fu_4865_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_13_fu_4875_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_14_fu_4885_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_1_fu_4744_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_2_fu_4755_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_3_fu_4765_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_4_fu_4775_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_5_fu_4785_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_6_fu_4795_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_7_fu_4805_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_8_fu_4815_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_9_fu_4825_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_fu_4738_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_diagonal_V_s_fu_4835_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_10_fu_4840_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_11_fu_4850_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_12_fu_4860_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_13_fu_4870_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_14_fu_4880_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_1_fu_4732_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_2_fu_4750_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_3_fu_4760_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_4_fu_4770_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_5_fu_4780_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_6_fu_4790_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_7_fu_4800_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_8_fu_4810_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_9_fu_4820_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_fu_4726_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal cost_d_right_V_s_fu_4830_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4559_p00 : STD_LOGIC_VECTOR (80 downto 0);
    signal packets_fu_1771_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_2179 : BOOLEAN;
    signal ap_condition_2183 : BOOLEAN;
    signal ap_condition_1809 : BOOLEAN;
    signal ap_condition_2155 : BOOLEAN;
    signal ap_condition_2169 : BOOLEAN;
    signal ap_condition_2181 : BOOLEAN;
    signal ap_condition_2157 : BOOLEAN;
    signal ap_condition_2159 : BOOLEAN;
    signal ap_condition_2171 : BOOLEAN;
    signal ap_condition_1797 : BOOLEAN;
    signal ap_condition_2326 : BOOLEAN;
    signal ap_condition_2324 : BOOLEAN;
    signal ap_condition_4521 : BOOLEAN;
    signal ap_condition_962 : BOOLEAN;
    signal ap_condition_4527 : BOOLEAN;
    signal ap_condition_4531 : BOOLEAN;
    signal ap_condition_2328 : BOOLEAN;
    signal ap_condition_4536 : BOOLEAN;
    signal ap_condition_4540 : BOOLEAN;
    signal ap_condition_2318 : BOOLEAN;
    signal ap_condition_1950 : BOOLEAN;
    signal ap_condition_2014 : BOOLEAN;
    signal ap_condition_2031 : BOOLEAN;
    signal ap_condition_2070 : BOOLEAN;
    signal ap_condition_1829 : BOOLEAN;
    signal ap_condition_1109 : BOOLEAN;
    signal ap_condition_1918 : BOOLEAN;
    signal ap_condition_1932 : BOOLEAN;
    signal ap_condition_2050 : BOOLEAN;
    signal ap_condition_1859 : BOOLEAN;
    signal ap_condition_1877 : BOOLEAN;
    signal ap_condition_1791 : BOOLEAN;

    component disparityMap_mul_vdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (41 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (80 downto 0) );
    end component;


    component disparityMap_mac_wdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component disparityMap_mul_xdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component disparityMap_mul_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component disparityMap_expobkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component disparityMap_dMap_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component disparityMap_leftcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component disparityMap_pixeeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component disparityMap_costfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component disparityMap_CONTROL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        rows_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;



begin
    exponentials_V_U : component disparityMap_expobkb
    generic map (
        DataWidth => 10,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => exponentials_V_address0,
        ce0 => exponentials_V_ce0,
        q0 => exponentials_V_q0);

    disparityMap_CONTROL_BUS_s_axi_U : component disparityMap_CONTROL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_BUS_AWVALID,
        AWREADY => s_axi_CONTROL_BUS_AWREADY,
        AWADDR => s_axi_CONTROL_BUS_AWADDR,
        WVALID => s_axi_CONTROL_BUS_WVALID,
        WREADY => s_axi_CONTROL_BUS_WREADY,
        WDATA => s_axi_CONTROL_BUS_WDATA,
        WSTRB => s_axi_CONTROL_BUS_WSTRB,
        ARVALID => s_axi_CONTROL_BUS_ARVALID,
        ARREADY => s_axi_CONTROL_BUS_ARREADY,
        ARADDR => s_axi_CONTROL_BUS_ARADDR,
        RVALID => s_axi_CONTROL_BUS_RVALID,
        RREADY => s_axi_CONTROL_BUS_RREADY,
        RDATA => s_axi_CONTROL_BUS_RDATA,
        RRESP => s_axi_CONTROL_BUS_RRESP,
        BVALID => s_axi_CONTROL_BUS_BVALID,
        BREADY => s_axi_CONTROL_BUS_BREADY,
        BRESP => s_axi_CONTROL_BUS_BRESP,
        ACLK => AXI_LITE_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        rows_V => rows_V,
        cols_V => cols_V,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        clk => ap_clk,
        rst => ap_rst_n_AXI_LITE_clk_inv);

    dMap_V_U : component disparityMap_dMap_V
    generic map (
        DataWidth => 8,
        AddressRange => 110592,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dMap_V_address0,
        ce0 => dMap_V_ce0,
        we0 => dMap_V_we0,
        d0 => p_6_reg_6179,
        q0 => dMap_V_q0,
        address1 => dMap_V_address1,
        ce1 => dMap_V_ce1,
        q1 => dMap_V_q1);

    leftImage_V_U : component disparityMap_leftcud
    generic map (
        DataWidth => 8,
        AddressRange => 110592,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => leftImage_V_address0,
        ce0 => leftImage_V_ce0,
        we0 => leftImage_V_we0,
        d0 => leftImage_V_d0,
        q0 => leftImage_V_q0,
        address1 => leftImage_V_address1,
        ce1 => leftImage_V_ce1,
        we1 => leftImage_V_we1,
        d1 => leftImage_V_d1);

    rightImage_V_U : component disparityMap_leftcud
    generic map (
        DataWidth => 8,
        AddressRange => 110592,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rightImage_V_address0,
        ce0 => rightImage_V_ce0,
        we0 => rightImage_V_we0,
        d0 => rightImage_V_d0,
        q0 => rightImage_V_q0,
        address1 => rightImage_V_address1,
        ce1 => rightImage_V_ce1,
        we1 => rightImage_V_we1,
        d1 => rightImage_V_d1);

    pixel_values_left_V_U : component disparityMap_pixeeOg
    generic map (
        DataWidth => 8,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixel_values_left_V_address0,
        ce0 => pixel_values_left_V_ce0,
        we0 => pixel_values_left_V_we0,
        d0 => leftImage_V_q0,
        q0 => pixel_values_left_V_q0,
        address1 => pixel_values_left_V_address1,
        ce1 => pixel_values_left_V_ce1,
        q1 => pixel_values_left_V_q1);

    cost_last_line_0_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_0_V_address0,
        ce0 => cost_last_line_0_V_ce0,
        we0 => cost_last_line_0_V_we0,
        d0 => cost_d_temp_right_V_s,
        q0 => cost_last_line_0_V_q0);

    cost_last_line_1_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_1_V_address0,
        ce0 => cost_last_line_1_V_ce0,
        we0 => cost_last_line_1_V_we0,
        d0 => cost_d_temp_right_V_1,
        q0 => cost_last_line_1_V_q0);

    cost_last_line_2_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_2_V_address0,
        ce0 => cost_last_line_2_V_ce0,
        we0 => cost_last_line_2_V_we0,
        d0 => cost_d_temp_right_V_2,
        q0 => cost_last_line_2_V_q0);

    cost_last_line_3_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_3_V_address0,
        ce0 => cost_last_line_3_V_ce0,
        we0 => cost_last_line_3_V_we0,
        d0 => cost_d_temp_right_V_3,
        q0 => cost_last_line_3_V_q0);

    cost_last_line_4_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_4_V_address0,
        ce0 => cost_last_line_4_V_ce0,
        we0 => cost_last_line_4_V_we0,
        d0 => cost_d_temp_right_V_4,
        q0 => cost_last_line_4_V_q0);

    cost_last_line_5_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_5_V_address0,
        ce0 => cost_last_line_5_V_ce0,
        we0 => cost_last_line_5_V_we0,
        d0 => cost_d_temp_right_V_5,
        q0 => cost_last_line_5_V_q0);

    cost_last_line_6_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_6_V_address0,
        ce0 => cost_last_line_6_V_ce0,
        we0 => cost_last_line_6_V_we0,
        d0 => cost_d_temp_right_V_6,
        q0 => cost_last_line_6_V_q0);

    cost_last_line_7_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_7_V_address0,
        ce0 => cost_last_line_7_V_ce0,
        we0 => cost_last_line_7_V_we0,
        d0 => cost_d_temp_right_V_7,
        q0 => cost_last_line_7_V_q0);

    cost_last_line_8_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_8_V_address0,
        ce0 => cost_last_line_8_V_ce0,
        we0 => cost_last_line_8_V_we0,
        d0 => cost_d_temp_right_V_8,
        q0 => cost_last_line_8_V_q0);

    cost_last_line_9_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_9_V_address0,
        ce0 => cost_last_line_9_V_ce0,
        we0 => cost_last_line_9_V_we0,
        d0 => cost_d_temp_right_V_9,
        q0 => cost_last_line_9_V_q0);

    cost_last_line_10_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_10_V_address0,
        ce0 => cost_last_line_10_V_ce0,
        we0 => cost_last_line_10_V_we0,
        d0 => cost_d_temp_right_V_10,
        q0 => cost_last_line_10_V_q0);

    cost_last_line_11_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_11_V_address0,
        ce0 => cost_last_line_11_V_ce0,
        we0 => cost_last_line_11_V_we0,
        d0 => cost_d_temp_right_V_11,
        q0 => cost_last_line_11_V_q0);

    cost_last_line_12_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_12_V_address0,
        ce0 => cost_last_line_12_V_ce0,
        we0 => cost_last_line_12_V_we0,
        d0 => cost_d_temp_right_V_12,
        q0 => cost_last_line_12_V_q0);

    cost_last_line_13_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_13_V_address0,
        ce0 => cost_last_line_13_V_ce0,
        we0 => cost_last_line_13_V_we0,
        d0 => cost_d_temp_right_V_13,
        q0 => cost_last_line_13_V_q0);

    cost_last_line_14_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_14_V_address0,
        ce0 => cost_last_line_14_V_ce0,
        we0 => cost_last_line_14_V_we0,
        d0 => cost_d_temp_right_V_14,
        q0 => cost_last_line_14_V_q0);

    cost_last_line_15_V_U : component disparityMap_costfYi
    generic map (
        DataWidth => 9,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cost_last_line_15_V_address0,
        ce0 => cost_last_line_15_V_ce0,
        we0 => cost_last_line_15_V_we0,
        d0 => cost_d_temp_right_V_15,
        q0 => cost_last_line_15_V_q0);

    disparityMap_mul_vdy_U1 : component disparityMap_mul_vdy
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 42,
        dout_WIDTH => 81)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_4559_p0,
        din1 => grp_fu_4559_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4559_p2);

    disparityMap_mac_wdI_U2 : component disparityMap_mac_wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4719_p0,
        din1 => tmp_35_reg_4983,
        din2 => grp_fu_4719_p2,
        dout => grp_fu_4719_p3);

    disparityMap_mul_xdS_U3 : component disparityMap_mul_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_fu_4726_p0,
        din1 => cost_d_right_V_fu_4726_p1,
        dout => cost_d_right_V_fu_4726_p2);

    disparityMap_mul_yd2_U4 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_1_fu_4732_p0,
        din1 => cost_d_right_V_1_fu_4732_p1,
        dout => cost_d_right_V_1_fu_4732_p2);

    disparityMap_mul_xdS_U5 : component disparityMap_mul_xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_fu_4738_p0,
        din1 => cost_d_diagonal_V_fu_4738_p1,
        dout => cost_d_diagonal_V_fu_4738_p2);

    disparityMap_mul_yd2_U6 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_1_fu_4744_p0,
        din1 => cost_d_diagonal_V_1_fu_4744_p1,
        dout => cost_d_diagonal_V_1_fu_4744_p2);

    disparityMap_mul_yd2_U7 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_2_fu_4750_p0,
        din1 => cost_d_right_V_2_fu_4750_p1,
        dout => cost_d_right_V_2_fu_4750_p2);

    disparityMap_mul_yd2_U8 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_2_fu_4755_p0,
        din1 => cost_d_diagonal_V_2_fu_4755_p1,
        dout => cost_d_diagonal_V_2_fu_4755_p2);

    disparityMap_mul_yd2_U9 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_3_fu_4760_p0,
        din1 => cost_d_right_V_3_fu_4760_p1,
        dout => cost_d_right_V_3_fu_4760_p2);

    disparityMap_mul_yd2_U10 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_3_fu_4765_p0,
        din1 => cost_d_diagonal_V_3_fu_4765_p1,
        dout => cost_d_diagonal_V_3_fu_4765_p2);

    disparityMap_mul_yd2_U11 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_4_fu_4770_p0,
        din1 => cost_d_right_V_4_fu_4770_p1,
        dout => cost_d_right_V_4_fu_4770_p2);

    disparityMap_mul_yd2_U12 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_4_fu_4775_p0,
        din1 => cost_d_diagonal_V_4_fu_4775_p1,
        dout => cost_d_diagonal_V_4_fu_4775_p2);

    disparityMap_mul_yd2_U13 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_5_fu_4780_p0,
        din1 => cost_d_right_V_5_fu_4780_p1,
        dout => cost_d_right_V_5_fu_4780_p2);

    disparityMap_mul_yd2_U14 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_5_fu_4785_p0,
        din1 => cost_d_diagonal_V_5_fu_4785_p1,
        dout => cost_d_diagonal_V_5_fu_4785_p2);

    disparityMap_mul_yd2_U15 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_6_fu_4790_p0,
        din1 => cost_d_right_V_6_fu_4790_p1,
        dout => cost_d_right_V_6_fu_4790_p2);

    disparityMap_mul_yd2_U16 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_6_fu_4795_p0,
        din1 => cost_d_diagonal_V_6_fu_4795_p1,
        dout => cost_d_diagonal_V_6_fu_4795_p2);

    disparityMap_mul_yd2_U17 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_7_fu_4800_p0,
        din1 => cost_d_right_V_7_fu_4800_p1,
        dout => cost_d_right_V_7_fu_4800_p2);

    disparityMap_mul_yd2_U18 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_7_fu_4805_p0,
        din1 => cost_d_diagonal_V_7_fu_4805_p1,
        dout => cost_d_diagonal_V_7_fu_4805_p2);

    disparityMap_mul_yd2_U19 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_8_fu_4810_p0,
        din1 => cost_d_right_V_8_fu_4810_p1,
        dout => cost_d_right_V_8_fu_4810_p2);

    disparityMap_mul_yd2_U20 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_8_fu_4815_p0,
        din1 => cost_d_diagonal_V_8_fu_4815_p1,
        dout => cost_d_diagonal_V_8_fu_4815_p2);

    disparityMap_mul_yd2_U21 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_9_fu_4820_p0,
        din1 => cost_d_right_V_9_fu_4820_p1,
        dout => cost_d_right_V_9_fu_4820_p2);

    disparityMap_mul_yd2_U22 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_9_fu_4825_p0,
        din1 => cost_d_diagonal_V_9_fu_4825_p1,
        dout => cost_d_diagonal_V_9_fu_4825_p2);

    disparityMap_mul_yd2_U23 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_s_fu_4830_p0,
        din1 => cost_d_right_V_s_fu_4830_p1,
        dout => cost_d_right_V_s_fu_4830_p2);

    disparityMap_mul_yd2_U24 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_s_fu_4835_p0,
        din1 => cost_d_diagonal_V_s_fu_4835_p1,
        dout => cost_d_diagonal_V_s_fu_4835_p2);

    disparityMap_mul_yd2_U25 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_10_fu_4840_p0,
        din1 => cost_d_right_V_10_fu_4840_p1,
        dout => cost_d_right_V_10_fu_4840_p2);

    disparityMap_mul_yd2_U26 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_10_fu_4845_p0,
        din1 => cost_d_diagonal_V_10_fu_4845_p1,
        dout => cost_d_diagonal_V_10_fu_4845_p2);

    disparityMap_mul_yd2_U27 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_11_fu_4850_p0,
        din1 => cost_d_right_V_11_fu_4850_p1,
        dout => cost_d_right_V_11_fu_4850_p2);

    disparityMap_mul_yd2_U28 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_11_fu_4855_p0,
        din1 => cost_d_diagonal_V_11_fu_4855_p1,
        dout => cost_d_diagonal_V_11_fu_4855_p2);

    disparityMap_mul_yd2_U29 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_12_fu_4860_p0,
        din1 => cost_d_right_V_12_fu_4860_p1,
        dout => cost_d_right_V_12_fu_4860_p2);

    disparityMap_mul_yd2_U30 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_12_fu_4865_p0,
        din1 => cost_d_diagonal_V_12_fu_4865_p1,
        dout => cost_d_diagonal_V_12_fu_4865_p2);

    disparityMap_mul_yd2_U31 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_13_fu_4870_p0,
        din1 => cost_d_right_V_13_fu_4870_p1,
        dout => cost_d_right_V_13_fu_4870_p2);

    disparityMap_mul_yd2_U32 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_13_fu_4875_p0,
        din1 => cost_d_diagonal_V_13_fu_4875_p1,
        dout => cost_d_diagonal_V_13_fu_4875_p2);

    disparityMap_mul_yd2_U33 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_right_V_14_fu_4880_p0,
        din1 => cost_d_right_V_14_fu_4880_p1,
        dout => cost_d_right_V_14_fu_4880_p2);

    disparityMap_mul_yd2_U34 : component disparityMap_mul_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => cost_d_diagonal_V_14_fu_4885_p0,
        din1 => cost_d_diagonal_V_14_fu_4885_p1,
        dout => cost_d_diagonal_V_14_fu_4885_p2);





    INPUT_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                INPUT_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = INPUT_data_V_0_ack_out) and (ap_const_logic_1 = INPUT_data_V_0_vld_out))) then 
                                        INPUT_data_V_0_sel_rd <= not(INPUT_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    INPUT_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                INPUT_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = INPUT_data_V_0_ack_in) and (ap_const_logic_1 = INPUT_data_V_0_vld_in))) then 
                                        INPUT_data_V_0_sel_wr <= not(INPUT_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    INPUT_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                INPUT_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = INPUT_data_V_0_state) and (ap_const_logic_0 = INPUT_data_V_0_vld_in)) or ((ap_const_lv2_3 = INPUT_data_V_0_state) and (ap_const_logic_0 = INPUT_data_V_0_vld_in) and (ap_const_logic_1 = INPUT_data_V_0_ack_out)))) then 
                    INPUT_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = INPUT_data_V_0_state) and (ap_const_logic_0 = INPUT_data_V_0_ack_out)) or ((ap_const_lv2_3 = INPUT_data_V_0_state) and (ap_const_logic_0 = INPUT_data_V_0_ack_out) and (ap_const_logic_1 = INPUT_data_V_0_vld_in)))) then 
                    INPUT_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = INPUT_data_V_0_vld_in) and (ap_const_logic_1 = INPUT_data_V_0_ack_out))) and not(((ap_const_logic_0 = INPUT_data_V_0_ack_out) and (ap_const_logic_1 = INPUT_data_V_0_vld_in))) and (ap_const_lv2_3 = INPUT_data_V_0_state)) or ((ap_const_lv2_1 = INPUT_data_V_0_state) and (ap_const_logic_1 = INPUT_data_V_0_ack_out)) or ((ap_const_lv2_2 = INPUT_data_V_0_state) and (ap_const_logic_1 = INPUT_data_V_0_vld_in)))) then 
                    INPUT_data_V_0_state <= ap_const_lv2_3;
                else 
                    INPUT_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    INPUT_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                INPUT_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = INPUT_last_V_0_state) and (ap_const_logic_0 = INPUT_last_V_0_vld_in)) or ((ap_const_lv2_3 = INPUT_last_V_0_state) and (ap_const_logic_0 = INPUT_last_V_0_vld_in) and (ap_const_logic_1 = INPUT_last_V_0_ack_out)))) then 
                    INPUT_last_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = INPUT_last_V_0_state) and (ap_const_logic_0 = INPUT_last_V_0_ack_out)) or ((ap_const_lv2_3 = INPUT_last_V_0_state) and (ap_const_logic_0 = INPUT_last_V_0_ack_out) and (ap_const_logic_1 = INPUT_last_V_0_vld_in)))) then 
                    INPUT_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = INPUT_last_V_0_vld_in) and (ap_const_logic_1 = INPUT_last_V_0_ack_out))) and not(((ap_const_logic_0 = INPUT_last_V_0_ack_out) and (ap_const_logic_1 = INPUT_last_V_0_vld_in))) and (ap_const_lv2_3 = INPUT_last_V_0_state)) or ((ap_const_lv2_1 = INPUT_last_V_0_state) and (ap_const_logic_1 = INPUT_last_V_0_ack_out)) or ((ap_const_lv2_2 = INPUT_last_V_0_state) and (ap_const_logic_1 = INPUT_last_V_0_vld_in)))) then 
                    INPUT_last_V_0_state <= ap_const_lv2_3;
                else 
                    INPUT_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_data_V_1_vld_out))) then 
                                        OUTPUT_data_V_1_sel_rd <= not(OUTPUT_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = OUTPUT_data_V_1_vld_in))) then 
                                        OUTPUT_data_V_1_sel_wr <= not(OUTPUT_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = OUTPUT_data_V_1_state) and (ap_const_logic_0 = OUTPUT_data_V_1_vld_in)) or ((ap_const_lv2_3 = OUTPUT_data_V_1_state) and (ap_const_logic_0 = OUTPUT_data_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_data_V_1_ack_out)))) then 
                    OUTPUT_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = OUTPUT_data_V_1_state) and (ap_const_logic_0 = OUTPUT_data_V_1_ack_out)) or ((ap_const_lv2_3 = OUTPUT_data_V_1_state) and (ap_const_logic_0 = OUTPUT_data_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_data_V_1_vld_in)))) then 
                    OUTPUT_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = OUTPUT_data_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_data_V_1_ack_out))) and not(((ap_const_logic_0 = OUTPUT_data_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_data_V_1_vld_in))) and (ap_const_lv2_3 = OUTPUT_data_V_1_state)) or ((ap_const_lv2_1 = OUTPUT_data_V_1_state) and (ap_const_logic_1 = OUTPUT_data_V_1_ack_out)) or ((ap_const_lv2_2 = OUTPUT_data_V_1_state) and (ap_const_logic_1 = OUTPUT_data_V_1_vld_in)))) then 
                    OUTPUT_data_V_1_state <= ap_const_lv2_3;
                else 
                    OUTPUT_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_last_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_last_V_1_vld_out))) then 
                                        OUTPUT_last_V_1_sel_rd <= not(OUTPUT_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_last_V_1_ack_in) and (ap_const_logic_1 = OUTPUT_last_V_1_vld_in))) then 
                                        OUTPUT_last_V_1_sel_wr <= not(OUTPUT_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = OUTPUT_last_V_1_state) and (ap_const_logic_0 = OUTPUT_last_V_1_vld_in)) or ((ap_const_lv2_3 = OUTPUT_last_V_1_state) and (ap_const_logic_0 = OUTPUT_last_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_last_V_1_ack_out)))) then 
                    OUTPUT_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = OUTPUT_last_V_1_state) and (ap_const_logic_0 = OUTPUT_last_V_1_ack_out)) or ((ap_const_lv2_3 = OUTPUT_last_V_1_state) and (ap_const_logic_0 = OUTPUT_last_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_last_V_1_vld_in)))) then 
                    OUTPUT_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = OUTPUT_last_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_last_V_1_ack_out))) and not(((ap_const_logic_0 = OUTPUT_last_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_last_V_1_vld_in))) and (ap_const_lv2_3 = OUTPUT_last_V_1_state)) or ((ap_const_lv2_1 = OUTPUT_last_V_1_state) and (ap_const_logic_1 = OUTPUT_last_V_1_ack_out)) or ((ap_const_lv2_2 = OUTPUT_last_V_1_state) and (ap_const_logic_1 = OUTPUT_last_V_1_vld_in)))) then 
                    OUTPUT_last_V_1_state <= ap_const_lv2_3;
                else 
                    OUTPUT_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_user_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_user_V_1_vld_out))) then 
                                        OUTPUT_user_V_1_sel_rd <= not(OUTPUT_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = OUTPUT_user_V_1_ack_in) and (ap_const_logic_1 = OUTPUT_user_V_1_vld_in))) then 
                                        OUTPUT_user_V_1_sel_wr <= not(OUTPUT_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    OUTPUT_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                OUTPUT_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = OUTPUT_user_V_1_state) and (ap_const_logic_0 = OUTPUT_user_V_1_vld_in)) or ((ap_const_lv2_3 = OUTPUT_user_V_1_state) and (ap_const_logic_0 = OUTPUT_user_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_user_V_1_ack_out)))) then 
                    OUTPUT_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = OUTPUT_user_V_1_state) and (ap_const_logic_0 = OUTPUT_user_V_1_ack_out)) or ((ap_const_lv2_3 = OUTPUT_user_V_1_state) and (ap_const_logic_0 = OUTPUT_user_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_user_V_1_vld_in)))) then 
                    OUTPUT_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = OUTPUT_user_V_1_vld_in) and (ap_const_logic_1 = OUTPUT_user_V_1_ack_out))) and not(((ap_const_logic_0 = OUTPUT_user_V_1_ack_out) and (ap_const_logic_1 = OUTPUT_user_V_1_vld_in))) and (ap_const_lv2_3 = OUTPUT_user_V_1_state)) or ((ap_const_lv2_1 = OUTPUT_user_V_1_state) and (ap_const_logic_1 = OUTPUT_user_V_1_ack_out)) or ((ap_const_lv2_2 = OUTPUT_user_V_1_state) and (ap_const_logic_1 = OUTPUT_user_V_1_vld_in)))) then 
                    OUTPUT_user_V_1_state <= ap_const_lv2_3;
                else 
                    OUTPUT_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state13) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_subdone)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2326)) then
                if ((tmp_42_reg_5489 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049 <= p_Val2_6_3_reg_5578;
                elsif ((tmp_42_reg_5489 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049 <= p_01027_4_2_reg_995;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2324)) then
                if ((tmp_44_reg_5534 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092 <= p_Val2_6_4_fu_2794_p3;
                elsif ((tmp_44_reg_5534 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092 <= ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4521)) then
                if ((tmp_46_reg_5588 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124 <= p_Val2_6_5_fu_2940_p3;
                elsif ((tmp_46_reg_5588 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124 <= ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01027_4_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_962)) then
                if ((tmp_37_reg_5060 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_reg_917 <= ap_phi_mux_p_01027_1_phi_fu_897_p4;
                elsif ((tmp_37_reg_5060 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01027_4_reg_917 <= p_Val2_6_fu_2180_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_4531)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984 <= tmp_50_1_reg_5474;
                elsif ((ap_const_boolean_1 = ap_condition_4527)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2328)) then
                if ((tmp_40_reg_5435 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028 <= p_01181_2_1_cast_14_fu_2519_p3;
                elsif ((tmp_40_reg_5435 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028 <= p_01181_2_1_cast_fu_2509_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2326)) then
                if ((tmp_42_reg_5489 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071 <= p_01181_2_2_16_fu_2676_p3;
                elsif ((tmp_42_reg_5489 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071 <= ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2324)) then
                if ((tmp_44_reg_5534 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114 <= p_01181_2_3_cast_18_fu_2838_p3;
                elsif ((tmp_44_reg_5534 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114 <= p_01181_2_3_cast_fu_2787_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4521)) then
                if ((tmp_46_reg_5588 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157 <= p_01181_2_4_20_fu_2984_p3;
                elsif ((tmp_46_reg_5588 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157 <= ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_4540)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201 <= p_01181_2_5_22_reg_5760;
                elsif ((ap_const_boolean_1 = ap_condition_4536)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201 <= ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2318)) then
                if ((tmp_50_reg_5692 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245 <= p_01181_2_6_24_fu_3322_p3;
                elsif ((tmp_50_reg_5692 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245 <= ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2328)) then
                if ((tmp_40_reg_5435 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017 <= cost_d_actual_V_2_2_1_fu_2513_p3;
                elsif ((tmp_40_reg_5435 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017 <= p_01189_2_1_reg_973;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2326)) then
                if ((tmp_42_reg_5489 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060 <= cost_d_actual_V_2_3_1_fu_2668_p3;
                elsif ((tmp_42_reg_5489 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060 <= ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2324)) then
                if ((tmp_44_reg_5534 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103 <= cost_d_actual_V_2_4_1_fu_2830_p3;
                elsif ((tmp_44_reg_5534 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103 <= ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4521)) then
                if ((tmp_46_reg_5588 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146 <= cost_d_actual_V_2_5_1_fu_2976_p3;
                elsif ((tmp_46_reg_5588 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146 <= ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2318)) then
                if ((tmp_50_reg_5692 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234 <= cost_d_actual_V_2_7_1_fu_3316_p3;
                elsif ((tmp_50_reg_5692 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234 <= p_01189_2_6_reg_1190;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_01189_2_reg_939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_962)) then
                if ((tmp_37_reg_5060 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_reg_939 <= ap_const_lv11_7FF;
                elsif ((tmp_37_reg_5060 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_01189_2_reg_939 <= min_cost_V_cast_cast_fu_2206_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4521)) then
                if ((tmp_46_reg_5588 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135 <= p_Val2_5_5_reg_5686;
                elsif ((tmp_46_reg_5588 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135 <= p_0943_4_4_reg_1081;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_p_0943_4_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_962)) then
                if ((tmp_37_reg_5060 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_p_0943_4_reg_928 <= ap_phi_mux_p_0943_1_phi_fu_909_p4;
                elsif ((tmp_37_reg_5060 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_p_0943_4_reg_928 <= p_Val2_5_fu_2144_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (tmp_58_reg_5854 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= p_Val2_6_12_reg_6091;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (tmp_62_reg_5953 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= p_01027_4_11_reg_1430;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= p_Val2_6_8_reg_5844;
                elsif (((tmp_52_reg_5726 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= p_01027_4_7_reg_1212;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= p_Val2_6_9_fu_3597_p3;
            elsif (((tmp_54_reg_5770 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= p_Val2_6_s_fu_3743_p3;
            elsif (((tmp_56_reg_5810 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= p_01181_2_1_34_reg_6016;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (tmp_58_reg_5854 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= p_01181_2_3_36_fu_4110_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (tmp_60_reg_5898 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= p_01181_2_7_38_fu_4262_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (tmp_62_reg_5953 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= p_01181_2_10_40_fu_4397_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (tmp_64_reg_5987 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_66_reg_6031 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= p_01181_2_s_43_fu_4521_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (tmp_66_reg_6031 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= p_01181_2_7_cast_26_fu_3483_p3;
                elsif (((tmp_52_reg_5726 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= p_01181_2_7_cast_fu_3462_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= p_01181_2_8_28_fu_3641_p3;
            elsif (((tmp_54_reg_5770 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= p_01181_2_9_32_fu_3787_p3;
            elsif (((tmp_56_reg_5810 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (tmp_58_reg_5854 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= cost_d_actual_V_2_11_2_fu_4104_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (tmp_60_reg_5898 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= p_01189_2_10_reg_1408;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= cost_d_actual_V_2_12_2_fu_4254_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (tmp_62_reg_5953 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= cost_d_actual_V_2_13_2_fu_4389_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (tmp_64_reg_5987 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= cost_d_actual_V_2_8_1_fu_3475_p3;
                elsif (((tmp_52_reg_5726 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= cost_d_actual_V_2_9_1_fu_3633_p3;
            elsif (((tmp_54_reg_5770 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= cost_d_actual_V_2_c_1_fu_3779_p3;
            elsif (((tmp_56_reg_5810 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (tmp_58_reg_5854 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= p_Val2_5_s_reg_5947;
            elsif (((tmp_56_reg_5810 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= p_0943_4_9_reg_1298;
            elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
                ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353;
            end if; 
        end if;
    end process;

    i_op_assign_2_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                i_op_assign_2_reg_881 <= col_reg_5035;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_op_assign_2_reg_881 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                i_op_assign_reg_870 <= ret_V_mid2_v_v_reg_4978;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_op_assign_reg_870 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_858 <= indvar_flatten_next_reg_5415;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten_reg_858 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    p_01027_4_10_reg_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2014)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0))) then 
                    p_01027_4_10_reg_1386 <= p_Val2_6_10_reg_6006;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_11_reg_1430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2031)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0))) then 
                    p_01027_4_11_reg_1430 <= p_Val2_6_11_reg_6050;
                elsif (((tmp_60_reg_5898 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0))) then 
                    p_01027_4_11_reg_1430 <= p_01027_4_10_reg_1386;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_11_reg_1430 <= ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_13_reg_1517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2070)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0))) then 
                    p_01027_4_13_reg_1517 <= p_Val2_6_13_fu_4352_p3;
                elsif (((tmp_64_reg_5987 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0))) then 
                    p_01027_4_13_reg_1517 <= ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_13_reg_1517 <= ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_1_reg_951_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1829)) then
                if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_01027_4_1_reg_951 <= p_Val2_6_1_reg_5469;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_1_reg_951 <= ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_2_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1109)) then
                if (((tmp_40_reg_5435 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_01027_4_2_reg_995 <= p_Val2_6_2_reg_5518;
                elsif (((tmp_40_reg_5435 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_01027_4_2_reg_995 <= p_01027_4_1_reg_951;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_2_reg_995 <= ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_6_reg_1168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1918)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0))) then 
                    p_01027_4_6_reg_1168 <= p_Val2_6_6_reg_5750;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_6_reg_1168 <= ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168;
                end if;
            end if; 
        end if;
    end process;

    p_01027_4_7_reg_1212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1932)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_reg_5692 = ap_const_lv1_0))) then 
                    p_01027_4_7_reg_1212 <= p_Val2_6_7_reg_5794;
                elsif (((tmp_50_reg_5692 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_01027_4_7_reg_1212 <= p_01027_4_6_reg_1168;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01027_4_7_reg_1212 <= ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
                end if;
            end if; 
        end if;
    end process;

    p_01189_2_10_reg_1408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2014)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0))) then 
                    p_01189_2_10_reg_1408 <= cost_d_actual_V_2_10_2_reg_6011;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408;
                end if;
            end if; 
        end if;
    end process;

    p_01189_2_1_reg_973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1829)) then
                if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_01189_2_1_reg_973 <= cost_d_actual_V_2_1_1_reg_5479;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01189_2_1_reg_973 <= ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973;
                end if;
            end if; 
        end if;
    end process;

    p_01189_2_6_reg_1190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1918)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0))) then 
                    p_01189_2_6_reg_1190 <= cost_d_actual_V_2_6_1_reg_5755;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_01189_2_6_reg_1190 <= ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_10_reg_1397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2014)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0))) then 
                    p_0943_4_10_reg_1397 <= p_Val2_5_10_reg_6001;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_11_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2031)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0))) then 
                    p_0943_4_11_reg_1441 <= p_Val2_5_11_reg_6045;
                elsif (((tmp_60_reg_5898 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0))) then 
                    p_0943_4_11_reg_1441 <= p_0943_4_10_reg_1397;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_11_reg_1441 <= ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_12_reg_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2050)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0))) then 
                    p_0943_4_12_reg_1474 <= p_Val2_5_12_reg_6086;
                elsif (((tmp_62_reg_5953 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0))) then 
                    p_0943_4_12_reg_1474 <= p_0943_4_11_reg_1441;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_12_reg_1474 <= ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_13_reg_1528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2070)) then
                if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0))) then 
                    p_0943_4_13_reg_1528 <= p_Val2_5_13_reg_6118;
                elsif (((tmp_64_reg_5987 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0))) then 
                    p_0943_4_13_reg_1528 <= p_0943_4_12_reg_1474;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_13_reg_1528 <= ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_1_reg_962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1829)) then
                if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_1_reg_962 <= p_Val2_5_1_reg_5464;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_1_reg_962 <= ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_2_reg_1006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1109)) then
                if (((tmp_40_reg_5435 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_2_reg_1006 <= p_Val2_5_2_reg_5513;
                elsif (((tmp_40_reg_5435 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_2_reg_1006 <= p_0943_4_1_reg_962;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_2_reg_1006 <= ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_3_reg_1038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1859)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_42_reg_5489 = ap_const_lv1_0))) then 
                    p_0943_4_3_reg_1038 <= p_Val2_5_3_reg_5573;
                elsif (((tmp_42_reg_5489 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_3_reg_1038 <= p_0943_4_2_reg_1006;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_3_reg_1038 <= ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_4_reg_1081_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1877)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_44_reg_5534 = ap_const_lv1_0))) then 
                    p_0943_4_4_reg_1081 <= p_Val2_5_4_reg_5622;
                elsif (((tmp_44_reg_5534 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_4_reg_1081 <= p_0943_4_3_reg_1038;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_4_reg_1081 <= ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_6_reg_1179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1918)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0))) then 
                    p_0943_4_6_reg_1179 <= p_Val2_5_6_reg_5745;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_6_reg_1179 <= ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_7_reg_1223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1932)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_reg_5692 = ap_const_lv1_0))) then 
                    p_0943_4_7_reg_1223 <= p_Val2_5_7_reg_5789;
                elsif (((tmp_50_reg_5692 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_7_reg_1223 <= p_0943_4_6_reg_1179;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_7_reg_1223 <= ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_8_reg_1255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1950)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0))) then 
                    p_0943_4_8_reg_1255 <= p_Val2_5_8_reg_5839;
                elsif (((tmp_52_reg_5726 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_8_reg_1255 <= p_0943_4_7_reg_1223;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_8_reg_1255 <= ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
                end if;
            end if; 
        end if;
    end process;

    p_0943_4_9_reg_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1791)) then
                if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0))) then 
                    p_0943_4_9_reg_1298 <= p_Val2_5_9_reg_5888;
                elsif (((tmp_54_reg_5770 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0))) then 
                    p_0943_4_9_reg_1298 <= p_0943_4_8_reg_1255;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0943_4_9_reg_1298 <= ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
                end if;
            end if; 
        end if;
    end process;

    r8_reg_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                r8_reg_1594 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
                r8_reg_1594 <= r_2_reg_6197;
            end if; 
        end if;
    end process;

    r_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                r_reg_847 <= r_1_reg_4920;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                r_reg_847 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = INPUT_data_V_0_load_A)) then
                INPUT_data_V_0_payload_A <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = INPUT_data_V_0_load_B)) then
                INPUT_data_V_0_payload_B <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_data_V_1_load_A)) then
                OUTPUT_data_V_1_payload_A <= p_Result_20_fu_4708_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_data_V_1_load_B)) then
                OUTPUT_data_V_1_payload_B <= p_Result_20_fu_4708_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_last_V_1_load_A)) then
                OUTPUT_last_V_1_payload_A <= tmp_22_reg_6223;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_last_V_1_load_B)) then
                OUTPUT_last_V_1_payload_B <= tmp_22_reg_6223;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_user_V_1_load_A)) then
                OUTPUT_user_V_1_payload_A <= tmp_21_reg_6218;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = OUTPUT_user_V_1_load_B)) then
                OUTPUT_user_V_1_payload_B <= tmp_21_reg_6218;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (tmp_23_reg_5269 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951 <= ap_phi_reg_pp1_iter0_p_01027_4_reg_917;
                ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973 <= ap_phi_reg_pp1_iter0_p_01189_2_reg_939;
                ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962 <= ap_phi_reg_pp1_iter0_p_0943_4_reg_928;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_48_reg_5632 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168 <= ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124;
                ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190 <= ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146;
                ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179 <= ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                col_reg_5035 <= col_fu_1951_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                cost_d_actual_V_1_13_reg_6123 <= cost_d_actual_V_1_13_fu_4337_p2;
                p_Val2_5_13_reg_6118 <= p_Val2_5_13_fu_4316_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_44_reg_5534 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                cost_d_actual_V_1_4_reg_5627 <= cost_d_actual_V_1_4_fu_2751_p2;
                p_Val2_5_4_reg_5622 <= p_Val2_5_4_fu_2730_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                cost_d_actual_V_1_9_reg_5893 <= cost_d_actual_V_1_9_fu_3558_p2;
                p_Val2_5_9_reg_5888 <= p_Val2_5_9_fu_3537_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                cost_d_actual_V_2_10_2_reg_6011 <= cost_d_actual_V_2_10_2_fu_3934_p3;
                p_01181_2_1_34_reg_6016 <= p_01181_2_1_34_fu_3942_p3;
                p_Val2_5_10_reg_6001 <= p_Val2_5_10_fu_3861_p3;
                p_Val2_6_10_reg_6006 <= p_Val2_6_10_fu_3898_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then
                    cost_d_actual_V_2_11_1_reg_6055(9 downto 0) <= cost_d_actual_V_2_11_1_fu_4082_p1(9 downto 0);
                p_Val2_5_11_reg_6045 <= p_Val2_5_11_fu_4019_p3;
                p_Val2_6_11_reg_6050 <= p_Val2_6_11_fu_4056_p3;
                tmp_50_11_reg_6060 <= tmp_50_11_fu_4086_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then
                cost_d_actual_V_2_12_reg_6096 <= cost_d_actual_V_2_12_fu_4220_p2;
                p_Val2_5_12_reg_6086 <= p_Val2_5_12_fu_4163_p3;
                p_Val2_6_12_reg_6091 <= p_Val2_6_12_fu_4200_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then
                cost_d_actual_V_2_1_1_reg_5479 <= cost_d_actual_V_2_1_1_fu_2325_p3;
                p_Val2_5_1_reg_5464 <= p_Val2_5_1_fu_2253_p3;
                p_Val2_6_1_reg_5469 <= p_Val2_6_1_fu_2289_p3;
                tmp_50_1_reg_5474 <= tmp_50_1_fu_2319_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_40_reg_5435 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                    cost_d_actual_V_2_2_s_reg_5523(9 downto 0) <= cost_d_actual_V_2_2_s_fu_2475_p1(9 downto 0);
                p_Val2_5_2_reg_5513 <= p_Val2_5_2_fu_2412_p3;
                p_Val2_6_2_reg_5518 <= p_Val2_6_2_fu_2449_p3;
                tmp_50_2_reg_5528 <= tmp_50_2_fu_2479_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_42_reg_5489 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                cost_d_actual_V_2_3_reg_5583 <= cost_d_actual_V_2_3_fu_2629_p2;
                p_Val2_5_3_reg_5573 <= p_Val2_5_3_fu_2572_p3;
                p_Val2_6_3_reg_5578 <= p_Val2_6_3_fu_2609_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                cost_d_actual_V_2_6_1_reg_5755 <= cost_d_actual_V_2_6_1_fu_3134_p3;
                p_01181_2_5_22_reg_5760 <= p_01181_2_5_22_fu_3142_p3;
                p_Val2_5_6_reg_5745 <= p_Val2_5_6_fu_3061_p3;
                p_Val2_6_6_reg_5750 <= p_Val2_6_6_fu_3098_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_reg_5692 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                    cost_d_actual_V_2_7_s_reg_5799(9 downto 0) <= cost_d_actual_V_2_7_s_fu_3282_p1(9 downto 0);
                p_Val2_5_7_reg_5789 <= p_Val2_5_7_fu_3219_p3;
                p_Val2_6_7_reg_5794 <= p_Val2_6_7_fu_3256_p3;
                tmp_50_7_reg_5804 <= tmp_50_7_fu_3286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                cost_d_actual_V_2_8_reg_5849 <= cost_d_actual_V_2_8_fu_3432_p2;
                p_Val2_5_8_reg_5839 <= p_Val2_5_8_fu_3375_p3;
                p_Val2_6_8_reg_5844 <= p_Val2_6_8_fu_3412_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_58_fu_3441_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                cost_d_diagonal_V_10_reg_5863 <= cost_d_diagonal_V_10_fu_4845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_60_fu_3573_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                cost_d_diagonal_V_11_reg_5907 <= cost_d_diagonal_V_11_fu_4855_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_62_fu_3693_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                cost_d_diagonal_V_12_reg_5962 <= cost_d_diagonal_V_12_fu_4865_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                cost_d_diagonal_V_13_reg_6026 <= cost_d_diagonal_V_13_fu_4875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_66_reg_6031 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then
                cost_d_diagonal_V_14_reg_6066 <= cost_d_diagonal_V_14_fu_4885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then
                cost_d_diagonal_V_1_reg_5400 <= cost_d_diagonal_V_1_fu_4744_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (grp_fu_1610_p3 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then
                cost_d_diagonal_V_2_reg_5444 <= cost_d_diagonal_V_2_fu_4755_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_42_fu_2346_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then
                cost_d_diagonal_V_3_reg_5498 <= cost_d_diagonal_V_3_fu_4765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_44_fu_2488_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                cost_d_diagonal_V_4_reg_5543 <= cost_d_diagonal_V_4_fu_4775_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_46_fu_2638_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                cost_d_diagonal_V_5_reg_5597 <= cost_d_diagonal_V_5_fu_4785_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_fu_2766_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                cost_d_diagonal_V_6_reg_5641 <= cost_d_diagonal_V_6_fu_4795_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_fu_2890_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then
                cost_d_diagonal_V_7_reg_5701 <= cost_d_diagonal_V_7_fu_4805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_fu_2995_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001))) then
                cost_d_diagonal_V_8_reg_5735 <= cost_d_diagonal_V_8_fu_4815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_fu_3153_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                cost_d_diagonal_V_9_reg_5779 <= cost_d_diagonal_V_9_fu_4825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (tmp_37_reg_5060 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then
                cost_d_diagonal_V_reg_5395 <= cost_d_diagonal_V_fu_4738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_56_fu_3295_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                cost_d_diagonal_V_s_reg_5819 <= cost_d_diagonal_V_s_fu_4835_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_58_fu_3441_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                cost_d_right_V_10_reg_5858 <= cost_d_right_V_10_fu_4840_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_60_fu_3573_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                cost_d_right_V_11_reg_5902 <= cost_d_right_V_11_fu_4850_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_62_fu_3693_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                cost_d_right_V_12_reg_5957 <= cost_d_right_V_12_fu_4860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_fu_3795_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                cost_d_right_V_13_reg_5991 <= cost_d_right_V_13_fu_4870_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_66_fu_3953_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                cost_d_right_V_14_reg_6035 <= cost_d_right_V_14_fu_4880_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (tmp_23_reg_5269 = ap_const_lv1_1) and (tmp_39_reg_5299 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                cost_d_right_V_1_reg_5362 <= cost_d_right_V_1_fu_4732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (grp_fu_1610_p3 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then
                cost_d_right_V_2_reg_5439 <= cost_d_right_V_2_fu_4750_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_42_fu_2346_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then
                cost_d_right_V_3_reg_5493 <= cost_d_right_V_3_fu_4760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_44_fu_2488_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                cost_d_right_V_4_reg_5538 <= cost_d_right_V_4_fu_4770_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_46_fu_2638_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                cost_d_right_V_5_reg_5592 <= cost_d_right_V_5_fu_4780_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_fu_2766_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                cost_d_right_V_6_reg_5636 <= cost_d_right_V_6_fu_4790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_fu_2890_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then
                cost_d_right_V_7_reg_5696 <= cost_d_right_V_7_fu_4800_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_fu_2995_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001))) then
                cost_d_right_V_8_reg_5730 <= cost_d_right_V_8_fu_4810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_fu_3153_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                cost_d_right_V_9_reg_5774 <= cost_d_right_V_9_fu_4820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (tmp_23_reg_5269 = ap_const_lv1_1) and (tmp_37_reg_5060 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                cost_d_right_V_reg_5357 <= cost_d_right_V_fu_4726_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_56_fu_3295_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                cost_d_right_V_s_reg_5814 <= cost_d_right_V_s_fu_4830_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_d_temp_right_V_1 <= cost_d_actual_V_1_1_fu_2273_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_10 <= cost_d_actual_V_1_s_fu_3727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_11 <= cost_d_actual_V_1_10_fu_3882_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_12 <= cost_d_actual_V_1_11_fu_4040_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_62_reg_5953 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_13 <= cost_d_actual_V_1_12_fu_4184_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_64_reg_5987 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_14 <= cost_d_actual_V_1_13_fu_4337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_66_reg_6031 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                cost_d_temp_right_V_15 <= cost_d_actual_V_1_14_fu_4486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_40_reg_5435 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                cost_d_temp_right_V_2 <= cost_d_actual_V_1_2_fu_2433_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_42_reg_5489 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                cost_d_temp_right_V_3 <= cost_d_actual_V_1_3_fu_2593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_44_reg_5534 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                cost_d_temp_right_V_4 <= cost_d_actual_V_1_4_fu_2751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_46_reg_5588 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001))) then
                cost_d_temp_right_V_5 <= cost_d_actual_V_1_5_fu_2924_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                cost_d_temp_right_V_6 <= cost_d_actual_V_1_6_fu_3082_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_reg_5692 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                cost_d_temp_right_V_7 <= cost_d_actual_V_1_7_fu_3240_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_52_reg_5726 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                cost_d_temp_right_V_8 <= cost_d_actual_V_1_8_fu_3396_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_54_reg_5770 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                cost_d_temp_right_V_9 <= cost_d_actual_V_1_9_fu_3558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (tmp_37_reg_5060 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_d_temp_right_V_s <= cost_d_actual_V_1_fu_2164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_0_V_2_reg_5209 <= cost_last_line_0_V_q0;
                cost_last_line_1_V_1_reg_5214 <= cost_last_line_1_V_q0;
                cost_last_line_2_V_1_reg_5219 <= cost_last_line_2_V_q0;
                cost_last_line_3_V_1_reg_5224 <= cost_last_line_3_V_q0;
                cost_last_line_4_V_1_reg_5229 <= cost_last_line_4_V_q0;
                cost_last_line_5_V_1_reg_5234 <= cost_last_line_5_V_q0;
                cost_last_line_6_V_1_reg_5239 <= cost_last_line_6_V_q0;
                cost_last_line_7_V_1_reg_5244 <= cost_last_line_7_V_q0;
                cost_last_line_8_V_1_reg_5249 <= cost_last_line_8_V_q0;
                cost_last_line_9_V_1_reg_5254 <= cost_last_line_9_V_q0;
                leftImage_V_load_reg_5129 <= leftImage_V_q0;
                pixel_values_left_V_2_reg_5195 <= pixel_values_left_V_q0;
                pixel_values_left_V_4_reg_5202 <= pixel_values_left_V_q1;
                rightImage_V_load_reg_5187 <= rightImage_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_10_V_2_reg_5304 <= cost_last_line_10_V_q0;
                mu_right_V_reg_5289 <= exponentials_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_11_V_2_reg_5367 <= cost_last_line_11_V_q0;
                mu_diagonal_V_3_fu_344 <= mu_diagonal_V_2_fu_2075_p3;
                mu_right_V_2_fu_348 <= mu_right_V_1_fu_2056_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_12_V_2_reg_5405 <= cost_last_line_12_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_13_V_2_reg_5449 <= cost_last_line_13_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                cost_last_line_14_V_2_reg_5503 <= cost_last_line_14_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sel_tmp_reg_5314 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                cost_last_line_15_V_2_reg_5602 <= cost_last_line_15_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                dMap_V_load_1_reg_6233 <= dMap_V_q1;
                dMap_V_load_reg_6228 <= dMap_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond_flatten_reg_4958 <= exitcond_flatten_fu_1881_p2;
                exitcond_flatten_reg_4958_pp1_iter1_reg <= exitcond_flatten_reg_4958;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_1881_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond_reg_4962 <= exitcond_fu_1886_p2;
                row3_reg_4968 <= row3_fu_1891_p2;
                tmp_34_reg_4973 <= tmp_34_fu_1897_p2;
                tmp_35_reg_4983 <= tmp_35_fu_1911_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                i_op_assign_2_mid2_reg_4988 <= i_op_assign_2_mid2_fu_1915_p3;
                    tmp_13_cast_reg_5010(17 downto 0) <= tmp_13_cast_fu_1926_p1(17 downto 0);
                tmp_26_reg_5030 <= tmp_26_fu_1946_p2;
                tmp_27_reg_5040 <= tmp_27_fu_1957_p1;
                tmp_37_reg_5060 <= i_op_assign_2_mid2_fu_1915_p3(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                i_op_assign_2_mid2_reg_4988_pp1_iter1_reg <= i_op_assign_2_mid2_reg_4988;
                    tmp_13_cast_reg_5010_pp1_iter1_reg(17 downto 0) <= tmp_13_cast_reg_5010(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_5415 <= indvar_flatten_next_fu_2114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                leftImage_V_load_reg_5129_pp1_iter1_reg <= leftImage_V_load_reg_5129;
                tmp_12_reg_5109_pp1_iter1_reg <= tmp_12_reg_5109;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                mu_diagonal_V_2_reg_5334 <= mu_diagonal_V_2_fu_2075_p3;
                sel_tmp_reg_5314 <= sel_tmp_fu_2062_p2;
                    tmp_29_reg_5339(9 downto 0) <= tmp_29_fu_2083_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                p_01027_1_reg_893 <= ap_phi_mux_p_01027_4_14_phi_fu_1564_p4;
                p_0943_1_reg_905 <= ap_phi_mux_p_0943_4_14_phi_fu_1576_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                p_6_reg_6179 <= grp_fu_4559_p2(51 downto 44);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_66_reg_6031 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then
                p_Result_1_14_reg_6164 <= p_Val2_6_14_fu_4448_p3(17 downto 10);
                p_Val2_5_14_reg_6153 <= p_Val2_5_14_fu_4441_p3;
                p_Val2_6_14_reg_6159 <= p_Val2_6_14_fu_4448_p3;
                tmp_36_i_i17_reg_6143 <= tmp_36_i_i17_fu_4409_p2;
                tmp_i_i17_42_reg_6148 <= tmp_i_i17_42_fu_4413_p2;
                tmp_i_i17_reg_6138 <= tmp_i_i17_fu_4405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_46_reg_5588 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then
                p_Val2_5_5_reg_5686 <= p_Val2_5_5_fu_2880_p3;
                tmp_36_i_i7_reg_5676 <= tmp_36_i_i7_fu_2851_p2;
                tmp_i_i7_19_reg_5681 <= tmp_i_i7_19_fu_2856_p2;
                tmp_i_i7_reg_5671 <= tmp_i_i7_fu_2846_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_56_reg_5810 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                p_Val2_5_s_reg_5947 <= p_Val2_5_s_fu_3683_p3;
                tmp_36_i_i12_reg_5937 <= tmp_36_i_i12_fu_3654_p2;
                tmp_i_i12_29_reg_5942 <= tmp_i_i12_29_fu_3659_p2;
                tmp_i_i12_reg_5932 <= tmp_i_i12_fu_3649_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                pixel_values_right_V <= rightImage_V_load_reg_5187;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                pixel_values_right_V_1 <= pixel_values_right_V_29_reg_5459;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                pixel_values_right_V_10 <= pixel_values_right_V_20_reg_5912;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                pixel_values_right_V_11 <= pixel_values_right_V_19_reg_5996;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                pixel_values_right_V_12 <= pixel_values_right_V_18_reg_6040;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                pixel_values_right_V_13 <= pixel_values_right_V_17_reg_6071;
                pixel_values_right_V_14 <= pixel_values_right_V_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                pixel_values_right_V_15_reg_6101 <= pixel_values_right_V_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then
                pixel_values_right_V_17_reg_6071 <= pixel_values_right_V_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then
                pixel_values_right_V_18_reg_6040 <= pixel_values_right_V_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                pixel_values_right_V_19_reg_5996 <= pixel_values_right_V_10;
                tmp_66_reg_6031 <= grp_fu_1748_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                pixel_values_right_V_2 <= pixel_values_right_V_28_reg_5508;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pixel_values_right_V_20_reg_5912 <= pixel_values_right_V_9;
                tmp_62_reg_5953 <= grp_fu_1728_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                pixel_values_right_V_21_reg_5868 <= pixel_values_right_V_8;
                tmp_60_reg_5898 <= grp_fu_1718_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                pixel_values_right_V_22_reg_5824 <= pixel_values_right_V_7;
                tmp_58_reg_5854 <= grp_fu_1708_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                pixel_values_right_V_23_reg_5784 <= pixel_values_right_V_6;
                tmp_56_reg_5810 <= grp_fu_1698_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                pixel_values_right_V_24_reg_5740 <= pixel_values_right_V_5;
                tmp_54_reg_5770 <= grp_fu_1688_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then
                pixel_values_right_V_25_reg_5646 <= pixel_values_right_V_4;
                tmp_50_reg_5692 <= grp_fu_1668_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                pixel_values_right_V_26_reg_5607 <= pixel_values_right_V_3;
                tmp_48_reg_5632 <= grp_fu_1658_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then
                pixel_values_right_V_27_reg_5553 <= pixel_values_right_V_2;
                tmp_46_reg_5588 <= grp_fu_1648_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then
                pixel_values_right_V_28_reg_5508 <= pixel_values_right_V_1;
                tmp_44_reg_5534 <= grp_fu_1638_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then
                pixel_values_right_V_29_reg_5459 <= pixel_values_right_V;
                tmp_42_reg_5489 <= tmp_41_3_fu_2341_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then
                pixel_values_right_V_3 <= pixel_values_right_V_27_reg_5553;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then
                pixel_values_right_V_4 <= pixel_values_right_V_26_reg_5607;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                pixel_values_right_V_5 <= pixel_values_right_V_25_reg_5646;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then
                pixel_values_right_V_6 <= pixel_values_right_V_24_reg_5740;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then
                pixel_values_right_V_7 <= pixel_values_right_V_23_reg_5784;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then
                pixel_values_right_V_8 <= pixel_values_right_V_22_reg_5824;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                pixel_values_right_V_9 <= pixel_values_right_V_21_reg_5868;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                r_1_reg_4920 <= r_1_fu_1785_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                r_2_reg_6197 <= r_2_fu_4643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_1881_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ret_V_mid2_v_v_reg_4978 <= ret_V_mid2_v_v_fu_1903_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then
                sel_tmp_reg_5314_pp1_iter1_reg <= sel_tmp_reg_5314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_4638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    tmp_11_reg_6202(31 downto 2) <= tmp_11_fu_4653_p3(31 downto 2);
                tmp_21_reg_6218 <= tmp_21_fu_4677_p2;
                tmp_22_reg_6223 <= tmp_22_fu_4683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                tmp_12_reg_5109 <= tmp_12_fu_1980_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_1780_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    tmp_1_reg_4925(31 downto 1) <= tmp_1_fu_1791_p3(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then
                tmp_23_reg_5269 <= tmp_23_fu_2009_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then
                tmp_23_reg_5269_pp1_iter1_reg <= tmp_23_reg_5269;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then
                    tmp_30_reg_5377(9 downto 0) <= tmp_30_fu_2105_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (tmp_23_fu_2009_p2 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                tmp_39_reg_5299 <= grp_fu_1605_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                tmp_40_reg_5435 <= grp_fu_1605_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                tmp_44_10_reg_5982 <= grp_fu_1718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_60_reg_5898 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then
                tmp_44_11_reg_6021 <= grp_fu_1728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (tmp_40_reg_5435 = ap_const_lv1_0) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then
                tmp_44_2_reg_5484 <= tmp_44_2_fu_2333_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001))) then
                tmp_44_6_reg_5721 <= grp_fu_1668_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_50_reg_5692 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then
                tmp_44_7_reg_5765 <= grp_fu_1678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001))) then
                tmp_52_reg_5726 <= grp_fu_1678_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                tmp_64_reg_5987 <= grp_fu_1738_p2(31 downto 31);
            end if;
        end if;
    end process;
    tmp_1_reg_4925(0) <= '0';
    tmp_13_cast_reg_5010(63 downto 18) <= "0000000000000000000000000000000000000000000000";
    tmp_13_cast_reg_5010_pp1_iter1_reg(63 downto 18) <= "0000000000000000000000000000000000000000000000";
    tmp_29_reg_5339(17 downto 10) <= "00000000";
    tmp_30_reg_5377(17 downto 10) <= "00000000";
    cost_d_actual_V_2_2_s_reg_5523(10) <= '0';
    cost_d_actual_V_2_7_s_reg_5799(10) <= '0';
    cost_d_actual_V_2_11_1_reg_6055(10) <= '0';
    tmp_11_reg_6202(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, INPUT_data_V_0_vld_out, OUTPUT_data_V_1_ack_in, OUTPUT_data_V_1_state, OUTPUT_user_V_1_ack_in, OUTPUT_user_V_1_state, OUTPUT_last_V_1_ack_in, OUTPUT_last_V_1_state, ap_CS_fsm_state4, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state3, tmp_fu_1780_p2, exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage10, ap_enable_reg_pp1_iter1, ap_CS_fsm_state36, tmp_8_fu_4638_p2, ap_block_pp1_stage7_subdone, ap_block_pp1_stage17_subdone, ap_block_pp1_stage10_subdone, ap_CS_fsm_state40, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage3_subdone, ap_block_pp1_stage4_subdone, ap_block_pp1_stage5_subdone, ap_block_pp1_stage6_subdone, ap_block_pp1_stage8_subdone, ap_block_pp1_stage9_subdone, ap_block_pp1_stage11_subdone, ap_block_pp1_stage12_subdone, ap_block_pp1_stage13_subdone, ap_block_pp1_stage14_subdone, ap_block_pp1_stage15_subdone, ap_block_pp1_stage16_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((tmp_fu_1780_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_pp1_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                end if;
            when ap_ST_fsm_pp1_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                end if;
            when ap_ST_fsm_pp1_stage7 => 
                if ((not(((exitcond_flatten_reg_4958 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage8;
                elsif (((exitcond_flatten_reg_4958 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                end if;
            when ap_ST_fsm_pp1_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage8;
                end if;
            when ap_ST_fsm_pp1_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage9;
                end if;
            when ap_ST_fsm_pp1_stage10 => 
                if ((not(((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage10_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage11;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage10;
                end if;
            when ap_ST_fsm_pp1_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage11;
                end if;
            when ap_ST_fsm_pp1_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage12;
                end if;
            when ap_ST_fsm_pp1_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage13;
                end if;
            when ap_ST_fsm_pp1_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage14;
                end if;
            when ap_ST_fsm_pp1_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage15;
                end if;
            when ap_ST_fsm_pp1_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage16;
                end if;
            when ap_ST_fsm_pp1_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage17;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((tmp_8_fu_4638_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if ((not(((ap_const_logic_0 = OUTPUT_last_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_user_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_data_V_1_ack_in))) and (OUTPUT_last_V_1_state(0) = ap_const_logic_0) and (OUTPUT_user_V_1_state(0) = ap_const_logic_0) and (OUTPUT_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    INPUT_data_V_0_ack_in <= INPUT_data_V_0_state(1);

    INPUT_data_V_0_ack_out_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            INPUT_data_V_0_ack_out <= ap_const_logic_1;
        else 
            INPUT_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    INPUT_data_V_0_data_out_assign_proc : process(INPUT_data_V_0_payload_A, INPUT_data_V_0_payload_B, INPUT_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = INPUT_data_V_0_sel)) then 
            INPUT_data_V_0_data_out <= INPUT_data_V_0_payload_B;
        else 
            INPUT_data_V_0_data_out <= INPUT_data_V_0_payload_A;
        end if; 
    end process;

    INPUT_data_V_0_load_A <= (not(INPUT_data_V_0_sel_wr) and INPUT_data_V_0_state_cmp_full);
    INPUT_data_V_0_load_B <= (INPUT_data_V_0_state_cmp_full and INPUT_data_V_0_sel_wr);
    INPUT_data_V_0_sel <= INPUT_data_V_0_sel_rd;
    INPUT_data_V_0_state_cmp_full <= '0' when (INPUT_data_V_0_state = ap_const_lv2_1) else '1';
    INPUT_data_V_0_vld_in <= in_stream_TVALID;
    INPUT_data_V_0_vld_out <= INPUT_data_V_0_state(0);

    INPUT_last_V_0_ack_out_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            INPUT_last_V_0_ack_out <= ap_const_logic_1;
        else 
            INPUT_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    INPUT_last_V_0_vld_in <= in_stream_TVALID;
    OUTPUT_data_V_1_ack_in <= OUTPUT_data_V_1_state(1);
    OUTPUT_data_V_1_ack_out <= dMapout_TREADY;

    OUTPUT_data_V_1_data_out_assign_proc : process(OUTPUT_data_V_1_payload_A, OUTPUT_data_V_1_payload_B, OUTPUT_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = OUTPUT_data_V_1_sel)) then 
            OUTPUT_data_V_1_data_out <= OUTPUT_data_V_1_payload_B;
        else 
            OUTPUT_data_V_1_data_out <= OUTPUT_data_V_1_payload_A;
        end if; 
    end process;

    OUTPUT_data_V_1_load_A <= (not(OUTPUT_data_V_1_sel_wr) and OUTPUT_data_V_1_state_cmp_full);
    OUTPUT_data_V_1_load_B <= (OUTPUT_data_V_1_state_cmp_full and OUTPUT_data_V_1_sel_wr);
    OUTPUT_data_V_1_sel <= OUTPUT_data_V_1_sel_rd;
    OUTPUT_data_V_1_state_cmp_full <= '0' when (OUTPUT_data_V_1_state = ap_const_lv2_1) else '1';

    OUTPUT_data_V_1_vld_in_assign_proc : process(OUTPUT_data_V_1_ack_in, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            OUTPUT_data_V_1_vld_in <= ap_const_logic_1;
        else 
            OUTPUT_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_data_V_1_vld_out <= OUTPUT_data_V_1_state(0);
    OUTPUT_last_V_1_ack_in <= OUTPUT_last_V_1_state(1);
    OUTPUT_last_V_1_ack_out <= dMapout_TREADY;

    OUTPUT_last_V_1_data_out_assign_proc : process(OUTPUT_last_V_1_payload_A, OUTPUT_last_V_1_payload_B, OUTPUT_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = OUTPUT_last_V_1_sel)) then 
            OUTPUT_last_V_1_data_out <= OUTPUT_last_V_1_payload_B;
        else 
            OUTPUT_last_V_1_data_out <= OUTPUT_last_V_1_payload_A;
        end if; 
    end process;

    OUTPUT_last_V_1_load_A <= (not(OUTPUT_last_V_1_sel_wr) and OUTPUT_last_V_1_state_cmp_full);
    OUTPUT_last_V_1_load_B <= (OUTPUT_last_V_1_state_cmp_full and OUTPUT_last_V_1_sel_wr);
    OUTPUT_last_V_1_sel <= OUTPUT_last_V_1_sel_rd;
    OUTPUT_last_V_1_state_cmp_full <= '0' when (OUTPUT_last_V_1_state = ap_const_lv2_1) else '1';

    OUTPUT_last_V_1_vld_in_assign_proc : process(OUTPUT_data_V_1_ack_in, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            OUTPUT_last_V_1_vld_in <= ap_const_logic_1;
        else 
            OUTPUT_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_last_V_1_vld_out <= OUTPUT_last_V_1_state(0);
    OUTPUT_user_V_1_ack_in <= OUTPUT_user_V_1_state(1);
    OUTPUT_user_V_1_ack_out <= dMapout_TREADY;

    OUTPUT_user_V_1_data_out_assign_proc : process(OUTPUT_user_V_1_payload_A, OUTPUT_user_V_1_payload_B, OUTPUT_user_V_1_sel)
    begin
        if ((ap_const_logic_1 = OUTPUT_user_V_1_sel)) then 
            OUTPUT_user_V_1_data_out <= OUTPUT_user_V_1_payload_B;
        else 
            OUTPUT_user_V_1_data_out <= OUTPUT_user_V_1_payload_A;
        end if; 
    end process;

    OUTPUT_user_V_1_load_A <= (not(OUTPUT_user_V_1_sel_wr) and OUTPUT_user_V_1_state_cmp_full);
    OUTPUT_user_V_1_load_B <= (OUTPUT_user_V_1_state_cmp_full and OUTPUT_user_V_1_sel_wr);
    OUTPUT_user_V_1_sel <= OUTPUT_user_V_1_sel_rd;
    OUTPUT_user_V_1_state_cmp_full <= '0' when (OUTPUT_user_V_1_state = ap_const_lv2_1) else '1';

    OUTPUT_user_V_1_vld_in_assign_proc : process(OUTPUT_data_V_1_ack_in, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = OUTPUT_data_V_1_ack_in) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            OUTPUT_user_V_1_vld_in <= ap_const_logic_1;
        else 
            OUTPUT_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    OUTPUT_user_V_1_vld_out <= OUTPUT_user_V_1_state(0);
    agg_result_V_i_i10_fu_3344_p3 <= 
        tmp_i_i10_25_fu_3339_p2 when (tmp_i_i10_fu_3329_p2(0) = '1') else 
        tmp_36_i_i10_fu_3334_p2;
    agg_result_V_i_i11_fu_3506_p3 <= 
        tmp_i_i11_27_fu_3501_p2 when (tmp_i_i11_fu_3491_p2(0) = '1') else 
        tmp_36_i_i11_fu_3496_p2;
    agg_result_V_i_i12_fu_3705_p3 <= 
        tmp_i_i12_29_reg_5942 when (tmp_i_i12_reg_5932(0) = '1') else 
        tmp_36_i_i12_reg_5937;
    agg_result_V_i_i13_fu_3831_p3 <= 
        tmp_i_i13_33_fu_3826_p2 when (tmp_i_i13_fu_3816_p2(0) = '1') else 
        tmp_36_i_i13_fu_3821_p2;
    agg_result_V_i_i14_fu_3989_p3 <= 
        tmp_i_i14_35_fu_3984_p2 when (tmp_i_i14_fu_3974_p2(0) = '1') else 
        tmp_36_i_i14_fu_3979_p2;
    agg_result_V_i_i15_fu_4132_p3 <= 
        tmp_i_i15_37_fu_4127_p2 when (tmp_i_i15_fu_4117_p2(0) = '1') else 
        tmp_36_i_i15_fu_4122_p2;
    agg_result_V_i_i16_fu_4285_p3 <= 
        tmp_i_i16_39_fu_4280_p2 when (tmp_i_i16_fu_4270_p2(0) = '1') else 
        tmp_36_i_i16_fu_4275_p2;
    agg_result_V_i_i17_fu_4464_p3 <= 
        tmp_i_i17_42_reg_6148 when (tmp_i_i17_reg_6138(0) = '1') else 
        tmp_36_i_i17_reg_6143;
    agg_result_V_i_i1_fu_2026_p3 <= 
        tmp_i_i1_45_fu_2022_p2 when (tmp_i_i1_fu_2014_p2(0) = '1') else 
        tmp_36_i_i1_fu_2018_p2;
    agg_result_V_i_i2_fu_2132_p3 <= 
        tmp_i_i2_10_fu_2128_p2 when (tmp_i_i2_fu_2120_p2(0) = '1') else 
        tmp_36_i_i2_fu_2124_p2;
    agg_result_V_i_i3_fu_2241_p3 <= 
        tmp_i_i3_12_fu_2236_p2 when (tmp_i_i3_fu_2226_p2(0) = '1') else 
        tmp_36_i_i3_fu_2231_p2;
    agg_result_V_i_i4_fu_2382_p3 <= 
        tmp_i_i4_13_fu_2377_p2 when (tmp_i_i4_fu_2367_p2(0) = '1') else 
        tmp_36_i_i4_fu_2372_p2;
    agg_result_V_i_i5_fu_2541_p3 <= 
        tmp_i_i5_15_fu_2536_p2 when (tmp_i_i5_fu_2526_p2(0) = '1') else 
        tmp_36_i_i5_fu_2531_p2;
    agg_result_V_i_i6_fu_2699_p3 <= 
        tmp_i_i6_17_fu_2694_p2 when (tmp_i_i6_fu_2684_p2(0) = '1') else 
        tmp_36_i_i6_fu_2689_p2;
    agg_result_V_i_i7_fu_2902_p3 <= 
        tmp_i_i7_19_reg_5681 when (tmp_i_i7_reg_5671(0) = '1') else 
        tmp_36_i_i7_reg_5676;
    agg_result_V_i_i8_fu_3031_p3 <= 
        tmp_i_i8_21_fu_3026_p2 when (tmp_i_i8_fu_3016_p2(0) = '1') else 
        tmp_36_i_i8_fu_3021_p2;
    agg_result_V_i_i9_fu_3189_p3 <= 
        tmp_i_i9_23_fu_3184_p2 when (tmp_i_i9_fu_3174_p2(0) = '1') else 
        tmp_36_i_i9_fu_3179_p2;
    agg_result_V_i_i_fu_1996_p3 <= 
        tmp_i_i_44_fu_1992_p2 when (tmp_i_i_fu_1984_p2(0) = '1') else 
        tmp_36_i_i_fu_1988_p2;
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage10 <= ap_CS_fsm(15);
    ap_CS_fsm_pp1_stage11 <= ap_CS_fsm(16);
    ap_CS_fsm_pp1_stage12 <= ap_CS_fsm(17);
    ap_CS_fsm_pp1_stage13 <= ap_CS_fsm(18);
    ap_CS_fsm_pp1_stage14 <= ap_CS_fsm(19);
    ap_CS_fsm_pp1_stage15 <= ap_CS_fsm(20);
    ap_CS_fsm_pp1_stage16 <= ap_CS_fsm(21);
    ap_CS_fsm_pp1_stage17 <= ap_CS_fsm(22);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage5 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage6 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage7 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage8 <= ap_CS_fsm(13);
    ap_CS_fsm_pp1_stage9 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state35 <= ap_CS_fsm(23);
    ap_CS_fsm_state36 <= ap_CS_fsm(24);
    ap_CS_fsm_state37 <= ap_CS_fsm(25);
    ap_CS_fsm_state38 <= ap_CS_fsm(26);
    ap_CS_fsm_state39 <= ap_CS_fsm(27);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(28);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state40_assign_proc : process(OUTPUT_data_V_1_ack_in, OUTPUT_user_V_1_ack_in, OUTPUT_last_V_1_ack_in)
    begin
                ap_block_state40 <= ((ap_const_logic_0 = OUTPUT_last_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_user_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_data_V_1_ack_in));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1109_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001)
    begin
                ap_condition_1109 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001));
    end process;


    ap_condition_1791_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_1791 <= ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_1797_assign_proc : process(exitcond_flatten_reg_4958, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
                ap_condition_1797 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0));
    end process;


    ap_condition_1809_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage7, ap_enable_reg_pp1_iter1, ap_block_pp1_stage7)
    begin
                ap_condition_1809 <= ((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7));
    end process;


    ap_condition_1829_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001)
    begin
                ap_condition_1829 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001));
    end process;


    ap_condition_1859_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11_11001)
    begin
                ap_condition_1859 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001));
    end process;


    ap_condition_1877_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12_11001)
    begin
                ap_condition_1877 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001));
    end process;


    ap_condition_1918_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15_11001)
    begin
                ap_condition_1918 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001));
    end process;


    ap_condition_1932_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16_11001)
    begin
                ap_condition_1932 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001));
    end process;


    ap_condition_1950_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage17, ap_block_pp1_stage17_11001)
    begin
                ap_condition_1950 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001));
    end process;


    ap_condition_2014_assign_proc : process(ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_2014 <= ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2031_assign_proc : process(ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_2031 <= ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2050_assign_proc : process(ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_2050 <= ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2070_assign_proc : process(ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_enable_reg_pp1_iter1)
    begin
                ap_condition_2070 <= ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2155_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10)
    begin
                ap_condition_2155 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10));
    end process;


    ap_condition_2157_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11)
    begin
                ap_condition_2157 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11));
    end process;


    ap_condition_2159_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12)
    begin
                ap_condition_2159 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12));
    end process;


    ap_condition_2169_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16)
    begin
                ap_condition_2169 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16));
    end process;


    ap_condition_2171_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage17, ap_block_pp1_stage17)
    begin
                ap_condition_2171 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17));
    end process;


    ap_condition_2179_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage4)
    begin
                ap_condition_2179 <= ((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2181_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp1_iter1, ap_block_pp1_stage5)
    begin
                ap_condition_2181 <= ((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2183_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter1, ap_block_pp1_stage6)
    begin
                ap_condition_2183 <= ((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2318_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16_11001)
    begin
                ap_condition_2318 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001));
    end process;


    ap_condition_2324_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12_11001)
    begin
                ap_condition_2324 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001));
    end process;


    ap_condition_2326_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11_11001)
    begin
                ap_condition_2326 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001));
    end process;


    ap_condition_2328_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001)
    begin
                ap_condition_2328 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001));
    end process;


    ap_condition_4521_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage13, ap_block_pp1_stage13_11001)
    begin
                ap_condition_4521 <= ((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage13) and (ap_const_boolean_0 = ap_block_pp1_stage13_11001));
    end process;


    ap_condition_4527_assign_proc : process(tmp_23_reg_5269, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001)
    begin
                ap_condition_4527 <= ((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (tmp_23_reg_5269 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8));
    end process;


    ap_condition_4531_assign_proc : process(tmp_23_reg_5269, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001)
    begin
                ap_condition_4531 <= ((tmp_23_reg_5269 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001));
    end process;


    ap_condition_4536_assign_proc : process(tmp_48_reg_5632, ap_CS_fsm_pp1_stage14, ap_block_pp1_stage14_11001)
    begin
                ap_condition_4536 <= ((tmp_48_reg_5632 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001));
    end process;


    ap_condition_4540_assign_proc : process(tmp_48_reg_5632, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15_11001)
    begin
                ap_condition_4540 <= ((tmp_48_reg_5632 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001));
    end process;


    ap_condition_962_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001)
    begin
                ap_condition_962 <= ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp1_exit_iter0_state13_assign_proc : process(exitcond_flatten_reg_4958)
    begin
        if ((exitcond_flatten_reg_4958 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(OUTPUT_data_V_1_ack_in, OUTPUT_data_V_1_state, OUTPUT_user_V_1_ack_in, OUTPUT_user_V_1_state, OUTPUT_last_V_1_ack_in, OUTPUT_last_V_1_state, ap_CS_fsm_state40)
    begin
        if ((not(((ap_const_logic_0 = OUTPUT_last_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_user_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_data_V_1_ack_in))) and (OUTPUT_last_V_1_state(0) = ap_const_logic_0) and (OUTPUT_user_V_1_state(0) = ap_const_logic_0) and (OUTPUT_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_op_assign_2_phi_fu_885_p4_assign_proc : process(i_op_assign_2_reg_881, exitcond_flatten_reg_4958, ap_CS_fsm_pp1_stage0, col_reg_5035, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_i_op_assign_2_phi_fu_885_p4 <= col_reg_5035;
        else 
            ap_phi_mux_i_op_assign_2_phi_fu_885_p4 <= i_op_assign_2_reg_881;
        end if; 
    end process;


    ap_phi_mux_i_op_assign_phi_fu_874_p4_assign_proc : process(i_op_assign_reg_870, exitcond_flatten_reg_4958, ap_CS_fsm_pp1_stage0, ret_V_mid2_v_v_reg_4978, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_i_op_assign_phi_fu_874_p4 <= ret_V_mid2_v_v_reg_4978;
        else 
            ap_phi_mux_i_op_assign_phi_fu_874_p4 <= i_op_assign_reg_870;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_862_p4_assign_proc : process(indvar_flatten_reg_858, exitcond_flatten_reg_4958, ap_CS_fsm_pp1_stage0, indvar_flatten_next_reg_5415, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_862_p4 <= indvar_flatten_next_reg_5415;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_862_p4 <= indvar_flatten_reg_858;
        end if; 
    end process;


    ap_phi_mux_p_01027_1_phi_fu_897_p4_assign_proc : process(p_01027_1_reg_893, exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage7, ap_enable_reg_pp1_iter1, ap_phi_mux_p_01027_4_14_phi_fu_1564_p4, ap_block_pp1_stage7)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7))) then 
            ap_phi_mux_p_01027_1_phi_fu_897_p4 <= ap_phi_mux_p_01027_4_14_phi_fu_1564_p4;
        else 
            ap_phi_mux_p_01027_1_phi_fu_897_p4 <= p_01027_1_reg_893;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_10_phi_fu_1389_p4_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage3, tmp_58_reg_5854, ap_enable_reg_pp1_iter1, p_Val2_6_10_reg_6006, ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386, ap_block_pp1_stage3)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_01027_4_10_phi_fu_1389_p4 <= p_Val2_6_10_reg_6006;
        else 
            ap_phi_mux_p_01027_4_10_phi_fu_1389_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_11_phi_fu_1433_p4_assign_proc : process(p_01027_4_10_reg_1386, tmp_60_reg_5898, p_Val2_6_11_reg_6050, ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430, ap_condition_2179)
    begin
        if ((ap_const_boolean_1 = ap_condition_2179)) then
            if ((tmp_60_reg_5898 = ap_const_lv1_0)) then 
                ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 <= p_Val2_6_11_reg_6050;
            elsif ((tmp_60_reg_5898 = ap_const_lv1_1)) then 
                ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 <= p_01027_4_10_reg_1386;
            else 
                ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
            end if;
        else 
            ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_13_phi_fu_1520_p4_assign_proc : process(tmp_64_reg_5987, ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485, ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517, p_Val2_6_13_fu_4352_p3, ap_condition_2183)
    begin
        if ((ap_const_boolean_1 = ap_condition_2183)) then
            if ((tmp_64_reg_5987 = ap_const_lv1_0)) then 
                ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 <= p_Val2_6_13_fu_4352_p3;
            elsif ((tmp_64_reg_5987 = ap_const_lv1_1)) then 
                ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
            else 
                ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
            end if;
        else 
            ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_14_phi_fu_1564_p4_assign_proc : process(p_01027_4_13_reg_1517, tmp_66_reg_6031, p_Val2_6_14_reg_6159, ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560, ap_condition_1809)
    begin
        if ((ap_const_boolean_1 = ap_condition_1809)) then
            if ((tmp_66_reg_6031 = ap_const_lv1_0)) then 
                ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 <= p_Val2_6_14_reg_6159;
            elsif ((tmp_66_reg_6031 = ap_const_lv1_1)) then 
                ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 <= p_01027_4_13_reg_1517;
            else 
                ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560;
            end if;
        else 
            ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 <= ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_1_phi_fu_954_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_23_reg_5269, p_Val2_6_1_reg_5469, ap_CS_fsm_pp1_stage9, ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951, ap_block_pp1_stage9)
    begin
        if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9))) then 
            ap_phi_mux_p_01027_4_1_phi_fu_954_p4 <= p_Val2_6_1_reg_5469;
        else 
            ap_phi_mux_p_01027_4_1_phi_fu_954_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_2_phi_fu_998_p4_assign_proc : process(p_01027_4_1_reg_951, tmp_40_reg_5435, p_Val2_6_2_reg_5518, ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995, ap_condition_2155)
    begin
        if ((ap_const_boolean_1 = ap_condition_2155)) then
            if ((tmp_40_reg_5435 = ap_const_lv1_0)) then 
                ap_phi_mux_p_01027_4_2_phi_fu_998_p4 <= p_Val2_6_2_reg_5518;
            elsif ((tmp_40_reg_5435 = ap_const_lv1_1)) then 
                ap_phi_mux_p_01027_4_2_phi_fu_998_p4 <= p_01027_4_1_reg_951;
            else 
                ap_phi_mux_p_01027_4_2_phi_fu_998_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
            end if;
        else 
            ap_phi_mux_p_01027_4_2_phi_fu_998_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_6_phi_fu_1171_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_48_reg_5632, p_Val2_6_6_reg_5750, ap_CS_fsm_pp1_stage15, ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168, ap_block_pp1_stage15)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15))) then 
            ap_phi_mux_p_01027_4_6_phi_fu_1171_p4 <= p_Val2_6_6_reg_5750;
        else 
            ap_phi_mux_p_01027_4_6_phi_fu_1171_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168;
        end if; 
    end process;


    ap_phi_mux_p_01027_4_7_phi_fu_1215_p4_assign_proc : process(p_01027_4_6_reg_1168, tmp_50_reg_5692, p_Val2_6_7_reg_5794, ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212, ap_condition_2169)
    begin
        if ((ap_const_boolean_1 = ap_condition_2169)) then
            if ((tmp_50_reg_5692 = ap_const_lv1_0)) then 
                ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 <= p_Val2_6_7_reg_5794;
            elsif ((tmp_50_reg_5692 = ap_const_lv1_1)) then 
                ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 <= p_01027_4_6_reg_1168;
            else 
                ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
            end if;
        else 
            ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 <= ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
        end if; 
    end process;


    ap_phi_mux_p_01189_2_10_phi_fu_1411_p4_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage3, tmp_58_reg_5854, ap_enable_reg_pp1_iter1, cost_d_actual_V_2_10_2_reg_6011, ap_block_pp1_stage3, ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_01189_2_10_phi_fu_1411_p4 <= cost_d_actual_V_2_10_2_reg_6011;
        else 
            ap_phi_mux_p_01189_2_10_phi_fu_1411_p4 <= ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408;
        end if; 
    end process;


    ap_phi_mux_p_01189_2_1_phi_fu_976_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_23_reg_5269, cost_d_actual_V_2_1_1_reg_5479, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9, ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973)
    begin
        if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9))) then 
            ap_phi_mux_p_01189_2_1_phi_fu_976_p4 <= cost_d_actual_V_2_1_1_reg_5479;
        else 
            ap_phi_mux_p_01189_2_1_phi_fu_976_p4 <= ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973;
        end if; 
    end process;


    ap_phi_mux_p_01189_2_6_phi_fu_1193_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_48_reg_5632, cost_d_actual_V_2_6_1_reg_5755, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15, ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15))) then 
            ap_phi_mux_p_01189_2_6_phi_fu_1193_p4 <= cost_d_actual_V_2_6_1_reg_5755;
        else 
            ap_phi_mux_p_01189_2_6_phi_fu_1193_p4 <= ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190;
        end if; 
    end process;


    ap_phi_mux_p_0943_1_phi_fu_909_p4_assign_proc : process(p_0943_1_reg_905, exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage7, ap_enable_reg_pp1_iter1, ap_block_pp1_stage7, ap_phi_mux_p_0943_4_14_phi_fu_1576_p4)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7))) then 
            ap_phi_mux_p_0943_1_phi_fu_909_p4 <= ap_phi_mux_p_0943_4_14_phi_fu_1576_p4;
        else 
            ap_phi_mux_p_0943_1_phi_fu_909_p4 <= p_0943_1_reg_905;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_10_phi_fu_1400_p4_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage3, tmp_58_reg_5854, ap_enable_reg_pp1_iter1, p_Val2_5_10_reg_6001, ap_block_pp1_stage3, ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (tmp_58_reg_5854 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_0943_4_10_phi_fu_1400_p4 <= p_Val2_5_10_reg_6001;
        else 
            ap_phi_mux_p_0943_4_10_phi_fu_1400_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_11_phi_fu_1444_p4_assign_proc : process(p_0943_4_10_reg_1397, tmp_60_reg_5898, p_Val2_5_11_reg_6045, ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441, ap_condition_2179)
    begin
        if ((ap_const_boolean_1 = ap_condition_2179)) then
            if ((tmp_60_reg_5898 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 <= p_Val2_5_11_reg_6045;
            elsif ((tmp_60_reg_5898 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 <= p_0943_4_10_reg_1397;
            else 
                ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
            end if;
        else 
            ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_12_phi_fu_1477_p4_assign_proc : process(p_0943_4_11_reg_1441, tmp_62_reg_5953, p_Val2_5_12_reg_6086, ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474, ap_condition_2181)
    begin
        if ((ap_const_boolean_1 = ap_condition_2181)) then
            if ((tmp_62_reg_5953 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 <= p_Val2_5_12_reg_6086;
            elsif ((tmp_62_reg_5953 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 <= p_0943_4_11_reg_1441;
            else 
                ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
            end if;
        else 
            ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_13_phi_fu_1531_p4_assign_proc : process(p_0943_4_12_reg_1474, tmp_64_reg_5987, p_Val2_5_13_reg_6118, ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528, ap_condition_2183)
    begin
        if ((ap_const_boolean_1 = ap_condition_2183)) then
            if ((tmp_64_reg_5987 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 <= p_Val2_5_13_reg_6118;
            elsif ((tmp_64_reg_5987 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 <= p_0943_4_12_reg_1474;
            else 
                ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
            end if;
        else 
            ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_14_phi_fu_1576_p4_assign_proc : process(p_0943_4_13_reg_1528, tmp_66_reg_6031, p_Val2_5_14_reg_6153, ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572, ap_condition_1809)
    begin
        if ((ap_const_boolean_1 = ap_condition_1809)) then
            if ((tmp_66_reg_6031 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 <= p_Val2_5_14_reg_6153;
            elsif ((tmp_66_reg_6031 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 <= p_0943_4_13_reg_1528;
            else 
                ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572;
            end if;
        else 
            ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_1_phi_fu_965_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_23_reg_5269, p_Val2_5_1_reg_5464, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9, ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962)
    begin
        if (((tmp_23_reg_5269 = ap_const_lv1_1) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9))) then 
            ap_phi_mux_p_0943_4_1_phi_fu_965_p4 <= p_Val2_5_1_reg_5464;
        else 
            ap_phi_mux_p_0943_4_1_phi_fu_965_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_2_phi_fu_1009_p4_assign_proc : process(p_0943_4_1_reg_962, tmp_40_reg_5435, p_Val2_5_2_reg_5513, ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006, ap_condition_2155)
    begin
        if ((ap_const_boolean_1 = ap_condition_2155)) then
            if ((tmp_40_reg_5435 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 <= p_Val2_5_2_reg_5513;
            elsif ((tmp_40_reg_5435 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 <= p_0943_4_1_reg_962;
            else 
                ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
            end if;
        else 
            ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_3_phi_fu_1041_p4_assign_proc : process(p_0943_4_2_reg_1006, tmp_42_reg_5489, p_Val2_5_3_reg_5573, ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038, ap_condition_2157)
    begin
        if ((ap_const_boolean_1 = ap_condition_2157)) then
            if ((tmp_42_reg_5489 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 <= p_Val2_5_3_reg_5573;
            elsif ((tmp_42_reg_5489 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 <= p_0943_4_2_reg_1006;
            else 
                ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
            end if;
        else 
            ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_4_phi_fu_1084_p4_assign_proc : process(p_0943_4_3_reg_1038, tmp_44_reg_5534, p_Val2_5_4_reg_5622, ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081, ap_condition_2159)
    begin
        if ((ap_const_boolean_1 = ap_condition_2159)) then
            if ((tmp_44_reg_5534 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 <= p_Val2_5_4_reg_5622;
            elsif ((tmp_44_reg_5534 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 <= p_0943_4_3_reg_1038;
            else 
                ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
            end if;
        else 
            ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_6_phi_fu_1182_p4_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, tmp_48_reg_5632, p_Val2_5_6_reg_5745, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15, ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (tmp_48_reg_5632 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15))) then 
            ap_phi_mux_p_0943_4_6_phi_fu_1182_p4 <= p_Val2_5_6_reg_5745;
        else 
            ap_phi_mux_p_0943_4_6_phi_fu_1182_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_7_phi_fu_1226_p4_assign_proc : process(p_0943_4_6_reg_1179, tmp_50_reg_5692, p_Val2_5_7_reg_5789, ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223, ap_condition_2169)
    begin
        if ((ap_const_boolean_1 = ap_condition_2169)) then
            if ((tmp_50_reg_5692 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 <= p_Val2_5_7_reg_5789;
            elsif ((tmp_50_reg_5692 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 <= p_0943_4_6_reg_1179;
            else 
                ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
            end if;
        else 
            ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_8_phi_fu_1258_p4_assign_proc : process(p_0943_4_7_reg_1223, tmp_52_reg_5726, p_Val2_5_8_reg_5839, ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255, ap_condition_2171)
    begin
        if ((ap_const_boolean_1 = ap_condition_2171)) then
            if ((tmp_52_reg_5726 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 <= p_Val2_5_8_reg_5839;
            elsif ((tmp_52_reg_5726 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 <= p_0943_4_7_reg_1223;
            else 
                ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
            end if;
        else 
            ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 <= ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
        end if; 
    end process;


    ap_phi_mux_p_0943_4_9_phi_fu_1301_p4_assign_proc : process(p_0943_4_8_reg_1255, tmp_54_reg_5770, p_Val2_5_9_reg_5888, ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298, ap_condition_1797)
    begin
        if ((ap_const_boolean_1 = ap_condition_1797)) then
            if ((tmp_54_reg_5770 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 <= p_Val2_5_9_reg_5888;
            elsif ((tmp_54_reg_5770 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 <= p_0943_4_8_reg_1255;
            else 
                ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
            end if;
        else 
            ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 <= ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375 <= "XXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364 <= "XXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298 <= "XXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(OUTPUT_data_V_1_ack_in, OUTPUT_data_V_1_state, OUTPUT_user_V_1_ack_in, OUTPUT_user_V_1_state, OUTPUT_last_V_1_ack_in, OUTPUT_last_V_1_state, ap_CS_fsm_state40)
    begin
        if ((not(((ap_const_logic_0 = OUTPUT_last_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_user_V_1_ack_in) or (ap_const_logic_0 = OUTPUT_data_V_1_ack_in))) and (OUTPUT_last_V_1_state(0) = ap_const_logic_0) and (OUTPUT_user_V_1_state(0) = ap_const_logic_0) and (OUTPUT_data_V_1_state(0) = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_AXI_LITE_clk_inv_assign_proc : process(ap_rst_n_AXI_LITE_clk)
    begin
                ap_rst_n_AXI_LITE_clk_inv <= not(ap_rst_n_AXI_LITE_clk);
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bound_fu_1875_p0 <= bound_fu_1875_p00(32 - 1 downto 0);
    bound_fu_1875_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cols_V),64));
    bound_fu_1875_p1 <= bound_fu_1875_p10(32 - 1 downto 0);
    bound_fu_1875_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cast_fu_1869_p0),64));
    bound_fu_1875_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_1875_p0) * unsigned(bound_fu_1875_p1), 64));
    cast_fu_1869_p0 <= rows_V;
    col_fu_1951_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(i_op_assign_2_mid2_fu_1915_p3));
    col_packets_fu_1758_p4 <= cols_V(31 downto 1);
    cost_d_actual_V_10_c_fu_3710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i12_fu_3705_p3),9));
    cost_d_actual_V_11_c_fu_3839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i13_fu_3831_p3),9));
    cost_d_actual_V_12_c_fu_3997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i14_fu_3989_p3),9));
    cost_d_actual_V_13_c_fu_4140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i15_fu_4132_p3),9));
    cost_d_actual_V_14_c_fu_4293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i16_fu_4285_p3),9));
    cost_d_actual_V_15_c_fu_4469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i17_fu_4464_p3),9));
    cost_d_actual_V_16_c_fu_2390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i4_fu_2382_p3),9));
    cost_d_actual_V_1_10_1_fu_3888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_10_fu_3882_p2),10));
    cost_d_actual_V_1_10_fu_3882_p2 <= std_logic_vector(unsigned(p_7_10_cast_fu_3878_p1) + unsigned(cost_d_actual_V_11_c_fu_3839_p1));
    cost_d_actual_V_1_11_1_fu_4046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_11_fu_4040_p2),10));
    cost_d_actual_V_1_11_fu_4040_p2 <= std_logic_vector(unsigned(p_7_11_cast_fu_4036_p1) + unsigned(cost_d_actual_V_12_c_fu_3997_p1));
    cost_d_actual_V_1_12_1_fu_4190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_12_fu_4184_p2),10));
    cost_d_actual_V_1_12_fu_4184_p2 <= std_logic_vector(unsigned(p_7_12_cast_fu_4180_p1) + unsigned(cost_d_actual_V_13_c_fu_4140_p1));
    cost_d_actual_V_1_13_1_fu_4349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_13_reg_6123),10));
    cost_d_actual_V_1_13_fu_4337_p2 <= std_logic_vector(unsigned(p_7_13_cast_fu_4333_p1) + unsigned(cost_d_actual_V_14_c_fu_4293_p1));
    cost_d_actual_V_1_14_1_fu_4492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_14_fu_4486_p2),10));
    cost_d_actual_V_1_14_fu_4486_p2 <= std_logic_vector(unsigned(p_7_14_cast_fu_4482_p1) + unsigned(cost_d_actual_V_15_c_fu_4469_p1));
    cost_d_actual_V_1_1_fu_2273_p2 <= std_logic_vector(unsigned(p_7_1_cast_fu_2269_p1) + unsigned(cost_d_actual_V_cas_fu_2249_p1));
    cost_d_actual_V_1_1_s_fu_2279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_1_fu_2273_p2),10));
    cost_d_actual_V_1_2_fu_2433_p2 <= std_logic_vector(unsigned(p_7_2_cast_fu_2429_p1) + unsigned(cost_d_actual_V_16_c_fu_2390_p1));
    cost_d_actual_V_1_2_s_fu_2439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_2_fu_2433_p2),10));
    cost_d_actual_V_1_3_fu_2593_p2 <= std_logic_vector(unsigned(p_7_3_cast_fu_2589_p1) + unsigned(cost_d_actual_V_3_ca_fu_2549_p1));
    cost_d_actual_V_1_3_s_fu_2599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_3_fu_2593_p2),10));
    cost_d_actual_V_1_4_fu_2751_p2 <= std_logic_vector(unsigned(p_7_4_cast_fu_2747_p1) + unsigned(cost_d_actual_V_4_ca_fu_2707_p1));
    cost_d_actual_V_1_4_s_fu_2791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_4_reg_5627),10));
    cost_d_actual_V_1_5_fu_2924_p2 <= std_logic_vector(unsigned(p_7_5_cast_fu_2920_p1) + unsigned(cost_d_actual_V_5_ca_fu_2907_p1));
    cost_d_actual_V_1_5_s_fu_2930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_5_fu_2924_p2),10));
    cost_d_actual_V_1_6_fu_3082_p2 <= std_logic_vector(unsigned(p_7_6_cast_fu_3078_p1) + unsigned(cost_d_actual_V_6_ca_fu_3039_p1));
    cost_d_actual_V_1_6_s_fu_3088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_6_fu_3082_p2),10));
    cost_d_actual_V_1_7_fu_3240_p2 <= std_logic_vector(unsigned(p_7_7_cast_fu_3236_p1) + unsigned(cost_d_actual_V_7_ca_fu_3197_p1));
    cost_d_actual_V_1_7_s_fu_3246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_7_fu_3240_p2),10));
    cost_d_actual_V_1_8_fu_3396_p2 <= std_logic_vector(unsigned(p_7_8_cast_fu_3392_p1) + unsigned(cost_d_actual_V_8_ca_fu_3352_p1));
    cost_d_actual_V_1_8_s_fu_3402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_8_fu_3396_p2),10));
    cost_d_actual_V_1_9_fu_3558_p2 <= std_logic_vector(unsigned(p_7_9_cast_fu_3554_p1) + unsigned(cost_d_actual_V_9_ca_fu_3514_p1));
    cost_d_actual_V_1_9_s_fu_3594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_9_reg_5893),10));
    cost_d_actual_V_1_c_fu_3733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_s_fu_3727_p2),10));
    cost_d_actual_V_1_ca_fu_2170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_1_fu_2164_p2),10));
    cost_d_actual_V_1_fu_2164_p2 <= std_logic_vector(unsigned(cost_d_actual_V_cast_fu_2140_p1) + unsigned(p_7_cast_fu_2160_p1));
    cost_d_actual_V_1_s_fu_3727_p2 <= std_logic_vector(unsigned(p_7_cast_30_fu_3723_p1) + unsigned(cost_d_actual_V_10_c_fu_3710_p1));
    cost_d_actual_V_2_10_1_fu_3924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_10_fu_3918_p2),11));
    cost_d_actual_V_2_10_2_fu_3934_p3 <= 
        cost_d_actual_V_2_10_1_fu_3924_p1 when (tmp_50_10_fu_3928_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364;
    cost_d_actual_V_2_10_fu_3918_p2 <= std_logic_vector(unsigned(p_8_10_cast_fu_3914_p1) + unsigned(cost_d_actual_V_1_10_1_fu_3888_p1));
    cost_d_actual_V_2_11_1_fu_4082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_11_fu_4076_p2),11));
    cost_d_actual_V_2_11_2_fu_4104_p3 <= 
        cost_d_actual_V_2_11_1_reg_6055 when (tmp_50_11_reg_6060(0) = '1') else 
        p_01189_2_10_reg_1408;
    cost_d_actual_V_2_11_fu_4076_p2 <= std_logic_vector(unsigned(p_8_11_cast_fu_4072_p1) + unsigned(cost_d_actual_V_1_11_1_fu_4046_p1));
    cost_d_actual_V_2_12_1_fu_4245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_12_reg_6096),11));
    cost_d_actual_V_2_12_2_fu_4254_p3 <= 
        cost_d_actual_V_2_12_1_fu_4245_p1 when (tmp_50_12_fu_4248_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452;
    cost_d_actual_V_2_12_fu_4220_p2 <= std_logic_vector(unsigned(p_8_12_cast_fu_4216_p1) + unsigned(cost_d_actual_V_1_12_1_fu_4190_p1));
    cost_d_actual_V_2_13_1_fu_4379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_13_fu_4373_p2),11));
    cost_d_actual_V_2_13_2_fu_4389_p3 <= 
        cost_d_actual_V_2_13_1_fu_4379_p1 when (tmp_50_13_fu_4383_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495;
    cost_d_actual_V_2_13_fu_4373_p2 <= std_logic_vector(unsigned(p_8_13_cast_fu_4369_p1) + unsigned(cost_d_actual_V_1_13_1_fu_4349_p1));
    cost_d_actual_V_2_14_1_fu_4511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_14_fu_4505_p2),11));
    cost_d_actual_V_2_14_fu_4505_p2 <= std_logic_vector(unsigned(p_8_14_cast_fu_4502_p1) + unsigned(cost_d_actual_V_1_14_1_fu_4492_p1));
    cost_d_actual_V_2_1_1_fu_2325_p3 <= 
        cost_d_actual_V_2_1_s_fu_2315_p1 when (tmp_50_1_fu_2319_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_reg_939;
    cost_d_actual_V_2_1_fu_2309_p2 <= std_logic_vector(unsigned(p_8_1_cast_fu_2305_p1) + unsigned(cost_d_actual_V_1_1_s_fu_2279_p1));
    cost_d_actual_V_2_1_s_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_1_fu_2309_p2),11));
    cost_d_actual_V_2_2_1_fu_2513_p3 <= 
        cost_d_actual_V_2_2_s_reg_5523 when (tmp_50_2_reg_5528(0) = '1') else 
        p_01189_2_1_reg_973;
    cost_d_actual_V_2_2_fu_2469_p2 <= std_logic_vector(unsigned(p_8_2_cast_fu_2465_p1) + unsigned(cost_d_actual_V_1_2_s_fu_2439_p1));
    cost_d_actual_V_2_2_s_fu_2475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_2_fu_2469_p2),11));
    cost_d_actual_V_2_3_1_fu_2668_p3 <= 
        cost_d_actual_V_2_3_s_fu_2659_p1 when (tmp_50_3_fu_2662_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017;
    cost_d_actual_V_2_3_fu_2629_p2 <= std_logic_vector(unsigned(p_8_3_cast_fu_2625_p1) + unsigned(cost_d_actual_V_1_3_s_fu_2599_p1));
    cost_d_actual_V_2_3_s_fu_2659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_3_reg_5583),11));
    cost_d_actual_V_2_4_1_fu_2830_p3 <= 
        cost_d_actual_V_2_4_s_fu_2820_p1 when (tmp_50_4_fu_2824_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060;
    cost_d_actual_V_2_4_fu_2814_p2 <= std_logic_vector(unsigned(p_8_4_cast_fu_2810_p1) + unsigned(cost_d_actual_V_1_4_s_fu_2791_p1));
    cost_d_actual_V_2_4_s_fu_2820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_4_fu_2814_p2),11));
    cost_d_actual_V_2_5_1_fu_2976_p3 <= 
        cost_d_actual_V_2_5_s_fu_2966_p1 when (tmp_50_5_fu_2970_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103;
    cost_d_actual_V_2_5_fu_2960_p2 <= std_logic_vector(unsigned(p_8_5_cast_fu_2956_p1) + unsigned(cost_d_actual_V_1_5_s_fu_2930_p1));
    cost_d_actual_V_2_5_s_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_5_fu_2960_p2),11));
    cost_d_actual_V_2_6_1_fu_3134_p3 <= 
        cost_d_actual_V_2_6_s_fu_3124_p1 when (tmp_50_6_fu_3128_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146;
    cost_d_actual_V_2_6_fu_3118_p2 <= std_logic_vector(unsigned(p_8_6_cast_fu_3114_p1) + unsigned(cost_d_actual_V_1_6_s_fu_3088_p1));
    cost_d_actual_V_2_6_s_fu_3124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_6_fu_3118_p2),11));
    cost_d_actual_V_2_7_1_fu_3316_p3 <= 
        cost_d_actual_V_2_7_s_reg_5799 when (tmp_50_7_reg_5804(0) = '1') else 
        p_01189_2_6_reg_1190;
    cost_d_actual_V_2_7_fu_3276_p2 <= std_logic_vector(unsigned(p_8_7_cast_fu_3272_p1) + unsigned(cost_d_actual_V_1_7_s_fu_3246_p1));
    cost_d_actual_V_2_7_s_fu_3282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_7_fu_3276_p2),11));
    cost_d_actual_V_2_8_1_fu_3475_p3 <= 
        cost_d_actual_V_2_8_s_fu_3466_p1 when (tmp_50_8_fu_3469_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234;
    cost_d_actual_V_2_8_fu_3432_p2 <= std_logic_vector(unsigned(p_8_8_cast_fu_3428_p1) + unsigned(cost_d_actual_V_1_8_s_fu_3402_p1));
    cost_d_actual_V_2_8_s_fu_3466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_8_reg_5849),11));
    cost_d_actual_V_2_9_1_fu_3633_p3 <= 
        cost_d_actual_V_2_9_s_fu_3623_p1 when (tmp_50_9_fu_3627_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277;
    cost_d_actual_V_2_9_fu_3617_p2 <= std_logic_vector(unsigned(p_8_9_cast_fu_3613_p1) + unsigned(cost_d_actual_V_1_9_s_fu_3594_p1));
    cost_d_actual_V_2_9_s_fu_3623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_9_fu_3617_p2),11));
    cost_d_actual_V_2_c_1_fu_3779_p3 <= 
        cost_d_actual_V_2_c_fu_3769_p1 when (tmp_50_s_fu_3773_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320;
    cost_d_actual_V_2_c_fu_3769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_s_fu_3763_p2),11));
    cost_d_actual_V_2_fu_2200_p2 <= std_logic_vector(unsigned(cost_d_actual_V_1_ca_fu_2170_p1) + unsigned(p_8_cast_fu_2196_p1));
    cost_d_actual_V_2_s_fu_3763_p2 <= std_logic_vector(unsigned(p_8_cast_31_fu_3759_p1) + unsigned(cost_d_actual_V_1_c_fu_3733_p1));
    cost_d_actual_V_3_ca_fu_2549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i5_fu_2541_p3),9));
    cost_d_actual_V_4_ca_fu_2707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i6_fu_2699_p3),9));
    cost_d_actual_V_5_ca_fu_2907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i7_fu_2902_p3),9));
    cost_d_actual_V_6_ca_fu_3039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i8_fu_3031_p3),9));
    cost_d_actual_V_7_ca_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i9_fu_3189_p3),9));
    cost_d_actual_V_8_ca_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i10_fu_3344_p3),9));
    cost_d_actual_V_9_ca_fu_3514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i11_fu_3506_p3),9));
    cost_d_actual_V_cas_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i3_fu_2241_p3),9));
    cost_d_actual_V_cast_fu_2140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i2_fu_2132_p3),9));
    cost_d_diagonal_V_10_fu_4845_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_10_fu_4845_p1 <= cost_d_diagonal_V_10_fu_4845_p10(9 - 1 downto 0);
    cost_d_diagonal_V_10_fu_4845_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_11_V_2_reg_5367),18));
    cost_d_diagonal_V_11_fu_4855_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_11_fu_4855_p1 <= cost_d_diagonal_V_11_fu_4855_p10(9 - 1 downto 0);
    cost_d_diagonal_V_11_fu_4855_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_12_V_2_reg_5405),18));
    cost_d_diagonal_V_12_fu_4865_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_12_fu_4865_p1 <= cost_d_diagonal_V_12_fu_4865_p10(9 - 1 downto 0);
    cost_d_diagonal_V_12_fu_4865_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_13_V_2_reg_5449),18));
    cost_d_diagonal_V_13_fu_4875_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_13_fu_4875_p1 <= cost_d_diagonal_V_13_fu_4875_p10(9 - 1 downto 0);
    cost_d_diagonal_V_13_fu_4875_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_14_V_2_reg_5503),18));
    cost_d_diagonal_V_14_fu_4885_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_14_fu_4885_p1 <= cost_d_diagonal_V_14_fu_4885_p10(9 - 1 downto 0);
    cost_d_diagonal_V_14_fu_4885_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_15_V_2_reg_5602),18));
    cost_d_diagonal_V_1_fu_4744_p0 <= tmp_30_fu_2105_p1(10 - 1 downto 0);
    cost_d_diagonal_V_1_fu_4744_p1 <= cost_d_diagonal_V_1_fu_4744_p10(9 - 1 downto 0);
    cost_d_diagonal_V_1_fu_4744_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_1_V_1_reg_5214),18));
    cost_d_diagonal_V_2_fu_4755_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_2_fu_4755_p1 <= cost_d_diagonal_V_2_fu_4755_p10(9 - 1 downto 0);
    cost_d_diagonal_V_2_fu_4755_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_2_V_1_reg_5219),18));
    cost_d_diagonal_V_3_fu_4765_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_3_fu_4765_p1 <= cost_d_diagonal_V_3_fu_4765_p10(9 - 1 downto 0);
    cost_d_diagonal_V_3_fu_4765_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_3_V_1_reg_5224),18));
    cost_d_diagonal_V_4_fu_4775_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_4_fu_4775_p1 <= cost_d_diagonal_V_4_fu_4775_p10(9 - 1 downto 0);
    cost_d_diagonal_V_4_fu_4775_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_4_V_1_reg_5229),18));
    cost_d_diagonal_V_5_fu_4785_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_5_fu_4785_p1 <= cost_d_diagonal_V_5_fu_4785_p10(9 - 1 downto 0);
    cost_d_diagonal_V_5_fu_4785_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_5_V_1_reg_5234),18));
    cost_d_diagonal_V_6_fu_4795_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_6_fu_4795_p1 <= cost_d_diagonal_V_6_fu_4795_p10(9 - 1 downto 0);
    cost_d_diagonal_V_6_fu_4795_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_6_V_1_reg_5239),18));
    cost_d_diagonal_V_7_fu_4805_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_7_fu_4805_p1 <= cost_d_diagonal_V_7_fu_4805_p10(9 - 1 downto 0);
    cost_d_diagonal_V_7_fu_4805_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_7_V_1_reg_5244),18));
    cost_d_diagonal_V_8_fu_4815_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_8_fu_4815_p1 <= cost_d_diagonal_V_8_fu_4815_p10(9 - 1 downto 0);
    cost_d_diagonal_V_8_fu_4815_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_8_V_1_reg_5249),18));
    cost_d_diagonal_V_9_fu_4825_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_9_fu_4825_p1 <= cost_d_diagonal_V_9_fu_4825_p10(9 - 1 downto 0);
    cost_d_diagonal_V_9_fu_4825_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_9_V_1_reg_5254),18));
    cost_d_diagonal_V_fu_4738_p0 <= cost_d_diagonal_V_fu_4738_p00(9 - 1 downto 0);
    cost_d_diagonal_V_fu_4738_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_0_V_2_reg_5209),18));
    cost_d_diagonal_V_fu_4738_p1 <= tmp_30_fu_2105_p1(10 - 1 downto 0);
    cost_d_diagonal_V_s_fu_4835_p0 <= tmp_30_reg_5377(10 - 1 downto 0);
    cost_d_diagonal_V_s_fu_4835_p1 <= cost_d_diagonal_V_s_fu_4835_p10(9 - 1 downto 0);
    cost_d_diagonal_V_s_fu_4835_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_last_line_10_V_2_reg_5304),18));
    cost_d_right_V_10_fu_4840_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_10_fu_4840_p1 <= cost_d_right_V_10_fu_4840_p10(9 - 1 downto 0);
    cost_d_right_V_10_fu_4840_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_11),18));
    cost_d_right_V_11_fu_4850_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_11_fu_4850_p1 <= cost_d_right_V_11_fu_4850_p10(9 - 1 downto 0);
    cost_d_right_V_11_fu_4850_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_12),18));
    cost_d_right_V_12_fu_4860_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_12_fu_4860_p1 <= cost_d_right_V_12_fu_4860_p10(9 - 1 downto 0);
    cost_d_right_V_12_fu_4860_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_13),18));
    cost_d_right_V_13_fu_4870_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_13_fu_4870_p1 <= cost_d_right_V_13_fu_4870_p10(9 - 1 downto 0);
    cost_d_right_V_13_fu_4870_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_14),18));
    cost_d_right_V_14_fu_4880_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_14_fu_4880_p1 <= cost_d_right_V_14_fu_4880_p10(9 - 1 downto 0);
    cost_d_right_V_14_fu_4880_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_15),18));
    cost_d_right_V_1_fu_4732_p0 <= tmp_29_fu_2083_p1(10 - 1 downto 0);
    cost_d_right_V_1_fu_4732_p1 <= cost_d_right_V_1_fu_4732_p10(9 - 1 downto 0);
    cost_d_right_V_1_fu_4732_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_1),18));
    cost_d_right_V_2_fu_4750_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_2_fu_4750_p1 <= cost_d_right_V_2_fu_4750_p10(9 - 1 downto 0);
    cost_d_right_V_2_fu_4750_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_2),18));
    cost_d_right_V_3_fu_4760_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_3_fu_4760_p1 <= cost_d_right_V_3_fu_4760_p10(9 - 1 downto 0);
    cost_d_right_V_3_fu_4760_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_3),18));
    cost_d_right_V_4_fu_4770_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_4_fu_4770_p1 <= cost_d_right_V_4_fu_4770_p10(9 - 1 downto 0);
    cost_d_right_V_4_fu_4770_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_4),18));
    cost_d_right_V_5_fu_4780_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_5_fu_4780_p1 <= cost_d_right_V_5_fu_4780_p10(9 - 1 downto 0);
    cost_d_right_V_5_fu_4780_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_5),18));
    cost_d_right_V_6_fu_4790_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_6_fu_4790_p1 <= cost_d_right_V_6_fu_4790_p10(9 - 1 downto 0);
    cost_d_right_V_6_fu_4790_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_6),18));
    cost_d_right_V_7_fu_4800_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_7_fu_4800_p1 <= cost_d_right_V_7_fu_4800_p10(9 - 1 downto 0);
    cost_d_right_V_7_fu_4800_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_7),18));
    cost_d_right_V_8_fu_4810_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_8_fu_4810_p1 <= cost_d_right_V_8_fu_4810_p10(9 - 1 downto 0);
    cost_d_right_V_8_fu_4810_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_8),18));
    cost_d_right_V_9_fu_4820_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_9_fu_4820_p1 <= cost_d_right_V_9_fu_4820_p10(9 - 1 downto 0);
    cost_d_right_V_9_fu_4820_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_9),18));
    cost_d_right_V_fu_4726_p0 <= cost_d_right_V_fu_4726_p00(9 - 1 downto 0);
    cost_d_right_V_fu_4726_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_s),18));
    cost_d_right_V_fu_4726_p1 <= tmp_29_fu_2083_p1(10 - 1 downto 0);
    cost_d_right_V_s_fu_4830_p0 <= tmp_29_reg_5339(10 - 1 downto 0);
    cost_d_right_V_s_fu_4830_p1 <= cost_d_right_V_s_fu_4830_p10(9 - 1 downto 0);
    cost_d_right_V_s_fu_4830_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_temp_right_V_10),18));

    cost_last_line_0_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage1, ap_block_pp1_stage8)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8))) then 
                cost_last_line_0_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_0_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_0_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_0_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_0_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_0_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_0_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_10_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_enable_reg_pp1_iter1, ap_block_pp1_stage3, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_10_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_10_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_10_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_10_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_10_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_10_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_10_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_11_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109_pp1_iter1_reg, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage3, ap_block_pp1_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_11_V_address0 <= tmp_12_reg_5109_pp1_iter1_reg(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_11_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_11_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_11_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_11_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_11_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_11_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_12_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109_pp1_iter1_reg, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_enable_reg_pp1_iter1, ap_block_pp1_stage4, ap_block_pp1_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_12_V_address0 <= tmp_12_reg_5109_pp1_iter1_reg(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_12_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_12_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_12_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_12_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_12_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_12_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_13_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109_pp1_iter1_reg, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_enable_reg_pp1_iter1, ap_block_pp1_stage5, ap_block_pp1_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_13_V_address0 <= tmp_12_reg_5109_pp1_iter1_reg(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_13_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_13_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_13_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_13_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_13_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_13_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_14_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109_pp1_iter1_reg, ap_CS_fsm_pp1_stage6, ap_CS_fsm_pp1_stage7, ap_enable_reg_pp1_iter1, ap_block_pp1_stage7, ap_block_pp1_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_14_V_address0 <= tmp_12_reg_5109_pp1_iter1_reg(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage7))) then 
            cost_last_line_14_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_14_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_14_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage7_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            cost_last_line_14_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_14_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_14_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_15_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, tmp_27_reg_5040, tmp_12_reg_5109_pp1_iter1_reg, ap_CS_fsm_pp1_stage8, ap_CS_fsm_pp1_stage9, ap_enable_reg_pp1_iter1, ap_block_pp1_stage9, ap_block_pp1_stage8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_15_V_address0 <= tmp_12_reg_5109_pp1_iter1_reg(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9))) then 
            cost_last_line_15_V_address0 <= tmp_27_reg_5040(9 - 1 downto 0);
        else 
            cost_last_line_15_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_15_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)))) then 
            cost_last_line_15_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_15_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage8, ap_block_pp1_stage8_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage8_11001) and (exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage8) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_15_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_1_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9))) then 
                cost_last_line_1_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_1_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_1_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_1_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_1_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001)))) then 
            cost_last_line_1_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_1_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage9, ap_block_pp1_stage9_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage9) and (ap_const_boolean_0 = ap_block_pp1_stage9_11001))) then 
            cost_last_line_1_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_2_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10))) then 
                cost_last_line_2_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_2_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_2_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_2_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_2_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001)))) then 
            cost_last_line_2_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_2_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then 
            cost_last_line_2_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_3_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11))) then 
                cost_last_line_3_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_3_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_3_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_3_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_3_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001)))) then 
            cost_last_line_3_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_3_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage11, ap_block_pp1_stage11_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage11) and (ap_const_boolean_0 = ap_block_pp1_stage11_11001))) then 
            cost_last_line_3_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_4_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12))) then 
                cost_last_line_4_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_4_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_4_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_4_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_4_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001)))) then 
            cost_last_line_4_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_4_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage12, ap_block_pp1_stage12_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage12) and (ap_const_boolean_0 = ap_block_pp1_stage12_11001))) then 
            cost_last_line_4_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_5_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage14, ap_block_pp1_stage1, ap_block_pp1_stage14)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14))) then 
                cost_last_line_5_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_5_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_5_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_5_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_5_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage14, ap_block_pp1_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001)))) then 
            cost_last_line_5_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_5_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage14, ap_block_pp1_stage14_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage14) and (ap_const_boolean_0 = ap_block_pp1_stage14_11001))) then 
            cost_last_line_5_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_6_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15))) then 
                cost_last_line_6_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_6_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_6_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_6_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_6_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001)))) then 
            cost_last_line_6_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_6_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage15, ap_block_pp1_stage15_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage15) and (ap_const_boolean_0 = ap_block_pp1_stage15_11001))) then 
            cost_last_line_6_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_7_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16))) then 
                cost_last_line_7_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_7_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_7_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_7_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_7_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001)))) then 
            cost_last_line_7_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_7_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage16, ap_block_pp1_stage16_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage16) and (ap_const_boolean_0 = ap_block_pp1_stage16_11001))) then 
            cost_last_line_7_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_8_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_CS_fsm_pp1_stage17, ap_block_pp1_stage17, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17))) then 
                cost_last_line_8_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                cost_last_line_8_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
            else 
                cost_last_line_8_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            cost_last_line_8_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_8_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage17, ap_block_pp1_stage17_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001)))) then 
            cost_last_line_8_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_8_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage17, ap_block_pp1_stage17_11001)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage17) and (ap_const_boolean_0 = ap_block_pp1_stage17_11001))) then 
            cost_last_line_8_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_9_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_27_fu_1957_p1, tmp_12_reg_5109, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            cost_last_line_9_V_address0 <= tmp_12_reg_5109(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            cost_last_line_9_V_address0 <= tmp_27_fu_1957_p1(9 - 1 downto 0);
        else 
            cost_last_line_9_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cost_last_line_9_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            cost_last_line_9_V_ce0 <= ap_const_logic_1;
        else 
            cost_last_line_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cost_last_line_9_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            cost_last_line_9_V_we0 <= ap_const_logic_1;
        else 
            cost_last_line_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dMap_V_address0_assign_proc : process(tmp_13_cast_reg_5010_pp1_iter1_reg, ap_CS_fsm_pp1_stage10, ap_enable_reg_pp1_iter1, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_block_pp1_stage10, tmp_14_fu_4661_p1, tmp_20_fu_4703_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dMap_V_address0 <= tmp_20_fu_4703_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dMap_V_address0 <= tmp_14_fu_4661_p1(17 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10))) then 
            dMap_V_address0 <= tmp_13_cast_reg_5010_pp1_iter1_reg(17 - 1 downto 0);
        else 
            dMap_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dMap_V_address1_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, tmp_16_fu_4672_p1, tmp_18_fu_4693_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dMap_V_address1 <= tmp_18_fu_4693_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dMap_V_address1 <= tmp_16_fu_4672_p1(17 - 1 downto 0);
        else 
            dMap_V_address1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dMap_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001)))) then 
            dMap_V_ce0 <= ap_const_logic_1;
        else 
            dMap_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dMap_V_ce1_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            dMap_V_ce1 <= ap_const_logic_1;
        else 
            dMap_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dMap_V_we0_assign_proc : process(exitcond_flatten_reg_4958_pp1_iter1_reg, ap_CS_fsm_pp1_stage10, ap_block_pp1_stage10_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage10) and (ap_const_boolean_0 = ap_block_pp1_stage10_11001))) then 
            dMap_V_we0 <= ap_const_logic_1;
        else 
            dMap_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dMapout_TDATA <= OUTPUT_data_V_1_data_out;

    dMapout_TDATA_blk_n_assign_proc : process(OUTPUT_data_V_1_state, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            dMapout_TDATA_blk_n <= OUTPUT_data_V_1_state(1);
        else 
            dMapout_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dMapout_TLAST <= OUTPUT_last_V_1_data_out;
    dMapout_TUSER <= OUTPUT_user_V_1_data_out;
    dMapout_TVALID <= OUTPUT_last_V_1_state(0);
    exitcond_flatten_fu_1881_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_862_p4 = bound_fu_1875_p2) else "0";
    exitcond_fu_1886_p2 <= "1" when (ap_phi_mux_i_op_assign_2_phi_fu_885_p4 = cols_V) else "0";

    exponentials_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage3, ap_block_pp1_stage4, tmp_i_fu_2004_p1, tmp_i1_fu_2034_p1)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                exponentials_V_address0 <= tmp_i1_fu_2034_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
                exponentials_V_address0 <= tmp_i_fu_2004_p1(8 - 1 downto 0);
            else 
                exponentials_V_address0 <= "XXXXXXXX";
            end if;
        else 
            exponentials_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    exponentials_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            exponentials_V_ce0 <= ap_const_logic_1;
        else 
            exponentials_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1605_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFE));
    grp_fu_1610_p3 <= grp_fu_1605_p2(31 downto 31);
    grp_fu_1638_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFC));
    grp_fu_1648_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFB));
    grp_fu_1658_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFA));
    grp_fu_1668_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF9));
    grp_fu_1678_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF8));
    grp_fu_1688_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF7));
    grp_fu_1698_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF6));
    grp_fu_1708_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF5));
    grp_fu_1718_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFF4));

    grp_fu_1728_p0_assign_proc : process(ap_CS_fsm_pp1_stage0, i_op_assign_2_mid2_reg_4988, i_op_assign_2_mid2_reg_4988_pp1_iter1_reg, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp1_stage2)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                grp_fu_1728_p0 <= i_op_assign_2_mid2_reg_4988_pp1_iter1_reg;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
                grp_fu_1728_p0 <= i_op_assign_2_mid2_reg_4988;
            else 
                grp_fu_1728_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1728_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1728_p2 <= std_logic_vector(signed(grp_fu_1728_p0) + signed(ap_const_lv32_FFFFFFF3));

    grp_fu_1738_p0_assign_proc : process(i_op_assign_2_mid2_reg_4988, ap_CS_fsm_pp1_stage1, i_op_assign_2_mid2_reg_4988_pp1_iter1_reg, ap_CS_fsm_pp1_stage4, ap_enable_reg_pp1_iter1, ap_block_pp1_stage4, ap_block_pp1_stage1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
                grp_fu_1738_p0 <= i_op_assign_2_mid2_reg_4988_pp1_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                grp_fu_1738_p0 <= i_op_assign_2_mid2_reg_4988;
            else 
                grp_fu_1738_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_1738_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1738_p2 <= std_logic_vector(signed(grp_fu_1738_p0) + signed(ap_const_lv32_FFFFFFF2));
    grp_fu_1748_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988_pp1_iter1_reg) + signed(ap_const_lv32_FFFFFFF1));
    grp_fu_4559_p0 <= grp_fu_4559_p00(40 - 1 downto 0);
    grp_fu_4559_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_cast_fu_4551_p1),81));
    grp_fu_4559_p1 <= ap_const_lv81_11111111112(42 - 1 downto 0);
    grp_fu_4719_p0 <= cols_V(18 - 1 downto 0);
    grp_fu_4719_p2 <= i_op_assign_2_mid2_fu_1915_p3(18 - 1 downto 0);
    i_op_assign_2_mid2_fu_1915_p3 <= 
        ap_const_lv32_0 when (exitcond_reg_4962(0) = '1') else 
        i_op_assign_2_reg_881;

    in_stream_TDATA_blk_n_assign_proc : process(INPUT_data_V_0_state, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_stream_TDATA_blk_n <= INPUT_data_V_0_state(0);
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= INPUT_last_V_0_state(1);
    indvar_flatten_next_fu_2114_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_858) + unsigned(ap_const_lv64_1));

    leftImage_V_address0_assign_proc : process(ap_CS_fsm_state4, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_13_cast_fu_1926_p1, tmp_2_fu_1803_p1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            leftImage_V_address0 <= tmp_13_cast_fu_1926_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            leftImage_V_address0 <= tmp_2_fu_1803_p1(17 - 1 downto 0);
        else 
            leftImage_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    leftImage_V_address1 <= tmp_4_fu_1818_p1(17 - 1 downto 0);

    leftImage_V_ce0_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            leftImage_V_ce0 <= ap_const_logic_1;
        else 
            leftImage_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    leftImage_V_ce1_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            leftImage_V_ce1 <= ap_const_logic_1;
        else 
            leftImage_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    leftImage_V_d0 <= INPUT_data_V_0_data_out(8 - 1 downto 0);
    leftImage_V_d1 <= INPUT_data_V_0_data_out(15 downto 8);

    leftImage_V_we0_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            leftImage_V_we0 <= ap_const_logic_1;
        else 
            leftImage_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    leftImage_V_we1_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            leftImage_V_we1 <= ap_const_logic_1;
        else 
            leftImage_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_cast_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cols_V),33));
    lhs_V_cast_fu_4529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584),13));
    min_cost_V_cast_cast_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cost_d_actual_V_2_fu_2200_p2),11));
    mu_diagonal_V_1_fu_2067_p3 <= 
        exponentials_V_q0 when (sel_tmp_fu_2062_p2(0) = '1') else 
        mu_diagonal_V_3_fu_344;
    mu_diagonal_V_2_fu_2075_p3 <= 
        mu_diagonal_V_1_fu_2067_p3 when (tmp_9_mid2_fu_2050_p3(0) = '1') else 
        mu_diagonal_V_3_fu_344;
    mu_right_V_1_fu_2056_p3 <= 
        mu_right_V_reg_5289 when (tmp_23_reg_5269(0) = '1') else 
        mu_right_V_2_fu_348;
    or_cond10_fu_4014_p2 <= (tmp_23_reg_5269 and rev10_fu_4008_p2);
    or_cond11_fu_4158_p2 <= (tmp_23_reg_5269 and rev11_fu_4152_p2);
    or_cond12_fu_4311_p2 <= (tmp_23_reg_5269_pp1_iter1_reg and rev12_fu_4305_p2);
    or_cond13_fu_4436_p2 <= (tmp_23_reg_5269_pp1_iter1_reg and rev13_fu_4430_p2);
    or_cond1_fu_2407_p2 <= (tmp_23_reg_5269 and rev_fu_2401_p2);
    or_cond2_fu_2567_p2 <= (tmp_23_reg_5269 and rev1_fu_2561_p2);
    or_cond3_fu_2725_p2 <= (tmp_23_reg_5269 and rev2_fu_2719_p2);
    or_cond4_fu_2875_p2 <= (tmp_23_reg_5269 and rev3_fu_2869_p2);
    or_cond5_fu_3056_p2 <= (tmp_23_reg_5269 and rev4_fu_3050_p2);
    or_cond6_fu_3214_p2 <= (tmp_23_reg_5269 and rev5_fu_3208_p2);
    or_cond7_fu_3370_p2 <= (tmp_23_reg_5269 and rev6_fu_3364_p2);
    or_cond8_fu_3532_p2 <= (tmp_23_reg_5269 and rev7_fu_3526_p2);
    or_cond9_fu_3678_p2 <= (tmp_23_reg_5269 and rev8_fu_3672_p2);
    or_cond_fu_3856_p2 <= (tmp_23_reg_5269 and rev9_fu_3850_p2);
    p_01181_2_10_40_fu_4397_p3 <= 
        ap_const_lv4_E when (tmp_50_13_fu_4383_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506;
    p_01181_2_1_34_fu_3942_p3 <= 
        ap_const_lv4_B when (tmp_50_10_fu_3928_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375;
    p_01181_2_1_cast_14_fu_2519_p3 <= 
        ap_const_lv2_2 when (tmp_50_2_reg_5528(0) = '1') else 
        p_01181_2_1_cast_fu_2509_p1;
    p_01181_2_1_cast_fu_2509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984),2));
    p_01181_2_2_16_fu_2676_p3 <= 
        ap_const_lv2_3 when (tmp_50_3_fu_2662_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028;
    p_01181_2_3_36_fu_4110_p3 <= 
        ap_const_lv4_C when (tmp_50_11_reg_6060(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419;
    p_01181_2_3_cast_18_fu_2838_p3 <= 
        ap_const_lv3_4 when (tmp_50_4_fu_2824_p2(0) = '1') else 
        p_01181_2_3_cast_fu_2787_p1;
    p_01181_2_3_cast_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071),3));
    p_01181_2_4_20_fu_2984_p3 <= 
        ap_const_lv3_5 when (tmp_50_5_fu_2970_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114;
    p_01181_2_5_22_fu_3142_p3 <= 
        ap_const_lv3_6 when (tmp_50_6_fu_3128_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157;
    p_01181_2_6_24_fu_3322_p3 <= 
        ap_const_lv3_7 when (tmp_50_7_reg_5804(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201;
    p_01181_2_7_38_fu_4262_p3 <= 
        ap_const_lv4_D when (tmp_50_12_fu_4248_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463;
    p_01181_2_7_cast_26_fu_3483_p3 <= 
        ap_const_lv4_8 when (tmp_50_8_fu_3469_p2(0) = '1') else 
        p_01181_2_7_cast_fu_3462_p1;
    p_01181_2_7_cast_fu_3462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245),4));
    p_01181_2_8_28_fu_3641_p3 <= 
        ap_const_lv4_9 when (tmp_50_9_fu_3627_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288;
    p_01181_2_9_32_fu_3787_p3 <= 
        ap_const_lv4_A when (tmp_50_s_fu_3773_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331;
    p_01181_2_s_43_fu_4521_p3 <= 
        ap_const_lv4_F when (tmp_50_14_fu_4515_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549;
    p_7_10_cast_fu_3878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_3868_p4),9));
    p_7_11_cast_fu_4036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_4026_p4),9));
    p_7_12_cast_fu_4180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_4170_p4),9));
    p_7_13_cast_fu_4333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_4323_p4),9));
    p_7_14_cast_fu_4482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_4473_p4),9));
    p_7_1_cast_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_2259_p4),9));
    p_7_2_cast_fu_2429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_2419_p4),9));
    p_7_3_cast_fu_2589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2579_p4),9));
    p_7_4_cast_fu_2747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_2737_p4),9));
    p_7_5_cast_fu_2920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2911_p4),9));
    p_7_6_cast_fu_3078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_3068_p4),9));
    p_7_7_cast_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_3226_p4),9));
    p_7_8_cast_fu_3392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_3382_p4),9));
    p_7_9_cast_fu_3554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3544_p4),9));
    p_7_cast_30_fu_3723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_3714_p4),9));
    p_7_cast_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_11_fu_2150_p4),9));
    p_8_10_cast_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_10_fu_3904_p4),10));
    p_8_11_cast_fu_4072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_11_fu_4062_p4),10));
    p_8_12_cast_fu_4216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_12_fu_4206_p4),10));
    p_8_13_cast_fu_4369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_13_fu_4359_p4),10));
    p_8_14_cast_fu_4502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_14_reg_6164),10));
    p_8_1_cast_fu_2305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_1_fu_2295_p4),10));
    p_8_2_cast_fu_2465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_2_fu_2455_p4),10));
    p_8_3_cast_fu_2625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_3_fu_2615_p4),10));
    p_8_4_cast_fu_2810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_4_fu_2800_p4),10));
    p_8_5_cast_fu_2956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_5_fu_2946_p4),10));
    p_8_6_cast_fu_3114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_6_fu_3104_p4),10));
    p_8_7_cast_fu_3272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_7_fu_3262_p4),10));
    p_8_8_cast_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_8_fu_3418_p4),10));
    p_8_9_cast_fu_3613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_9_fu_3603_p4),10));
    p_8_cast_31_fu_3759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_s_fu_3749_p4),10));
    p_8_cast_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_2186_p4),10));
    p_Result_11_fu_2186_p4 <= p_Val2_6_fu_2180_p3(17 downto 10);
    p_Result_13_fu_2259_p4 <= p_Val2_5_1_fu_2253_p3(17 downto 10);
    p_Result_14_fu_4323_p4 <= p_Val2_5_13_fu_4316_p3(17 downto 10);
    p_Result_15_fu_4473_p4 <= p_Val2_5_14_reg_6153(17 downto 10);
    p_Result_16_fu_3714_p4 <= p_Val2_5_s_reg_5947(17 downto 10);
    p_Result_17_fu_3868_p4 <= p_Val2_5_10_fu_3861_p3(17 downto 10);
    p_Result_18_fu_4026_p4 <= p_Val2_5_11_fu_4019_p3(17 downto 10);
    p_Result_19_fu_4170_p4 <= p_Val2_5_12_fu_4163_p3(17 downto 10);
    p_Result_1_10_fu_3904_p4 <= p_Val2_6_10_fu_3898_p3(17 downto 10);
    p_Result_1_11_fu_4062_p4 <= p_Val2_6_11_fu_4056_p3(17 downto 10);
    p_Result_1_12_fu_4206_p4 <= p_Val2_6_12_fu_4200_p3(17 downto 10);
    p_Result_1_13_fu_4359_p4 <= p_Val2_6_13_fu_4352_p3(17 downto 10);
    p_Result_1_1_fu_2295_p4 <= p_Val2_6_1_fu_2289_p3(17 downto 10);
    p_Result_1_2_fu_2455_p4 <= p_Val2_6_2_fu_2449_p3(17 downto 10);
    p_Result_1_3_fu_2615_p4 <= p_Val2_6_3_fu_2609_p3(17 downto 10);
    p_Result_1_4_fu_2800_p4 <= p_Val2_6_4_fu_2794_p3(17 downto 10);
    p_Result_1_5_fu_2946_p4 <= p_Val2_6_5_fu_2940_p3(17 downto 10);
    p_Result_1_6_fu_3104_p4 <= p_Val2_6_6_fu_3098_p3(17 downto 10);
    p_Result_1_7_fu_3262_p4 <= p_Val2_6_7_fu_3256_p3(17 downto 10);
    p_Result_1_8_fu_3418_p4 <= p_Val2_6_8_fu_3412_p3(17 downto 10);
    p_Result_1_9_fu_3603_p4 <= p_Val2_6_9_fu_3597_p3(17 downto 10);
    p_Result_1_s_fu_3749_p4 <= p_Val2_6_s_fu_3743_p3(17 downto 10);
    p_Result_20_fu_4708_p5 <= (((dMap_V_q0 & dMap_V_q1) & dMap_V_load_1_reg_6233) & dMap_V_load_reg_6228);
    p_Result_2_fu_2419_p4 <= p_Val2_5_2_fu_2412_p3(17 downto 10);
    p_Result_3_fu_2579_p4 <= p_Val2_5_3_fu_2572_p3(17 downto 10);
    p_Result_4_fu_2737_p4 <= p_Val2_5_4_fu_2730_p3(17 downto 10);
    p_Result_5_fu_2911_p4 <= p_Val2_5_5_reg_5686(17 downto 10);
    p_Result_6_fu_3068_p4 <= p_Val2_5_6_fu_3061_p3(17 downto 10);
    p_Result_7_fu_3226_p4 <= p_Val2_5_7_fu_3219_p3(17 downto 10);
    p_Result_8_fu_3382_p4 <= p_Val2_5_8_fu_3375_p3(17 downto 10);
    p_Result_9_fu_3544_p4 <= p_Val2_5_9_fu_3537_p3(17 downto 10);
    p_Result_s_11_fu_2150_p4 <= p_Val2_5_fu_2144_p3(17 downto 10);
    p_Val2_5_10_fu_3861_p3 <= 
        cost_d_right_V_10_reg_5858 when (or_cond_fu_3856_p2(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353;
    p_Val2_5_11_fu_4019_p3 <= 
        cost_d_right_V_11_reg_5902 when (or_cond10_fu_4014_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_10_phi_fu_1400_p4;
    p_Val2_5_12_fu_4163_p3 <= 
        cost_d_right_V_12_reg_5957 when (or_cond11_fu_4158_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_11_phi_fu_1444_p4;
    p_Val2_5_13_fu_4316_p3 <= 
        cost_d_right_V_13_reg_5991 when (or_cond12_fu_4311_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_12_phi_fu_1477_p4;
    p_Val2_5_14_fu_4441_p3 <= 
        cost_d_right_V_14_reg_6035 when (or_cond13_fu_4436_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_13_phi_fu_1531_p4;
    p_Val2_5_1_fu_2253_p3 <= 
        ap_phi_reg_pp1_iter0_p_0943_4_reg_928 when (tmp_39_reg_5299(0) = '1') else 
        cost_d_right_V_1_reg_5362;
    p_Val2_5_2_fu_2412_p3 <= 
        cost_d_right_V_2_reg_5439 when (or_cond1_fu_2407_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_1_phi_fu_965_p4;
    p_Val2_5_3_fu_2572_p3 <= 
        cost_d_right_V_3_reg_5493 when (or_cond2_fu_2567_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_2_phi_fu_1009_p4;
    p_Val2_5_4_fu_2730_p3 <= 
        cost_d_right_V_4_reg_5538 when (or_cond3_fu_2725_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_3_phi_fu_1041_p4;
    p_Val2_5_5_fu_2880_p3 <= 
        cost_d_right_V_5_reg_5592 when (or_cond4_fu_2875_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_4_phi_fu_1084_p4;
    p_Val2_5_6_fu_3061_p3 <= 
        cost_d_right_V_6_reg_5636 when (or_cond5_fu_3056_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135;
    p_Val2_5_7_fu_3219_p3 <= 
        cost_d_right_V_7_reg_5696 when (or_cond6_fu_3214_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_6_phi_fu_1182_p4;
    p_Val2_5_8_fu_3375_p3 <= 
        cost_d_right_V_8_reg_5730 when (or_cond7_fu_3370_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_7_phi_fu_1226_p4;
    p_Val2_5_9_fu_3537_p3 <= 
        cost_d_right_V_9_reg_5774 when (or_cond8_fu_3532_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_8_phi_fu_1258_p4;
    p_Val2_5_fu_2144_p3 <= 
        cost_d_right_V_reg_5357 when (tmp_23_reg_5269(0) = '1') else 
        ap_phi_mux_p_0943_1_phi_fu_909_p4;
    p_Val2_5_s_fu_3683_p3 <= 
        cost_d_right_V_s_reg_5814 when (or_cond9_fu_3678_p2(0) = '1') else 
        ap_phi_mux_p_0943_4_9_phi_fu_1301_p4;
    p_Val2_6_10_fu_3898_p3 <= 
        cost_d_diagonal_V_10_reg_5863 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342;
    p_Val2_6_11_fu_4056_p3 <= 
        cost_d_diagonal_V_11_reg_5907 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_10_phi_fu_1389_p4;
    p_Val2_6_12_fu_4200_p3 <= 
        cost_d_diagonal_V_12_reg_5962 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_11_phi_fu_1433_p4;
    p_Val2_6_13_fu_4352_p3 <= 
        cost_d_diagonal_V_13_reg_6026 when (sel_tmp_reg_5314_pp1_iter1_reg(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
    p_Val2_6_14_fu_4448_p3 <= 
        cost_d_diagonal_V_14_reg_6066 when (sel_tmp_reg_5314_pp1_iter1_reg(0) = '1') else 
        ap_phi_mux_p_01027_4_13_phi_fu_1520_p4;
    p_Val2_6_1_fu_2289_p3 <= 
        cost_d_diagonal_V_1_reg_5400 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01027_4_reg_917;
    p_Val2_6_2_fu_2449_p3 <= 
        cost_d_diagonal_V_2_reg_5444 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_1_phi_fu_954_p4;
    p_Val2_6_3_fu_2609_p3 <= 
        cost_d_diagonal_V_3_reg_5498 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_2_phi_fu_998_p4;
    p_Val2_6_4_fu_2794_p3 <= 
        cost_d_diagonal_V_4_reg_5543 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049;
    p_Val2_6_5_fu_2940_p3 <= 
        cost_d_diagonal_V_5_reg_5597 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092;
    p_Val2_6_6_fu_3098_p3 <= 
        cost_d_diagonal_V_6_reg_5641 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124;
    p_Val2_6_7_fu_3256_p3 <= 
        cost_d_diagonal_V_7_reg_5701 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_6_phi_fu_1171_p4;
    p_Val2_6_8_fu_3412_p3 <= 
        cost_d_diagonal_V_8_reg_5735 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_4_7_phi_fu_1215_p4;
    p_Val2_6_9_fu_3597_p3 <= 
        cost_d_diagonal_V_9_reg_5779 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266;
    p_Val2_6_fu_2180_p3 <= 
        cost_d_diagonal_V_reg_5395 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_mux_p_01027_1_phi_fu_897_p4;
    p_Val2_6_s_fu_3743_p3 <= 
        cost_d_diagonal_V_s_reg_5819 when (sel_tmp_reg_5314(0) = '1') else 
        ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309;
    p_lshr_f_fu_4607_p4 <= packets_fu_1771_p2(31 downto 1);
    p_lshr_fu_4587_p4 <= p_neg_fu_4582_p2(31 downto 1);
    p_neg_fu_4582_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(packets_fu_1771_p2));
    p_neg_t_fu_4601_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_28_fu_4597_p1));
    p_shl_cast_cast_fu_4541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_4533_p3),13));
    p_shl_fu_4533_p3 <= (ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 & ap_const_lv8_0);
    packets_fu_1771_p0 <= packets_fu_1771_p00(31 - 1 downto 0);
    packets_fu_1771_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_packets_fu_1758_p4),32));
    packets_fu_1771_p1 <= rows_V;
    packets_fu_1771_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &packets_fu_1771_p0) * signed(packets_fu_1771_p1))), 32));

    pixel_values_left_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_12_fu_1980_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage1, tmp_25_fu_1937_p1, ap_block_pp1_stage2)
    begin
        if ((ap_enable_reg_pp1_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                pixel_values_left_V_address0 <= tmp_12_fu_1980_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                pixel_values_left_V_address0 <= tmp_25_fu_1937_p1(9 - 1 downto 0);
            else 
                pixel_values_left_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            pixel_values_left_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    pixel_values_left_V_address1 <= tmp_27_fu_1957_p1(9 - 1 downto 0);

    pixel_values_left_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            pixel_values_left_V_ce0 <= ap_const_logic_1;
        else 
            pixel_values_left_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixel_values_left_V_ce1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            pixel_values_left_V_ce1 <= ap_const_logic_1;
        else 
            pixel_values_left_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pixel_values_left_V_we0_assign_proc : process(exitcond_flatten_reg_4958, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (exitcond_flatten_reg_4958 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            pixel_values_left_V_we0 <= ap_const_logic_1;
        else 
            pixel_values_left_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r8_cast_fu_4634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r8_reg_1594),32));
    r_1_fu_1785_p2 <= std_logic_vector(unsigned(r_reg_847) + unsigned(ap_const_lv31_1));
    r_2_fu_4643_p2 <= std_logic_vector(unsigned(r8_reg_1594) + unsigned(ap_const_lv31_1));
    r_cast_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_reg_847),32));
        ret_V_1_cast_fu_4551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_1_fu_4545_p2),40));

    ret_V_1_fu_4545_p2 <= std_logic_vector(unsigned(p_shl_cast_cast_fu_4541_p1) - unsigned(lhs_V_cast_fu_4529_p1));
    ret_V_fu_1863_p2 <= std_logic_vector(signed(ap_const_lv33_1FFFFFFFF) + signed(lhs_V_1_cast_fu_1860_p1));
    ret_V_mid2_v_v_fu_1903_p3 <= 
        row3_fu_1891_p2 when (exitcond_fu_1886_p2(0) = '1') else 
        ap_phi_mux_i_op_assign_phi_fu_874_p4;
    rev10_fu_4008_p2 <= (tmp_61_fu_4001_p3 xor ap_const_lv1_1);
    rev11_fu_4152_p2 <= (tmp_63_fu_4144_p3 xor ap_const_lv1_1);
    rev12_fu_4305_p2 <= (tmp_65_fu_4297_p3 xor ap_const_lv1_1);
    rev13_fu_4430_p2 <= (tmp_67_fu_4422_p3 xor ap_const_lv1_1);
    rev1_fu_2561_p2 <= (tmp_43_fu_2553_p3 xor ap_const_lv1_1);
    rev2_fu_2719_p2 <= (tmp_45_fu_2711_p3 xor ap_const_lv1_1);
    rev3_fu_2869_p2 <= (tmp_47_fu_2861_p3 xor ap_const_lv1_1);
    rev4_fu_3050_p2 <= (tmp_49_fu_3043_p3 xor ap_const_lv1_1);
    rev5_fu_3208_p2 <= (tmp_51_fu_3201_p3 xor ap_const_lv1_1);
    rev6_fu_3364_p2 <= (tmp_53_fu_3356_p3 xor ap_const_lv1_1);
    rev7_fu_3526_p2 <= (tmp_55_fu_3518_p3 xor ap_const_lv1_1);
    rev8_fu_3672_p2 <= (tmp_57_fu_3664_p3 xor ap_const_lv1_1);
    rev9_fu_3850_p2 <= (tmp_59_fu_3843_p3 xor ap_const_lv1_1);
    rev_fu_2401_p2 <= (tmp_41_fu_2394_p3 xor ap_const_lv1_1);

    rightImage_V_address0_assign_proc : process(ap_CS_fsm_state4, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, tmp_13_cast_fu_1926_p1, tmp_2_fu_1803_p1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            rightImage_V_address0 <= tmp_13_cast_fu_1926_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rightImage_V_address0 <= tmp_2_fu_1803_p1(17 - 1 downto 0);
        else 
            rightImage_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    rightImage_V_address1 <= tmp_4_fu_1818_p1(17 - 1 downto 0);

    rightImage_V_ce0_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            rightImage_V_ce0 <= ap_const_logic_1;
        else 
            rightImage_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rightImage_V_ce1_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rightImage_V_ce1 <= ap_const_logic_1;
        else 
            rightImage_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    rightImage_V_d0 <= INPUT_data_V_0_data_out(23 downto 16);
    rightImage_V_d1 <= INPUT_data_V_0_data_out(31 downto 24);

    rightImage_V_we0_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rightImage_V_we0 <= ap_const_logic_1;
        else 
            rightImage_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rightImage_V_we1_assign_proc : process(INPUT_data_V_0_vld_out, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = INPUT_data_V_0_vld_out) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rightImage_V_we1 <= ap_const_logic_1;
        else 
            rightImage_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    row3_fu_1891_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_i_op_assign_phi_fu_874_p4));
    sel_tmp_fu_2062_p2 <= (tmp_9_mid2_fu_2050_p3 and tmp_26_reg_5030);
    tmp_11_fu_4653_p3 <= (tmp_38_fu_4649_p1 & ap_const_lv2_0);
        tmp_12_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_op_assign_2_mid2_reg_4988),64));

    tmp_13_cast_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4719_p3),64));
        tmp_14_fu_4661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_4653_p3),64));

    tmp_15_fu_4666_p2 <= (tmp_11_fu_4653_p3 or ap_const_lv32_1);
        tmp_16_fu_4672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_4666_p2),64));

    tmp_17_fu_4688_p2 <= (tmp_11_reg_6202 or ap_const_lv32_2);
        tmp_18_fu_4693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_4688_p2),64));

    tmp_19_fu_4698_p2 <= (tmp_11_reg_6202 or ap_const_lv32_3);
    tmp_1_fu_1791_p3 <= (r_reg_847 & ap_const_lv1_0);
        tmp_20_fu_4703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_4698_p2),64));

    tmp_21_fu_4677_p2 <= "1" when (r8_reg_1594 = ap_const_lv31_0) else "0";
    tmp_22_fu_4683_p2 <= "1" when (r8_cast_fu_4634_p1 = tmp_5_fu_4628_p2) else "0";
    tmp_23_fu_2009_p2 <= "1" when (signed(i_op_assign_2_mid2_reg_4988) > signed(ap_const_lv32_0)) else "0";
    tmp_24_fu_1931_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(i_op_assign_2_mid2_fu_1915_p3));
    tmp_25_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1931_p2),64));
    tmp_26_fu_1946_p2 <= "1" when (signed(tmp_27_cast_fu_1942_p1) < signed(ret_V_fu_1863_p2)) else "0";
        tmp_27_cast_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_op_assign_2_mid2_fu_1915_p3),33));

        tmp_27_fu_1957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(col_fu_1951_p2),64));

    tmp_28_fu_4597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_fu_4587_p4),32));
    tmp_29_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mu_right_V_1_fu_2056_p3),18));
        tmp_2_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_4925),64));

    tmp_30_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mu_diagonal_V_2_reg_5334),18));
    tmp_32_fu_4575_p3 <= packets_fu_1771_p2(31 downto 31);
    tmp_33_fu_4616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_f_fu_4607_p4),32));
    tmp_34_fu_1897_p2 <= "1" when (signed(ap_phi_mux_i_op_assign_phi_fu_874_p4) > signed(ap_const_lv32_0)) else "0";
    tmp_35_fu_1911_p1 <= ret_V_mid2_v_v_fu_1903_p3(18 - 1 downto 0);
    tmp_36_i_i10_fu_3334_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_7));
    tmp_36_i_i11_fu_3496_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_8));
    tmp_36_i_i12_fu_3654_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_9));
    tmp_36_i_i13_fu_3821_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_10));
    tmp_36_i_i14_fu_3979_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) - unsigned(pixel_values_right_V_11));
    tmp_36_i_i15_fu_4122_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) - unsigned(pixel_values_right_V_12));
    tmp_36_i_i16_fu_4275_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) - unsigned(pixel_values_right_V_13));
    tmp_36_i_i17_fu_4409_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) - unsigned(pixel_values_right_V_15_reg_6101));
    tmp_36_i_i1_fu_2018_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_left_V_4_reg_5202));
    tmp_36_i_i2_fu_2124_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(rightImage_V_load_reg_5187));
    tmp_36_i_i3_fu_2231_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V));
    tmp_36_i_i4_fu_2372_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_1));
    tmp_36_i_i5_fu_2531_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_2));
    tmp_36_i_i6_fu_2689_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_3));
    tmp_36_i_i7_fu_2851_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_4));
    tmp_36_i_i8_fu_3021_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_5));
    tmp_36_i_i9_fu_3179_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_right_V_6));
    tmp_36_i_i_fu_1988_p2 <= std_logic_vector(unsigned(leftImage_V_load_reg_5129) - unsigned(pixel_values_left_V_2_reg_5195));
    tmp_38_fu_4649_p1 <= r8_reg_1594(30 - 1 downto 0);
    tmp_3_fu_1813_p2 <= (tmp_1_reg_4925 or ap_const_lv32_1);
    tmp_41_3_fu_2341_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFD));
    tmp_41_fu_2394_p3 <= tmp_44_2_reg_5484(31 downto 31);
    tmp_42_fu_2346_p3 <= tmp_41_3_fu_2341_p2(31 downto 31);
    tmp_43_fu_2553_p3 <= grp_fu_1638_p2(31 downto 31);
    tmp_44_14_fu_4417_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988_pp1_iter1_reg) + signed(ap_const_lv32_FFFFFFF0));
    tmp_44_2_fu_2333_p2 <= std_logic_vector(signed(i_op_assign_2_mid2_reg_4988) + signed(ap_const_lv32_FFFFFFFD));
    tmp_44_fu_2488_p3 <= grp_fu_1638_p2(31 downto 31);
    tmp_45_fu_2711_p3 <= grp_fu_1648_p2(31 downto 31);
    tmp_46_fu_2638_p3 <= grp_fu_1648_p2(31 downto 31);
    tmp_47_fu_2861_p3 <= grp_fu_1658_p2(31 downto 31);
    tmp_48_fu_2766_p3 <= grp_fu_1658_p2(31 downto 31);
    tmp_49_fu_3043_p3 <= tmp_44_6_reg_5721(31 downto 31);
        tmp_4_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_1813_p2),64));

    tmp_50_10_fu_3928_p2 <= "1" when (unsigned(cost_d_actual_V_2_10_1_fu_3924_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364)) else "0";
    tmp_50_11_fu_4086_p2 <= "1" when (unsigned(cost_d_actual_V_2_11_1_fu_4082_p1) < unsigned(ap_phi_mux_p_01189_2_10_phi_fu_1411_p4)) else "0";
    tmp_50_12_fu_4248_p2 <= "1" when (unsigned(cost_d_actual_V_2_12_1_fu_4245_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452)) else "0";
    tmp_50_13_fu_4383_p2 <= "1" when (unsigned(cost_d_actual_V_2_13_1_fu_4379_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495)) else "0";
    tmp_50_14_fu_4515_p2 <= "1" when (unsigned(cost_d_actual_V_2_14_1_fu_4511_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539)) else "0";
    tmp_50_1_fu_2319_p2 <= "1" when (unsigned(cost_d_actual_V_2_1_s_fu_2315_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_reg_939)) else "0";
    tmp_50_2_fu_2479_p2 <= "1" when (unsigned(cost_d_actual_V_2_2_s_fu_2475_p1) < unsigned(ap_phi_mux_p_01189_2_1_phi_fu_976_p4)) else "0";
    tmp_50_3_fu_2662_p2 <= "1" when (unsigned(cost_d_actual_V_2_3_s_fu_2659_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017)) else "0";
    tmp_50_4_fu_2824_p2 <= "1" when (unsigned(cost_d_actual_V_2_4_s_fu_2820_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060)) else "0";
    tmp_50_5_fu_2970_p2 <= "1" when (unsigned(cost_d_actual_V_2_5_s_fu_2966_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103)) else "0";
    tmp_50_6_fu_3128_p2 <= "1" when (unsigned(cost_d_actual_V_2_6_s_fu_3124_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146)) else "0";
    tmp_50_7_fu_3286_p2 <= "1" when (unsigned(cost_d_actual_V_2_7_s_fu_3282_p1) < unsigned(ap_phi_mux_p_01189_2_6_phi_fu_1193_p4)) else "0";
    tmp_50_8_fu_3469_p2 <= "1" when (unsigned(cost_d_actual_V_2_8_s_fu_3466_p1) < unsigned(ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234)) else "0";
    tmp_50_9_fu_3627_p2 <= "1" when (unsigned(cost_d_actual_V_2_9_s_fu_3623_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277)) else "0";
    tmp_50_fu_2890_p3 <= grp_fu_1668_p2(31 downto 31);
    tmp_50_s_fu_3773_p2 <= "1" when (unsigned(cost_d_actual_V_2_c_fu_3769_p1) < unsigned(ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320)) else "0";
    tmp_51_fu_3201_p3 <= tmp_44_7_reg_5765(31 downto 31);
    tmp_52_fu_2995_p3 <= grp_fu_1678_p2(31 downto 31);
    tmp_53_fu_3356_p3 <= grp_fu_1688_p2(31 downto 31);
    tmp_54_fu_3153_p3 <= grp_fu_1688_p2(31 downto 31);
    tmp_55_fu_3518_p3 <= grp_fu_1698_p2(31 downto 31);
    tmp_56_fu_3295_p3 <= grp_fu_1698_p2(31 downto 31);
    tmp_57_fu_3664_p3 <= grp_fu_1708_p2(31 downto 31);
    tmp_58_fu_3441_p3 <= grp_fu_1708_p2(31 downto 31);
    tmp_59_fu_3843_p3 <= tmp_44_10_reg_5982(31 downto 31);
    tmp_5_fu_4628_p2 <= std_logic_vector(unsigned(tmp_s_fu_4620_p3) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_60_fu_3573_p3 <= grp_fu_1718_p2(31 downto 31);
    tmp_61_fu_4001_p3 <= tmp_44_11_reg_6021(31 downto 31);
    tmp_62_fu_3693_p3 <= grp_fu_1728_p2(31 downto 31);
    tmp_63_fu_4144_p3 <= grp_fu_1738_p2(31 downto 31);
    tmp_64_fu_3795_p3 <= grp_fu_1738_p2(31 downto 31);
    tmp_65_fu_4297_p3 <= grp_fu_1748_p2(31 downto 31);
    tmp_66_fu_3953_p3 <= grp_fu_1748_p2(31 downto 31);
    tmp_67_fu_4422_p3 <= tmp_44_14_fu_4417_p2(31 downto 31);
    tmp_8_fu_4638_p2 <= "1" when (signed(r8_cast_fu_4634_p1) < signed(tmp_s_fu_4620_p3)) else "0";
    tmp_9_mid1_fu_2045_p2 <= "1" when (signed(row3_reg_4968) > signed(ap_const_lv32_0)) else "0";
    tmp_9_mid2_fu_2050_p3 <= 
        tmp_9_mid1_fu_2045_p2 when (exitcond_reg_4962(0) = '1') else 
        tmp_34_reg_4973;
    tmp_fu_1780_p2 <= "1" when (signed(r_cast_fu_1776_p1) < signed(packets_fu_1771_p2)) else "0";
    tmp_i1_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i1_fu_2026_p3),64));
    tmp_i_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_i_i_fu_1996_p3),64));
    tmp_i_i10_25_fu_3339_p2 <= std_logic_vector(unsigned(pixel_values_right_V_7) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i10_fu_3329_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_7)) else "0";
    tmp_i_i11_27_fu_3501_p2 <= std_logic_vector(unsigned(pixel_values_right_V_8) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i11_fu_3491_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_8)) else "0";
    tmp_i_i12_29_fu_3659_p2 <= std_logic_vector(unsigned(pixel_values_right_V_9) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i12_fu_3649_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_9)) else "0";
    tmp_i_i13_33_fu_3826_p2 <= std_logic_vector(unsigned(pixel_values_right_V_10) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i13_fu_3816_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_10)) else "0";
    tmp_i_i14_35_fu_3984_p2 <= std_logic_vector(unsigned(pixel_values_right_V_11) - unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg));
    tmp_i_i14_fu_3974_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) < unsigned(pixel_values_right_V_11)) else "0";
    tmp_i_i15_37_fu_4127_p2 <= std_logic_vector(unsigned(pixel_values_right_V_12) - unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg));
    tmp_i_i15_fu_4117_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) < unsigned(pixel_values_right_V_12)) else "0";
    tmp_i_i16_39_fu_4280_p2 <= std_logic_vector(unsigned(pixel_values_right_V_13) - unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg));
    tmp_i_i16_fu_4270_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) < unsigned(pixel_values_right_V_13)) else "0";
    tmp_i_i17_42_fu_4413_p2 <= std_logic_vector(unsigned(pixel_values_right_V_15_reg_6101) - unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg));
    tmp_i_i17_fu_4405_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129_pp1_iter1_reg) < unsigned(pixel_values_right_V_15_reg_6101)) else "0";
    tmp_i_i1_45_fu_2022_p2 <= std_logic_vector(unsigned(pixel_values_left_V_4_reg_5202) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i1_fu_2014_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_left_V_4_reg_5202)) else "0";
    tmp_i_i2_10_fu_2128_p2 <= std_logic_vector(unsigned(rightImage_V_load_reg_5187) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i2_fu_2120_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(rightImage_V_load_reg_5187)) else "0";
    tmp_i_i3_12_fu_2236_p2 <= std_logic_vector(unsigned(pixel_values_right_V) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i3_fu_2226_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V)) else "0";
    tmp_i_i4_13_fu_2377_p2 <= std_logic_vector(unsigned(pixel_values_right_V_1) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i4_fu_2367_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_1)) else "0";
    tmp_i_i5_15_fu_2536_p2 <= std_logic_vector(unsigned(pixel_values_right_V_2) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i5_fu_2526_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_2)) else "0";
    tmp_i_i6_17_fu_2694_p2 <= std_logic_vector(unsigned(pixel_values_right_V_3) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i6_fu_2684_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_3)) else "0";
    tmp_i_i7_19_fu_2856_p2 <= std_logic_vector(unsigned(pixel_values_right_V_4) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i7_fu_2846_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_4)) else "0";
    tmp_i_i8_21_fu_3026_p2 <= std_logic_vector(unsigned(pixel_values_right_V_5) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i8_fu_3016_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_5)) else "0";
    tmp_i_i9_23_fu_3184_p2 <= std_logic_vector(unsigned(pixel_values_right_V_6) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i9_fu_3174_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_right_V_6)) else "0";
    tmp_i_i_44_fu_1992_p2 <= std_logic_vector(unsigned(pixel_values_left_V_2_reg_5195) - unsigned(leftImage_V_load_reg_5129));
    tmp_i_i_fu_1984_p2 <= "1" when (unsigned(leftImage_V_load_reg_5129) < unsigned(pixel_values_left_V_2_reg_5195)) else "0";
    tmp_s_fu_4620_p3 <= 
        p_neg_t_fu_4601_p2 when (tmp_32_fu_4575_p3(0) = '1') else 
        tmp_33_fu_4616_p1;
end behav;
