// Seed: 1388713862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_5 = 1 + -1;
  always @(id_5, posedge id_4);
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_5 = 32'd61,
    parameter id_7 = 32'd42,
    parameter id_8 = 32'd60
) (
    input tri1 _id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    output wire id_4,
    input wire _id_5
);
  wire _id_7;
  wire [1 : 1] _id_8;
  assign id_3 = id_5;
  logic [7:0][id_5 : id_8] id_9;
  assign id_9[id_7^id_0] = 1'b0;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11
  );
  assign #id_12 id_2 = id_7;
endmodule
