# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../PartC/PartC.srcs/sources_1/new/LFSR.v" \
"../../../../PartD.srcs/sources_1/new/clock.v" \
"../../../../PartD.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
