
TWI_MultiReads_BothTWI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e0c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408e0c  00408e0c  00010e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  00408e14  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000027c  200009a8  004097bc  000189a8  2**2
                  ALLOC
  4 .stack        00000804  20000c24  00409a38  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002d369  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000085e6  00000000  00000000  00045dab  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0001243a  00000000  00000000  0004e391  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001100  00000000  00000000  000607d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b50  00000000  00000000  000618d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011dce  00000000  00000000  00062420  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015b17  00000000  00000000  000741ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00044926  00000000  00000000  00089d05  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002714  00000000  00000000  000ce62c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001428 	.word	0x20001428
  400004:	004016d1 	.word	0x004016d1
  400008:	004016cd 	.word	0x004016cd
  40000c:	004016cd 	.word	0x004016cd
  400010:	004016cd 	.word	0x004016cd
  400014:	004016cd 	.word	0x004016cd
  400018:	004016cd 	.word	0x004016cd
	...
  40002c:	004016cd 	.word	0x004016cd
  400030:	004016cd 	.word	0x004016cd
  400034:	00000000 	.word	0x00000000
  400038:	004016cd 	.word	0x004016cd
  40003c:	004019e5 	.word	0x004019e5
  400040:	004016cd 	.word	0x004016cd
  400044:	004016cd 	.word	0x004016cd
  400048:	004016cd 	.word	0x004016cd
  40004c:	004016cd 	.word	0x004016cd
  400050:	004016cd 	.word	0x004016cd
  400054:	004016cd 	.word	0x004016cd
  400058:	004016cd 	.word	0x004016cd
  40005c:	004016cd 	.word	0x004016cd
  400060:	004016cd 	.word	0x004016cd
  400064:	004016cd 	.word	0x004016cd
  400068:	004016cd 	.word	0x004016cd
  40006c:	0040157d 	.word	0x0040157d
  400070:	00401591 	.word	0x00401591
  400074:	004015a5 	.word	0x004015a5
  400078:	004016cd 	.word	0x004016cd
  40007c:	004016cd 	.word	0x004016cd
  400080:	004016cd 	.word	0x004016cd
  400084:	004016cd 	.word	0x004016cd
  400088:	004016cd 	.word	0x004016cd
  40008c:	004016cd 	.word	0x004016cd
  400090:	004016cd 	.word	0x004016cd
  400094:	004019f5 	.word	0x004019f5
  400098:	004016cd 	.word	0x004016cd
  40009c:	004016cd 	.word	0x004016cd
  4000a0:	004016cd 	.word	0x004016cd
  4000a4:	004016cd 	.word	0x004016cd
  4000a8:	004016cd 	.word	0x004016cd
  4000ac:	004016cd 	.word	0x004016cd
  4000b0:	004016cd 	.word	0x004016cd
  4000b4:	004016cd 	.word	0x004016cd
  4000b8:	004016cd 	.word	0x004016cd
  4000bc:	004016cd 	.word	0x004016cd
  4000c0:	004016cd 	.word	0x004016cd

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	00408e14 	.word	0x00408e14
  4000e0:	00408e17 	.word	0x00408e17
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	00408e14 	.word	0x00408e14
  40010c:	00408e14 	.word	0x00408e14
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009a8 	.word	0x200009a8
  400134:	00000000 	.word	0x00000000
  400138:	00408e14 	.word	0x00408e14

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	00408e14 	.word	0x00408e14
  400168:	200009ac 	.word	0x200009ac
  40016c:	00408e14 	.word	0x00408e14
  400170:	00000000 	.word	0x00000000

00400174 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400174:	b510      	push	{r4, lr}
  400176:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400178:	4b10      	ldr	r3, [pc, #64]	; (4001bc <spi_master_init+0x48>)
  40017a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40017c:	2380      	movs	r3, #128	; 0x80
  40017e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400180:	6863      	ldr	r3, [r4, #4]
  400182:	f043 0301 	orr.w	r3, r3, #1
  400186:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400188:	6863      	ldr	r3, [r4, #4]
  40018a:	f043 0310 	orr.w	r3, r3, #16
  40018e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400196:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400198:	4620      	mov	r0, r4
  40019a:	2100      	movs	r1, #0
  40019c:	4b08      	ldr	r3, [pc, #32]	; (4001c0 <spi_master_init+0x4c>)
  40019e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0302 	bic.w	r3, r3, #2
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f023 0304 	bic.w	r3, r3, #4
  4001ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001b0:	4620      	mov	r0, r4
  4001b2:	2100      	movs	r1, #0
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <spi_master_init+0x50>)
  4001b6:	4798      	blx	r3
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	004002b5 	.word	0x004002b5
  4001c0:	004002c5 	.word	0x004002c5
  4001c4:	004002dd 	.word	0x004002dd

004001c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001ca:	4605      	mov	r5, r0
  4001cc:	460c      	mov	r4, r1
  4001ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001d0:	4618      	mov	r0, r3
  4001d2:	4914      	ldr	r1, [pc, #80]	; (400224 <spi_master_setup_device+0x5c>)
  4001d4:	4b14      	ldr	r3, [pc, #80]	; (400228 <spi_master_setup_device+0x60>)
  4001d6:	4798      	blx	r3
  4001d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001da:	4628      	mov	r0, r5
  4001dc:	6821      	ldr	r1, [r4, #0]
  4001de:	2200      	movs	r2, #0
  4001e0:	4613      	mov	r3, r2
  4001e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400240 <spi_master_setup_device+0x78>
  4001e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001e8:	4628      	mov	r0, r5
  4001ea:	6821      	ldr	r1, [r4, #0]
  4001ec:	2208      	movs	r2, #8
  4001ee:	4b0f      	ldr	r3, [pc, #60]	; (40022c <spi_master_setup_device+0x64>)
  4001f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4001f2:	4628      	mov	r0, r5
  4001f4:	6821      	ldr	r1, [r4, #0]
  4001f6:	b2fa      	uxtb	r2, r7
  4001f8:	4b0d      	ldr	r3, [pc, #52]	; (400230 <spi_master_setup_device+0x68>)
  4001fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001fc:	4628      	mov	r0, r5
  4001fe:	6821      	ldr	r1, [r4, #0]
  400200:	2208      	movs	r2, #8
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <spi_master_setup_device+0x6c>)
  400204:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400206:	4628      	mov	r0, r5
  400208:	6821      	ldr	r1, [r4, #0]
  40020a:	0872      	lsrs	r2, r6, #1
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <spi_master_setup_device+0x70>)
  40020e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400210:	f086 0201 	eor.w	r2, r6, #1
  400214:	4628      	mov	r0, r5
  400216:	6821      	ldr	r1, [r4, #0]
  400218:	f002 0201 	and.w	r2, r2, #1
  40021c:	4b07      	ldr	r3, [pc, #28]	; (40023c <spi_master_setup_device+0x74>)
  40021e:	4798      	blx	r3
  400220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400222:	bf00      	nop
  400224:	02dc6c00 	.word	0x02dc6c00
  400228:	004003c1 	.word	0x004003c1
  40022c:	004003ad 	.word	0x004003ad
  400230:	004003d9 	.word	0x004003d9
  400234:	00400369 	.word	0x00400369
  400238:	00400329 	.word	0x00400329
  40023c:	00400349 	.word	0x00400349
  400240:	004003f1 	.word	0x004003f1

00400244 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400244:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400246:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400248:	f013 0f04 	tst.w	r3, #4
  40024c:	d005      	beq.n	40025a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40024e:	6809      	ldr	r1, [r1, #0]
  400250:	290f      	cmp	r1, #15
  400252:	d80b      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400254:	4b06      	ldr	r3, [pc, #24]	; (400270 <spi_select_device+0x2c>)
  400256:	4798      	blx	r3
  400258:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40025a:	680b      	ldr	r3, [r1, #0]
  40025c:	2b03      	cmp	r3, #3
  40025e:	d805      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400260:	2201      	movs	r2, #1
  400262:	fa02 f103 	lsl.w	r1, r2, r3
  400266:	43c9      	mvns	r1, r1
  400268:	4b01      	ldr	r3, [pc, #4]	; (400270 <spi_select_device+0x2c>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
  40026e:	bf00      	nop
  400270:	004002c5 	.word	0x004002c5

00400274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400278:	460c      	mov	r4, r1
  40027a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40027c:	b960      	cbnz	r0, 400298 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40027e:	2a00      	cmp	r2, #0
  400280:	dd0e      	ble.n	4002a0 <_read+0x2c>
  400282:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400284:	4e09      	ldr	r6, [pc, #36]	; (4002ac <_read+0x38>)
  400286:	4d0a      	ldr	r5, [pc, #40]	; (4002b0 <_read+0x3c>)
  400288:	6830      	ldr	r0, [r6, #0]
  40028a:	4621      	mov	r1, r4
  40028c:	682b      	ldr	r3, [r5, #0]
  40028e:	4798      	blx	r3
		ptr++;
  400290:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400292:	42bc      	cmp	r4, r7
  400294:	d1f8      	bne.n	400288 <_read+0x14>
  400296:	e006      	b.n	4002a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400298:	f04f 30ff 	mov.w	r0, #4294967295
  40029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4002a0:	2000      	movs	r0, #0
  4002a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ac:	20000c0c 	.word	0x20000c0c
  4002b0:	20000c04 	.word	0x20000c04

004002b4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4002b4:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	2015      	movs	r0, #21
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <spi_enable_clock+0xc>)
  4002ba:	4798      	blx	r3
  4002bc:	bd08      	pop	{r3, pc}
  4002be:	bf00      	nop
  4002c0:	004016a1 	.word	0x004016a1

004002c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4002c4:	6843      	ldr	r3, [r0, #4]
  4002c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002cc:	6843      	ldr	r3, [r0, #4]
  4002ce:	0409      	lsls	r1, r1, #16
  4002d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002d4:	430b      	orrs	r3, r1
  4002d6:	6043      	str	r3, [r0, #4]
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop

004002dc <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4002dc:	6843      	ldr	r3, [r0, #4]
  4002de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4002e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4002e4:	6843      	ldr	r3, [r0, #4]
  4002e6:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4002ea:	6041      	str	r1, [r0, #4]
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002f0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002f2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002f6:	e001      	b.n	4002fc <spi_write+0xc>
		if (!timeout--) {
  4002f8:	3c01      	subs	r4, #1
  4002fa:	d011      	beq.n	400320 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002fc:	6905      	ldr	r5, [r0, #16]
  4002fe:	f015 0f02 	tst.w	r5, #2
  400302:	d0f9      	beq.n	4002f8 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400304:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400306:	f014 0f02 	tst.w	r4, #2
  40030a:	d006      	beq.n	40031a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40030c:	0412      	lsls	r2, r2, #16
  40030e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400312:	4311      	orrs	r1, r2
		if (uc_last) {
  400314:	b10b      	cbz	r3, 40031a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40031a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40031c:	2000      	movs	r0, #0
  40031e:	e000      	b.n	400322 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400320:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400322:	bc30      	pop	{r4, r5}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400328:	b132      	cbz	r2, 400338 <spi_set_clock_polarity+0x10>
  40032a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40032e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400330:	f043 0301 	orr.w	r3, r3, #1
  400334:	6303      	str	r3, [r0, #48]	; 0x30
  400336:	4770      	bx	lr
  400338:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40033c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033e:	f023 0301 	bic.w	r3, r3, #1
  400342:	6303      	str	r3, [r0, #48]	; 0x30
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400348:	b132      	cbz	r2, 400358 <spi_set_clock_phase+0x10>
  40034a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40034e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400350:	f043 0302 	orr.w	r3, r3, #2
  400354:	6303      	str	r3, [r0, #48]	; 0x30
  400356:	4770      	bx	lr
  400358:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40035e:	f023 0302 	bic.w	r3, r3, #2
  400362:	6303      	str	r3, [r0, #48]	; 0x30
  400364:	4770      	bx	lr
  400366:	bf00      	nop

00400368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400368:	2a04      	cmp	r2, #4
  40036a:	d10a      	bne.n	400382 <spi_configure_cs_behavior+0x1a>
  40036c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400370:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400372:	f023 0308 	bic.w	r3, r3, #8
  400376:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40037a:	f043 0304 	orr.w	r3, r3, #4
  40037e:	6303      	str	r3, [r0, #48]	; 0x30
  400380:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400382:	b952      	cbnz	r2, 40039a <spi_configure_cs_behavior+0x32>
  400384:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400388:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40038a:	f023 0308 	bic.w	r3, r3, #8
  40038e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400390:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400392:	f023 0304 	bic.w	r3, r3, #4
  400396:	6303      	str	r3, [r0, #48]	; 0x30
  400398:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40039a:	2a08      	cmp	r2, #8
  40039c:	d105      	bne.n	4003aa <spi_configure_cs_behavior+0x42>
  40039e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4003a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a4:	f043 0308 	orr.w	r3, r3, #8
  4003a8:	6303      	str	r3, [r0, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003b6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003ba:	431a      	orrs	r2, r3
  4003bc:	630a      	str	r2, [r1, #48]	; 0x30
  4003be:	4770      	bx	lr

004003c0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4003c0:	1e43      	subs	r3, r0, #1
  4003c2:	4419      	add	r1, r3
  4003c4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4003c8:	1e43      	subs	r3, r0, #1
  4003ca:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4003cc:	bf94      	ite	ls
  4003ce:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4003d0:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4003d4:	b200      	sxth	r0, r0
  4003d6:	4770      	bx	lr

004003d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4003d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4003dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4003ea:	630a      	str	r2, [r1, #48]	; 0x30
  4003ec:	4770      	bx	lr
  4003ee:	bf00      	nop

004003f0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4003f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4003f4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4003f6:	b280      	uxth	r0, r0
  4003f8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003fc:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400404:	630a      	str	r2, [r1, #48]	; 0x30
  400406:	4770      	bx	lr

00400408 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400408:	4b0f      	ldr	r3, [pc, #60]	; (400448 <twi_set_speed+0x40>)
  40040a:	4299      	cmp	r1, r3
  40040c:	d819      	bhi.n	400442 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40040e:	0049      	lsls	r1, r1, #1
  400410:	fbb2 f2f1 	udiv	r2, r2, r1
  400414:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400416:	2aff      	cmp	r2, #255	; 0xff
  400418:	d907      	bls.n	40042a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40041a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40041c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40041e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400420:	2aff      	cmp	r2, #255	; 0xff
  400422:	d903      	bls.n	40042c <twi_set_speed+0x24>
  400424:	2b07      	cmp	r3, #7
  400426:	d1f9      	bne.n	40041c <twi_set_speed+0x14>
  400428:	e000      	b.n	40042c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40042a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40042c:	0211      	lsls	r1, r2, #8
  40042e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400430:	041b      	lsls	r3, r3, #16
  400432:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400436:	430b      	orrs	r3, r1
  400438:	b2d2      	uxtb	r2, r2
  40043a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40043c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40043e:	2000      	movs	r0, #0
  400440:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400442:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400444:	4770      	bx	lr
  400446:	bf00      	nop
  400448:	00061a80 	.word	0x00061a80

0040044c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40044c:	b538      	push	{r3, r4, r5, lr}
  40044e:	4604      	mov	r4, r0
  400450:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400452:	f04f 33ff 	mov.w	r3, #4294967295
  400456:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400458:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40045a:	2380      	movs	r3, #128	; 0x80
  40045c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400460:	2308      	movs	r3, #8
  400462:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400464:	2320      	movs	r3, #32
  400466:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400468:	2304      	movs	r3, #4
  40046a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40046c:	6849      	ldr	r1, [r1, #4]
  40046e:	682a      	ldr	r2, [r5, #0]
  400470:	4b05      	ldr	r3, [pc, #20]	; (400488 <twi_master_init+0x3c>)
  400472:	4798      	blx	r3
  400474:	2801      	cmp	r0, #1
  400476:	bf14      	ite	ne
  400478:	2000      	movne	r0, #0
  40047a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40047c:	7a6b      	ldrb	r3, [r5, #9]
  40047e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400480:	bf04      	itt	eq
  400482:	2340      	moveq	r3, #64	; 0x40
  400484:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400486:	bd38      	pop	{r3, r4, r5, pc}
  400488:	00400409 	.word	0x00400409

0040048c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40048c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  400490:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400492:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400494:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400496:	2b00      	cmp	r3, #0
  400498:	d049      	beq.n	40052e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40049a:	2200      	movs	r2, #0
  40049c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40049e:	6848      	ldr	r0, [r1, #4]
  4004a0:	0200      	lsls	r0, r0, #8
  4004a2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4004aa:	7c0d      	ldrb	r5, [r1, #16]
  4004ac:	042d      	lsls	r5, r5, #16
  4004ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4004b2:	4328      	orrs	r0, r5
  4004b4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004b6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004b8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4004ba:	b15a      	cbz	r2, 4004d4 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  4004bc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  4004be:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  4004c0:	bfc4      	itt	gt
  4004c2:	784d      	ldrbgt	r5, [r1, #1]
  4004c4:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  4004c8:	2a02      	cmp	r2, #2
  4004ca:	dd04      	ble.n	4004d6 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  4004cc:	788a      	ldrb	r2, [r1, #2]
  4004ce:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  4004d2:	e000      	b.n	4004d6 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4004d4:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004d6:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004d8:	2b01      	cmp	r3, #1
  4004da:	d104      	bne.n	4004e6 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004dc:	2203      	movs	r2, #3
  4004de:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  4004e0:	f04f 0c01 	mov.w	ip, #1
  4004e4:	e02b      	b.n	40053e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004e6:	2201      	movs	r2, #1
  4004e8:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  4004ea:	f04f 0c00 	mov.w	ip, #0
  4004ee:	e026      	b.n	40053e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004f0:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4004f2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004f6:	d11c      	bne.n	400532 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4004f8:	1e55      	subs	r5, r2, #1
  4004fa:	b1e2      	cbz	r2, 400536 <twi_master_read+0xaa>
  4004fc:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4004fe:	2b01      	cmp	r3, #1
  400500:	d105      	bne.n	40050e <twi_master_read+0x82>
  400502:	f1bc 0f00 	cmp.w	ip, #0
  400506:	d102      	bne.n	40050e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400508:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40050c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40050e:	f011 0f02 	tst.w	r1, #2
  400512:	d004      	beq.n	40051e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400514:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400516:	7032      	strb	r2, [r6, #0]

		cnt--;
  400518:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40051a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40051c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40051e:	2b00      	cmp	r3, #0
  400520:	d1e6      	bne.n	4004f0 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400522:	6a23      	ldr	r3, [r4, #32]
  400524:	f013 0f01 	tst.w	r3, #1
  400528:	d0fb      	beq.n	400522 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40052a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40052c:	e014      	b.n	400558 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40052e:	2001      	movs	r0, #1
  400530:	e012      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400532:	2005      	movs	r0, #5
  400534:	e010      	b.n	400558 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400536:	2009      	movs	r0, #9
  400538:	e00e      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40053a:	2005      	movs	r0, #5
  40053c:	e00c      	b.n	400558 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40053e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400540:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400544:	d1f9      	bne.n	40053a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400546:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40054a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40054e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400552:	f643 2798 	movw	r7, #15000	; 0x3a98
  400556:	e7d2      	b.n	4004fe <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400558:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop

00400560 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400560:	b470      	push	{r4, r5, r6}
  400562:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400564:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400566:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400568:	2a00      	cmp	r2, #0
  40056a:	d03f      	beq.n	4005ec <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40056c:	2400      	movs	r4, #0
  40056e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400570:	7c0e      	ldrb	r6, [r1, #16]
  400572:	0436      	lsls	r6, r6, #16
  400574:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400578:	684d      	ldr	r5, [r1, #4]
  40057a:	022d      	lsls	r5, r5, #8
  40057c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400580:	4335      	orrs	r5, r6
  400582:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400584:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400586:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400588:	b15c      	cbz	r4, 4005a2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40058a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  40058c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40058e:	bfc4      	itt	gt
  400590:	784e      	ldrbgt	r6, [r1, #1]
  400592:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  400596:	2c02      	cmp	r4, #2
  400598:	dd04      	ble.n	4005a4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40059a:	7889      	ldrb	r1, [r1, #2]
  40059c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4005a0:	e000      	b.n	4005a4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4005a2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005a4:	60dd      	str	r5, [r3, #12]
  4005a6:	e00b      	b.n	4005c0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4005a8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005aa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005ae:	d11f      	bne.n	4005f0 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005b0:	f011 0f04 	tst.w	r1, #4
  4005b4:	d0f8      	beq.n	4005a8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4005b6:	f810 1b01 	ldrb.w	r1, [r0], #1
  4005ba:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4005bc:	3a01      	subs	r2, #1
  4005be:	d007      	beq.n	4005d0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4005c0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005c2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005c6:	d115      	bne.n	4005f4 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005c8:	f011 0f04 	tst.w	r1, #4
  4005cc:	d1f3      	bne.n	4005b6 <twi_master_write+0x56>
  4005ce:	e7eb      	b.n	4005a8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4005d0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005d2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4005d6:	d10f      	bne.n	4005f8 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4005d8:	f012 0f04 	tst.w	r2, #4
  4005dc:	d0f8      	beq.n	4005d0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4005de:	2202      	movs	r2, #2
  4005e0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4005e2:	6a1a      	ldr	r2, [r3, #32]
  4005e4:	f012 0f01 	tst.w	r2, #1
  4005e8:	d0fb      	beq.n	4005e2 <twi_master_write+0x82>
  4005ea:	e006      	b.n	4005fa <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e004      	b.n	4005fa <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f0:	2005      	movs	r0, #5
  4005f2:	e002      	b.n	4005fa <twi_master_write+0x9a>
  4005f4:	2005      	movs	r0, #5
  4005f6:	e000      	b.n	4005fa <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f8:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4005fa:	bc70      	pop	{r4, r5, r6}
  4005fc:	4770      	bx	lr
  4005fe:	bf00      	nop

00400600 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400600:	6943      	ldr	r3, [r0, #20]
  400602:	f013 0f02 	tst.w	r3, #2
  400606:	d004      	beq.n	400612 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400608:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40060c:	61c1      	str	r1, [r0, #28]
	return 0;
  40060e:	2000      	movs	r0, #0
  400610:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400612:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400618:	6943      	ldr	r3, [r0, #20]
  40061a:	f013 0f01 	tst.w	r3, #1
  40061e:	d005      	beq.n	40062c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400620:	6983      	ldr	r3, [r0, #24]
  400622:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400626:	600b      	str	r3, [r1, #0]

	return 0;
  400628:	2000      	movs	r0, #0
  40062a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40062c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40062e:	4770      	bx	lr

00400630 <twi_init>:
 */ 

#include <asf.h>
#include "IMU.h"

uint8_t twi_init(Twi *imu){
  400630:	b510      	push	{r4, lr}
  400632:	b084      	sub	sp, #16
  400634:	4604      	mov	r4, r0
	twi_options_t opt_twi;
	
	//Disable JTAG se utilizar TWI1
	if (imu == IMU1){
  400636:	4b12      	ldr	r3, [pc, #72]	; (400680 <twi_init+0x50>)
  400638:	4298      	cmp	r0, r3
  40063a:	d10f      	bne.n	40065c <twi_init+0x2c>
		//MATRIX->CCFG_SYSIO |= (1 << 4) | (1 << 5);
		REG_CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40063c:	f503 2344 	add.w	r3, r3, #802816	; 0xc4000
  400640:	f503 7345 	add.w	r3, r3, #788	; 0x314
  400644:	681a      	ldr	r2, [r3, #0]
  400646:	f042 0210 	orr.w	r2, r2, #16
  40064a:	601a      	str	r2, [r3, #0]
		REG_CCFG_SYSIO |= CCFG_SYSIO_SYSIO5;
  40064c:	681a      	ldr	r2, [r3, #0]
  40064e:	f042 0220 	orr.w	r2, r2, #32
  400652:	601a      	str	r2, [r3, #0]
		pmc_enable_periph_clk(ID_TWI1);
  400654:	2014      	movs	r0, #20
  400656:	4b0b      	ldr	r3, [pc, #44]	; (400684 <twi_init+0x54>)
  400658:	4798      	blx	r3
  40065a:	e002      	b.n	400662 <twi_init+0x32>
	} else if (IMU0){
		pmc_enable_periph_clk(ID_TWI0);	
  40065c:	2013      	movs	r0, #19
  40065e:	4b09      	ldr	r3, [pc, #36]	; (400684 <twi_init+0x54>)
  400660:	4798      	blx	r3
	}
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400662:	4b09      	ldr	r3, [pc, #36]	; (400688 <twi_init+0x58>)
  400664:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  400666:	4b09      	ldr	r3, [pc, #36]	; (40068c <twi_init+0x5c>)
  400668:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  40066a:	2300      	movs	r3, #0
  40066c:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(imu, &opt_twi);
  400670:	4620      	mov	r0, r4
  400672:	a901      	add	r1, sp, #4
  400674:	4b06      	ldr	r3, [pc, #24]	; (400690 <twi_init+0x60>)
  400676:	4798      	blx	r3
	
	return twi_status;
}
  400678:	b2c0      	uxtb	r0, r0
  40067a:	b004      	add	sp, #16
  40067c:	bd10      	pop	{r4, pc}
  40067e:	bf00      	nop
  400680:	4001c000 	.word	0x4001c000
  400684:	004016a1 	.word	0x004016a1
  400688:	02dc6c00 	.word	0x02dc6c00
  40068c:	00061a80 	.word	0x00061a80
  400690:	0040044d 	.word	0x0040044d

00400694 <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				Twi *imu){
  400694:	b500      	push	{lr}
  400696:	b089      	sub	sp, #36	; 0x24
  400698:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  40069c:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  4006a0:	2301      	movs	r3, #1
  4006a2:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  4006a4:	f10d 0107 	add.w	r1, sp, #7
  4006a8:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  4006aa:	9306      	str	r3, [sp, #24]
	tx.chip			=	ADXL_ADDR;
  4006ac:	2353      	movs	r3, #83	; 0x53
  4006ae:	f88d 301c 	strb.w	r3, [sp, #28]
	
	return	twi_master_write(imu, &tx);
  4006b2:	4610      	mov	r0, r2
  4006b4:	a903      	add	r1, sp, #12
  4006b6:	4b02      	ldr	r3, [pc, #8]	; (4006c0 <adxl_write+0x2c>)
  4006b8:	4798      	blx	r3
}
  4006ba:	b009      	add	sp, #36	; 0x24
  4006bc:	f85d fb04 	ldr.w	pc, [sp], #4
  4006c0:	00400561 	.word	0x00400561

004006c4 <adxl_init>:
	
	return twi_status;
}

void adxl_init(Twi *imu) 
{
  4006c4:	b538      	push	{r3, r4, r5, lr}
  4006c6:	4605      	mov	r5, r0
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,imu);	//16-bit, 13-bit mode
  4006c8:	2031      	movs	r0, #49	; 0x31
  4006ca:	210b      	movs	r1, #11
  4006cc:	462a      	mov	r2, r5
  4006ce:	4c05      	ldr	r4, [pc, #20]	; (4006e4 <adxl_init+0x20>)
  4006d0:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_BW_RATE,0x0F,imu);		//Sample rate = 3200Hz = 0,3125ms
  4006d2:	202c      	movs	r0, #44	; 0x2c
  4006d4:	210f      	movs	r1, #15
  4006d6:	462a      	mov	r2, r5
  4006d8:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,imu);	//Start Measurement
  4006da:	202d      	movs	r0, #45	; 0x2d
  4006dc:	2108      	movs	r1, #8
  4006de:	462a      	mov	r2, r5
  4006e0:	47a0      	blx	r4
  4006e2:	bd38      	pop	{r3, r4, r5, pc}
  4006e4:	00400695 	.word	0x00400695

004006e8 <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				Twi *imu){
  4006e8:	b500      	push	{lr}
  4006ea:	b089      	sub	sp, #36	; 0x24
  4006ec:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  4006f0:	2300      	movs	r3, #0
  4006f2:	9303      	str	r3, [sp, #12]
  4006f4:	9307      	str	r3, [sp, #28]
  4006f6:	f88d 000c 	strb.w	r0, [sp, #12]
  4006fa:	2301      	movs	r3, #1
  4006fc:	9304      	str	r3, [sp, #16]
  4006fe:	f10d 0107 	add.w	r1, sp, #7
  400702:	9105      	str	r1, [sp, #20]
  400704:	9306      	str	r3, [sp, #24]
  400706:	2368      	movs	r3, #104	; 0x68
  400708:	f88d 301c 	strb.w	r3, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_write(imu, &tx);
  40070c:	4610      	mov	r0, r2
  40070e:	a903      	add	r1, sp, #12
  400710:	4b02      	ldr	r3, [pc, #8]	; (40071c <itg_write+0x34>)
  400712:	4798      	blx	r3
}
  400714:	b009      	add	sp, #36	; 0x24
  400716:	f85d fb04 	ldr.w	pc, [sp], #4
  40071a:	bf00      	nop
  40071c:	00400561 	.word	0x00400561

00400720 <itg_init>:
	*/
	
}

void itg_init(Twi *imu)
{
  400720:	b538      	push	{r3, r4, r5, lr}
  400722:	4605      	mov	r5, r0
	itg_write(ITG_ADDR_DLPF_FS,0x18,imu);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
  400724:	2016      	movs	r0, #22
  400726:	2118      	movs	r1, #24
  400728:	462a      	mov	r2, r5
  40072a:	4c07      	ldr	r4, [pc, #28]	; (400748 <itg_init+0x28>)
  40072c:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,imu);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  40072e:	2015      	movs	r0, #21
  400730:	2100      	movs	r1, #0
  400732:	462a      	mov	r2, r5
  400734:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,imu);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400736:	2017      	movs	r0, #23
  400738:	2111      	movs	r1, #17
  40073a:	462a      	mov	r2, r5
  40073c:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,imu);	//Clock Source: Internal Oscillator
  40073e:	203e      	movs	r0, #62	; 0x3e
  400740:	2100      	movs	r1, #0
  400742:	462a      	mov	r2, r5
  400744:	47a0      	blx	r4
  400746:	bd38      	pop	{r3, r4, r5, pc}
  400748:	004006e9 	.word	0x004006e9

0040074c <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							Twi *imu)
{
  40074c:	b500      	push	{lr}
  40074e:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400750:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400754:	2001      	movs	r0, #1
  400756:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400758:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40075a:	9204      	str	r2, [sp, #16]
	rx.chip			=	ADXL_ADDR;
  40075c:	2253      	movs	r2, #83	; 0x53
  40075e:	f88d 2014 	strb.w	r2, [sp, #20]
	
	return	twi_master_read(imu, &rx);
  400762:	4618      	mov	r0, r3
  400764:	a901      	add	r1, sp, #4
  400766:	4b02      	ldr	r3, [pc, #8]	; (400770 <adxl_multiplereads+0x24>)
  400768:	4798      	blx	r3
}
  40076a:	b007      	add	sp, #28
  40076c:	f85d fb04 	ldr.w	pc, [sp], #4
  400770:	0040048d 	.word	0x0040048d

00400774 <itg_multiplereads>:

uint32_t itg_multiplereads(	uint8_t index,
							uint8_t *value,
							uint8_t length,
							Twi *imu)
{
  400774:	b500      	push	{lr}
  400776:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400778:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  40077c:	2001      	movs	r0, #1
  40077e:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400780:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  400782:	9204      	str	r2, [sp, #16]
	rx.chip			=	ITG_ADDR;
  400784:	2268      	movs	r2, #104	; 0x68
  400786:	f88d 2014 	strb.w	r2, [sp, #20]
	
	return	twi_master_read(imu, &rx);
  40078a:	4618      	mov	r0, r3
  40078c:	a901      	add	r1, sp, #4
  40078e:	4b02      	ldr	r3, [pc, #8]	; (400798 <itg_multiplereads+0x24>)
  400790:	4798      	blx	r3
}
  400792:	b007      	add	sp, #28
  400794:	f85d fb04 	ldr.w	pc, [sp], #4
  400798:	0040048d 	.word	0x0040048d

0040079c <get_all_gyro_value>:

void get_all_gyro_value(float *value, Twi *imu){
  40079c:	b570      	push	{r4, r5, r6, lr}
  40079e:	4604      	mov	r4, r0
  4007a0:	460b      	mov	r3, r1
	static uint8_t buf[6];
	uint16_t itg = 0;
	
	itg_multiplereads(ITG_ADDR_DATAX1, &buf, 6, imu);
  4007a2:	4d31      	ldr	r5, [pc, #196]	; (400868 <get_all_gyro_value+0xcc>)
  4007a4:	201d      	movs	r0, #29
  4007a6:	4629      	mov	r1, r5
  4007a8:	2206      	movs	r2, #6
  4007aa:	4e30      	ldr	r6, [pc, #192]	; (40086c <get_all_gyro_value+0xd0>)
  4007ac:	47b0      	blx	r6
	
	//EIXO X:
	if ( (buf[0] & 0x80) == 0x80 ){
  4007ae:	782b      	ldrb	r3, [r5, #0]
  4007b0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007b4:	d00e      	beq.n	4007d4 <get_all_gyro_value+0x38>
		itg = (buf[0] << 8) | (buf[1]);
  4007b6:	7868      	ldrb	r0, [r5, #1]
  4007b8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007bc:	4258      	negs	r0, r3
		value[0] = -(((float)itg) / 14.375);
  4007be:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007c2:	4b2b      	ldr	r3, [pc, #172]	; (400870 <get_all_gyro_value+0xd4>)
  4007c4:	4798      	blx	r3
  4007c6:	492b      	ldr	r1, [pc, #172]	; (400874 <get_all_gyro_value+0xd8>)
  4007c8:	4b2b      	ldr	r3, [pc, #172]	; (400878 <get_all_gyro_value+0xdc>)
  4007ca:	4798      	blx	r3
  4007cc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007d0:	6020      	str	r0, [r4, #0]
  4007d2:	e009      	b.n	4007e8 <get_all_gyro_value+0x4c>
	}
	else {
		itg = (buf[0] << 8) | (buf[1]);
  4007d4:	4a24      	ldr	r2, [pc, #144]	; (400868 <get_all_gyro_value+0xcc>)
  4007d6:	7850      	ldrb	r0, [r2, #1]
		value[0] = (((float)itg) / 14.375);
  4007d8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007dc:	4b24      	ldr	r3, [pc, #144]	; (400870 <get_all_gyro_value+0xd4>)
  4007de:	4798      	blx	r3
  4007e0:	4924      	ldr	r1, [pc, #144]	; (400874 <get_all_gyro_value+0xd8>)
  4007e2:	4b25      	ldr	r3, [pc, #148]	; (400878 <get_all_gyro_value+0xdc>)
  4007e4:	4798      	blx	r3
  4007e6:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[2] & 0x80) == 0x80 ){
  4007e8:	4b1f      	ldr	r3, [pc, #124]	; (400868 <get_all_gyro_value+0xcc>)
  4007ea:	789b      	ldrb	r3, [r3, #2]
  4007ec:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007f0:	d00f      	beq.n	400812 <get_all_gyro_value+0x76>
		itg = (buf[2] << 8) | (buf[3]);
  4007f2:	4a1d      	ldr	r2, [pc, #116]	; (400868 <get_all_gyro_value+0xcc>)
  4007f4:	78d0      	ldrb	r0, [r2, #3]
  4007f6:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007fa:	4258      	negs	r0, r3
		value[1] = -(((float)itg) / 14.375);
  4007fc:	f3c0 000e 	ubfx	r0, r0, #0, #15
  400800:	4b1b      	ldr	r3, [pc, #108]	; (400870 <get_all_gyro_value+0xd4>)
  400802:	4798      	blx	r3
  400804:	491b      	ldr	r1, [pc, #108]	; (400874 <get_all_gyro_value+0xd8>)
  400806:	4b1c      	ldr	r3, [pc, #112]	; (400878 <get_all_gyro_value+0xdc>)
  400808:	4798      	blx	r3
  40080a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40080e:	6060      	str	r0, [r4, #4]
  400810:	e009      	b.n	400826 <get_all_gyro_value+0x8a>
	}
	else {
		itg = (buf[2] << 8) | (buf[3]);
  400812:	4a15      	ldr	r2, [pc, #84]	; (400868 <get_all_gyro_value+0xcc>)
  400814:	78d0      	ldrb	r0, [r2, #3]
		value[1] = (((float)itg) / 14.375);
  400816:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40081a:	4b15      	ldr	r3, [pc, #84]	; (400870 <get_all_gyro_value+0xd4>)
  40081c:	4798      	blx	r3
  40081e:	4915      	ldr	r1, [pc, #84]	; (400874 <get_all_gyro_value+0xd8>)
  400820:	4b15      	ldr	r3, [pc, #84]	; (400878 <get_all_gyro_value+0xdc>)
  400822:	4798      	blx	r3
  400824:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[4] & 0x80) == 0x80 ){
  400826:	4b10      	ldr	r3, [pc, #64]	; (400868 <get_all_gyro_value+0xcc>)
  400828:	791b      	ldrb	r3, [r3, #4]
  40082a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40082e:	d00f      	beq.n	400850 <get_all_gyro_value+0xb4>
		itg = (buf[4] << 8) | (buf[5]);
  400830:	4a0d      	ldr	r2, [pc, #52]	; (400868 <get_all_gyro_value+0xcc>)
  400832:	7950      	ldrb	r0, [r2, #5]
  400834:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400838:	4258      	negs	r0, r3
		value[2] = -(((float)itg) / 14.375);
  40083a:	f3c0 000e 	ubfx	r0, r0, #0, #15
  40083e:	4b0c      	ldr	r3, [pc, #48]	; (400870 <get_all_gyro_value+0xd4>)
  400840:	4798      	blx	r3
  400842:	490c      	ldr	r1, [pc, #48]	; (400874 <get_all_gyro_value+0xd8>)
  400844:	4b0c      	ldr	r3, [pc, #48]	; (400878 <get_all_gyro_value+0xdc>)
  400846:	4798      	blx	r3
  400848:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40084c:	60a0      	str	r0, [r4, #8]
  40084e:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {
		itg = (buf[4] << 8) | (buf[5]);
  400850:	4a05      	ldr	r2, [pc, #20]	; (400868 <get_all_gyro_value+0xcc>)
  400852:	7950      	ldrb	r0, [r2, #5]
		value[2] = (((float)itg) / 14.375);
  400854:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400858:	4b05      	ldr	r3, [pc, #20]	; (400870 <get_all_gyro_value+0xd4>)
  40085a:	4798      	blx	r3
  40085c:	4905      	ldr	r1, [pc, #20]	; (400874 <get_all_gyro_value+0xd8>)
  40085e:	4b06      	ldr	r3, [pc, #24]	; (400878 <get_all_gyro_value+0xdc>)
  400860:	4798      	blx	r3
  400862:	60a0      	str	r0, [r4, #8]
  400864:	bd70      	pop	{r4, r5, r6, pc}
  400866:	bf00      	nop
  400868:	200009c4 	.word	0x200009c4
  40086c:	00400775 	.word	0x00400775
  400870:	004028c9 	.word	0x004028c9
  400874:	41660000 	.word	0x41660000
  400878:	00402ae1 	.word	0x00402ae1
  40087c:	00000000 	.word	0x00000000

00400880 <get_all_acel_value>:
	}
}

void get_all_acel_value(float *value, Twi *imu){
  400880:	b570      	push	{r4, r5, r6, lr}
  400882:	4604      	mov	r4, r0
  400884:	460b      	mov	r3, r1
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6, imu);
  400886:	4d46      	ldr	r5, [pc, #280]	; (4009a0 <get_all_acel_value+0x120>)
  400888:	2032      	movs	r0, #50	; 0x32
  40088a:	4629      	mov	r1, r5
  40088c:	2206      	movs	r2, #6
  40088e:	4e45      	ldr	r6, [pc, #276]	; (4009a4 <get_all_acel_value+0x124>)
  400890:	47b0      	blx	r6
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400892:	786b      	ldrb	r3, [r5, #1]
  400894:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400898:	2af0      	cmp	r2, #240	; 0xf0
  40089a:	d114      	bne.n	4008c6 <get_all_acel_value+0x46>
		adxl = (buf[1] << 8) | (buf[0]);
  40089c:	7828      	ldrb	r0, [r5, #0]
  40089e:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4008a2:	4258      	negs	r0, r3
		value[0] = -(3.9 * ((float)adxl));
  4008a4:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4008a8:	4b3f      	ldr	r3, [pc, #252]	; (4009a8 <get_all_acel_value+0x128>)
  4008aa:	4798      	blx	r3
  4008ac:	4b3f      	ldr	r3, [pc, #252]	; (4009ac <get_all_acel_value+0x12c>)
  4008ae:	4798      	blx	r3
  4008b0:	a339      	add	r3, pc, #228	; (adr r3, 400998 <get_all_acel_value+0x118>)
  4008b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008b6:	4d3e      	ldr	r5, [pc, #248]	; (4009b0 <get_all_acel_value+0x130>)
  4008b8:	47a8      	blx	r5
  4008ba:	4b3e      	ldr	r3, [pc, #248]	; (4009b4 <get_all_acel_value+0x134>)
  4008bc:	4798      	blx	r3
  4008be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4008c2:	6020      	str	r0, [r4, #0]
  4008c4:	e00f      	b.n	4008e6 <get_all_acel_value+0x66>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4008c6:	4a36      	ldr	r2, [pc, #216]	; (4009a0 <get_all_acel_value+0x120>)
  4008c8:	7810      	ldrb	r0, [r2, #0]
		value[0] = (3.9 * ((float)adxl));
  4008ca:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4008ce:	4b36      	ldr	r3, [pc, #216]	; (4009a8 <get_all_acel_value+0x128>)
  4008d0:	4798      	blx	r3
  4008d2:	4b36      	ldr	r3, [pc, #216]	; (4009ac <get_all_acel_value+0x12c>)
  4008d4:	4798      	blx	r3
  4008d6:	a330      	add	r3, pc, #192	; (adr r3, 400998 <get_all_acel_value+0x118>)
  4008d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008dc:	4d34      	ldr	r5, [pc, #208]	; (4009b0 <get_all_acel_value+0x130>)
  4008de:	47a8      	blx	r5
  4008e0:	4b34      	ldr	r3, [pc, #208]	; (4009b4 <get_all_acel_value+0x134>)
  4008e2:	4798      	blx	r3
  4008e4:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4008e6:	4b2e      	ldr	r3, [pc, #184]	; (4009a0 <get_all_acel_value+0x120>)
  4008e8:	78db      	ldrb	r3, [r3, #3]
  4008ea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4008ee:	2af0      	cmp	r2, #240	; 0xf0
  4008f0:	d115      	bne.n	40091e <get_all_acel_value+0x9e>
		adxl = (buf[3] << 8) | (buf[2]);
  4008f2:	4a2b      	ldr	r2, [pc, #172]	; (4009a0 <get_all_acel_value+0x120>)
  4008f4:	7890      	ldrb	r0, [r2, #2]
  4008f6:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4008fa:	4258      	negs	r0, r3
		value[1] = -(3.9 * ((float)adxl));
  4008fc:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400900:	4b29      	ldr	r3, [pc, #164]	; (4009a8 <get_all_acel_value+0x128>)
  400902:	4798      	blx	r3
  400904:	4b29      	ldr	r3, [pc, #164]	; (4009ac <get_all_acel_value+0x12c>)
  400906:	4798      	blx	r3
  400908:	a323      	add	r3, pc, #140	; (adr r3, 400998 <get_all_acel_value+0x118>)
  40090a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40090e:	4d28      	ldr	r5, [pc, #160]	; (4009b0 <get_all_acel_value+0x130>)
  400910:	47a8      	blx	r5
  400912:	4b28      	ldr	r3, [pc, #160]	; (4009b4 <get_all_acel_value+0x134>)
  400914:	4798      	blx	r3
  400916:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40091a:	6060      	str	r0, [r4, #4]
  40091c:	e00f      	b.n	40093e <get_all_acel_value+0xbe>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  40091e:	4a20      	ldr	r2, [pc, #128]	; (4009a0 <get_all_acel_value+0x120>)
  400920:	7890      	ldrb	r0, [r2, #2]
		value[1] = (3.9 * ((float)adxl));
  400922:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400926:	4b20      	ldr	r3, [pc, #128]	; (4009a8 <get_all_acel_value+0x128>)
  400928:	4798      	blx	r3
  40092a:	4b20      	ldr	r3, [pc, #128]	; (4009ac <get_all_acel_value+0x12c>)
  40092c:	4798      	blx	r3
  40092e:	a31a      	add	r3, pc, #104	; (adr r3, 400998 <get_all_acel_value+0x118>)
  400930:	e9d3 2300 	ldrd	r2, r3, [r3]
  400934:	4d1e      	ldr	r5, [pc, #120]	; (4009b0 <get_all_acel_value+0x130>)
  400936:	47a8      	blx	r5
  400938:	4b1e      	ldr	r3, [pc, #120]	; (4009b4 <get_all_acel_value+0x134>)
  40093a:	4798      	blx	r3
  40093c:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  40093e:	4b18      	ldr	r3, [pc, #96]	; (4009a0 <get_all_acel_value+0x120>)
  400940:	795b      	ldrb	r3, [r3, #5]
  400942:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400946:	2af0      	cmp	r2, #240	; 0xf0
  400948:	d115      	bne.n	400976 <get_all_acel_value+0xf6>
		adxl = (buf[5] << 8) | (buf[4]);
  40094a:	4a15      	ldr	r2, [pc, #84]	; (4009a0 <get_all_acel_value+0x120>)
  40094c:	7910      	ldrb	r0, [r2, #4]
  40094e:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400952:	4258      	negs	r0, r3
		value[2] = -(3.9 * ((float)adxl));
  400954:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400958:	4b13      	ldr	r3, [pc, #76]	; (4009a8 <get_all_acel_value+0x128>)
  40095a:	4798      	blx	r3
  40095c:	4b13      	ldr	r3, [pc, #76]	; (4009ac <get_all_acel_value+0x12c>)
  40095e:	4798      	blx	r3
  400960:	a30d      	add	r3, pc, #52	; (adr r3, 400998 <get_all_acel_value+0x118>)
  400962:	e9d3 2300 	ldrd	r2, r3, [r3]
  400966:	4d12      	ldr	r5, [pc, #72]	; (4009b0 <get_all_acel_value+0x130>)
  400968:	47a8      	blx	r5
  40096a:	4b12      	ldr	r3, [pc, #72]	; (4009b4 <get_all_acel_value+0x134>)
  40096c:	4798      	blx	r3
  40096e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400972:	60a0      	str	r0, [r4, #8]
  400974:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400976:	4a0a      	ldr	r2, [pc, #40]	; (4009a0 <get_all_acel_value+0x120>)
  400978:	7910      	ldrb	r0, [r2, #4]
		value[2] = (3.9 * ((float)adxl));
  40097a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40097e:	4b0a      	ldr	r3, [pc, #40]	; (4009a8 <get_all_acel_value+0x128>)
  400980:	4798      	blx	r3
  400982:	4b0a      	ldr	r3, [pc, #40]	; (4009ac <get_all_acel_value+0x12c>)
  400984:	4798      	blx	r3
  400986:	a304      	add	r3, pc, #16	; (adr r3, 400998 <get_all_acel_value+0x118>)
  400988:	e9d3 2300 	ldrd	r2, r3, [r3]
  40098c:	4d08      	ldr	r5, [pc, #32]	; (4009b0 <get_all_acel_value+0x130>)
  40098e:	47a8      	blx	r5
  400990:	4b08      	ldr	r3, [pc, #32]	; (4009b4 <get_all_acel_value+0x134>)
  400992:	4798      	blx	r3
  400994:	60a0      	str	r0, [r4, #8]
  400996:	bd70      	pop	{r4, r5, r6, pc}
  400998:	33333333 	.word	0x33333333
  40099c:	400f3333 	.word	0x400f3333
  4009a0:	200009cc 	.word	0x200009cc
  4009a4:	0040074d 	.word	0x0040074d
  4009a8:	004028c9 	.word	0x004028c9
  4009ac:	004021f1 	.word	0x004021f1
  4009b0:	00402299 	.word	0x00402299
  4009b4:	004026bd 	.word	0x004026bd

004009b8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4009b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009bc:	460e      	mov	r6, r1
  4009be:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009c0:	3801      	subs	r0, #1
  4009c2:	2802      	cmp	r0, #2
  4009c4:	d80f      	bhi.n	4009e6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  4009c6:	b192      	cbz	r2, 4009ee <_write+0x36>
  4009c8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009ca:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400a08 <_write+0x50>
  4009ce:	4f0d      	ldr	r7, [pc, #52]	; (400a04 <_write+0x4c>)
  4009d0:	f8d8 0000 	ldr.w	r0, [r8]
  4009d4:	5d31      	ldrb	r1, [r6, r4]
  4009d6:	683b      	ldr	r3, [r7, #0]
  4009d8:	4798      	blx	r3
  4009da:	2800      	cmp	r0, #0
  4009dc:	db0a      	blt.n	4009f4 <_write+0x3c>
			return -1;
		}
		++nChars;
  4009de:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4009e0:	42a5      	cmp	r5, r4
  4009e2:	d1f5      	bne.n	4009d0 <_write+0x18>
  4009e4:	e00a      	b.n	4009fc <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4009e6:	f04f 30ff 	mov.w	r0, #4294967295
  4009ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  4009ee:	2000      	movs	r0, #0
  4009f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4009f4:	f04f 30ff 	mov.w	r0, #4294967295
  4009f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4009fc:	4620      	mov	r0, r4
	}
	return nChars;
}
  4009fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a02:	bf00      	nop
  400a04:	20000c08 	.word	0x20000c08
  400a08:	20000c0c 	.word	0x20000c0c

00400a0c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400a0c:	b470      	push	{r4, r5, r6}
  400a0e:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400a10:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400a14:	2810      	cmp	r0, #16
  400a16:	bf34      	ite	cc
  400a18:	4606      	movcc	r6, r0
  400a1a:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400a1c:	2e00      	cmp	r6, #0
  400a1e:	bf08      	it	eq
  400a20:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400a22:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a24:	4d0f      	ldr	r5, [pc, #60]	; (400a64 <aat31xx_set_backlight+0x58>)
  400a26:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400a2a:	2018      	movs	r0, #24
  400a2c:	636c      	str	r4, [r5, #52]	; 0x34
  400a2e:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400a30:	9b01      	ldr	r3, [sp, #4]
  400a32:	1e5a      	subs	r2, r3, #1
  400a34:	9201      	str	r2, [sp, #4]
  400a36:	2b00      	cmp	r3, #0
  400a38:	d1fa      	bne.n	400a30 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a3a:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400a3c:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400a3e:	9b01      	ldr	r3, [sp, #4]
  400a40:	1e5a      	subs	r2, r3, #1
  400a42:	9201      	str	r2, [sp, #4]
  400a44:	2b00      	cmp	r3, #0
  400a46:	d1fa      	bne.n	400a3e <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400a48:	3101      	adds	r1, #1
  400a4a:	428e      	cmp	r6, r1
  400a4c:	d8ee      	bhi.n	400a2c <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400a4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400a52:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400a54:	9b01      	ldr	r3, [sp, #4]
  400a56:	1e5a      	subs	r2, r3, #1
  400a58:	9201      	str	r2, [sp, #4]
  400a5a:	2b00      	cmp	r3, #0
  400a5c:	d1fa      	bne.n	400a54 <aat31xx_set_backlight+0x48>
	}
}
  400a5e:	b003      	add	sp, #12
  400a60:	bc70      	pop	{r4, r5, r6}
  400a62:	4770      	bx	lr
  400a64:	400e1200 	.word	0x400e1200

00400a68 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400a68:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400a6e:	4b06      	ldr	r3, [pc, #24]	; (400a88 <aat31xx_disable_backlight+0x20>)
  400a70:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400a72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400a76:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400a78:	9b01      	ldr	r3, [sp, #4]
  400a7a:	1e5a      	subs	r2, r3, #1
  400a7c:	9201      	str	r2, [sp, #4]
  400a7e:	2b00      	cmp	r3, #0
  400a80:	d1fa      	bne.n	400a78 <aat31xx_disable_backlight+0x10>
	}
}
  400a82:	b002      	add	sp, #8
  400a84:	4770      	bx	lr
  400a86:	bf00      	nop
  400a88:	400e1200 	.word	0x400e1200

00400a8c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400a8c:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400a8e:	2300      	movs	r3, #0
  400a90:	9301      	str	r3, [sp, #4]
  400a92:	9b01      	ldr	r3, [sp, #4]
  400a94:	4298      	cmp	r0, r3
  400a96:	d911      	bls.n	400abc <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400a98:	2100      	movs	r1, #0
  400a9a:	4a09      	ldr	r2, [pc, #36]	; (400ac0 <ili9225_delay+0x34>)
  400a9c:	9101      	str	r1, [sp, #4]
  400a9e:	9b01      	ldr	r3, [sp, #4]
  400aa0:	4293      	cmp	r3, r2
  400aa2:	d805      	bhi.n	400ab0 <ili9225_delay+0x24>
  400aa4:	9b01      	ldr	r3, [sp, #4]
  400aa6:	3301      	adds	r3, #1
  400aa8:	9301      	str	r3, [sp, #4]
  400aaa:	9b01      	ldr	r3, [sp, #4]
  400aac:	4293      	cmp	r3, r2
  400aae:	d9f9      	bls.n	400aa4 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400ab0:	9b01      	ldr	r3, [sp, #4]
  400ab2:	3301      	adds	r3, #1
  400ab4:	9301      	str	r3, [sp, #4]
  400ab6:	9b01      	ldr	r3, [sp, #4]
  400ab8:	4283      	cmp	r3, r0
  400aba:	d3ef      	bcc.n	400a9c <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400abc:	b002      	add	sp, #8
  400abe:	4770      	bx	lr
  400ac0:	0001869f 	.word	0x0001869f

00400ac4 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400ac4:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400ac6:	6804      	ldr	r4, [r0, #0]
  400ac8:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  400aca:	bf84      	itt	hi
  400acc:	24af      	movhi	r4, #175	; 0xaf
  400ace:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400ad0:	6814      	ldr	r4, [r2, #0]
  400ad2:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400ad4:	bf84      	itt	hi
  400ad6:	24af      	movhi	r4, #175	; 0xaf
  400ad8:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  400ada:	680c      	ldr	r4, [r1, #0]
  400adc:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400ade:	bf84      	itt	hi
  400ae0:	24db      	movhi	r4, #219	; 0xdb
  400ae2:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400ae4:	681c      	ldr	r4, [r3, #0]
  400ae6:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400ae8:	bf84      	itt	hi
  400aea:	24db      	movhi	r4, #219	; 0xdb
  400aec:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400aee:	6804      	ldr	r4, [r0, #0]
  400af0:	6815      	ldr	r5, [r2, #0]
  400af2:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400af4:	bf84      	itt	hi
  400af6:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400af8:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400afa:	680a      	ldr	r2, [r1, #0]
  400afc:	6818      	ldr	r0, [r3, #0]
  400afe:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400b00:	bf84      	itt	hi
  400b02:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400b04:	601a      	strhi	r2, [r3, #0]
	}
}
  400b06:	bc30      	pop	{r4, r5}
  400b08:	4770      	bx	lr
  400b0a:	bf00      	nop

00400b0c <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400b0c:	b570      	push	{r4, r5, r6, lr}
  400b0e:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400b10:	4c0b      	ldr	r4, [pc, #44]	; (400b40 <ili9225_write_cmd+0x34>)
  400b12:	4620      	mov	r0, r4
  400b14:	2102      	movs	r1, #2
  400b16:	2200      	movs	r2, #0
  400b18:	4d0a      	ldr	r5, [pc, #40]	; (400b44 <ili9225_write_cmd+0x38>)
  400b1a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b1c:	2301      	movs	r3, #1
  400b1e:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400b20:	201c      	movs	r0, #28
  400b22:	4b09      	ldr	r3, [pc, #36]	; (400b48 <ili9225_write_cmd+0x3c>)
  400b24:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  400b26:	4620      	mov	r0, r4
  400b28:	4631      	mov	r1, r6
  400b2a:	2202      	movs	r2, #2
  400b2c:	2300      	movs	r3, #0
  400b2e:	4e07      	ldr	r6, [pc, #28]	; (400b4c <ili9225_write_cmd+0x40>)
  400b30:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b32:	2102      	movs	r1, #2
  400b34:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  400b36:	4620      	mov	r0, r4
  400b38:	2280      	movs	r2, #128	; 0x80
  400b3a:	47a8      	blx	r5
  400b3c:	bd70      	pop	{r4, r5, r6, pc}
  400b3e:	bf00      	nop
  400b40:	40008000 	.word	0x40008000
  400b44:	004003ad 	.word	0x004003ad
  400b48:	004012e5 	.word	0x004012e5
  400b4c:	004002f1 	.word	0x004002f1

00400b50 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400b50:	b538      	push	{r3, r4, r5, lr}
  400b52:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b54:	4c07      	ldr	r4, [pc, #28]	; (400b74 <ili9225_write_ram+0x24>)
  400b56:	2301      	movs	r3, #1
  400b58:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400b5a:	201c      	movs	r0, #28
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <ili9225_write_ram+0x28>)
  400b5e:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400b60:	4620      	mov	r0, r4
  400b62:	4629      	mov	r1, r5
  400b64:	2202      	movs	r2, #2
  400b66:	2300      	movs	r3, #0
  400b68:	4d04      	ldr	r5, [pc, #16]	; (400b7c <ili9225_write_ram+0x2c>)
  400b6a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b6c:	2302      	movs	r3, #2
  400b6e:	6023      	str	r3, [r4, #0]
  400b70:	bd38      	pop	{r3, r4, r5, pc}
  400b72:	bf00      	nop
  400b74:	40008000 	.word	0x40008000
  400b78:	004012c9 	.word	0x004012c9
  400b7c:	004002f1 	.word	0x004002f1

00400b80 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400b80:	b510      	push	{r4, lr}
  400b82:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400b84:	4b02      	ldr	r3, [pc, #8]	; (400b90 <ili9225_write_register+0x10>)
  400b86:	4798      	blx	r3
	ili9225_write_ram(us_data);
  400b88:	4620      	mov	r0, r4
  400b8a:	4b02      	ldr	r3, [pc, #8]	; (400b94 <ili9225_write_register+0x14>)
  400b8c:	4798      	blx	r3
  400b8e:	bd10      	pop	{r4, pc}
  400b90:	00400b0d 	.word	0x00400b0d
  400b94:	00400b51 	.word	0x00400b51

00400b98 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  400b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b9c:	b082      	sub	sp, #8
  400b9e:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400ba0:	460c      	mov	r4, r1
  400ba2:	b1f1      	cbz	r1, 400be2 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ba4:	2201      	movs	r2, #1
  400ba6:	4b10      	ldr	r3, [pc, #64]	; (400be8 <ili9225_write_ram_buffer+0x50>)
  400ba8:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400baa:	201c      	movs	r0, #28
  400bac:	4b0f      	ldr	r3, [pc, #60]	; (400bec <ili9225_write_ram_buffer+0x54>)
  400bae:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400bb0:	2300      	movs	r3, #0
  400bb2:	9301      	str	r3, [sp, #4]
  400bb4:	9b01      	ldr	r3, [sp, #4]
  400bb6:	429c      	cmp	r4, r3
  400bb8:	d910      	bls.n	400bdc <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  400bba:	f8df 802c 	ldr.w	r8, [pc, #44]	; 400be8 <ili9225_write_ram_buffer+0x50>
  400bbe:	2702      	movs	r7, #2
  400bc0:	4e0b      	ldr	r6, [pc, #44]	; (400bf0 <ili9225_write_ram_buffer+0x58>)
  400bc2:	9b01      	ldr	r3, [sp, #4]
  400bc4:	4640      	mov	r0, r8
  400bc6:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  400bca:	463a      	mov	r2, r7
  400bcc:	2300      	movs	r3, #0
  400bce:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400bd0:	9b01      	ldr	r3, [sp, #4]
  400bd2:	3301      	adds	r3, #1
  400bd4:	9301      	str	r3, [sp, #4]
  400bd6:	9b01      	ldr	r3, [sp, #4]
  400bd8:	429c      	cmp	r4, r3
  400bda:	d8f2      	bhi.n	400bc2 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400bdc:	2202      	movs	r2, #2
  400bde:	4b02      	ldr	r3, [pc, #8]	; (400be8 <ili9225_write_ram_buffer+0x50>)
  400be0:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400be2:	b002      	add	sp, #8
  400be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400be8:	40008000 	.word	0x40008000
  400bec:	004012c9 	.word	0x004012c9
  400bf0:	004002f1 	.word	0x004002f1

00400bf4 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400bf4:	4b03      	ldr	r3, [pc, #12]	; (400c04 <ili9225_spi_handler+0x10>)
  400bf6:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  400bf8:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  400bfa:	2201      	movs	r2, #1
  400bfc:	4b02      	ldr	r3, [pc, #8]	; (400c08 <ili9225_spi_handler+0x14>)
  400bfe:	701a      	strb	r2, [r3, #0]
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	40008000 	.word	0x40008000
  400c08:	20000b34 	.word	0x20000b34

00400c0c <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  400c0c:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  400c0e:	2007      	movs	r0, #7
  400c10:	f241 0117 	movw	r1, #4119	; 0x1017
  400c14:	4b01      	ldr	r3, [pc, #4]	; (400c1c <ili9225_display_on+0x10>)
  400c16:	4798      	blx	r3
  400c18:	bd08      	pop	{r3, pc}
  400c1a:	bf00      	nop
  400c1c:	00400b81 	.word	0x00400b81

00400c20 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  400c20:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  400c22:	2007      	movs	r0, #7
  400c24:	2100      	movs	r1, #0
  400c26:	4b01      	ldr	r3, [pc, #4]	; (400c2c <ili9225_display_off+0xc>)
  400c28:	4798      	blx	r3
  400c2a:	bd08      	pop	{r3, pc}
  400c2c:	00400b81 	.word	0x00400b81

00400c30 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400c30:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400c34:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  400c38:	0a1b      	lsrs	r3, r3, #8
  400c3a:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400c3e:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400c42:	4301      	orrs	r1, r0
  400c44:	4a04      	ldr	r2, [pc, #16]	; (400c58 <ili9225_set_foreground_color+0x28>)
  400c46:	1e93      	subs	r3, r2, #2
  400c48:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400c4c:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400c50:	4293      	cmp	r3, r2
  400c52:	d1fb      	bne.n	400c4c <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400c54:	4770      	bx	lr
  400c56:	bf00      	nop
  400c58:	200009d4 	.word	0x200009d4

00400c5c <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c5e:	4606      	mov	r6, r0
  400c60:	460d      	mov	r5, r1
  400c62:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400c64:	3a01      	subs	r2, #1
  400c66:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400c68:	2036      	movs	r0, #54	; 0x36
  400c6a:	b2c9      	uxtb	r1, r1
  400c6c:	4c06      	ldr	r4, [pc, #24]	; (400c88 <ili9225_set_window+0x2c>)
  400c6e:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400c70:	2037      	movs	r0, #55	; 0x37
  400c72:	b2f1      	uxtb	r1, r6
  400c74:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  400c76:	3f01      	subs	r7, #1
  400c78:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400c7a:	2038      	movs	r0, #56	; 0x38
  400c7c:	b2c9      	uxtb	r1, r1
  400c7e:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400c80:	2039      	movs	r0, #57	; 0x39
  400c82:	b2e9      	uxtb	r1, r5
  400c84:	47a0      	blx	r4
  400c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c88:	00400b81 	.word	0x00400b81

00400c8c <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400c8c:	b538      	push	{r3, r4, r5, lr}
  400c8e:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400c90:	b2c1      	uxtb	r1, r0
  400c92:	2020      	movs	r0, #32
  400c94:	4c02      	ldr	r4, [pc, #8]	; (400ca0 <ili9225_set_cursor_position+0x14>)
  400c96:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400c98:	2021      	movs	r0, #33	; 0x21
  400c9a:	b2e9      	uxtb	r1, r5
  400c9c:	47a0      	blx	r4
  400c9e:	bd38      	pop	{r3, r4, r5, pc}
  400ca0:	00400b81 	.word	0x00400b81

00400ca4 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400ca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ca8:	b085      	sub	sp, #20
  400caa:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400cac:	f04f 0802 	mov.w	r8, #2
  400cb0:	af04      	add	r7, sp, #16
  400cb2:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400cb6:	201d      	movs	r0, #29
  400cb8:	4c5e      	ldr	r4, [pc, #376]	; (400e34 <ili9225_init+0x190>)
  400cba:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400cbc:	4640      	mov	r0, r8
  400cbe:	4e5e      	ldr	r6, [pc, #376]	; (400e38 <ili9225_init+0x194>)
  400cc0:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400cc2:	201d      	movs	r0, #29
  400cc4:	4b5d      	ldr	r3, [pc, #372]	; (400e3c <ili9225_init+0x198>)
  400cc6:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400cc8:	2014      	movs	r0, #20
  400cca:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400ccc:	201d      	movs	r0, #29
  400cce:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400cd0:	2032      	movs	r0, #50	; 0x32
  400cd2:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400cd4:	4c5a      	ldr	r4, [pc, #360]	; (400e40 <ili9225_init+0x19c>)
  400cd6:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400cda:	2380      	movs	r3, #128	; 0x80
  400cdc:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400cde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400ce2:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400ce4:	4b57      	ldr	r3, [pc, #348]	; (400e44 <ili9225_init+0x1a0>)
  400ce6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400cea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400cee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400cf2:	2500      	movs	r5, #0
  400cf4:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400cf8:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  400cfa:	4620      	mov	r0, r4
  400cfc:	4b52      	ldr	r3, [pc, #328]	; (400e48 <ili9225_init+0x1a4>)
  400cfe:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  400d00:	9500      	str	r5, [sp, #0]
  400d02:	4620      	mov	r0, r4
  400d04:	4639      	mov	r1, r7
  400d06:	462a      	mov	r2, r5
  400d08:	4b50      	ldr	r3, [pc, #320]	; (400e4c <ili9225_init+0x1a8>)
  400d0a:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400e68 <ili9225_init+0x1c4>
  400d0e:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  400d10:	4620      	mov	r0, r4
  400d12:	4639      	mov	r1, r7
  400d14:	4b4e      	ldr	r3, [pc, #312]	; (400e50 <ili9225_init+0x1ac>)
  400d16:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400d18:	2701      	movs	r7, #1
  400d1a:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400d1c:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  400d1e:	4b4d      	ldr	r3, [pc, #308]	; (400e54 <ili9225_init+0x1b0>)
  400d20:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  400d22:	4638      	mov	r0, r7
  400d24:	f44f 718e 	mov.w	r1, #284	; 0x11c
  400d28:	4c4b      	ldr	r4, [pc, #300]	; (400e58 <ili9225_init+0x1b4>)
  400d2a:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400d2c:	4640      	mov	r0, r8
  400d2e:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d32:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400d34:	2003      	movs	r0, #3
  400d36:	f241 0130 	movw	r1, #4144	; 0x1030
  400d3a:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400d3c:	2008      	movs	r0, #8
  400d3e:	f640 0108 	movw	r1, #2056	; 0x808
  400d42:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400d44:	200c      	movs	r0, #12
  400d46:	4639      	mov	r1, r7
  400d48:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  400d4a:	200f      	movs	r0, #15
  400d4c:	f640 2101 	movw	r1, #2561	; 0xa01
  400d50:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400d52:	2020      	movs	r0, #32
  400d54:	21b0      	movs	r1, #176	; 0xb0
  400d56:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400d58:	2021      	movs	r0, #33	; 0x21
  400d5a:	21dc      	movs	r1, #220	; 0xdc
  400d5c:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400d5e:	2010      	movs	r0, #16
  400d60:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400d64:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400d66:	2011      	movs	r0, #17
  400d68:	f241 0138 	movw	r1, #4152	; 0x1038
  400d6c:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400d6e:	2032      	movs	r0, #50	; 0x32
  400d70:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400d72:	2012      	movs	r0, #18
  400d74:	f241 1121 	movw	r1, #4385	; 0x1121
  400d78:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  400d7a:	2013      	movs	r0, #19
  400d7c:	214e      	movs	r1, #78	; 0x4e
  400d7e:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400d80:	2014      	movs	r0, #20
  400d82:	f246 716f 	movw	r1, #26479	; 0x676f
  400d86:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400d88:	2030      	movs	r0, #48	; 0x30
  400d8a:	4629      	mov	r1, r5
  400d8c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400d8e:	2031      	movs	r0, #49	; 0x31
  400d90:	21db      	movs	r1, #219	; 0xdb
  400d92:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400d94:	2032      	movs	r0, #50	; 0x32
  400d96:	4629      	mov	r1, r5
  400d98:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  400d9a:	2033      	movs	r0, #51	; 0x33
  400d9c:	4629      	mov	r1, r5
  400d9e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400da0:	2034      	movs	r0, #52	; 0x34
  400da2:	21db      	movs	r1, #219	; 0xdb
  400da4:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400da6:	2035      	movs	r0, #53	; 0x35
  400da8:	4629      	mov	r1, r5
  400daa:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400dac:	2036      	movs	r0, #54	; 0x36
  400dae:	21b0      	movs	r1, #176	; 0xb0
  400db0:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400db2:	2037      	movs	r0, #55	; 0x37
  400db4:	4629      	mov	r1, r5
  400db6:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400db8:	2038      	movs	r0, #56	; 0x38
  400dba:	21dc      	movs	r1, #220	; 0xdc
  400dbc:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400dbe:	2039      	movs	r0, #57	; 0x39
  400dc0:	4629      	mov	r1, r5
  400dc2:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400dc4:	2050      	movs	r0, #80	; 0x50
  400dc6:	4629      	mov	r1, r5
  400dc8:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  400dca:	2051      	movs	r0, #81	; 0x51
  400dcc:	f240 610a 	movw	r1, #1546	; 0x60a
  400dd0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400dd2:	2052      	movs	r0, #82	; 0x52
  400dd4:	f640 510a 	movw	r1, #3338	; 0xd0a
  400dd8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  400dda:	2053      	movs	r0, #83	; 0x53
  400ddc:	f240 3103 	movw	r1, #771	; 0x303
  400de0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  400de2:	2054      	movs	r0, #84	; 0x54
  400de4:	f640 210d 	movw	r1, #2573	; 0xa0d
  400de8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  400dea:	2055      	movs	r0, #85	; 0x55
  400dec:	f640 2106 	movw	r1, #2566	; 0xa06
  400df0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  400df2:	2056      	movs	r0, #86	; 0x56
  400df4:	4629      	mov	r1, r5
  400df6:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  400df8:	2057      	movs	r0, #87	; 0x57
  400dfa:	f240 3103 	movw	r1, #771	; 0x303
  400dfe:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  400e00:	2058      	movs	r0, #88	; 0x58
  400e02:	4629      	mov	r1, r5
  400e04:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  400e06:	2059      	movs	r0, #89	; 0x59
  400e08:	4629      	mov	r1, r5
  400e0a:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400e0c:	4628      	mov	r0, r5
  400e0e:	4629      	mov	r1, r5
  400e10:	f8d9 2000 	ldr.w	r2, [r9]
  400e14:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400e18:	4c10      	ldr	r4, [pc, #64]	; (400e5c <ili9225_init+0x1b8>)
  400e1a:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  400e1c:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400e20:	4b0f      	ldr	r3, [pc, #60]	; (400e60 <ili9225_init+0x1bc>)
  400e22:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  400e24:	4628      	mov	r0, r5
  400e26:	4629      	mov	r1, r5
  400e28:	4b0e      	ldr	r3, [pc, #56]	; (400e64 <ili9225_init+0x1c0>)
  400e2a:	4798      	blx	r3
	return 0;
}
  400e2c:	4628      	mov	r0, r5
  400e2e:	b005      	add	sp, #20
  400e30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e34:	004012c9 	.word	0x004012c9
  400e38:	00400a8d 	.word	0x00400a8d
  400e3c:	004012e5 	.word	0x004012e5
  400e40:	40008000 	.word	0x40008000
  400e44:	e000e100 	.word	0xe000e100
  400e48:	00400175 	.word	0x00400175
  400e4c:	00bebc20 	.word	0x00bebc20
  400e50:	00400245 	.word	0x00400245
  400e54:	00400c21 	.word	0x00400c21
  400e58:	00400b81 	.word	0x00400b81
  400e5c:	00400c5d 	.word	0x00400c5d
  400e60:	00400c31 	.word	0x00400c31
  400e64:	00400c8d 	.word	0x00400c8d
  400e68:	004001c9 	.word	0x004001c9

00400e6c <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400e6c:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400e6e:	28af      	cmp	r0, #175	; 0xaf
  400e70:	d80e      	bhi.n	400e90 <ili9225_draw_pixel+0x24>
  400e72:	29db      	cmp	r1, #219	; 0xdb
  400e74:	d80e      	bhi.n	400e94 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400e76:	b280      	uxth	r0, r0
  400e78:	b289      	uxth	r1, r1
  400e7a:	4b07      	ldr	r3, [pc, #28]	; (400e98 <ili9225_draw_pixel+0x2c>)
  400e7c:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400e7e:	2022      	movs	r0, #34	; 0x22
  400e80:	4b06      	ldr	r3, [pc, #24]	; (400e9c <ili9225_draw_pixel+0x30>)
  400e82:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400e84:	4b06      	ldr	r3, [pc, #24]	; (400ea0 <ili9225_draw_pixel+0x34>)
  400e86:	8818      	ldrh	r0, [r3, #0]
  400e88:	4b06      	ldr	r3, [pc, #24]	; (400ea4 <ili9225_draw_pixel+0x38>)
  400e8a:	4798      	blx	r3
	return 0;
  400e8c:	2000      	movs	r0, #0
  400e8e:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400e90:	2001      	movs	r0, #1
  400e92:	bd08      	pop	{r3, pc}
  400e94:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  400e96:	bd08      	pop	{r3, pc}
  400e98:	00400c8d 	.word	0x00400c8d
  400e9c:	00400b0d 	.word	0x00400b0d
  400ea0:	200009d4 	.word	0x200009d4
  400ea4:	00400b51 	.word	0x00400b51

00400ea8 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400eac:	b084      	sub	sp, #16
  400eae:	9003      	str	r0, [sp, #12]
  400eb0:	9102      	str	r1, [sp, #8]
  400eb2:	9201      	str	r2, [sp, #4]
  400eb4:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400eb6:	a803      	add	r0, sp, #12
  400eb8:	a902      	add	r1, sp, #8
  400eba:	aa01      	add	r2, sp, #4
  400ebc:	466b      	mov	r3, sp
  400ebe:	4c21      	ldr	r4, [pc, #132]	; (400f44 <ili9225_draw_filled_rectangle+0x9c>)
  400ec0:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400ec2:	9a03      	ldr	r2, [sp, #12]
  400ec4:	9b02      	ldr	r3, [sp, #8]
  400ec6:	9901      	ldr	r1, [sp, #4]
  400ec8:	1c4d      	adds	r5, r1, #1
  400eca:	9900      	ldr	r1, [sp, #0]
  400ecc:	1c4c      	adds	r4, r1, #1
  400ece:	4610      	mov	r0, r2
  400ed0:	4619      	mov	r1, r3
  400ed2:	1aaa      	subs	r2, r5, r2
  400ed4:	1ae3      	subs	r3, r4, r3
  400ed6:	4c1c      	ldr	r4, [pc, #112]	; (400f48 <ili9225_draw_filled_rectangle+0xa0>)
  400ed8:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400eda:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400ede:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ee2:	4b1a      	ldr	r3, [pc, #104]	; (400f4c <ili9225_draw_filled_rectangle+0xa4>)
  400ee4:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400ee6:	2022      	movs	r0, #34	; 0x22
  400ee8:	4b19      	ldr	r3, [pc, #100]	; (400f50 <ili9225_draw_filled_rectangle+0xa8>)
  400eea:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400eec:	9b02      	ldr	r3, [sp, #8]
  400eee:	9a00      	ldr	r2, [sp, #0]
  400ef0:	1ad2      	subs	r2, r2, r3
  400ef2:	9b01      	ldr	r3, [sp, #4]
  400ef4:	f103 0801 	add.w	r8, r3, #1
  400ef8:	9b03      	ldr	r3, [sp, #12]
  400efa:	ebc3 0808 	rsb	r8, r3, r8
  400efe:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400f02:	4c14      	ldr	r4, [pc, #80]	; (400f54 <ili9225_draw_filled_rectangle+0xac>)
  400f04:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400f08:	09e4      	lsrs	r4, r4, #7
  400f0a:	d007      	beq.n	400f1c <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400f0c:	4f12      	ldr	r7, [pc, #72]	; (400f58 <ili9225_draw_filled_rectangle+0xb0>)
  400f0e:	26b0      	movs	r6, #176	; 0xb0
  400f10:	4d12      	ldr	r5, [pc, #72]	; (400f5c <ili9225_draw_filled_rectangle+0xb4>)
  400f12:	4638      	mov	r0, r7
  400f14:	4631      	mov	r1, r6
  400f16:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400f18:	3c01      	subs	r4, #1
  400f1a:	d1fa      	bne.n	400f12 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400f1c:	490d      	ldr	r1, [pc, #52]	; (400f54 <ili9225_draw_filled_rectangle+0xac>)
  400f1e:	fba1 3108 	umull	r3, r1, r1, r8
  400f22:	09c9      	lsrs	r1, r1, #7
  400f24:	24b0      	movs	r4, #176	; 0xb0
  400f26:	480c      	ldr	r0, [pc, #48]	; (400f58 <ili9225_draw_filled_rectangle+0xb0>)
  400f28:	fb04 8111 	mls	r1, r4, r1, r8
  400f2c:	4b0b      	ldr	r3, [pc, #44]	; (400f5c <ili9225_draw_filled_rectangle+0xb4>)
  400f2e:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400f30:	2000      	movs	r0, #0
  400f32:	4601      	mov	r1, r0
  400f34:	4622      	mov	r2, r4
  400f36:	23dc      	movs	r3, #220	; 0xdc
  400f38:	4c03      	ldr	r4, [pc, #12]	; (400f48 <ili9225_draw_filled_rectangle+0xa0>)
  400f3a:	47a0      	blx	r4
}
  400f3c:	b004      	add	sp, #16
  400f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f42:	bf00      	nop
  400f44:	00400ac5 	.word	0x00400ac5
  400f48:	00400c5d 	.word	0x00400c5d
  400f4c:	00400c8d 	.word	0x00400c8d
  400f50:	00400b0d 	.word	0x00400b0d
  400f54:	ba2e8ba3 	.word	0xba2e8ba3
  400f58:	200009d4 	.word	0x200009d4
  400f5c:	00400b99 	.word	0x00400b99

00400f60 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f64:	b087      	sub	sp, #28
  400f66:	9004      	str	r0, [sp, #16]
  400f68:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400f6a:	7813      	ldrb	r3, [r2, #0]
  400f6c:	2b00      	cmp	r3, #0
  400f6e:	d04a      	beq.n	401006 <ili9225_draw_string+0xa6>
  400f70:	9203      	str	r2, [sp, #12]
  400f72:	9002      	str	r0, [sp, #8]
  400f74:	4a25      	ldr	r2, [pc, #148]	; (40100c <ili9225_draw_string+0xac>)
  400f76:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400f7a:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400f7c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401010 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400f80:	2b0a      	cmp	r3, #10
  400f82:	d104      	bne.n	400f8e <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400f84:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400f88:	9b04      	ldr	r3, [sp, #16]
  400f8a:	9302      	str	r3, [sp, #8]
  400f8c:	e035      	b.n	400ffa <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400f8e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400f92:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400f94:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400f98:	4a1c      	ldr	r2, [pc, #112]	; (40100c <ili9225_draw_string+0xac>)
  400f9a:	4416      	add	r6, r2
  400f9c:	9a05      	ldr	r2, [sp, #20]
  400f9e:	441a      	add	r2, r3
  400fa0:	9201      	str	r2, [sp, #4]
  400fa2:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400fa6:	2407      	movs	r4, #7
  400fa8:	4637      	mov	r7, r6
  400faa:	eb0b 0a04 	add.w	sl, fp, r4
  400fae:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400fb0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400fb4:	4123      	asrs	r3, r4
  400fb6:	f013 0f01 	tst.w	r3, #1
  400fba:	d003      	beq.n	400fc4 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400fbc:	4640      	mov	r0, r8
  400fbe:	ebc4 010a 	rsb	r1, r4, sl
  400fc2:	47c8      	blx	r9
  400fc4:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400fc6:	f1b4 3fff 	cmp.w	r4, #4294967295
  400fca:	d1f0      	bne.n	400fae <ili9225_draw_string+0x4e>
  400fcc:	2407      	movs	r4, #7
  400fce:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400fd2:	782b      	ldrb	r3, [r5, #0]
  400fd4:	4123      	asrs	r3, r4
  400fd6:	f013 0f01 	tst.w	r3, #1
  400fda:	d002      	beq.n	400fe2 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400fdc:	4640      	mov	r0, r8
  400fde:	1b39      	subs	r1, r7, r4
  400fe0:	47c8      	blx	r9
  400fe2:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400fe4:	2c01      	cmp	r4, #1
  400fe6:	d1f4      	bne.n	400fd2 <ili9225_draw_string+0x72>
  400fe8:	3602      	adds	r6, #2
  400fea:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400fee:	9b01      	ldr	r3, [sp, #4]
  400ff0:	429e      	cmp	r6, r3
  400ff2:	d1d8      	bne.n	400fa6 <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400ff4:	9a02      	ldr	r2, [sp, #8]
  400ff6:	320c      	adds	r2, #12
  400ff8:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400ffa:	9a03      	ldr	r2, [sp, #12]
  400ffc:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401000:	9203      	str	r2, [sp, #12]
  401002:	2b00      	cmp	r3, #0
  401004:	d1bc      	bne.n	400f80 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  401006:	b007      	add	sp, #28
  401008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40100c:	004083fc 	.word	0x004083fc
  401010:	00400e6d 	.word	0x00400e6d

00401014 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401014:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401016:	23ac      	movs	r3, #172	; 0xac
  401018:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40101a:	680a      	ldr	r2, [r1, #0]
  40101c:	684b      	ldr	r3, [r1, #4]
  40101e:	fbb2 f3f3 	udiv	r3, r2, r3
  401022:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401024:	1e5c      	subs	r4, r3, #1
  401026:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40102a:	4294      	cmp	r4, r2
  40102c:	d80a      	bhi.n	401044 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40102e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401030:	688b      	ldr	r3, [r1, #8]
  401032:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401034:	f240 2302 	movw	r3, #514	; 0x202
  401038:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40103c:	2350      	movs	r3, #80	; 0x50
  40103e:	6003      	str	r3, [r0, #0]

	return 0;
  401040:	2000      	movs	r0, #0
  401042:	e000      	b.n	401046 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401044:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401046:	f85d 4b04 	ldr.w	r4, [sp], #4
  40104a:	4770      	bx	lr

0040104c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40104c:	6943      	ldr	r3, [r0, #20]
  40104e:	f013 0f02 	tst.w	r3, #2
  401052:	d002      	beq.n	40105a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401054:	61c1      	str	r1, [r0, #28]
	return 0;
  401056:	2000      	movs	r0, #0
  401058:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40105a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40105c:	4770      	bx	lr
  40105e:	bf00      	nop

00401060 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401060:	6943      	ldr	r3, [r0, #20]
  401062:	f013 0f01 	tst.w	r3, #1
  401066:	d003      	beq.n	401070 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401068:	6983      	ldr	r3, [r0, #24]
  40106a:	700b      	strb	r3, [r1, #0]
	return 0;
  40106c:	2000      	movs	r0, #0
  40106e:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401070:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401072:	4770      	bx	lr

00401074 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401074:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401076:	480e      	ldr	r0, [pc, #56]	; (4010b0 <sysclk_init+0x3c>)
  401078:	4b0e      	ldr	r3, [pc, #56]	; (4010b4 <sysclk_init+0x40>)
  40107a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40107c:	2000      	movs	r0, #0
  40107e:	213e      	movs	r1, #62	; 0x3e
  401080:	4b0d      	ldr	r3, [pc, #52]	; (4010b8 <sysclk_init+0x44>)
  401082:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401084:	4c0d      	ldr	r4, [pc, #52]	; (4010bc <sysclk_init+0x48>)
  401086:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401088:	2800      	cmp	r0, #0
  40108a:	d0fc      	beq.n	401086 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40108c:	4b0c      	ldr	r3, [pc, #48]	; (4010c0 <sysclk_init+0x4c>)
  40108e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401090:	4a0c      	ldr	r2, [pc, #48]	; (4010c4 <sysclk_init+0x50>)
  401092:	4b0d      	ldr	r3, [pc, #52]	; (4010c8 <sysclk_init+0x54>)
  401094:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  401096:	4c0d      	ldr	r4, [pc, #52]	; (4010cc <sysclk_init+0x58>)
  401098:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40109a:	2800      	cmp	r0, #0
  40109c:	d0fc      	beq.n	401098 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40109e:	2010      	movs	r0, #16
  4010a0:	4b0b      	ldr	r3, [pc, #44]	; (4010d0 <sysclk_init+0x5c>)
  4010a2:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4010a4:	4b0b      	ldr	r3, [pc, #44]	; (4010d4 <sysclk_init+0x60>)
  4010a6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4010a8:	4801      	ldr	r0, [pc, #4]	; (4010b0 <sysclk_init+0x3c>)
  4010aa:	4b02      	ldr	r3, [pc, #8]	; (4010b4 <sysclk_init+0x40>)
  4010ac:	4798      	blx	r3
  4010ae:	bd10      	pop	{r4, pc}
  4010b0:	02dc6c00 	.word	0x02dc6c00
  4010b4:	200000a1 	.word	0x200000a1
  4010b8:	0040161d 	.word	0x0040161d
  4010bc:	00401671 	.word	0x00401671
  4010c0:	00401681 	.word	0x00401681
  4010c4:	20073f01 	.word	0x20073f01
  4010c8:	400e0400 	.word	0x400e0400
  4010cc:	00401691 	.word	0x00401691
  4010d0:	004015b9 	.word	0x004015b9
  4010d4:	00401781 	.word	0x00401781

004010d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4010d8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4010da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4010de:	4b36      	ldr	r3, [pc, #216]	; (4011b8 <board_init+0xe0>)
  4010e0:	605a      	str	r2, [r3, #4]
  4010e2:	200b      	movs	r0, #11
  4010e4:	4c35      	ldr	r4, [pc, #212]	; (4011bc <board_init+0xe4>)
  4010e6:	47a0      	blx	r4
  4010e8:	200c      	movs	r0, #12
  4010ea:	47a0      	blx	r4
  4010ec:	200d      	movs	r0, #13
  4010ee:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4010f0:	2017      	movs	r0, #23
  4010f2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4010f6:	4c32      	ldr	r4, [pc, #200]	; (4011c0 <board_init+0xe8>)
  4010f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4010fa:	202e      	movs	r0, #46	; 0x2e
  4010fc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401100:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  401102:	2019      	movs	r0, #25
  401104:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401108:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40110a:	200f      	movs	r0, #15
  40110c:	492d      	ldr	r1, [pc, #180]	; (4011c4 <board_init+0xec>)
  40110e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401110:	2010      	movs	r0, #16
  401112:	492d      	ldr	r1, [pc, #180]	; (4011c8 <board_init+0xf0>)
  401114:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401116:	482d      	ldr	r0, [pc, #180]	; (4011cc <board_init+0xf4>)
  401118:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40111c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401120:	4b2b      	ldr	r3, [pc, #172]	; (4011d0 <board_init+0xf8>)
  401122:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  401124:	2000      	movs	r0, #0
  401126:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40112a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  40112c:	2008      	movs	r0, #8
  40112e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401132:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401134:	2003      	movs	r0, #3
  401136:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40113a:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40113c:	2004      	movs	r0, #4
  40113e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401142:	47a0      	blx	r4
#endif
	
#ifdef CONF_BOARD_TWI1
		gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
  401144:	2024      	movs	r0, #36	; 0x24
  401146:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40114a:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
  40114c:	2025      	movs	r0, #37	; 0x25
  40114e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401152:	47a0      	blx	r4
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401154:	200c      	movs	r0, #12
  401156:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40115a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40115c:	200d      	movs	r0, #13
  40115e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401162:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401164:	200e      	movs	r0, #14
  401166:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40116a:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  40116c:	201f      	movs	r0, #31
  40116e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401172:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401174:	201e      	movs	r0, #30
  401176:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40117a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40117c:	200c      	movs	r0, #12
  40117e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401182:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401184:	200d      	movs	r0, #13
  401186:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40118a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40118c:	200e      	movs	r0, #14
  40118e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401192:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401194:	201e      	movs	r0, #30
  401196:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40119a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40119c:	201c      	movs	r0, #28
  40119e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011a2:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4011a4:	201d      	movs	r0, #29
  4011a6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011aa:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4011ac:	204d      	movs	r0, #77	; 0x4d
  4011ae:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4011b2:	47a0      	blx	r4
  4011b4:	bd10      	pop	{r4, pc}
  4011b6:	bf00      	nop
  4011b8:	400e1450 	.word	0x400e1450
  4011bc:	004016a1 	.word	0x004016a1
  4011c0:	00401325 	.word	0x00401325
  4011c4:	28000079 	.word	0x28000079
  4011c8:	28000059 	.word	0x28000059
  4011cc:	400e0e00 	.word	0x400e0e00
  4011d0:	00401449 	.word	0x00401449

004011d4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4011d4:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011d6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011d8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4011dc:	d02e      	beq.n	40123c <pio_set_peripheral+0x68>
  4011de:	d808      	bhi.n	4011f2 <pio_set_peripheral+0x1e>
  4011e0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4011e4:	d014      	beq.n	401210 <pio_set_peripheral+0x3c>
  4011e6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4011ea:	d01d      	beq.n	401228 <pio_set_peripheral+0x54>
  4011ec:	2900      	cmp	r1, #0
  4011ee:	d135      	bne.n	40125c <pio_set_peripheral+0x88>
  4011f0:	e035      	b.n	40125e <pio_set_peripheral+0x8a>
  4011f2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011f6:	d032      	beq.n	40125e <pio_set_peripheral+0x8a>
  4011f8:	d803      	bhi.n	401202 <pio_set_peripheral+0x2e>
  4011fa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011fe:	d027      	beq.n	401250 <pio_set_peripheral+0x7c>
  401200:	e02c      	b.n	40125c <pio_set_peripheral+0x88>
  401202:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401206:	d02a      	beq.n	40125e <pio_set_peripheral+0x8a>
  401208:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40120c:	d027      	beq.n	40125e <pio_set_peripheral+0x8a>
  40120e:	e025      	b.n	40125c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401210:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401212:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401214:	43d3      	mvns	r3, r2
  401216:	4021      	ands	r1, r4
  401218:	4019      	ands	r1, r3
  40121a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40121c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40121e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401220:	4021      	ands	r1, r4
  401222:	400b      	ands	r3, r1
  401224:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401226:	e019      	b.n	40125c <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401228:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40122a:	4313      	orrs	r3, r2
  40122c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40122e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401230:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401232:	400b      	ands	r3, r1
  401234:	ea23 0302 	bic.w	r3, r3, r2
  401238:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40123a:	e00f      	b.n	40125c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40123c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40123e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401240:	400b      	ands	r3, r1
  401242:	ea23 0302 	bic.w	r3, r3, r2
  401246:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401248:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40124a:	4313      	orrs	r3, r2
  40124c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40124e:	e005      	b.n	40125c <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401250:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401252:	4313      	orrs	r3, r2
  401254:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401256:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401258:	4313      	orrs	r3, r2
  40125a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40125c:	6042      	str	r2, [r0, #4]
}
  40125e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401262:	4770      	bx	lr

00401264 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401264:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401266:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40126a:	bf14      	ite	ne
  40126c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40126e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401270:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401274:	bf14      	ite	ne
  401276:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401278:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40127a:	f012 0f02 	tst.w	r2, #2
  40127e:	d002      	beq.n	401286 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401280:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401284:	e004      	b.n	401290 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401286:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40128a:	bf18      	it	ne
  40128c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401290:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401292:	6001      	str	r1, [r0, #0]
  401294:	4770      	bx	lr
  401296:	bf00      	nop

00401298 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401298:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40129a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40129c:	9c01      	ldr	r4, [sp, #4]
  40129e:	b10c      	cbz	r4, 4012a4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4012a0:	6641      	str	r1, [r0, #100]	; 0x64
  4012a2:	e000      	b.n	4012a6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4012a4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4012a6:	b10b      	cbz	r3, 4012ac <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4012a8:	6501      	str	r1, [r0, #80]	; 0x50
  4012aa:	e000      	b.n	4012ae <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4012ac:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4012ae:	b10a      	cbz	r2, 4012b4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4012b0:	6301      	str	r1, [r0, #48]	; 0x30
  4012b2:	e000      	b.n	4012b6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4012b4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4012b6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4012b8:	6001      	str	r1, [r0, #0]
}
  4012ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012be:	4770      	bx	lr

004012c0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4012c0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4012c2:	4770      	bx	lr

004012c4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4012c4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4012c6:	4770      	bx	lr

004012c8 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012c8:	0943      	lsrs	r3, r0, #5
  4012ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012ce:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012d2:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4012d4:	f000 001f 	and.w	r0, r0, #31
  4012d8:	2201      	movs	r2, #1
  4012da:	fa02 f000 	lsl.w	r0, r2, r0
  4012de:	6318      	str	r0, [r3, #48]	; 0x30
  4012e0:	4770      	bx	lr
  4012e2:	bf00      	nop

004012e4 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012e4:	0943      	lsrs	r3, r0, #5
  4012e6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012ea:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012ee:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4012f0:	f000 001f 	and.w	r0, r0, #31
  4012f4:	2201      	movs	r2, #1
  4012f6:	fa02 f000 	lsl.w	r0, r2, r0
  4012fa:	6358      	str	r0, [r3, #52]	; 0x34
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop

00401300 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401300:	0943      	lsrs	r3, r0, #5
  401302:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401306:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40130a:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40130c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40130e:	f000 001f 	and.w	r0, r0, #31
  401312:	2101      	movs	r1, #1
  401314:	fa01 f000 	lsl.w	r0, r1, r0
  401318:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40131a:	bf14      	ite	ne
  40131c:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40131e:	6318      	streq	r0, [r3, #48]	; 0x30
  401320:	4770      	bx	lr
  401322:	bf00      	nop

00401324 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401324:	b570      	push	{r4, r5, r6, lr}
  401326:	b082      	sub	sp, #8
  401328:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40132a:	0944      	lsrs	r4, r0, #5
  40132c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401330:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401334:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401336:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40133a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40133e:	d047      	beq.n	4013d0 <pio_configure_pin+0xac>
  401340:	d809      	bhi.n	401356 <pio_configure_pin+0x32>
  401342:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401346:	d021      	beq.n	40138c <pio_configure_pin+0x68>
  401348:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40134c:	d02f      	beq.n	4013ae <pio_configure_pin+0x8a>
  40134e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401352:	d16f      	bne.n	401434 <pio_configure_pin+0x110>
  401354:	e009      	b.n	40136a <pio_configure_pin+0x46>
  401356:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40135a:	d055      	beq.n	401408 <pio_configure_pin+0xe4>
  40135c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401360:	d052      	beq.n	401408 <pio_configure_pin+0xe4>
  401362:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401366:	d044      	beq.n	4013f2 <pio_configure_pin+0xce>
  401368:	e064      	b.n	401434 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40136a:	f000 001f 	and.w	r0, r0, #31
  40136e:	2401      	movs	r4, #1
  401370:	4084      	lsls	r4, r0
  401372:	4630      	mov	r0, r6
  401374:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401378:	4622      	mov	r2, r4
  40137a:	4b30      	ldr	r3, [pc, #192]	; (40143c <pio_configure_pin+0x118>)
  40137c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40137e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401382:	bf14      	ite	ne
  401384:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401386:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401388:	2001      	movs	r0, #1
  40138a:	e054      	b.n	401436 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40138c:	f000 001f 	and.w	r0, r0, #31
  401390:	2401      	movs	r4, #1
  401392:	4084      	lsls	r4, r0
  401394:	4630      	mov	r0, r6
  401396:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40139a:	4622      	mov	r2, r4
  40139c:	4b27      	ldr	r3, [pc, #156]	; (40143c <pio_configure_pin+0x118>)
  40139e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4013a0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4013a4:	bf14      	ite	ne
  4013a6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4013a8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4013aa:	2001      	movs	r0, #1
  4013ac:	e043      	b.n	401436 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4013ae:	f000 001f 	and.w	r0, r0, #31
  4013b2:	2401      	movs	r4, #1
  4013b4:	4084      	lsls	r4, r0
  4013b6:	4630      	mov	r0, r6
  4013b8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4013bc:	4622      	mov	r2, r4
  4013be:	4b1f      	ldr	r3, [pc, #124]	; (40143c <pio_configure_pin+0x118>)
  4013c0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4013c2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4013c6:	bf14      	ite	ne
  4013c8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4013ca:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4013cc:	2001      	movs	r0, #1
  4013ce:	e032      	b.n	401436 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4013d0:	f000 001f 	and.w	r0, r0, #31
  4013d4:	2401      	movs	r4, #1
  4013d6:	4084      	lsls	r4, r0
  4013d8:	4630      	mov	r0, r6
  4013da:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4013de:	4622      	mov	r2, r4
  4013e0:	4b16      	ldr	r3, [pc, #88]	; (40143c <pio_configure_pin+0x118>)
  4013e2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4013e4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4013e8:	bf14      	ite	ne
  4013ea:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4013ec:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4013ee:	2001      	movs	r0, #1
  4013f0:	e021      	b.n	401436 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4013f2:	f000 011f 	and.w	r1, r0, #31
  4013f6:	2401      	movs	r4, #1
  4013f8:	4630      	mov	r0, r6
  4013fa:	fa04 f101 	lsl.w	r1, r4, r1
  4013fe:	462a      	mov	r2, r5
  401400:	4b0f      	ldr	r3, [pc, #60]	; (401440 <pio_configure_pin+0x11c>)
  401402:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401404:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401406:	e016      	b.n	401436 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401408:	f000 011f 	and.w	r1, r0, #31
  40140c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40140e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401412:	ea05 0304 	and.w	r3, r5, r4
  401416:	9300      	str	r3, [sp, #0]
  401418:	4630      	mov	r0, r6
  40141a:	fa04 f101 	lsl.w	r1, r4, r1
  40141e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401422:	bf14      	ite	ne
  401424:	2200      	movne	r2, #0
  401426:	2201      	moveq	r2, #1
  401428:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40142c:	4d05      	ldr	r5, [pc, #20]	; (401444 <pio_configure_pin+0x120>)
  40142e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401430:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401432:	e000      	b.n	401436 <pio_configure_pin+0x112>

	default:
		return 0;
  401434:	2000      	movs	r0, #0
	}

	return 1;
}
  401436:	b002      	add	sp, #8
  401438:	bd70      	pop	{r4, r5, r6, pc}
  40143a:	bf00      	nop
  40143c:	004011d5 	.word	0x004011d5
  401440:	00401265 	.word	0x00401265
  401444:	00401299 	.word	0x00401299

00401448 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401448:	b5f0      	push	{r4, r5, r6, r7, lr}
  40144a:	b083      	sub	sp, #12
  40144c:	4607      	mov	r7, r0
  40144e:	460e      	mov	r6, r1
  401450:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401452:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401456:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40145a:	d038      	beq.n	4014ce <pio_configure_pin_group+0x86>
  40145c:	d809      	bhi.n	401472 <pio_configure_pin_group+0x2a>
  40145e:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401462:	d01c      	beq.n	40149e <pio_configure_pin_group+0x56>
  401464:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401468:	d025      	beq.n	4014b6 <pio_configure_pin_group+0x6e>
  40146a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40146e:	d150      	bne.n	401512 <pio_configure_pin_group+0xca>
  401470:	e009      	b.n	401486 <pio_configure_pin_group+0x3e>
  401472:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401476:	d03a      	beq.n	4014ee <pio_configure_pin_group+0xa6>
  401478:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40147c:	d037      	beq.n	4014ee <pio_configure_pin_group+0xa6>
  40147e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401482:	d030      	beq.n	4014e6 <pio_configure_pin_group+0x9e>
  401484:	e045      	b.n	401512 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401486:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40148a:	4632      	mov	r2, r6
  40148c:	4b22      	ldr	r3, [pc, #136]	; (401518 <pio_configure_pin_group+0xd0>)
  40148e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401490:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401494:	bf14      	ite	ne
  401496:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401498:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40149a:	2001      	movs	r0, #1
  40149c:	e03a      	b.n	401514 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40149e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014a2:	4632      	mov	r2, r6
  4014a4:	4b1c      	ldr	r3, [pc, #112]	; (401518 <pio_configure_pin_group+0xd0>)
  4014a6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4014a8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4014ac:	bf14      	ite	ne
  4014ae:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4014b0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4014b2:	2001      	movs	r0, #1
  4014b4:	e02e      	b.n	401514 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4014b6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4014ba:	4632      	mov	r2, r6
  4014bc:	4b16      	ldr	r3, [pc, #88]	; (401518 <pio_configure_pin_group+0xd0>)
  4014be:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4014c0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4014c4:	bf14      	ite	ne
  4014c6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4014c8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4014ca:	2001      	movs	r0, #1
  4014cc:	e022      	b.n	401514 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4014ce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4014d2:	4632      	mov	r2, r6
  4014d4:	4b10      	ldr	r3, [pc, #64]	; (401518 <pio_configure_pin_group+0xd0>)
  4014d6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4014d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4014dc:	bf14      	ite	ne
  4014de:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4014e0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4014e2:	2001      	movs	r0, #1
  4014e4:	e016      	b.n	401514 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4014e6:	4b0d      	ldr	r3, [pc, #52]	; (40151c <pio_configure_pin_group+0xd4>)
  4014e8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4014ea:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4014ec:	e012      	b.n	401514 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4014ee:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4014f2:	f005 0301 	and.w	r3, r5, #1
  4014f6:	9300      	str	r3, [sp, #0]
  4014f8:	4638      	mov	r0, r7
  4014fa:	4631      	mov	r1, r6
  4014fc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401500:	bf14      	ite	ne
  401502:	2200      	movne	r2, #0
  401504:	2201      	moveq	r2, #1
  401506:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40150a:	4c05      	ldr	r4, [pc, #20]	; (401520 <pio_configure_pin_group+0xd8>)
  40150c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40150e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401510:	e000      	b.n	401514 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401512:	2000      	movs	r0, #0
	}

	return 1;
}
  401514:	b003      	add	sp, #12
  401516:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401518:	004011d5 	.word	0x004011d5
  40151c:	00401265 	.word	0x00401265
  401520:	00401299 	.word	0x00401299

00401524 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401528:	4604      	mov	r4, r0
  40152a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40152c:	4b10      	ldr	r3, [pc, #64]	; (401570 <pio_handler_process+0x4c>)
  40152e:	4798      	blx	r3
  401530:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401532:	4620      	mov	r0, r4
  401534:	4b0f      	ldr	r3, [pc, #60]	; (401574 <pio_handler_process+0x50>)
  401536:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401538:	4005      	ands	r5, r0
  40153a:	d017      	beq.n	40156c <pio_handler_process+0x48>
  40153c:	4f0e      	ldr	r7, [pc, #56]	; (401578 <pio_handler_process+0x54>)
  40153e:	f107 040c 	add.w	r4, r7, #12
  401542:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401544:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401548:	42b3      	cmp	r3, r6
  40154a:	d10a      	bne.n	401562 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40154c:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401550:	4229      	tst	r1, r5
  401552:	d006      	beq.n	401562 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401554:	6823      	ldr	r3, [r4, #0]
  401556:	4630      	mov	r0, r6
  401558:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40155a:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40155e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401562:	42bc      	cmp	r4, r7
  401564:	d002      	beq.n	40156c <pio_handler_process+0x48>
  401566:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401568:	2d00      	cmp	r5, #0
  40156a:	d1eb      	bne.n	401544 <pio_handler_process+0x20>
  40156c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401570:	004012c1 	.word	0x004012c1
  401574:	004012c5 	.word	0x004012c5
  401578:	20000b38 	.word	0x20000b38

0040157c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40157c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40157e:	4802      	ldr	r0, [pc, #8]	; (401588 <PIOA_Handler+0xc>)
  401580:	210b      	movs	r1, #11
  401582:	4b02      	ldr	r3, [pc, #8]	; (40158c <PIOA_Handler+0x10>)
  401584:	4798      	blx	r3
  401586:	bd08      	pop	{r3, pc}
  401588:	400e0e00 	.word	0x400e0e00
  40158c:	00401525 	.word	0x00401525

00401590 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401590:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401592:	4802      	ldr	r0, [pc, #8]	; (40159c <PIOB_Handler+0xc>)
  401594:	210c      	movs	r1, #12
  401596:	4b02      	ldr	r3, [pc, #8]	; (4015a0 <PIOB_Handler+0x10>)
  401598:	4798      	blx	r3
  40159a:	bd08      	pop	{r3, pc}
  40159c:	400e1000 	.word	0x400e1000
  4015a0:	00401525 	.word	0x00401525

004015a4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4015a6:	4802      	ldr	r0, [pc, #8]	; (4015b0 <PIOC_Handler+0xc>)
  4015a8:	210d      	movs	r1, #13
  4015aa:	4b02      	ldr	r3, [pc, #8]	; (4015b4 <PIOC_Handler+0x10>)
  4015ac:	4798      	blx	r3
  4015ae:	bd08      	pop	{r3, pc}
  4015b0:	400e1200 	.word	0x400e1200
  4015b4:	00401525 	.word	0x00401525

004015b8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4015b8:	4b17      	ldr	r3, [pc, #92]	; (401618 <pmc_switch_mck_to_pllack+0x60>)
  4015ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  4015c0:	4310      	orrs	r0, r2
  4015c2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015c6:	f013 0f08 	tst.w	r3, #8
  4015ca:	d109      	bne.n	4015e0 <pmc_switch_mck_to_pllack+0x28>
  4015cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015d0:	4911      	ldr	r1, [pc, #68]	; (401618 <pmc_switch_mck_to_pllack+0x60>)
  4015d2:	e001      	b.n	4015d8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015d4:	3b01      	subs	r3, #1
  4015d6:	d019      	beq.n	40160c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015d8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015da:	f012 0f08 	tst.w	r2, #8
  4015de:	d0f9      	beq.n	4015d4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4015e0:	4b0d      	ldr	r3, [pc, #52]	; (401618 <pmc_switch_mck_to_pllack+0x60>)
  4015e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015e4:	f022 0203 	bic.w	r2, r2, #3
  4015e8:	f042 0202 	orr.w	r2, r2, #2
  4015ec:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4015f0:	f010 0008 	ands.w	r0, r0, #8
  4015f4:	d10c      	bne.n	401610 <pmc_switch_mck_to_pllack+0x58>
  4015f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015fa:	4907      	ldr	r1, [pc, #28]	; (401618 <pmc_switch_mck_to_pllack+0x60>)
  4015fc:	e001      	b.n	401602 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015fe:	3b01      	subs	r3, #1
  401600:	d008      	beq.n	401614 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401602:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401604:	f012 0f08 	tst.w	r2, #8
  401608:	d0f9      	beq.n	4015fe <pmc_switch_mck_to_pllack+0x46>
  40160a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40160c:	2001      	movs	r0, #1
  40160e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401610:	2000      	movs	r0, #0
  401612:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401614:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401616:	4770      	bx	lr
  401618:	400e0400 	.word	0x400e0400

0040161c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40161c:	b138      	cbz	r0, 40162e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40161e:	4911      	ldr	r1, [pc, #68]	; (401664 <pmc_switch_mainck_to_xtal+0x48>)
  401620:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401622:	4a11      	ldr	r2, [pc, #68]	; (401668 <pmc_switch_mainck_to_xtal+0x4c>)
  401624:	401a      	ands	r2, r3
  401626:	4b11      	ldr	r3, [pc, #68]	; (40166c <pmc_switch_mainck_to_xtal+0x50>)
  401628:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40162a:	620b      	str	r3, [r1, #32]
  40162c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40162e:	4a0d      	ldr	r2, [pc, #52]	; (401664 <pmc_switch_mainck_to_xtal+0x48>)
  401630:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401632:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401636:	f023 0303 	bic.w	r3, r3, #3
  40163a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40163e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401642:	0209      	lsls	r1, r1, #8
  401644:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401646:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401648:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40164a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40164c:	f013 0f01 	tst.w	r3, #1
  401650:	d0fb      	beq.n	40164a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401652:	4a04      	ldr	r2, [pc, #16]	; (401664 <pmc_switch_mainck_to_xtal+0x48>)
  401654:	6a13      	ldr	r3, [r2, #32]
  401656:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40165a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40165e:	6213      	str	r3, [r2, #32]
  401660:	4770      	bx	lr
  401662:	bf00      	nop
  401664:	400e0400 	.word	0x400e0400
  401668:	fec8fffc 	.word	0xfec8fffc
  40166c:	01370002 	.word	0x01370002

00401670 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401670:	4b02      	ldr	r3, [pc, #8]	; (40167c <pmc_osc_is_ready_mainck+0xc>)
  401672:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401674:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	400e0400 	.word	0x400e0400

00401680 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401680:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401684:	4b01      	ldr	r3, [pc, #4]	; (40168c <pmc_disable_pllack+0xc>)
  401686:	629a      	str	r2, [r3, #40]	; 0x28
  401688:	4770      	bx	lr
  40168a:	bf00      	nop
  40168c:	400e0400 	.word	0x400e0400

00401690 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401690:	4b02      	ldr	r3, [pc, #8]	; (40169c <pmc_is_locked_pllack+0xc>)
  401692:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401694:	f000 0002 	and.w	r0, r0, #2
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	400e0400 	.word	0x400e0400

004016a0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4016a0:	281f      	cmp	r0, #31
  4016a2:	d80d      	bhi.n	4016c0 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016a4:	4b08      	ldr	r3, [pc, #32]	; (4016c8 <pmc_enable_periph_clk+0x28>)
  4016a6:	699a      	ldr	r2, [r3, #24]
  4016a8:	2301      	movs	r3, #1
  4016aa:	4083      	lsls	r3, r0
  4016ac:	401a      	ands	r2, r3
  4016ae:	4293      	cmp	r3, r2
  4016b0:	d008      	beq.n	4016c4 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  4016b2:	2301      	movs	r3, #1
  4016b4:	fa03 f000 	lsl.w	r0, r3, r0
  4016b8:	4b03      	ldr	r3, [pc, #12]	; (4016c8 <pmc_enable_periph_clk+0x28>)
  4016ba:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4016bc:	2000      	movs	r0, #0
  4016be:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4016c0:	2001      	movs	r0, #1
  4016c2:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4016c4:	2000      	movs	r0, #0
}
  4016c6:	4770      	bx	lr
  4016c8:	400e0400 	.word	0x400e0400

004016cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4016cc:	e7fe      	b.n	4016cc <Dummy_Handler>
  4016ce:	bf00      	nop

004016d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4016d0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4016d2:	4b1e      	ldr	r3, [pc, #120]	; (40174c <Reset_Handler+0x7c>)
  4016d4:	4a1e      	ldr	r2, [pc, #120]	; (401750 <Reset_Handler+0x80>)
  4016d6:	429a      	cmp	r2, r3
  4016d8:	d003      	beq.n	4016e2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  4016da:	4b1e      	ldr	r3, [pc, #120]	; (401754 <Reset_Handler+0x84>)
  4016dc:	4a1b      	ldr	r2, [pc, #108]	; (40174c <Reset_Handler+0x7c>)
  4016de:	429a      	cmp	r2, r3
  4016e0:	d304      	bcc.n	4016ec <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016e2:	4b1d      	ldr	r3, [pc, #116]	; (401758 <Reset_Handler+0x88>)
  4016e4:	4a1d      	ldr	r2, [pc, #116]	; (40175c <Reset_Handler+0x8c>)
  4016e6:	429a      	cmp	r2, r3
  4016e8:	d30f      	bcc.n	40170a <Reset_Handler+0x3a>
  4016ea:	e01a      	b.n	401722 <Reset_Handler+0x52>
  4016ec:	4b1c      	ldr	r3, [pc, #112]	; (401760 <Reset_Handler+0x90>)
  4016ee:	4c1d      	ldr	r4, [pc, #116]	; (401764 <Reset_Handler+0x94>)
  4016f0:	1ae4      	subs	r4, r4, r3
  4016f2:	f024 0403 	bic.w	r4, r4, #3
  4016f6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016f8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4016fa:	4814      	ldr	r0, [pc, #80]	; (40174c <Reset_Handler+0x7c>)
  4016fc:	4914      	ldr	r1, [pc, #80]	; (401750 <Reset_Handler+0x80>)
  4016fe:	585a      	ldr	r2, [r3, r1]
  401700:	501a      	str	r2, [r3, r0]
  401702:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401704:	42a3      	cmp	r3, r4
  401706:	d1fa      	bne.n	4016fe <Reset_Handler+0x2e>
  401708:	e7eb      	b.n	4016e2 <Reset_Handler+0x12>
  40170a:	4b17      	ldr	r3, [pc, #92]	; (401768 <Reset_Handler+0x98>)
  40170c:	4917      	ldr	r1, [pc, #92]	; (40176c <Reset_Handler+0x9c>)
  40170e:	1ac9      	subs	r1, r1, r3
  401710:	f021 0103 	bic.w	r1, r1, #3
  401714:	1d1a      	adds	r2, r3, #4
  401716:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401718:	2200      	movs	r2, #0
  40171a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40171e:	428b      	cmp	r3, r1
  401720:	d1fb      	bne.n	40171a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401722:	4a13      	ldr	r2, [pc, #76]	; (401770 <Reset_Handler+0xa0>)
  401724:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401728:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40172c:	4911      	ldr	r1, [pc, #68]	; (401774 <Reset_Handler+0xa4>)
  40172e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401730:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401734:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401738:	d203      	bcs.n	401742 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40173a:	688a      	ldr	r2, [r1, #8]
  40173c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401740:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401742:	4b0d      	ldr	r3, [pc, #52]	; (401778 <Reset_Handler+0xa8>)
  401744:	4798      	blx	r3

	/* Branch to main function */
	main();
  401746:	4b0d      	ldr	r3, [pc, #52]	; (40177c <Reset_Handler+0xac>)
  401748:	4798      	blx	r3
  40174a:	e7fe      	b.n	40174a <Reset_Handler+0x7a>
  40174c:	20000000 	.word	0x20000000
  401750:	00408e14 	.word	0x00408e14
  401754:	200009a8 	.word	0x200009a8
  401758:	20000c24 	.word	0x20000c24
  40175c:	200009a8 	.word	0x200009a8
  401760:	20000004 	.word	0x20000004
  401764:	200009ab 	.word	0x200009ab
  401768:	200009a4 	.word	0x200009a4
  40176c:	20000c1f 	.word	0x20000c1f
  401770:	00400000 	.word	0x00400000
  401774:	e000ed00 	.word	0xe000ed00
  401778:	00402d05 	.word	0x00402d05
  40177c:	00401a61 	.word	0x00401a61

00401780 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401780:	4b39      	ldr	r3, [pc, #228]	; (401868 <SystemCoreClockUpdate+0xe8>)
  401782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401784:	f003 0303 	and.w	r3, r3, #3
  401788:	2b01      	cmp	r3, #1
  40178a:	d00f      	beq.n	4017ac <SystemCoreClockUpdate+0x2c>
  40178c:	b113      	cbz	r3, 401794 <SystemCoreClockUpdate+0x14>
  40178e:	2b02      	cmp	r3, #2
  401790:	d029      	beq.n	4017e6 <SystemCoreClockUpdate+0x66>
  401792:	e051      	b.n	401838 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401794:	4b35      	ldr	r3, [pc, #212]	; (40186c <SystemCoreClockUpdate+0xec>)
  401796:	695b      	ldr	r3, [r3, #20]
  401798:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40179c:	bf14      	ite	ne
  40179e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4017a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4017a6:	4b32      	ldr	r3, [pc, #200]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017a8:	601a      	str	r2, [r3, #0]
  4017aa:	e045      	b.n	401838 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4017ac:	4b2e      	ldr	r3, [pc, #184]	; (401868 <SystemCoreClockUpdate+0xe8>)
  4017ae:	6a1b      	ldr	r3, [r3, #32]
  4017b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017b4:	d003      	beq.n	4017be <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017b6:	4a2f      	ldr	r2, [pc, #188]	; (401874 <SystemCoreClockUpdate+0xf4>)
  4017b8:	4b2d      	ldr	r3, [pc, #180]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017ba:	601a      	str	r2, [r3, #0]
  4017bc:	e03c      	b.n	401838 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017be:	4a2e      	ldr	r2, [pc, #184]	; (401878 <SystemCoreClockUpdate+0xf8>)
  4017c0:	4b2b      	ldr	r3, [pc, #172]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017c2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017c4:	4b28      	ldr	r3, [pc, #160]	; (401868 <SystemCoreClockUpdate+0xe8>)
  4017c6:	6a1b      	ldr	r3, [r3, #32]
  4017c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017cc:	2b10      	cmp	r3, #16
  4017ce:	d002      	beq.n	4017d6 <SystemCoreClockUpdate+0x56>
  4017d0:	2b20      	cmp	r3, #32
  4017d2:	d004      	beq.n	4017de <SystemCoreClockUpdate+0x5e>
  4017d4:	e030      	b.n	401838 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4017d6:	4a29      	ldr	r2, [pc, #164]	; (40187c <SystemCoreClockUpdate+0xfc>)
  4017d8:	4b25      	ldr	r3, [pc, #148]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017da:	601a      	str	r2, [r3, #0]
				break;
  4017dc:	e02c      	b.n	401838 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4017de:	4a25      	ldr	r2, [pc, #148]	; (401874 <SystemCoreClockUpdate+0xf4>)
  4017e0:	4b23      	ldr	r3, [pc, #140]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017e2:	601a      	str	r2, [r3, #0]
				break;
  4017e4:	e028      	b.n	401838 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4017e6:	4b20      	ldr	r3, [pc, #128]	; (401868 <SystemCoreClockUpdate+0xe8>)
  4017e8:	6a1b      	ldr	r3, [r3, #32]
  4017ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017ee:	d003      	beq.n	4017f8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017f0:	4a20      	ldr	r2, [pc, #128]	; (401874 <SystemCoreClockUpdate+0xf4>)
  4017f2:	4b1f      	ldr	r3, [pc, #124]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017f4:	601a      	str	r2, [r3, #0]
  4017f6:	e012      	b.n	40181e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017f8:	4a1f      	ldr	r2, [pc, #124]	; (401878 <SystemCoreClockUpdate+0xf8>)
  4017fa:	4b1d      	ldr	r3, [pc, #116]	; (401870 <SystemCoreClockUpdate+0xf0>)
  4017fc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017fe:	4b1a      	ldr	r3, [pc, #104]	; (401868 <SystemCoreClockUpdate+0xe8>)
  401800:	6a1b      	ldr	r3, [r3, #32]
  401802:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401806:	2b10      	cmp	r3, #16
  401808:	d002      	beq.n	401810 <SystemCoreClockUpdate+0x90>
  40180a:	2b20      	cmp	r3, #32
  40180c:	d004      	beq.n	401818 <SystemCoreClockUpdate+0x98>
  40180e:	e006      	b.n	40181e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401810:	4a1a      	ldr	r2, [pc, #104]	; (40187c <SystemCoreClockUpdate+0xfc>)
  401812:	4b17      	ldr	r3, [pc, #92]	; (401870 <SystemCoreClockUpdate+0xf0>)
  401814:	601a      	str	r2, [r3, #0]
				break;
  401816:	e002      	b.n	40181e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401818:	4a16      	ldr	r2, [pc, #88]	; (401874 <SystemCoreClockUpdate+0xf4>)
  40181a:	4b15      	ldr	r3, [pc, #84]	; (401870 <SystemCoreClockUpdate+0xf0>)
  40181c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40181e:	4b12      	ldr	r3, [pc, #72]	; (401868 <SystemCoreClockUpdate+0xe8>)
  401820:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401822:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401824:	4b12      	ldr	r3, [pc, #72]	; (401870 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401826:	f3c0 400a 	ubfx	r0, r0, #16, #11
  40182a:	681a      	ldr	r2, [r3, #0]
  40182c:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401830:	b2c9      	uxtb	r1, r1
  401832:	fbb2 f2f1 	udiv	r2, r2, r1
  401836:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401838:	4b0b      	ldr	r3, [pc, #44]	; (401868 <SystemCoreClockUpdate+0xe8>)
  40183a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40183c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401840:	2b70      	cmp	r3, #112	; 0x70
  401842:	d107      	bne.n	401854 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401844:	4b0a      	ldr	r3, [pc, #40]	; (401870 <SystemCoreClockUpdate+0xf0>)
  401846:	681a      	ldr	r2, [r3, #0]
  401848:	490d      	ldr	r1, [pc, #52]	; (401880 <SystemCoreClockUpdate+0x100>)
  40184a:	fba1 0202 	umull	r0, r2, r1, r2
  40184e:	0852      	lsrs	r2, r2, #1
  401850:	601a      	str	r2, [r3, #0]
  401852:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401854:	4b04      	ldr	r3, [pc, #16]	; (401868 <SystemCoreClockUpdate+0xe8>)
  401856:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401858:	4b05      	ldr	r3, [pc, #20]	; (401870 <SystemCoreClockUpdate+0xf0>)
  40185a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40185e:	681a      	ldr	r2, [r3, #0]
  401860:	40ca      	lsrs	r2, r1
  401862:	601a      	str	r2, [r3, #0]
  401864:	4770      	bx	lr
  401866:	bf00      	nop
  401868:	400e0400 	.word	0x400e0400
  40186c:	400e1410 	.word	0x400e1410
  401870:	200000e4 	.word	0x200000e4
  401874:	00b71b00 	.word	0x00b71b00
  401878:	003d0900 	.word	0x003d0900
  40187c:	007a1200 	.word	0x007a1200
  401880:	aaaaaaab 	.word	0xaaaaaaab

00401884 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401884:	4b09      	ldr	r3, [pc, #36]	; (4018ac <_sbrk+0x28>)
  401886:	681b      	ldr	r3, [r3, #0]
  401888:	b913      	cbnz	r3, 401890 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40188a:	4a09      	ldr	r2, [pc, #36]	; (4018b0 <_sbrk+0x2c>)
  40188c:	4b07      	ldr	r3, [pc, #28]	; (4018ac <_sbrk+0x28>)
  40188e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401890:	4b06      	ldr	r3, [pc, #24]	; (4018ac <_sbrk+0x28>)
  401892:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401894:	181a      	adds	r2, r3, r0
  401896:	4907      	ldr	r1, [pc, #28]	; (4018b4 <_sbrk+0x30>)
  401898:	4291      	cmp	r1, r2
  40189a:	db04      	blt.n	4018a6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40189c:	4610      	mov	r0, r2
  40189e:	4a03      	ldr	r2, [pc, #12]	; (4018ac <_sbrk+0x28>)
  4018a0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4018a2:	4618      	mov	r0, r3
  4018a4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4018a6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4018aa:	4770      	bx	lr
  4018ac:	20000ba8 	.word	0x20000ba8
  4018b0:	20001428 	.word	0x20001428
  4018b4:	20005ffc 	.word	0x20005ffc

004018b8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4018b8:	f04f 30ff 	mov.w	r0, #4294967295
  4018bc:	4770      	bx	lr
  4018be:	bf00      	nop

004018c0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4018c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4018c4:	604b      	str	r3, [r1, #4]

	return 0;
}
  4018c6:	2000      	movs	r0, #0
  4018c8:	4770      	bx	lr
  4018ca:	bf00      	nop

004018cc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4018cc:	2001      	movs	r0, #1
  4018ce:	4770      	bx	lr

004018d0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4018d0:	2000      	movs	r0, #0
  4018d2:	4770      	bx	lr

004018d4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4018d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018d6:	b083      	sub	sp, #12
  4018d8:	4605      	mov	r5, r0
  4018da:	460c      	mov	r4, r1
	uint32_t val = 0;
  4018dc:	2300      	movs	r3, #0
  4018de:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4018e0:	4b18      	ldr	r3, [pc, #96]	; (401944 <usart_serial_getchar+0x70>)
  4018e2:	4298      	cmp	r0, r3
  4018e4:	d107      	bne.n	4018f6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4018e6:	461f      	mov	r7, r3
  4018e8:	4e17      	ldr	r6, [pc, #92]	; (401948 <usart_serial_getchar+0x74>)
  4018ea:	4638      	mov	r0, r7
  4018ec:	4621      	mov	r1, r4
  4018ee:	47b0      	blx	r6
  4018f0:	2800      	cmp	r0, #0
  4018f2:	d1fa      	bne.n	4018ea <usart_serial_getchar+0x16>
  4018f4:	e017      	b.n	401926 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018f6:	4b15      	ldr	r3, [pc, #84]	; (40194c <usart_serial_getchar+0x78>)
  4018f8:	4298      	cmp	r0, r3
  4018fa:	d107      	bne.n	40190c <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4018fc:	461e      	mov	r6, r3
  4018fe:	4d12      	ldr	r5, [pc, #72]	; (401948 <usart_serial_getchar+0x74>)
  401900:	4630      	mov	r0, r6
  401902:	4621      	mov	r1, r4
  401904:	47a8      	blx	r5
  401906:	2800      	cmp	r0, #0
  401908:	d1fa      	bne.n	401900 <usart_serial_getchar+0x2c>
  40190a:	e018      	b.n	40193e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40190c:	4b10      	ldr	r3, [pc, #64]	; (401950 <usart_serial_getchar+0x7c>)
  40190e:	4298      	cmp	r0, r3
  401910:	d109      	bne.n	401926 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401912:	461e      	mov	r6, r3
  401914:	4d0f      	ldr	r5, [pc, #60]	; (401954 <usart_serial_getchar+0x80>)
  401916:	4630      	mov	r0, r6
  401918:	a901      	add	r1, sp, #4
  40191a:	47a8      	blx	r5
  40191c:	2800      	cmp	r0, #0
  40191e:	d1fa      	bne.n	401916 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401920:	9b01      	ldr	r3, [sp, #4]
  401922:	7023      	strb	r3, [r4, #0]
  401924:	e00b      	b.n	40193e <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401926:	4b0c      	ldr	r3, [pc, #48]	; (401958 <usart_serial_getchar+0x84>)
  401928:	429d      	cmp	r5, r3
  40192a:	d108      	bne.n	40193e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  40192c:	461e      	mov	r6, r3
  40192e:	4d09      	ldr	r5, [pc, #36]	; (401954 <usart_serial_getchar+0x80>)
  401930:	4630      	mov	r0, r6
  401932:	a901      	add	r1, sp, #4
  401934:	47a8      	blx	r5
  401936:	2800      	cmp	r0, #0
  401938:	d1fa      	bne.n	401930 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40193a:	9b01      	ldr	r3, [sp, #4]
  40193c:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40193e:	b003      	add	sp, #12
  401940:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401942:	bf00      	nop
  401944:	400e0600 	.word	0x400e0600
  401948:	00401061 	.word	0x00401061
  40194c:	400e0800 	.word	0x400e0800
  401950:	40024000 	.word	0x40024000
  401954:	00400619 	.word	0x00400619
  401958:	40028000 	.word	0x40028000

0040195c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40195c:	b570      	push	{r4, r5, r6, lr}
  40195e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401960:	4b1a      	ldr	r3, [pc, #104]	; (4019cc <usart_serial_putchar+0x70>)
  401962:	4298      	cmp	r0, r3
  401964:	d107      	bne.n	401976 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401966:	461e      	mov	r6, r3
  401968:	4d19      	ldr	r5, [pc, #100]	; (4019d0 <usart_serial_putchar+0x74>)
  40196a:	4630      	mov	r0, r6
  40196c:	4621      	mov	r1, r4
  40196e:	47a8      	blx	r5
  401970:	2800      	cmp	r0, #0
  401972:	d1fa      	bne.n	40196a <usart_serial_putchar+0xe>
  401974:	e020      	b.n	4019b8 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401976:	4b17      	ldr	r3, [pc, #92]	; (4019d4 <usart_serial_putchar+0x78>)
  401978:	4298      	cmp	r0, r3
  40197a:	d107      	bne.n	40198c <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  40197c:	461e      	mov	r6, r3
  40197e:	4d14      	ldr	r5, [pc, #80]	; (4019d0 <usart_serial_putchar+0x74>)
  401980:	4630      	mov	r0, r6
  401982:	4621      	mov	r1, r4
  401984:	47a8      	blx	r5
  401986:	2800      	cmp	r0, #0
  401988:	d1fa      	bne.n	401980 <usart_serial_putchar+0x24>
  40198a:	e017      	b.n	4019bc <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40198c:	4b12      	ldr	r3, [pc, #72]	; (4019d8 <usart_serial_putchar+0x7c>)
  40198e:	4298      	cmp	r0, r3
  401990:	d107      	bne.n	4019a2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  401992:	461e      	mov	r6, r3
  401994:	4d11      	ldr	r5, [pc, #68]	; (4019dc <usart_serial_putchar+0x80>)
  401996:	4630      	mov	r0, r6
  401998:	4621      	mov	r1, r4
  40199a:	47a8      	blx	r5
  40199c:	2800      	cmp	r0, #0
  40199e:	d1fa      	bne.n	401996 <usart_serial_putchar+0x3a>
  4019a0:	e00e      	b.n	4019c0 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4019a2:	4b0f      	ldr	r3, [pc, #60]	; (4019e0 <usart_serial_putchar+0x84>)
  4019a4:	4298      	cmp	r0, r3
  4019a6:	d10d      	bne.n	4019c4 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  4019a8:	461e      	mov	r6, r3
  4019aa:	4d0c      	ldr	r5, [pc, #48]	; (4019dc <usart_serial_putchar+0x80>)
  4019ac:	4630      	mov	r0, r6
  4019ae:	4621      	mov	r1, r4
  4019b0:	47a8      	blx	r5
  4019b2:	2800      	cmp	r0, #0
  4019b4:	d1fa      	bne.n	4019ac <usart_serial_putchar+0x50>
  4019b6:	e007      	b.n	4019c8 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4019b8:	2001      	movs	r0, #1
  4019ba:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4019bc:	2001      	movs	r0, #1
  4019be:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4019c0:	2001      	movs	r0, #1
  4019c2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4019c4:	2000      	movs	r0, #0
  4019c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4019c8:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  4019ca:	bd70      	pop	{r4, r5, r6, pc}
  4019cc:	400e0600 	.word	0x400e0600
  4019d0:	0040104d 	.word	0x0040104d
  4019d4:	400e0800 	.word	0x400e0800
  4019d8:	40024000 	.word	0x40024000
  4019dc:	00400601 	.word	0x00400601
  4019e0:	40028000 	.word	0x40028000

004019e4 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  4019e4:	4b02      	ldr	r3, [pc, #8]	; (4019f0 <SysTick_Handler+0xc>)
  4019e6:	681a      	ldr	r2, [r3, #0]
  4019e8:	3201      	adds	r2, #1
  4019ea:	601a      	str	r2, [r3, #0]
  4019ec:	4770      	bx	lr
  4019ee:	bf00      	nop
  4019f0:	20000bb8 	.word	0x20000bb8

004019f4 <SPI_Handler>:
}

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void){
  4019f4:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  4019f6:	4b01      	ldr	r3, [pc, #4]	; (4019fc <SPI_Handler+0x8>)
  4019f8:	4798      	blx	r3
  4019fa:	bd08      	pop	{r3, pc}
  4019fc:	00400bf5 	.word	0x00400bf5

00401a00 <config_lcd>:
}

void config_lcd(void){
  401a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401a04:	4c0f      	ldr	r4, [pc, #60]	; (401a44 <config_lcd+0x44>)
  401a06:	27b0      	movs	r7, #176	; 0xb0
  401a08:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401a0a:	26dc      	movs	r6, #220	; 0xdc
  401a0c:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401a0e:	2500      	movs	r5, #0
  401a10:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401a12:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401a16:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401a1a:	4b0b      	ldr	r3, [pc, #44]	; (401a48 <config_lcd+0x48>)
  401a1c:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401a1e:	4620      	mov	r0, r4
  401a20:	4b0a      	ldr	r3, [pc, #40]	; (401a4c <config_lcd+0x4c>)
  401a22:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401a24:	2008      	movs	r0, #8
  401a26:	4b0a      	ldr	r3, [pc, #40]	; (401a50 <config_lcd+0x50>)
  401a28:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401a2a:	4b0a      	ldr	r3, [pc, #40]	; (401a54 <config_lcd+0x54>)
  401a2c:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  401a2e:	4640      	mov	r0, r8
  401a30:	4b09      	ldr	r3, [pc, #36]	; (401a58 <config_lcd+0x58>)
  401a32:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401a34:	4628      	mov	r0, r5
  401a36:	4629      	mov	r1, r5
  401a38:	463a      	mov	r2, r7
  401a3a:	4633      	mov	r3, r6
  401a3c:	4c07      	ldr	r4, [pc, #28]	; (401a5c <config_lcd+0x5c>)
  401a3e:	47a0      	blx	r4
  401a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a44:	20000c10 	.word	0x20000c10
  401a48:	00400a69 	.word	0x00400a69
  401a4c:	00400ca5 	.word	0x00400ca5
  401a50:	00400a0d 	.word	0x00400a0d
  401a54:	00400c0d 	.word	0x00400c0d
  401a58:	00400c31 	.word	0x00400c31
  401a5c:	00400ea9 	.word	0x00400ea9

00401a60 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void)
{
  401a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a64:	b0ab      	sub	sp, #172	; 0xac
	/* Insert system clock initialization code here (sysclk_init()). */
	
	sysclk_init();
  401a66:	4b6e      	ldr	r3, [pc, #440]	; (401c20 <main+0x1c0>)
  401a68:	4798      	blx	r3
	board_init();
  401a6a:	4b6e      	ldr	r3, [pc, #440]	; (401c24 <main+0x1c4>)
  401a6c:	4798      	blx	r3
  401a6e:	2008      	movs	r0, #8
  401a70:	4e6d      	ldr	r6, [pc, #436]	; (401c28 <main+0x1c8>)
  401a72:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401a74:	4d6d      	ldr	r5, [pc, #436]	; (401c2c <main+0x1cc>)
  401a76:	4b6e      	ldr	r3, [pc, #440]	; (401c30 <main+0x1d0>)
  401a78:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401a7a:	4a6e      	ldr	r2, [pc, #440]	; (401c34 <main+0x1d4>)
  401a7c:	4b6e      	ldr	r3, [pc, #440]	; (401c38 <main+0x1d8>)
  401a7e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401a80:	4a6e      	ldr	r2, [pc, #440]	; (401c3c <main+0x1dc>)
  401a82:	4b6f      	ldr	r3, [pc, #444]	; (401c40 <main+0x1e0>)
  401a84:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401a86:	4b6f      	ldr	r3, [pc, #444]	; (401c44 <main+0x1e4>)
  401a88:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.ul_baudrate = opt->baudrate;
  401a8a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401a8e:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.ul_mode = opt->paritytype;
  401a90:	2400      	movs	r4, #0
  401a92:	9410      	str	r4, [sp, #64]	; 0x40
  401a94:	2008      	movs	r0, #8
  401a96:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a98:	4628      	mov	r0, r5
  401a9a:	a90e      	add	r1, sp, #56	; 0x38
  401a9c:	4b6a      	ldr	r3, [pc, #424]	; (401c48 <main+0x1e8>)
  401a9e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401aa0:	4e6a      	ldr	r6, [pc, #424]	; (401c4c <main+0x1ec>)
  401aa2:	6833      	ldr	r3, [r6, #0]
  401aa4:	6898      	ldr	r0, [r3, #8]
  401aa6:	4621      	mov	r1, r4
  401aa8:	4d69      	ldr	r5, [pc, #420]	; (401c50 <main+0x1f0>)
  401aaa:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401aac:	6833      	ldr	r3, [r6, #0]
  401aae:	6858      	ldr	r0, [r3, #4]
  401ab0:	4621      	mov	r1, r4
  401ab2:	47a8      	blx	r5

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
	config_lcd();
  401ab4:	4b67      	ldr	r3, [pc, #412]	; (401c54 <main+0x1f4>)
  401ab6:	4798      	blx	r3
	ili9225_set_foreground_color(COLOR_BLACK);
  401ab8:	4620      	mov	r0, r4
  401aba:	4b67      	ldr	r3, [pc, #412]	; (401c58 <main+0x1f8>)
  401abc:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"Teste TWI IMU");
  401abe:	200a      	movs	r0, #10
  401ac0:	4601      	mov	r1, r0
  401ac2:	4a66      	ldr	r2, [pc, #408]	; (401c5c <main+0x1fc>)
  401ac4:	4b66      	ldr	r3, [pc, #408]	; (401c60 <main+0x200>)
  401ac6:	4798      	blx	r3
	/*TWI0 / TWI1:
	- Clock:	PA4 / PB5 (Laranja)
	- Data:		PA3 / PB4 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	uint8_t twi_status = twi_init(IMU_test);
  401ac8:	4866      	ldr	r0, [pc, #408]	; (401c64 <main+0x204>)
  401aca:	4b67      	ldr	r3, [pc, #412]	; (401c68 <main+0x208>)
  401acc:	4798      	blx	r3
	if (twi_status == TWI_SUCCESS)
  401ace:	b9c0      	cbnz	r0, 401b02 <main+0xa2>
	{
		adxl_init(IMU_test);
  401ad0:	4c64      	ldr	r4, [pc, #400]	; (401c64 <main+0x204>)
  401ad2:	4620      	mov	r0, r4
  401ad4:	4b65      	ldr	r3, [pc, #404]	; (401c6c <main+0x20c>)
  401ad6:	4798      	blx	r3
		itg_init(IMU_test);
  401ad8:	4620      	mov	r0, r4
  401ada:	4b65      	ldr	r3, [pc, #404]	; (401c70 <main+0x210>)
  401adc:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401ade:	4b65      	ldr	r3, [pc, #404]	; (401c74 <main+0x214>)
  401ae0:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  401ae4:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401ae6:	21f0      	movs	r1, #240	; 0xf0
  401ae8:	4a63      	ldr	r2, [pc, #396]	; (401c78 <main+0x218>)
  401aea:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401aee:	2200      	movs	r2, #0
  401af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401af2:	2207      	movs	r2, #7
  401af4:	601a      	str	r2, [r3, #0]
		}
	}
	
	char buf[100];
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
  401af6:	4b61      	ldr	r3, [pc, #388]	; (401c7c <main+0x21c>)
  401af8:	681a      	ldr	r2, [r3, #0]
  401afa:	4b61      	ldr	r3, [pc, #388]	; (401c80 <main+0x220>)
  401afc:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401afe:	4f5f      	ldr	r7, [pc, #380]	; (401c7c <main+0x21c>)
  401b00:	e007      	b.n	401b12 <main+0xb2>
	if (twi_status == TWI_SUCCESS)
	{
		adxl_init(IMU_test);
		itg_init(IMU_test);
	} else {
		printf("Erro TWI");
  401b02:	4860      	ldr	r0, [pc, #384]	; (401c84 <main+0x224>)
  401b04:	4b60      	ldr	r3, [pc, #384]	; (401c88 <main+0x228>)
  401b06:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
  401b08:	2519      	movs	r5, #25
  401b0a:	4c60      	ldr	r4, [pc, #384]	; (401c8c <main+0x22c>)
  401b0c:	4628      	mov	r0, r5
  401b0e:	47a0      	blx	r4
  401b10:	e7fc      	b.n	401b0c <main+0xac>
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void)
{
  401b12:	2500      	movs	r5, #0
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401b14:	4e5a      	ldr	r6, [pc, #360]	; (401c80 <main+0x220>)
  401b16:	683a      	ldr	r2, [r7, #0]
  401b18:	6833      	ldr	r3, [r6, #0]
  401b1a:	1ad3      	subs	r3, r2, r3
  401b1c:	2b13      	cmp	r3, #19
  401b1e:	d93f      	bls.n	401ba0 <main+0x140>
			cont_ticks = g_ul_ms_ticks;
  401b20:	683b      	ldr	r3, [r7, #0]
  401b22:	6033      	str	r3, [r6, #0]
			get_all_acel_value(&acel_adxl, IMU_test);
  401b24:	4c5a      	ldr	r4, [pc, #360]	; (401c90 <main+0x230>)
  401b26:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401c64 <main+0x204>
  401b2a:	4620      	mov	r0, r4
  401b2c:	4649      	mov	r1, r9
  401b2e:	4b59      	ldr	r3, [pc, #356]	; (401c94 <main+0x234>)
  401b30:	4798      	blx	r3
			acel_adxl[0] = acel_adxl[0] - 400.0;
  401b32:	f8df b1a4 	ldr.w	fp, [pc, #420]	; 401cd8 <main+0x278>
  401b36:	6820      	ldr	r0, [r4, #0]
  401b38:	4957      	ldr	r1, [pc, #348]	; (401c98 <main+0x238>)
  401b3a:	47d8      	blx	fp
  401b3c:	4682      	mov	sl, r0
  401b3e:	6020      	str	r0, [r4, #0]
			acel_adxl[1] = acel_adxl[1] + 500.0;
  401b40:	6860      	ldr	r0, [r4, #4]
  401b42:	4956      	ldr	r1, [pc, #344]	; (401c9c <main+0x23c>)
  401b44:	4b56      	ldr	r3, [pc, #344]	; (401ca0 <main+0x240>)
  401b46:	4798      	blx	r3
  401b48:	4680      	mov	r8, r0
  401b4a:	6060      	str	r0, [r4, #4]
			acel_adxl[2] = acel_adxl[2] - 5000.0;
  401b4c:	68a0      	ldr	r0, [r4, #8]
  401b4e:	4955      	ldr	r1, [pc, #340]	; (401ca4 <main+0x244>)
  401b50:	47d8      	blx	fp
  401b52:	60a0      	str	r0, [r4, #8]
			angleYX = atanf(acel_adxl[0]/acel_adxl[1]) * (180.0/PI);
  401b54:	4650      	mov	r0, sl
  401b56:	4641      	mov	r1, r8
  401b58:	4b53      	ldr	r3, [pc, #332]	; (401ca8 <main+0x248>)
  401b5a:	4798      	blx	r3
  401b5c:	4b53      	ldr	r3, [pc, #332]	; (401cac <main+0x24c>)
  401b5e:	4798      	blx	r3
  401b60:	f8df 8168 	ldr.w	r8, [pc, #360]	; 401ccc <main+0x26c>
  401b64:	4c52      	ldr	r4, [pc, #328]	; (401cb0 <main+0x250>)
  401b66:	47a0      	blx	r4
  401b68:	a32b      	add	r3, pc, #172	; (adr r3, 401c18 <main+0x1b8>)
  401b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b6e:	f8df c16c 	ldr.w	ip, [pc, #364]	; 401cdc <main+0x27c>
  401b72:	47e0      	blx	ip
  401b74:	4b4f      	ldr	r3, [pc, #316]	; (401cb4 <main+0x254>)
  401b76:	4798      	blx	r3
  401b78:	f8c8 0000 	str.w	r0, [r8]
			get_all_gyro_value(&gyro_itg, IMU_test);
  401b7c:	484e      	ldr	r0, [pc, #312]	; (401cb8 <main+0x258>)
  401b7e:	4649      	mov	r1, r9
  401b80:	4b4e      	ldr	r3, [pc, #312]	; (401cbc <main+0x25c>)
  401b82:	4798      	blx	r3
			snprintf(buf, sizeof(buf),"%.3f\n",angleYX);
  401b84:	f8d8 0000 	ldr.w	r0, [r8]
  401b88:	47a0      	blx	r4
  401b8a:	e9cd 0100 	strd	r0, r1, [sp]
  401b8e:	a811      	add	r0, sp, #68	; 0x44
  401b90:	2164      	movs	r1, #100	; 0x64
  401b92:	4a4b      	ldr	r2, [pc, #300]	; (401cc0 <main+0x260>)
  401b94:	4b4b      	ldr	r3, [pc, #300]	; (401cc4 <main+0x264>)
  401b96:	4798      	blx	r3
			printf(buf);
  401b98:	a811      	add	r0, sp, #68	; 0x44
  401b9a:	4b3b      	ldr	r3, [pc, #236]	; (401c88 <main+0x228>)
  401b9c:	4798      	blx	r3
			cont++;
  401b9e:	3501      	adds	r5, #1
		}
		
		if (cont >= 50){
  401ba0:	2d31      	cmp	r5, #49	; 0x31
  401ba2:	d9b8      	bls.n	401b16 <main+0xb6>
			gpio_toggle_pin(LED1_GPIO);
  401ba4:	202e      	movs	r0, #46	; 0x2e
  401ba6:	4b48      	ldr	r3, [pc, #288]	; (401cc8 <main+0x268>)
  401ba8:	4798      	blx	r3
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angleYX, gyro_itg[0], gyro_itg[1], gyro_itg[2]);
  401baa:	4d39      	ldr	r5, [pc, #228]	; (401c90 <main+0x230>)
		}
		
		if (cont >= 50){
			gpio_toggle_pin(LED1_GPIO);
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f"
  401bac:	4c40      	ldr	r4, [pc, #256]	; (401cb0 <main+0x250>)
  401bae:	6828      	ldr	r0, [r5, #0]
  401bb0:	47a0      	blx	r4
  401bb2:	e9cd 0100 	strd	r0, r1, [sp]
  401bb6:	6868      	ldr	r0, [r5, #4]
  401bb8:	47a0      	blx	r4
  401bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401bbe:	68a8      	ldr	r0, [r5, #8]
  401bc0:	47a0      	blx	r4
  401bc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401bc6:	4b41      	ldr	r3, [pc, #260]	; (401ccc <main+0x26c>)
  401bc8:	6818      	ldr	r0, [r3, #0]
  401bca:	47a0      	blx	r4
  401bcc:	e9cd 0106 	strd	r0, r1, [sp, #24]
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angleYX, gyro_itg[0], gyro_itg[1], gyro_itg[2]);
  401bd0:	4d39      	ldr	r5, [pc, #228]	; (401cb8 <main+0x258>)
		}
		
		if (cont >= 50){
			gpio_toggle_pin(LED1_GPIO);
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f"
  401bd2:	6828      	ldr	r0, [r5, #0]
  401bd4:	47a0      	blx	r4
  401bd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401bda:	6868      	ldr	r0, [r5, #4]
  401bdc:	47a0      	blx	r4
  401bde:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401be2:	68a8      	ldr	r0, [r5, #8]
  401be4:	47a0      	blx	r4
  401be6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401bea:	a811      	add	r0, sp, #68	; 0x44
  401bec:	2164      	movs	r1, #100	; 0x64
  401bee:	4a38      	ldr	r2, [pc, #224]	; (401cd0 <main+0x270>)
  401bf0:	4b34      	ldr	r3, [pc, #208]	; (401cc4 <main+0x264>)
  401bf2:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angleYX, gyro_itg[0], gyro_itg[1], gyro_itg[2]);
			/*snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));*/
			ili9225_set_foreground_color(COLOR_WHITE);
  401bf4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401bf8:	4c17      	ldr	r4, [pc, #92]	; (401c58 <main+0x1f8>)
  401bfa:	47a0      	blx	r4
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401bfc:	2000      	movs	r0, #0
  401bfe:	211e      	movs	r1, #30
  401c00:	22b0      	movs	r2, #176	; 0xb0
  401c02:	23dc      	movs	r3, #220	; 0xdc
  401c04:	4d33      	ldr	r5, [pc, #204]	; (401cd4 <main+0x274>)
  401c06:	47a8      	blx	r5
			ili9225_set_foreground_color(COLOR_BLACK);
  401c08:	2000      	movs	r0, #0
  401c0a:	47a0      	blx	r4
			ili9225_draw_string(10, 30, (uint8_t*) buf);
  401c0c:	200a      	movs	r0, #10
  401c0e:	211e      	movs	r1, #30
  401c10:	aa11      	add	r2, sp, #68	; 0x44
  401c12:	4b13      	ldr	r3, [pc, #76]	; (401c60 <main+0x200>)
  401c14:	4798      	blx	r3
  401c16:	e77c      	b.n	401b12 <main+0xb2>
  401c18:	1a53b118 	.word	0x1a53b118
  401c1c:	404ca5dc 	.word	0x404ca5dc
  401c20:	00401075 	.word	0x00401075
  401c24:	004010d9 	.word	0x004010d9
  401c28:	004016a1 	.word	0x004016a1
  401c2c:	400e0600 	.word	0x400e0600
  401c30:	20000c0c 	.word	0x20000c0c
  401c34:	0040195d 	.word	0x0040195d
  401c38:	20000c08 	.word	0x20000c08
  401c3c:	004018d5 	.word	0x004018d5
  401c40:	20000c04 	.word	0x20000c04
  401c44:	02dc6c00 	.word	0x02dc6c00
  401c48:	00401015 	.word	0x00401015
  401c4c:	200000e8 	.word	0x200000e8
  401c50:	00402da1 	.word	0x00402da1
  401c54:	00401a01 	.word	0x00401a01
  401c58:	00400c31 	.word	0x00400c31
  401c5c:	00408b7c 	.word	0x00408b7c
  401c60:	00400f61 	.word	0x00400f61
  401c64:	40018000 	.word	0x40018000
  401c68:	00400631 	.word	0x00400631
  401c6c:	004006c5 	.word	0x004006c5
  401c70:	00400721 	.word	0x00400721
  401c74:	e000e010 	.word	0xe000e010
  401c78:	e000ed00 	.word	0xe000ed00
  401c7c:	20000bb8 	.word	0x20000bb8
  401c80:	20000bbc 	.word	0x20000bbc
  401c84:	00408b8c 	.word	0x00408b8c
  401c88:	00402d51 	.word	0x00402d51
  401c8c:	004012e5 	.word	0x004012e5
  401c90:	20000bac 	.word	0x20000bac
  401c94:	00400881 	.word	0x00400881
  401c98:	43c80000 	.word	0x43c80000
  401c9c:	43fa0000 	.word	0x43fa0000
  401ca0:	00402769 	.word	0x00402769
  401ca4:	459c4000 	.word	0x459c4000
  401ca8:	00402ae1 	.word	0x00402ae1
  401cac:	00401ce1 	.word	0x00401ce1
  401cb0:	004021f1 	.word	0x004021f1
  401cb4:	004026bd 	.word	0x004026bd
  401cb8:	20000bc4 	.word	0x20000bc4
  401cbc:	0040079d 	.word	0x0040079d
  401cc0:	00408b98 	.word	0x00408b98
  401cc4:	00402ef5 	.word	0x00402ef5
  401cc8:	00401301 	.word	0x00401301
  401ccc:	20000bc0 	.word	0x20000bc0
  401cd0:	00408ba0 	.word	0x00408ba0
  401cd4:	00400ea9 	.word	0x00400ea9
  401cd8:	00402765 	.word	0x00402765
  401cdc:	00402299 	.word	0x00402299

00401ce0 <atanf>:
  401ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401ce4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401ce8:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  401cec:	4604      	mov	r4, r0
  401cee:	4607      	mov	r7, r0
  401cf0:	db0d      	blt.n	401d0e <atanf+0x2e>
  401cf2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  401cf6:	dd04      	ble.n	401d02 <atanf+0x22>
  401cf8:	4601      	mov	r1, r0
  401cfa:	f000 fd35 	bl	402768 <__addsf3>
  401cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d02:	2800      	cmp	r0, #0
  401d04:	f340 80df 	ble.w	401ec6 <atanf+0x1e6>
  401d08:	4872      	ldr	r0, [pc, #456]	; (401ed4 <atanf+0x1f4>)
  401d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d0e:	4b72      	ldr	r3, [pc, #456]	; (401ed8 <atanf+0x1f8>)
  401d10:	429d      	cmp	r5, r3
  401d12:	dc0d      	bgt.n	401d30 <atanf+0x50>
  401d14:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  401d18:	da58      	bge.n	401dcc <atanf+0xec>
  401d1a:	4970      	ldr	r1, [pc, #448]	; (401edc <atanf+0x1fc>)
  401d1c:	f000 fd24 	bl	402768 <__addsf3>
  401d20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d24:	f000 ffe4 	bl	402cf0 <__aeabi_fcmpgt>
  401d28:	2800      	cmp	r0, #0
  401d2a:	f040 80cf 	bne.w	401ecc <atanf+0x1ec>
  401d2e:	e04d      	b.n	401dcc <atanf+0xec>
  401d30:	f000 f8f6 	bl	401f20 <fabsf>
  401d34:	4b6a      	ldr	r3, [pc, #424]	; (401ee0 <atanf+0x200>)
  401d36:	4604      	mov	r4, r0
  401d38:	429d      	cmp	r5, r3
  401d3a:	dc28      	bgt.n	401d8e <atanf+0xae>
  401d3c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  401d40:	429d      	cmp	r5, r3
  401d42:	dc13      	bgt.n	401d6c <atanf+0x8c>
  401d44:	4601      	mov	r1, r0
  401d46:	f000 fd0f 	bl	402768 <__addsf3>
  401d4a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d4e:	f000 fd09 	bl	402764 <__aeabi_fsub>
  401d52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401d56:	4605      	mov	r5, r0
  401d58:	4620      	mov	r0, r4
  401d5a:	f000 fd05 	bl	402768 <__addsf3>
  401d5e:	4601      	mov	r1, r0
  401d60:	4628      	mov	r0, r5
  401d62:	f000 febd 	bl	402ae0 <__aeabi_fdiv>
  401d66:	2600      	movs	r6, #0
  401d68:	4604      	mov	r4, r0
  401d6a:	e031      	b.n	401dd0 <atanf+0xf0>
  401d6c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d70:	f000 fcf8 	bl	402764 <__aeabi_fsub>
  401d74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d78:	4605      	mov	r5, r0
  401d7a:	4620      	mov	r0, r4
  401d7c:	f000 fcf4 	bl	402768 <__addsf3>
  401d80:	4601      	mov	r1, r0
  401d82:	4628      	mov	r0, r5
  401d84:	f000 feac 	bl	402ae0 <__aeabi_fdiv>
  401d88:	2601      	movs	r6, #1
  401d8a:	4604      	mov	r4, r0
  401d8c:	e020      	b.n	401dd0 <atanf+0xf0>
  401d8e:	4b55      	ldr	r3, [pc, #340]	; (401ee4 <atanf+0x204>)
  401d90:	429d      	cmp	r5, r3
  401d92:	dc14      	bgt.n	401dbe <atanf+0xde>
  401d94:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d98:	f000 fce4 	bl	402764 <__aeabi_fsub>
  401d9c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401da0:	4605      	mov	r5, r0
  401da2:	4620      	mov	r0, r4
  401da4:	f000 fde8 	bl	402978 <__aeabi_fmul>
  401da8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401dac:	f000 fcdc 	bl	402768 <__addsf3>
  401db0:	4601      	mov	r1, r0
  401db2:	4628      	mov	r0, r5
  401db4:	f000 fe94 	bl	402ae0 <__aeabi_fdiv>
  401db8:	2602      	movs	r6, #2
  401dba:	4604      	mov	r4, r0
  401dbc:	e008      	b.n	401dd0 <atanf+0xf0>
  401dbe:	4621      	mov	r1, r4
  401dc0:	4849      	ldr	r0, [pc, #292]	; (401ee8 <atanf+0x208>)
  401dc2:	f000 fe8d 	bl	402ae0 <__aeabi_fdiv>
  401dc6:	2603      	movs	r6, #3
  401dc8:	4604      	mov	r4, r0
  401dca:	e001      	b.n	401dd0 <atanf+0xf0>
  401dcc:	f04f 36ff 	mov.w	r6, #4294967295
  401dd0:	4621      	mov	r1, r4
  401dd2:	4620      	mov	r0, r4
  401dd4:	f000 fdd0 	bl	402978 <__aeabi_fmul>
  401dd8:	4601      	mov	r1, r0
  401dda:	4680      	mov	r8, r0
  401ddc:	f000 fdcc 	bl	402978 <__aeabi_fmul>
  401de0:	4942      	ldr	r1, [pc, #264]	; (401eec <atanf+0x20c>)
  401de2:	4605      	mov	r5, r0
  401de4:	f000 fdc8 	bl	402978 <__aeabi_fmul>
  401de8:	4941      	ldr	r1, [pc, #260]	; (401ef0 <atanf+0x210>)
  401dea:	f000 fcbd 	bl	402768 <__addsf3>
  401dee:	4601      	mov	r1, r0
  401df0:	4628      	mov	r0, r5
  401df2:	f000 fdc1 	bl	402978 <__aeabi_fmul>
  401df6:	493f      	ldr	r1, [pc, #252]	; (401ef4 <atanf+0x214>)
  401df8:	f000 fcb6 	bl	402768 <__addsf3>
  401dfc:	4601      	mov	r1, r0
  401dfe:	4628      	mov	r0, r5
  401e00:	f000 fdba 	bl	402978 <__aeabi_fmul>
  401e04:	493c      	ldr	r1, [pc, #240]	; (401ef8 <atanf+0x218>)
  401e06:	f000 fcaf 	bl	402768 <__addsf3>
  401e0a:	4601      	mov	r1, r0
  401e0c:	4628      	mov	r0, r5
  401e0e:	f000 fdb3 	bl	402978 <__aeabi_fmul>
  401e12:	493a      	ldr	r1, [pc, #232]	; (401efc <atanf+0x21c>)
  401e14:	f000 fca8 	bl	402768 <__addsf3>
  401e18:	4601      	mov	r1, r0
  401e1a:	4628      	mov	r0, r5
  401e1c:	f000 fdac 	bl	402978 <__aeabi_fmul>
  401e20:	4937      	ldr	r1, [pc, #220]	; (401f00 <atanf+0x220>)
  401e22:	f000 fca1 	bl	402768 <__addsf3>
  401e26:	4601      	mov	r1, r0
  401e28:	4640      	mov	r0, r8
  401e2a:	f000 fda5 	bl	402978 <__aeabi_fmul>
  401e2e:	4935      	ldr	r1, [pc, #212]	; (401f04 <atanf+0x224>)
  401e30:	4680      	mov	r8, r0
  401e32:	4628      	mov	r0, r5
  401e34:	f000 fda0 	bl	402978 <__aeabi_fmul>
  401e38:	4933      	ldr	r1, [pc, #204]	; (401f08 <atanf+0x228>)
  401e3a:	f000 fc93 	bl	402764 <__aeabi_fsub>
  401e3e:	4601      	mov	r1, r0
  401e40:	4628      	mov	r0, r5
  401e42:	f000 fd99 	bl	402978 <__aeabi_fmul>
  401e46:	4931      	ldr	r1, [pc, #196]	; (401f0c <atanf+0x22c>)
  401e48:	f000 fc8c 	bl	402764 <__aeabi_fsub>
  401e4c:	4601      	mov	r1, r0
  401e4e:	4628      	mov	r0, r5
  401e50:	f000 fd92 	bl	402978 <__aeabi_fmul>
  401e54:	492e      	ldr	r1, [pc, #184]	; (401f10 <atanf+0x230>)
  401e56:	f000 fc85 	bl	402764 <__aeabi_fsub>
  401e5a:	4601      	mov	r1, r0
  401e5c:	4628      	mov	r0, r5
  401e5e:	f000 fd8b 	bl	402978 <__aeabi_fmul>
  401e62:	492c      	ldr	r1, [pc, #176]	; (401f14 <atanf+0x234>)
  401e64:	f000 fc7e 	bl	402764 <__aeabi_fsub>
  401e68:	4601      	mov	r1, r0
  401e6a:	4628      	mov	r0, r5
  401e6c:	f000 fd84 	bl	402978 <__aeabi_fmul>
  401e70:	1c73      	adds	r3, r6, #1
  401e72:	4601      	mov	r1, r0
  401e74:	d10c      	bne.n	401e90 <atanf+0x1b0>
  401e76:	4640      	mov	r0, r8
  401e78:	f000 fc76 	bl	402768 <__addsf3>
  401e7c:	4601      	mov	r1, r0
  401e7e:	4620      	mov	r0, r4
  401e80:	f000 fd7a 	bl	402978 <__aeabi_fmul>
  401e84:	4601      	mov	r1, r0
  401e86:	4620      	mov	r0, r4
  401e88:	f000 fc6c 	bl	402764 <__aeabi_fsub>
  401e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e90:	4640      	mov	r0, r8
  401e92:	f000 fc69 	bl	402768 <__addsf3>
  401e96:	4d20      	ldr	r5, [pc, #128]	; (401f18 <atanf+0x238>)
  401e98:	4601      	mov	r1, r0
  401e9a:	4620      	mov	r0, r4
  401e9c:	f000 fd6c 	bl	402978 <__aeabi_fmul>
  401ea0:	eb05 0386 	add.w	r3, r5, r6, lsl #2
  401ea4:	6919      	ldr	r1, [r3, #16]
  401ea6:	f000 fc5d 	bl	402764 <__aeabi_fsub>
  401eaa:	4621      	mov	r1, r4
  401eac:	f000 fc5a 	bl	402764 <__aeabi_fsub>
  401eb0:	4601      	mov	r1, r0
  401eb2:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
  401eb6:	f000 fc55 	bl	402764 <__aeabi_fsub>
  401eba:	2f00      	cmp	r7, #0
  401ebc:	da07      	bge.n	401ece <atanf+0x1ee>
  401ebe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ec6:	4815      	ldr	r0, [pc, #84]	; (401f1c <atanf+0x23c>)
  401ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ecc:	4620      	mov	r0, r4
  401ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ed2:	bf00      	nop
  401ed4:	3fc90fdb 	.word	0x3fc90fdb
  401ed8:	3edfffff 	.word	0x3edfffff
  401edc:	7149f2ca 	.word	0x7149f2ca
  401ee0:	3f97ffff 	.word	0x3f97ffff
  401ee4:	401bffff 	.word	0x401bffff
  401ee8:	bf800000 	.word	0xbf800000
  401eec:	3c8569d7 	.word	0x3c8569d7
  401ef0:	3d4bda59 	.word	0x3d4bda59
  401ef4:	3d886b35 	.word	0x3d886b35
  401ef8:	3dba2e6e 	.word	0x3dba2e6e
  401efc:	3e124925 	.word	0x3e124925
  401f00:	3eaaaaab 	.word	0x3eaaaaab
  401f04:	bd15a221 	.word	0xbd15a221
  401f08:	3d6ef16b 	.word	0x3d6ef16b
  401f0c:	3d9d8795 	.word	0x3d9d8795
  401f10:	3de38e38 	.word	0x3de38e38
  401f14:	3e4ccccd 	.word	0x3e4ccccd
  401f18:	00408bf0 	.word	0x00408bf0
  401f1c:	bfc90fdb 	.word	0xbfc90fdb

00401f20 <fabsf>:
  401f20:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401f24:	4770      	bx	lr
	...

00401f28 <__aeabi_drsub>:
  401f28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401f2c:	e002      	b.n	401f34 <__adddf3>
  401f2e:	bf00      	nop

00401f30 <__aeabi_dsub>:
  401f30:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401f34 <__adddf3>:
  401f34:	b530      	push	{r4, r5, lr}
  401f36:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401f3a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401f3e:	ea94 0f05 	teq	r4, r5
  401f42:	bf08      	it	eq
  401f44:	ea90 0f02 	teqeq	r0, r2
  401f48:	bf1f      	itttt	ne
  401f4a:	ea54 0c00 	orrsne.w	ip, r4, r0
  401f4e:	ea55 0c02 	orrsne.w	ip, r5, r2
  401f52:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401f56:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401f5a:	f000 80e2 	beq.w	402122 <__adddf3+0x1ee>
  401f5e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401f62:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401f66:	bfb8      	it	lt
  401f68:	426d      	neglt	r5, r5
  401f6a:	dd0c      	ble.n	401f86 <__adddf3+0x52>
  401f6c:	442c      	add	r4, r5
  401f6e:	ea80 0202 	eor.w	r2, r0, r2
  401f72:	ea81 0303 	eor.w	r3, r1, r3
  401f76:	ea82 0000 	eor.w	r0, r2, r0
  401f7a:	ea83 0101 	eor.w	r1, r3, r1
  401f7e:	ea80 0202 	eor.w	r2, r0, r2
  401f82:	ea81 0303 	eor.w	r3, r1, r3
  401f86:	2d36      	cmp	r5, #54	; 0x36
  401f88:	bf88      	it	hi
  401f8a:	bd30      	pophi	{r4, r5, pc}
  401f8c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401f90:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401f94:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401f98:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401f9c:	d002      	beq.n	401fa4 <__adddf3+0x70>
  401f9e:	4240      	negs	r0, r0
  401fa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401fa4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401fa8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401fac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401fb0:	d002      	beq.n	401fb8 <__adddf3+0x84>
  401fb2:	4252      	negs	r2, r2
  401fb4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401fb8:	ea94 0f05 	teq	r4, r5
  401fbc:	f000 80a7 	beq.w	40210e <__adddf3+0x1da>
  401fc0:	f1a4 0401 	sub.w	r4, r4, #1
  401fc4:	f1d5 0e20 	rsbs	lr, r5, #32
  401fc8:	db0d      	blt.n	401fe6 <__adddf3+0xb2>
  401fca:	fa02 fc0e 	lsl.w	ip, r2, lr
  401fce:	fa22 f205 	lsr.w	r2, r2, r5
  401fd2:	1880      	adds	r0, r0, r2
  401fd4:	f141 0100 	adc.w	r1, r1, #0
  401fd8:	fa03 f20e 	lsl.w	r2, r3, lr
  401fdc:	1880      	adds	r0, r0, r2
  401fde:	fa43 f305 	asr.w	r3, r3, r5
  401fe2:	4159      	adcs	r1, r3
  401fe4:	e00e      	b.n	402004 <__adddf3+0xd0>
  401fe6:	f1a5 0520 	sub.w	r5, r5, #32
  401fea:	f10e 0e20 	add.w	lr, lr, #32
  401fee:	2a01      	cmp	r2, #1
  401ff0:	fa03 fc0e 	lsl.w	ip, r3, lr
  401ff4:	bf28      	it	cs
  401ff6:	f04c 0c02 	orrcs.w	ip, ip, #2
  401ffa:	fa43 f305 	asr.w	r3, r3, r5
  401ffe:	18c0      	adds	r0, r0, r3
  402000:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402004:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402008:	d507      	bpl.n	40201a <__adddf3+0xe6>
  40200a:	f04f 0e00 	mov.w	lr, #0
  40200e:	f1dc 0c00 	rsbs	ip, ip, #0
  402012:	eb7e 0000 	sbcs.w	r0, lr, r0
  402016:	eb6e 0101 	sbc.w	r1, lr, r1
  40201a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40201e:	d31b      	bcc.n	402058 <__adddf3+0x124>
  402020:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402024:	d30c      	bcc.n	402040 <__adddf3+0x10c>
  402026:	0849      	lsrs	r1, r1, #1
  402028:	ea5f 0030 	movs.w	r0, r0, rrx
  40202c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402030:	f104 0401 	add.w	r4, r4, #1
  402034:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402038:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40203c:	f080 809a 	bcs.w	402174 <__adddf3+0x240>
  402040:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402044:	bf08      	it	eq
  402046:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40204a:	f150 0000 	adcs.w	r0, r0, #0
  40204e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402052:	ea41 0105 	orr.w	r1, r1, r5
  402056:	bd30      	pop	{r4, r5, pc}
  402058:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40205c:	4140      	adcs	r0, r0
  40205e:	eb41 0101 	adc.w	r1, r1, r1
  402062:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402066:	f1a4 0401 	sub.w	r4, r4, #1
  40206a:	d1e9      	bne.n	402040 <__adddf3+0x10c>
  40206c:	f091 0f00 	teq	r1, #0
  402070:	bf04      	itt	eq
  402072:	4601      	moveq	r1, r0
  402074:	2000      	moveq	r0, #0
  402076:	fab1 f381 	clz	r3, r1
  40207a:	bf08      	it	eq
  40207c:	3320      	addeq	r3, #32
  40207e:	f1a3 030b 	sub.w	r3, r3, #11
  402082:	f1b3 0220 	subs.w	r2, r3, #32
  402086:	da0c      	bge.n	4020a2 <__adddf3+0x16e>
  402088:	320c      	adds	r2, #12
  40208a:	dd08      	ble.n	40209e <__adddf3+0x16a>
  40208c:	f102 0c14 	add.w	ip, r2, #20
  402090:	f1c2 020c 	rsb	r2, r2, #12
  402094:	fa01 f00c 	lsl.w	r0, r1, ip
  402098:	fa21 f102 	lsr.w	r1, r1, r2
  40209c:	e00c      	b.n	4020b8 <__adddf3+0x184>
  40209e:	f102 0214 	add.w	r2, r2, #20
  4020a2:	bfd8      	it	le
  4020a4:	f1c2 0c20 	rsble	ip, r2, #32
  4020a8:	fa01 f102 	lsl.w	r1, r1, r2
  4020ac:	fa20 fc0c 	lsr.w	ip, r0, ip
  4020b0:	bfdc      	itt	le
  4020b2:	ea41 010c 	orrle.w	r1, r1, ip
  4020b6:	4090      	lslle	r0, r2
  4020b8:	1ae4      	subs	r4, r4, r3
  4020ba:	bfa2      	ittt	ge
  4020bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4020c0:	4329      	orrge	r1, r5
  4020c2:	bd30      	popge	{r4, r5, pc}
  4020c4:	ea6f 0404 	mvn.w	r4, r4
  4020c8:	3c1f      	subs	r4, #31
  4020ca:	da1c      	bge.n	402106 <__adddf3+0x1d2>
  4020cc:	340c      	adds	r4, #12
  4020ce:	dc0e      	bgt.n	4020ee <__adddf3+0x1ba>
  4020d0:	f104 0414 	add.w	r4, r4, #20
  4020d4:	f1c4 0220 	rsb	r2, r4, #32
  4020d8:	fa20 f004 	lsr.w	r0, r0, r4
  4020dc:	fa01 f302 	lsl.w	r3, r1, r2
  4020e0:	ea40 0003 	orr.w	r0, r0, r3
  4020e4:	fa21 f304 	lsr.w	r3, r1, r4
  4020e8:	ea45 0103 	orr.w	r1, r5, r3
  4020ec:	bd30      	pop	{r4, r5, pc}
  4020ee:	f1c4 040c 	rsb	r4, r4, #12
  4020f2:	f1c4 0220 	rsb	r2, r4, #32
  4020f6:	fa20 f002 	lsr.w	r0, r0, r2
  4020fa:	fa01 f304 	lsl.w	r3, r1, r4
  4020fe:	ea40 0003 	orr.w	r0, r0, r3
  402102:	4629      	mov	r1, r5
  402104:	bd30      	pop	{r4, r5, pc}
  402106:	fa21 f004 	lsr.w	r0, r1, r4
  40210a:	4629      	mov	r1, r5
  40210c:	bd30      	pop	{r4, r5, pc}
  40210e:	f094 0f00 	teq	r4, #0
  402112:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402116:	bf06      	itte	eq
  402118:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40211c:	3401      	addeq	r4, #1
  40211e:	3d01      	subne	r5, #1
  402120:	e74e      	b.n	401fc0 <__adddf3+0x8c>
  402122:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402126:	bf18      	it	ne
  402128:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40212c:	d029      	beq.n	402182 <__adddf3+0x24e>
  40212e:	ea94 0f05 	teq	r4, r5
  402132:	bf08      	it	eq
  402134:	ea90 0f02 	teqeq	r0, r2
  402138:	d005      	beq.n	402146 <__adddf3+0x212>
  40213a:	ea54 0c00 	orrs.w	ip, r4, r0
  40213e:	bf04      	itt	eq
  402140:	4619      	moveq	r1, r3
  402142:	4610      	moveq	r0, r2
  402144:	bd30      	pop	{r4, r5, pc}
  402146:	ea91 0f03 	teq	r1, r3
  40214a:	bf1e      	ittt	ne
  40214c:	2100      	movne	r1, #0
  40214e:	2000      	movne	r0, #0
  402150:	bd30      	popne	{r4, r5, pc}
  402152:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402156:	d105      	bne.n	402164 <__adddf3+0x230>
  402158:	0040      	lsls	r0, r0, #1
  40215a:	4149      	adcs	r1, r1
  40215c:	bf28      	it	cs
  40215e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402162:	bd30      	pop	{r4, r5, pc}
  402164:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402168:	bf3c      	itt	cc
  40216a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40216e:	bd30      	popcc	{r4, r5, pc}
  402170:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402174:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402178:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40217c:	f04f 0000 	mov.w	r0, #0
  402180:	bd30      	pop	{r4, r5, pc}
  402182:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402186:	bf1a      	itte	ne
  402188:	4619      	movne	r1, r3
  40218a:	4610      	movne	r0, r2
  40218c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402190:	bf1c      	itt	ne
  402192:	460b      	movne	r3, r1
  402194:	4602      	movne	r2, r0
  402196:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40219a:	bf06      	itte	eq
  40219c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4021a0:	ea91 0f03 	teqeq	r1, r3
  4021a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4021a8:	bd30      	pop	{r4, r5, pc}
  4021aa:	bf00      	nop

004021ac <__aeabi_ui2d>:
  4021ac:	f090 0f00 	teq	r0, #0
  4021b0:	bf04      	itt	eq
  4021b2:	2100      	moveq	r1, #0
  4021b4:	4770      	bxeq	lr
  4021b6:	b530      	push	{r4, r5, lr}
  4021b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4021bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4021c0:	f04f 0500 	mov.w	r5, #0
  4021c4:	f04f 0100 	mov.w	r1, #0
  4021c8:	e750      	b.n	40206c <__adddf3+0x138>
  4021ca:	bf00      	nop

004021cc <__aeabi_i2d>:
  4021cc:	f090 0f00 	teq	r0, #0
  4021d0:	bf04      	itt	eq
  4021d2:	2100      	moveq	r1, #0
  4021d4:	4770      	bxeq	lr
  4021d6:	b530      	push	{r4, r5, lr}
  4021d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4021dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4021e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4021e4:	bf48      	it	mi
  4021e6:	4240      	negmi	r0, r0
  4021e8:	f04f 0100 	mov.w	r1, #0
  4021ec:	e73e      	b.n	40206c <__adddf3+0x138>
  4021ee:	bf00      	nop

004021f0 <__aeabi_f2d>:
  4021f0:	0042      	lsls	r2, r0, #1
  4021f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4021f6:	ea4f 0131 	mov.w	r1, r1, rrx
  4021fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4021fe:	bf1f      	itttt	ne
  402200:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402204:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402208:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40220c:	4770      	bxne	lr
  40220e:	f092 0f00 	teq	r2, #0
  402212:	bf14      	ite	ne
  402214:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402218:	4770      	bxeq	lr
  40221a:	b530      	push	{r4, r5, lr}
  40221c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402220:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402224:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402228:	e720      	b.n	40206c <__adddf3+0x138>
  40222a:	bf00      	nop

0040222c <__aeabi_ul2d>:
  40222c:	ea50 0201 	orrs.w	r2, r0, r1
  402230:	bf08      	it	eq
  402232:	4770      	bxeq	lr
  402234:	b530      	push	{r4, r5, lr}
  402236:	f04f 0500 	mov.w	r5, #0
  40223a:	e00a      	b.n	402252 <__aeabi_l2d+0x16>

0040223c <__aeabi_l2d>:
  40223c:	ea50 0201 	orrs.w	r2, r0, r1
  402240:	bf08      	it	eq
  402242:	4770      	bxeq	lr
  402244:	b530      	push	{r4, r5, lr}
  402246:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40224a:	d502      	bpl.n	402252 <__aeabi_l2d+0x16>
  40224c:	4240      	negs	r0, r0
  40224e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402252:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402256:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40225a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40225e:	f43f aedc 	beq.w	40201a <__adddf3+0xe6>
  402262:	f04f 0203 	mov.w	r2, #3
  402266:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40226a:	bf18      	it	ne
  40226c:	3203      	addne	r2, #3
  40226e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402272:	bf18      	it	ne
  402274:	3203      	addne	r2, #3
  402276:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40227a:	f1c2 0320 	rsb	r3, r2, #32
  40227e:	fa00 fc03 	lsl.w	ip, r0, r3
  402282:	fa20 f002 	lsr.w	r0, r0, r2
  402286:	fa01 fe03 	lsl.w	lr, r1, r3
  40228a:	ea40 000e 	orr.w	r0, r0, lr
  40228e:	fa21 f102 	lsr.w	r1, r1, r2
  402292:	4414      	add	r4, r2
  402294:	e6c1      	b.n	40201a <__adddf3+0xe6>
  402296:	bf00      	nop

00402298 <__aeabi_dmul>:
  402298:	b570      	push	{r4, r5, r6, lr}
  40229a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40229e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4022a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4022a6:	bf1d      	ittte	ne
  4022a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4022ac:	ea94 0f0c 	teqne	r4, ip
  4022b0:	ea95 0f0c 	teqne	r5, ip
  4022b4:	f000 f8de 	bleq	402474 <__aeabi_dmul+0x1dc>
  4022b8:	442c      	add	r4, r5
  4022ba:	ea81 0603 	eor.w	r6, r1, r3
  4022be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4022c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4022c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4022ca:	bf18      	it	ne
  4022cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4022d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4022d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4022d8:	d038      	beq.n	40234c <__aeabi_dmul+0xb4>
  4022da:	fba0 ce02 	umull	ip, lr, r0, r2
  4022de:	f04f 0500 	mov.w	r5, #0
  4022e2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4022e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4022ea:	fbe0 e503 	umlal	lr, r5, r0, r3
  4022ee:	f04f 0600 	mov.w	r6, #0
  4022f2:	fbe1 5603 	umlal	r5, r6, r1, r3
  4022f6:	f09c 0f00 	teq	ip, #0
  4022fa:	bf18      	it	ne
  4022fc:	f04e 0e01 	orrne.w	lr, lr, #1
  402300:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402304:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402308:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40230c:	d204      	bcs.n	402318 <__aeabi_dmul+0x80>
  40230e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402312:	416d      	adcs	r5, r5
  402314:	eb46 0606 	adc.w	r6, r6, r6
  402318:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40231c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402320:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402324:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402328:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40232c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402330:	bf88      	it	hi
  402332:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402336:	d81e      	bhi.n	402376 <__aeabi_dmul+0xde>
  402338:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40233c:	bf08      	it	eq
  40233e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402342:	f150 0000 	adcs.w	r0, r0, #0
  402346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40234a:	bd70      	pop	{r4, r5, r6, pc}
  40234c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402350:	ea46 0101 	orr.w	r1, r6, r1
  402354:	ea40 0002 	orr.w	r0, r0, r2
  402358:	ea81 0103 	eor.w	r1, r1, r3
  40235c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402360:	bfc2      	ittt	gt
  402362:	ebd4 050c 	rsbsgt	r5, r4, ip
  402366:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40236a:	bd70      	popgt	{r4, r5, r6, pc}
  40236c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402370:	f04f 0e00 	mov.w	lr, #0
  402374:	3c01      	subs	r4, #1
  402376:	f300 80ab 	bgt.w	4024d0 <__aeabi_dmul+0x238>
  40237a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40237e:	bfde      	ittt	le
  402380:	2000      	movle	r0, #0
  402382:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402386:	bd70      	pople	{r4, r5, r6, pc}
  402388:	f1c4 0400 	rsb	r4, r4, #0
  40238c:	3c20      	subs	r4, #32
  40238e:	da35      	bge.n	4023fc <__aeabi_dmul+0x164>
  402390:	340c      	adds	r4, #12
  402392:	dc1b      	bgt.n	4023cc <__aeabi_dmul+0x134>
  402394:	f104 0414 	add.w	r4, r4, #20
  402398:	f1c4 0520 	rsb	r5, r4, #32
  40239c:	fa00 f305 	lsl.w	r3, r0, r5
  4023a0:	fa20 f004 	lsr.w	r0, r0, r4
  4023a4:	fa01 f205 	lsl.w	r2, r1, r5
  4023a8:	ea40 0002 	orr.w	r0, r0, r2
  4023ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4023b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4023b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4023b8:	fa21 f604 	lsr.w	r6, r1, r4
  4023bc:	eb42 0106 	adc.w	r1, r2, r6
  4023c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023c4:	bf08      	it	eq
  4023c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023ca:	bd70      	pop	{r4, r5, r6, pc}
  4023cc:	f1c4 040c 	rsb	r4, r4, #12
  4023d0:	f1c4 0520 	rsb	r5, r4, #32
  4023d4:	fa00 f304 	lsl.w	r3, r0, r4
  4023d8:	fa20 f005 	lsr.w	r0, r0, r5
  4023dc:	fa01 f204 	lsl.w	r2, r1, r4
  4023e0:	ea40 0002 	orr.w	r0, r0, r2
  4023e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4023ec:	f141 0100 	adc.w	r1, r1, #0
  4023f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023f4:	bf08      	it	eq
  4023f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023fa:	bd70      	pop	{r4, r5, r6, pc}
  4023fc:	f1c4 0520 	rsb	r5, r4, #32
  402400:	fa00 f205 	lsl.w	r2, r0, r5
  402404:	ea4e 0e02 	orr.w	lr, lr, r2
  402408:	fa20 f304 	lsr.w	r3, r0, r4
  40240c:	fa01 f205 	lsl.w	r2, r1, r5
  402410:	ea43 0302 	orr.w	r3, r3, r2
  402414:	fa21 f004 	lsr.w	r0, r1, r4
  402418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40241c:	fa21 f204 	lsr.w	r2, r1, r4
  402420:	ea20 0002 	bic.w	r0, r0, r2
  402424:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40242c:	bf08      	it	eq
  40242e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402432:	bd70      	pop	{r4, r5, r6, pc}
  402434:	f094 0f00 	teq	r4, #0
  402438:	d10f      	bne.n	40245a <__aeabi_dmul+0x1c2>
  40243a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40243e:	0040      	lsls	r0, r0, #1
  402440:	eb41 0101 	adc.w	r1, r1, r1
  402444:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402448:	bf08      	it	eq
  40244a:	3c01      	subeq	r4, #1
  40244c:	d0f7      	beq.n	40243e <__aeabi_dmul+0x1a6>
  40244e:	ea41 0106 	orr.w	r1, r1, r6
  402452:	f095 0f00 	teq	r5, #0
  402456:	bf18      	it	ne
  402458:	4770      	bxne	lr
  40245a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40245e:	0052      	lsls	r2, r2, #1
  402460:	eb43 0303 	adc.w	r3, r3, r3
  402464:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402468:	bf08      	it	eq
  40246a:	3d01      	subeq	r5, #1
  40246c:	d0f7      	beq.n	40245e <__aeabi_dmul+0x1c6>
  40246e:	ea43 0306 	orr.w	r3, r3, r6
  402472:	4770      	bx	lr
  402474:	ea94 0f0c 	teq	r4, ip
  402478:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40247c:	bf18      	it	ne
  40247e:	ea95 0f0c 	teqne	r5, ip
  402482:	d00c      	beq.n	40249e <__aeabi_dmul+0x206>
  402484:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402488:	bf18      	it	ne
  40248a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40248e:	d1d1      	bne.n	402434 <__aeabi_dmul+0x19c>
  402490:	ea81 0103 	eor.w	r1, r1, r3
  402494:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402498:	f04f 0000 	mov.w	r0, #0
  40249c:	bd70      	pop	{r4, r5, r6, pc}
  40249e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024a2:	bf06      	itte	eq
  4024a4:	4610      	moveq	r0, r2
  4024a6:	4619      	moveq	r1, r3
  4024a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024ac:	d019      	beq.n	4024e2 <__aeabi_dmul+0x24a>
  4024ae:	ea94 0f0c 	teq	r4, ip
  4024b2:	d102      	bne.n	4024ba <__aeabi_dmul+0x222>
  4024b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4024b8:	d113      	bne.n	4024e2 <__aeabi_dmul+0x24a>
  4024ba:	ea95 0f0c 	teq	r5, ip
  4024be:	d105      	bne.n	4024cc <__aeabi_dmul+0x234>
  4024c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4024c4:	bf1c      	itt	ne
  4024c6:	4610      	movne	r0, r2
  4024c8:	4619      	movne	r1, r3
  4024ca:	d10a      	bne.n	4024e2 <__aeabi_dmul+0x24a>
  4024cc:	ea81 0103 	eor.w	r1, r1, r3
  4024d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4024d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4024d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4024dc:	f04f 0000 	mov.w	r0, #0
  4024e0:	bd70      	pop	{r4, r5, r6, pc}
  4024e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4024e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4024ea:	bd70      	pop	{r4, r5, r6, pc}

004024ec <__aeabi_ddiv>:
  4024ec:	b570      	push	{r4, r5, r6, lr}
  4024ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4024f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4024f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4024fa:	bf1d      	ittte	ne
  4024fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402500:	ea94 0f0c 	teqne	r4, ip
  402504:	ea95 0f0c 	teqne	r5, ip
  402508:	f000 f8a7 	bleq	40265a <__aeabi_ddiv+0x16e>
  40250c:	eba4 0405 	sub.w	r4, r4, r5
  402510:	ea81 0e03 	eor.w	lr, r1, r3
  402514:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402518:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40251c:	f000 8088 	beq.w	402630 <__aeabi_ddiv+0x144>
  402520:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402524:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402528:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40252c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402530:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402534:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402538:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40253c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402540:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402544:	429d      	cmp	r5, r3
  402546:	bf08      	it	eq
  402548:	4296      	cmpeq	r6, r2
  40254a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40254e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402552:	d202      	bcs.n	40255a <__aeabi_ddiv+0x6e>
  402554:	085b      	lsrs	r3, r3, #1
  402556:	ea4f 0232 	mov.w	r2, r2, rrx
  40255a:	1ab6      	subs	r6, r6, r2
  40255c:	eb65 0503 	sbc.w	r5, r5, r3
  402560:	085b      	lsrs	r3, r3, #1
  402562:	ea4f 0232 	mov.w	r2, r2, rrx
  402566:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40256a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40256e:	ebb6 0e02 	subs.w	lr, r6, r2
  402572:	eb75 0e03 	sbcs.w	lr, r5, r3
  402576:	bf22      	ittt	cs
  402578:	1ab6      	subcs	r6, r6, r2
  40257a:	4675      	movcs	r5, lr
  40257c:	ea40 000c 	orrcs.w	r0, r0, ip
  402580:	085b      	lsrs	r3, r3, #1
  402582:	ea4f 0232 	mov.w	r2, r2, rrx
  402586:	ebb6 0e02 	subs.w	lr, r6, r2
  40258a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40258e:	bf22      	ittt	cs
  402590:	1ab6      	subcs	r6, r6, r2
  402592:	4675      	movcs	r5, lr
  402594:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402598:	085b      	lsrs	r3, r3, #1
  40259a:	ea4f 0232 	mov.w	r2, r2, rrx
  40259e:	ebb6 0e02 	subs.w	lr, r6, r2
  4025a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025a6:	bf22      	ittt	cs
  4025a8:	1ab6      	subcs	r6, r6, r2
  4025aa:	4675      	movcs	r5, lr
  4025ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4025b0:	085b      	lsrs	r3, r3, #1
  4025b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4025b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4025ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025be:	bf22      	ittt	cs
  4025c0:	1ab6      	subcs	r6, r6, r2
  4025c2:	4675      	movcs	r5, lr
  4025c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4025c8:	ea55 0e06 	orrs.w	lr, r5, r6
  4025cc:	d018      	beq.n	402600 <__aeabi_ddiv+0x114>
  4025ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4025d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4025d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4025da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4025de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4025e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4025e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4025ea:	d1c0      	bne.n	40256e <__aeabi_ddiv+0x82>
  4025ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4025f0:	d10b      	bne.n	40260a <__aeabi_ddiv+0x11e>
  4025f2:	ea41 0100 	orr.w	r1, r1, r0
  4025f6:	f04f 0000 	mov.w	r0, #0
  4025fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4025fe:	e7b6      	b.n	40256e <__aeabi_ddiv+0x82>
  402600:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402604:	bf04      	itt	eq
  402606:	4301      	orreq	r1, r0
  402608:	2000      	moveq	r0, #0
  40260a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40260e:	bf88      	it	hi
  402610:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402614:	f63f aeaf 	bhi.w	402376 <__aeabi_dmul+0xde>
  402618:	ebb5 0c03 	subs.w	ip, r5, r3
  40261c:	bf04      	itt	eq
  40261e:	ebb6 0c02 	subseq.w	ip, r6, r2
  402622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402626:	f150 0000 	adcs.w	r0, r0, #0
  40262a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40262e:	bd70      	pop	{r4, r5, r6, pc}
  402630:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402634:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402638:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40263c:	bfc2      	ittt	gt
  40263e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402646:	bd70      	popgt	{r4, r5, r6, pc}
  402648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40264c:	f04f 0e00 	mov.w	lr, #0
  402650:	3c01      	subs	r4, #1
  402652:	e690      	b.n	402376 <__aeabi_dmul+0xde>
  402654:	ea45 0e06 	orr.w	lr, r5, r6
  402658:	e68d      	b.n	402376 <__aeabi_dmul+0xde>
  40265a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40265e:	ea94 0f0c 	teq	r4, ip
  402662:	bf08      	it	eq
  402664:	ea95 0f0c 	teqeq	r5, ip
  402668:	f43f af3b 	beq.w	4024e2 <__aeabi_dmul+0x24a>
  40266c:	ea94 0f0c 	teq	r4, ip
  402670:	d10a      	bne.n	402688 <__aeabi_ddiv+0x19c>
  402672:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402676:	f47f af34 	bne.w	4024e2 <__aeabi_dmul+0x24a>
  40267a:	ea95 0f0c 	teq	r5, ip
  40267e:	f47f af25 	bne.w	4024cc <__aeabi_dmul+0x234>
  402682:	4610      	mov	r0, r2
  402684:	4619      	mov	r1, r3
  402686:	e72c      	b.n	4024e2 <__aeabi_dmul+0x24a>
  402688:	ea95 0f0c 	teq	r5, ip
  40268c:	d106      	bne.n	40269c <__aeabi_ddiv+0x1b0>
  40268e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402692:	f43f aefd 	beq.w	402490 <__aeabi_dmul+0x1f8>
  402696:	4610      	mov	r0, r2
  402698:	4619      	mov	r1, r3
  40269a:	e722      	b.n	4024e2 <__aeabi_dmul+0x24a>
  40269c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4026a0:	bf18      	it	ne
  4026a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4026a6:	f47f aec5 	bne.w	402434 <__aeabi_dmul+0x19c>
  4026aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4026ae:	f47f af0d 	bne.w	4024cc <__aeabi_dmul+0x234>
  4026b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4026b6:	f47f aeeb 	bne.w	402490 <__aeabi_dmul+0x1f8>
  4026ba:	e712      	b.n	4024e2 <__aeabi_dmul+0x24a>

004026bc <__aeabi_d2f>:
  4026bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4026c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4026c4:	bf24      	itt	cs
  4026c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4026ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4026ce:	d90d      	bls.n	4026ec <__aeabi_d2f+0x30>
  4026d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4026d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4026d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4026dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4026e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4026e4:	bf08      	it	eq
  4026e6:	f020 0001 	biceq.w	r0, r0, #1
  4026ea:	4770      	bx	lr
  4026ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4026f0:	d121      	bne.n	402736 <__aeabi_d2f+0x7a>
  4026f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4026f6:	bfbc      	itt	lt
  4026f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4026fc:	4770      	bxlt	lr
  4026fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402702:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402706:	f1c2 0218 	rsb	r2, r2, #24
  40270a:	f1c2 0c20 	rsb	ip, r2, #32
  40270e:	fa10 f30c 	lsls.w	r3, r0, ip
  402712:	fa20 f002 	lsr.w	r0, r0, r2
  402716:	bf18      	it	ne
  402718:	f040 0001 	orrne.w	r0, r0, #1
  40271c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402720:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402724:	fa03 fc0c 	lsl.w	ip, r3, ip
  402728:	ea40 000c 	orr.w	r0, r0, ip
  40272c:	fa23 f302 	lsr.w	r3, r3, r2
  402730:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402734:	e7cc      	b.n	4026d0 <__aeabi_d2f+0x14>
  402736:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40273a:	d107      	bne.n	40274c <__aeabi_d2f+0x90>
  40273c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402740:	bf1e      	ittt	ne
  402742:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402746:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40274a:	4770      	bxne	lr
  40274c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402750:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402754:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402758:	4770      	bx	lr
  40275a:	bf00      	nop

0040275c <__aeabi_frsub>:
  40275c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402760:	e002      	b.n	402768 <__addsf3>
  402762:	bf00      	nop

00402764 <__aeabi_fsub>:
  402764:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402768 <__addsf3>:
  402768:	0042      	lsls	r2, r0, #1
  40276a:	bf1f      	itttt	ne
  40276c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402770:	ea92 0f03 	teqne	r2, r3
  402774:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402778:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40277c:	d06a      	beq.n	402854 <__addsf3+0xec>
  40277e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402782:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402786:	bfc1      	itttt	gt
  402788:	18d2      	addgt	r2, r2, r3
  40278a:	4041      	eorgt	r1, r0
  40278c:	4048      	eorgt	r0, r1
  40278e:	4041      	eorgt	r1, r0
  402790:	bfb8      	it	lt
  402792:	425b      	neglt	r3, r3
  402794:	2b19      	cmp	r3, #25
  402796:	bf88      	it	hi
  402798:	4770      	bxhi	lr
  40279a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40279e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4027a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4027a6:	bf18      	it	ne
  4027a8:	4240      	negne	r0, r0
  4027aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4027ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4027b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4027b6:	bf18      	it	ne
  4027b8:	4249      	negne	r1, r1
  4027ba:	ea92 0f03 	teq	r2, r3
  4027be:	d03f      	beq.n	402840 <__addsf3+0xd8>
  4027c0:	f1a2 0201 	sub.w	r2, r2, #1
  4027c4:	fa41 fc03 	asr.w	ip, r1, r3
  4027c8:	eb10 000c 	adds.w	r0, r0, ip
  4027cc:	f1c3 0320 	rsb	r3, r3, #32
  4027d0:	fa01 f103 	lsl.w	r1, r1, r3
  4027d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4027d8:	d502      	bpl.n	4027e0 <__addsf3+0x78>
  4027da:	4249      	negs	r1, r1
  4027dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4027e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4027e4:	d313      	bcc.n	40280e <__addsf3+0xa6>
  4027e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4027ea:	d306      	bcc.n	4027fa <__addsf3+0x92>
  4027ec:	0840      	lsrs	r0, r0, #1
  4027ee:	ea4f 0131 	mov.w	r1, r1, rrx
  4027f2:	f102 0201 	add.w	r2, r2, #1
  4027f6:	2afe      	cmp	r2, #254	; 0xfe
  4027f8:	d251      	bcs.n	40289e <__addsf3+0x136>
  4027fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4027fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402802:	bf08      	it	eq
  402804:	f020 0001 	biceq.w	r0, r0, #1
  402808:	ea40 0003 	orr.w	r0, r0, r3
  40280c:	4770      	bx	lr
  40280e:	0049      	lsls	r1, r1, #1
  402810:	eb40 0000 	adc.w	r0, r0, r0
  402814:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402818:	f1a2 0201 	sub.w	r2, r2, #1
  40281c:	d1ed      	bne.n	4027fa <__addsf3+0x92>
  40281e:	fab0 fc80 	clz	ip, r0
  402822:	f1ac 0c08 	sub.w	ip, ip, #8
  402826:	ebb2 020c 	subs.w	r2, r2, ip
  40282a:	fa00 f00c 	lsl.w	r0, r0, ip
  40282e:	bfaa      	itet	ge
  402830:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402834:	4252      	neglt	r2, r2
  402836:	4318      	orrge	r0, r3
  402838:	bfbc      	itt	lt
  40283a:	40d0      	lsrlt	r0, r2
  40283c:	4318      	orrlt	r0, r3
  40283e:	4770      	bx	lr
  402840:	f092 0f00 	teq	r2, #0
  402844:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402848:	bf06      	itte	eq
  40284a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40284e:	3201      	addeq	r2, #1
  402850:	3b01      	subne	r3, #1
  402852:	e7b5      	b.n	4027c0 <__addsf3+0x58>
  402854:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402858:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40285c:	bf18      	it	ne
  40285e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402862:	d021      	beq.n	4028a8 <__addsf3+0x140>
  402864:	ea92 0f03 	teq	r2, r3
  402868:	d004      	beq.n	402874 <__addsf3+0x10c>
  40286a:	f092 0f00 	teq	r2, #0
  40286e:	bf08      	it	eq
  402870:	4608      	moveq	r0, r1
  402872:	4770      	bx	lr
  402874:	ea90 0f01 	teq	r0, r1
  402878:	bf1c      	itt	ne
  40287a:	2000      	movne	r0, #0
  40287c:	4770      	bxne	lr
  40287e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402882:	d104      	bne.n	40288e <__addsf3+0x126>
  402884:	0040      	lsls	r0, r0, #1
  402886:	bf28      	it	cs
  402888:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40288c:	4770      	bx	lr
  40288e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402892:	bf3c      	itt	cc
  402894:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402898:	4770      	bxcc	lr
  40289a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40289e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4028a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4028a6:	4770      	bx	lr
  4028a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4028ac:	bf16      	itet	ne
  4028ae:	4608      	movne	r0, r1
  4028b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4028b4:	4601      	movne	r1, r0
  4028b6:	0242      	lsls	r2, r0, #9
  4028b8:	bf06      	itte	eq
  4028ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4028be:	ea90 0f01 	teqeq	r0, r1
  4028c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4028c6:	4770      	bx	lr

004028c8 <__aeabi_ui2f>:
  4028c8:	f04f 0300 	mov.w	r3, #0
  4028cc:	e004      	b.n	4028d8 <__aeabi_i2f+0x8>
  4028ce:	bf00      	nop

004028d0 <__aeabi_i2f>:
  4028d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4028d4:	bf48      	it	mi
  4028d6:	4240      	negmi	r0, r0
  4028d8:	ea5f 0c00 	movs.w	ip, r0
  4028dc:	bf08      	it	eq
  4028de:	4770      	bxeq	lr
  4028e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4028e4:	4601      	mov	r1, r0
  4028e6:	f04f 0000 	mov.w	r0, #0
  4028ea:	e01c      	b.n	402926 <__aeabi_l2f+0x2a>

004028ec <__aeabi_ul2f>:
  4028ec:	ea50 0201 	orrs.w	r2, r0, r1
  4028f0:	bf08      	it	eq
  4028f2:	4770      	bxeq	lr
  4028f4:	f04f 0300 	mov.w	r3, #0
  4028f8:	e00a      	b.n	402910 <__aeabi_l2f+0x14>
  4028fa:	bf00      	nop

004028fc <__aeabi_l2f>:
  4028fc:	ea50 0201 	orrs.w	r2, r0, r1
  402900:	bf08      	it	eq
  402902:	4770      	bxeq	lr
  402904:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402908:	d502      	bpl.n	402910 <__aeabi_l2f+0x14>
  40290a:	4240      	negs	r0, r0
  40290c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402910:	ea5f 0c01 	movs.w	ip, r1
  402914:	bf02      	ittt	eq
  402916:	4684      	moveq	ip, r0
  402918:	4601      	moveq	r1, r0
  40291a:	2000      	moveq	r0, #0
  40291c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402920:	bf08      	it	eq
  402922:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402926:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40292a:	fabc f28c 	clz	r2, ip
  40292e:	3a08      	subs	r2, #8
  402930:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402934:	db10      	blt.n	402958 <__aeabi_l2f+0x5c>
  402936:	fa01 fc02 	lsl.w	ip, r1, r2
  40293a:	4463      	add	r3, ip
  40293c:	fa00 fc02 	lsl.w	ip, r0, r2
  402940:	f1c2 0220 	rsb	r2, r2, #32
  402944:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402948:	fa20 f202 	lsr.w	r2, r0, r2
  40294c:	eb43 0002 	adc.w	r0, r3, r2
  402950:	bf08      	it	eq
  402952:	f020 0001 	biceq.w	r0, r0, #1
  402956:	4770      	bx	lr
  402958:	f102 0220 	add.w	r2, r2, #32
  40295c:	fa01 fc02 	lsl.w	ip, r1, r2
  402960:	f1c2 0220 	rsb	r2, r2, #32
  402964:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402968:	fa21 f202 	lsr.w	r2, r1, r2
  40296c:	eb43 0002 	adc.w	r0, r3, r2
  402970:	bf08      	it	eq
  402972:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402976:	4770      	bx	lr

00402978 <__aeabi_fmul>:
  402978:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40297c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402980:	bf1e      	ittt	ne
  402982:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402986:	ea92 0f0c 	teqne	r2, ip
  40298a:	ea93 0f0c 	teqne	r3, ip
  40298e:	d06f      	beq.n	402a70 <__aeabi_fmul+0xf8>
  402990:	441a      	add	r2, r3
  402992:	ea80 0c01 	eor.w	ip, r0, r1
  402996:	0240      	lsls	r0, r0, #9
  402998:	bf18      	it	ne
  40299a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40299e:	d01e      	beq.n	4029de <__aeabi_fmul+0x66>
  4029a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4029a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4029a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4029ac:	fba0 3101 	umull	r3, r1, r0, r1
  4029b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4029b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4029b8:	bf3e      	ittt	cc
  4029ba:	0049      	lslcc	r1, r1, #1
  4029bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4029c0:	005b      	lslcc	r3, r3, #1
  4029c2:	ea40 0001 	orr.w	r0, r0, r1
  4029c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4029ca:	2afd      	cmp	r2, #253	; 0xfd
  4029cc:	d81d      	bhi.n	402a0a <__aeabi_fmul+0x92>
  4029ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4029d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4029d6:	bf08      	it	eq
  4029d8:	f020 0001 	biceq.w	r0, r0, #1
  4029dc:	4770      	bx	lr
  4029de:	f090 0f00 	teq	r0, #0
  4029e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4029e6:	bf08      	it	eq
  4029e8:	0249      	lsleq	r1, r1, #9
  4029ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4029ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4029f2:	3a7f      	subs	r2, #127	; 0x7f
  4029f4:	bfc2      	ittt	gt
  4029f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4029fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4029fe:	4770      	bxgt	lr
  402a00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a04:	f04f 0300 	mov.w	r3, #0
  402a08:	3a01      	subs	r2, #1
  402a0a:	dc5d      	bgt.n	402ac8 <__aeabi_fmul+0x150>
  402a0c:	f112 0f19 	cmn.w	r2, #25
  402a10:	bfdc      	itt	le
  402a12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402a16:	4770      	bxle	lr
  402a18:	f1c2 0200 	rsb	r2, r2, #0
  402a1c:	0041      	lsls	r1, r0, #1
  402a1e:	fa21 f102 	lsr.w	r1, r1, r2
  402a22:	f1c2 0220 	rsb	r2, r2, #32
  402a26:	fa00 fc02 	lsl.w	ip, r0, r2
  402a2a:	ea5f 0031 	movs.w	r0, r1, rrx
  402a2e:	f140 0000 	adc.w	r0, r0, #0
  402a32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402a36:	bf08      	it	eq
  402a38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402a3c:	4770      	bx	lr
  402a3e:	f092 0f00 	teq	r2, #0
  402a42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402a46:	bf02      	ittt	eq
  402a48:	0040      	lsleq	r0, r0, #1
  402a4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402a4e:	3a01      	subeq	r2, #1
  402a50:	d0f9      	beq.n	402a46 <__aeabi_fmul+0xce>
  402a52:	ea40 000c 	orr.w	r0, r0, ip
  402a56:	f093 0f00 	teq	r3, #0
  402a5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402a5e:	bf02      	ittt	eq
  402a60:	0049      	lsleq	r1, r1, #1
  402a62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402a66:	3b01      	subeq	r3, #1
  402a68:	d0f9      	beq.n	402a5e <__aeabi_fmul+0xe6>
  402a6a:	ea41 010c 	orr.w	r1, r1, ip
  402a6e:	e78f      	b.n	402990 <__aeabi_fmul+0x18>
  402a70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402a74:	ea92 0f0c 	teq	r2, ip
  402a78:	bf18      	it	ne
  402a7a:	ea93 0f0c 	teqne	r3, ip
  402a7e:	d00a      	beq.n	402a96 <__aeabi_fmul+0x11e>
  402a80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402a84:	bf18      	it	ne
  402a86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402a8a:	d1d8      	bne.n	402a3e <__aeabi_fmul+0xc6>
  402a8c:	ea80 0001 	eor.w	r0, r0, r1
  402a90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402a94:	4770      	bx	lr
  402a96:	f090 0f00 	teq	r0, #0
  402a9a:	bf17      	itett	ne
  402a9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402aa0:	4608      	moveq	r0, r1
  402aa2:	f091 0f00 	teqne	r1, #0
  402aa6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402aaa:	d014      	beq.n	402ad6 <__aeabi_fmul+0x15e>
  402aac:	ea92 0f0c 	teq	r2, ip
  402ab0:	d101      	bne.n	402ab6 <__aeabi_fmul+0x13e>
  402ab2:	0242      	lsls	r2, r0, #9
  402ab4:	d10f      	bne.n	402ad6 <__aeabi_fmul+0x15e>
  402ab6:	ea93 0f0c 	teq	r3, ip
  402aba:	d103      	bne.n	402ac4 <__aeabi_fmul+0x14c>
  402abc:	024b      	lsls	r3, r1, #9
  402abe:	bf18      	it	ne
  402ac0:	4608      	movne	r0, r1
  402ac2:	d108      	bne.n	402ad6 <__aeabi_fmul+0x15e>
  402ac4:	ea80 0001 	eor.w	r0, r0, r1
  402ac8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402acc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ad0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402ad4:	4770      	bx	lr
  402ad6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ada:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402ade:	4770      	bx	lr

00402ae0 <__aeabi_fdiv>:
  402ae0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402ae4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402ae8:	bf1e      	ittt	ne
  402aea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402aee:	ea92 0f0c 	teqne	r2, ip
  402af2:	ea93 0f0c 	teqne	r3, ip
  402af6:	d069      	beq.n	402bcc <__aeabi_fdiv+0xec>
  402af8:	eba2 0203 	sub.w	r2, r2, r3
  402afc:	ea80 0c01 	eor.w	ip, r0, r1
  402b00:	0249      	lsls	r1, r1, #9
  402b02:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402b06:	d037      	beq.n	402b78 <__aeabi_fdiv+0x98>
  402b08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402b0c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402b10:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402b14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402b18:	428b      	cmp	r3, r1
  402b1a:	bf38      	it	cc
  402b1c:	005b      	lslcc	r3, r3, #1
  402b1e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402b22:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402b26:	428b      	cmp	r3, r1
  402b28:	bf24      	itt	cs
  402b2a:	1a5b      	subcs	r3, r3, r1
  402b2c:	ea40 000c 	orrcs.w	r0, r0, ip
  402b30:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402b34:	bf24      	itt	cs
  402b36:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402b3a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402b3e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402b42:	bf24      	itt	cs
  402b44:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402b48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402b4c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402b50:	bf24      	itt	cs
  402b52:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402b56:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402b5a:	011b      	lsls	r3, r3, #4
  402b5c:	bf18      	it	ne
  402b5e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402b62:	d1e0      	bne.n	402b26 <__aeabi_fdiv+0x46>
  402b64:	2afd      	cmp	r2, #253	; 0xfd
  402b66:	f63f af50 	bhi.w	402a0a <__aeabi_fmul+0x92>
  402b6a:	428b      	cmp	r3, r1
  402b6c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402b70:	bf08      	it	eq
  402b72:	f020 0001 	biceq.w	r0, r0, #1
  402b76:	4770      	bx	lr
  402b78:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402b7c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402b80:	327f      	adds	r2, #127	; 0x7f
  402b82:	bfc2      	ittt	gt
  402b84:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402b88:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402b8c:	4770      	bxgt	lr
  402b8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402b92:	f04f 0300 	mov.w	r3, #0
  402b96:	3a01      	subs	r2, #1
  402b98:	e737      	b.n	402a0a <__aeabi_fmul+0x92>
  402b9a:	f092 0f00 	teq	r2, #0
  402b9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402ba2:	bf02      	ittt	eq
  402ba4:	0040      	lsleq	r0, r0, #1
  402ba6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402baa:	3a01      	subeq	r2, #1
  402bac:	d0f9      	beq.n	402ba2 <__aeabi_fdiv+0xc2>
  402bae:	ea40 000c 	orr.w	r0, r0, ip
  402bb2:	f093 0f00 	teq	r3, #0
  402bb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402bba:	bf02      	ittt	eq
  402bbc:	0049      	lsleq	r1, r1, #1
  402bbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402bc2:	3b01      	subeq	r3, #1
  402bc4:	d0f9      	beq.n	402bba <__aeabi_fdiv+0xda>
  402bc6:	ea41 010c 	orr.w	r1, r1, ip
  402bca:	e795      	b.n	402af8 <__aeabi_fdiv+0x18>
  402bcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402bd0:	ea92 0f0c 	teq	r2, ip
  402bd4:	d108      	bne.n	402be8 <__aeabi_fdiv+0x108>
  402bd6:	0242      	lsls	r2, r0, #9
  402bd8:	f47f af7d 	bne.w	402ad6 <__aeabi_fmul+0x15e>
  402bdc:	ea93 0f0c 	teq	r3, ip
  402be0:	f47f af70 	bne.w	402ac4 <__aeabi_fmul+0x14c>
  402be4:	4608      	mov	r0, r1
  402be6:	e776      	b.n	402ad6 <__aeabi_fmul+0x15e>
  402be8:	ea93 0f0c 	teq	r3, ip
  402bec:	d104      	bne.n	402bf8 <__aeabi_fdiv+0x118>
  402bee:	024b      	lsls	r3, r1, #9
  402bf0:	f43f af4c 	beq.w	402a8c <__aeabi_fmul+0x114>
  402bf4:	4608      	mov	r0, r1
  402bf6:	e76e      	b.n	402ad6 <__aeabi_fmul+0x15e>
  402bf8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402bfc:	bf18      	it	ne
  402bfe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402c02:	d1ca      	bne.n	402b9a <__aeabi_fdiv+0xba>
  402c04:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402c08:	f47f af5c 	bne.w	402ac4 <__aeabi_fmul+0x14c>
  402c0c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402c10:	f47f af3c 	bne.w	402a8c <__aeabi_fmul+0x114>
  402c14:	e75f      	b.n	402ad6 <__aeabi_fmul+0x15e>
  402c16:	bf00      	nop

00402c18 <__gesf2>:
  402c18:	f04f 3cff 	mov.w	ip, #4294967295
  402c1c:	e006      	b.n	402c2c <__cmpsf2+0x4>
  402c1e:	bf00      	nop

00402c20 <__lesf2>:
  402c20:	f04f 0c01 	mov.w	ip, #1
  402c24:	e002      	b.n	402c2c <__cmpsf2+0x4>
  402c26:	bf00      	nop

00402c28 <__cmpsf2>:
  402c28:	f04f 0c01 	mov.w	ip, #1
  402c2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402c30:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402c3c:	bf18      	it	ne
  402c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402c42:	d011      	beq.n	402c68 <__cmpsf2+0x40>
  402c44:	b001      	add	sp, #4
  402c46:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402c4a:	bf18      	it	ne
  402c4c:	ea90 0f01 	teqne	r0, r1
  402c50:	bf58      	it	pl
  402c52:	ebb2 0003 	subspl.w	r0, r2, r3
  402c56:	bf88      	it	hi
  402c58:	17c8      	asrhi	r0, r1, #31
  402c5a:	bf38      	it	cc
  402c5c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402c60:	bf18      	it	ne
  402c62:	f040 0001 	orrne.w	r0, r0, #1
  402c66:	4770      	bx	lr
  402c68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402c6c:	d102      	bne.n	402c74 <__cmpsf2+0x4c>
  402c6e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402c72:	d105      	bne.n	402c80 <__cmpsf2+0x58>
  402c74:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402c78:	d1e4      	bne.n	402c44 <__cmpsf2+0x1c>
  402c7a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402c7e:	d0e1      	beq.n	402c44 <__cmpsf2+0x1c>
  402c80:	f85d 0b04 	ldr.w	r0, [sp], #4
  402c84:	4770      	bx	lr
  402c86:	bf00      	nop

00402c88 <__aeabi_cfrcmple>:
  402c88:	4684      	mov	ip, r0
  402c8a:	4608      	mov	r0, r1
  402c8c:	4661      	mov	r1, ip
  402c8e:	e7ff      	b.n	402c90 <__aeabi_cfcmpeq>

00402c90 <__aeabi_cfcmpeq>:
  402c90:	b50f      	push	{r0, r1, r2, r3, lr}
  402c92:	f7ff ffc9 	bl	402c28 <__cmpsf2>
  402c96:	2800      	cmp	r0, #0
  402c98:	bf48      	it	mi
  402c9a:	f110 0f00 	cmnmi.w	r0, #0
  402c9e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402ca0 <__aeabi_fcmpeq>:
  402ca0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ca4:	f7ff fff4 	bl	402c90 <__aeabi_cfcmpeq>
  402ca8:	bf0c      	ite	eq
  402caa:	2001      	moveq	r0, #1
  402cac:	2000      	movne	r0, #0
  402cae:	f85d fb08 	ldr.w	pc, [sp], #8
  402cb2:	bf00      	nop

00402cb4 <__aeabi_fcmplt>:
  402cb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cb8:	f7ff ffea 	bl	402c90 <__aeabi_cfcmpeq>
  402cbc:	bf34      	ite	cc
  402cbe:	2001      	movcc	r0, #1
  402cc0:	2000      	movcs	r0, #0
  402cc2:	f85d fb08 	ldr.w	pc, [sp], #8
  402cc6:	bf00      	nop

00402cc8 <__aeabi_fcmple>:
  402cc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ccc:	f7ff ffe0 	bl	402c90 <__aeabi_cfcmpeq>
  402cd0:	bf94      	ite	ls
  402cd2:	2001      	movls	r0, #1
  402cd4:	2000      	movhi	r0, #0
  402cd6:	f85d fb08 	ldr.w	pc, [sp], #8
  402cda:	bf00      	nop

00402cdc <__aeabi_fcmpge>:
  402cdc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ce0:	f7ff ffd2 	bl	402c88 <__aeabi_cfrcmple>
  402ce4:	bf94      	ite	ls
  402ce6:	2001      	movls	r0, #1
  402ce8:	2000      	movhi	r0, #0
  402cea:	f85d fb08 	ldr.w	pc, [sp], #8
  402cee:	bf00      	nop

00402cf0 <__aeabi_fcmpgt>:
  402cf0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cf4:	f7ff ffc8 	bl	402c88 <__aeabi_cfrcmple>
  402cf8:	bf34      	ite	cc
  402cfa:	2001      	movcc	r0, #1
  402cfc:	2000      	movcs	r0, #0
  402cfe:	f85d fb08 	ldr.w	pc, [sp], #8
  402d02:	bf00      	nop

00402d04 <__libc_init_array>:
  402d04:	b570      	push	{r4, r5, r6, lr}
  402d06:	4b0e      	ldr	r3, [pc, #56]	; (402d40 <__libc_init_array+0x3c>)
  402d08:	4d0e      	ldr	r5, [pc, #56]	; (402d44 <__libc_init_array+0x40>)
  402d0a:	2400      	movs	r4, #0
  402d0c:	1aed      	subs	r5, r5, r3
  402d0e:	10ad      	asrs	r5, r5, #2
  402d10:	461e      	mov	r6, r3
  402d12:	42ac      	cmp	r4, r5
  402d14:	d004      	beq.n	402d20 <__libc_init_array+0x1c>
  402d16:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402d1a:	4790      	blx	r2
  402d1c:	3401      	adds	r4, #1
  402d1e:	e7f8      	b.n	402d12 <__libc_init_array+0xe>
  402d20:	f006 f862 	bl	408de8 <_init>
  402d24:	4d08      	ldr	r5, [pc, #32]	; (402d48 <__libc_init_array+0x44>)
  402d26:	4b09      	ldr	r3, [pc, #36]	; (402d4c <__libc_init_array+0x48>)
  402d28:	2400      	movs	r4, #0
  402d2a:	1aed      	subs	r5, r5, r3
  402d2c:	10ad      	asrs	r5, r5, #2
  402d2e:	461e      	mov	r6, r3
  402d30:	42ac      	cmp	r4, r5
  402d32:	d004      	beq.n	402d3e <__libc_init_array+0x3a>
  402d34:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402d38:	4790      	blx	r2
  402d3a:	3401      	adds	r4, #1
  402d3c:	e7f8      	b.n	402d30 <__libc_init_array+0x2c>
  402d3e:	bd70      	pop	{r4, r5, r6, pc}
  402d40:	00408df4 	.word	0x00408df4
  402d44:	00408df4 	.word	0x00408df4
  402d48:	00408dfc 	.word	0x00408dfc
  402d4c:	00408df4 	.word	0x00408df4

00402d50 <iprintf>:
  402d50:	b40f      	push	{r0, r1, r2, r3}
  402d52:	b507      	push	{r0, r1, r2, lr}
  402d54:	4906      	ldr	r1, [pc, #24]	; (402d70 <iprintf+0x20>)
  402d56:	ab04      	add	r3, sp, #16
  402d58:	6808      	ldr	r0, [r1, #0]
  402d5a:	f853 2b04 	ldr.w	r2, [r3], #4
  402d5e:	6881      	ldr	r1, [r0, #8]
  402d60:	9301      	str	r3, [sp, #4]
  402d62:	f001 f8c4 	bl	403eee <_vfiprintf_r>
  402d66:	b003      	add	sp, #12
  402d68:	f85d eb04 	ldr.w	lr, [sp], #4
  402d6c:	b004      	add	sp, #16
  402d6e:	4770      	bx	lr
  402d70:	200000e8 	.word	0x200000e8

00402d74 <_iprintf_r>:
  402d74:	b40e      	push	{r1, r2, r3}
  402d76:	b503      	push	{r0, r1, lr}
  402d78:	ab03      	add	r3, sp, #12
  402d7a:	f853 2b04 	ldr.w	r2, [r3], #4
  402d7e:	6881      	ldr	r1, [r0, #8]
  402d80:	9301      	str	r3, [sp, #4]
  402d82:	f001 f8b4 	bl	403eee <_vfiprintf_r>
  402d86:	b002      	add	sp, #8
  402d88:	f85d eb04 	ldr.w	lr, [sp], #4
  402d8c:	b003      	add	sp, #12
  402d8e:	4770      	bx	lr

00402d90 <memset>:
  402d90:	4402      	add	r2, r0
  402d92:	4603      	mov	r3, r0
  402d94:	4293      	cmp	r3, r2
  402d96:	d002      	beq.n	402d9e <memset+0xe>
  402d98:	f803 1b01 	strb.w	r1, [r3], #1
  402d9c:	e7fa      	b.n	402d94 <memset+0x4>
  402d9e:	4770      	bx	lr

00402da0 <setbuf>:
  402da0:	2900      	cmp	r1, #0
  402da2:	bf0c      	ite	eq
  402da4:	2202      	moveq	r2, #2
  402da6:	2200      	movne	r2, #0
  402da8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402dac:	f000 b800 	b.w	402db0 <setvbuf>

00402db0 <setvbuf>:
  402db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402db4:	461d      	mov	r5, r3
  402db6:	4b36      	ldr	r3, [pc, #216]	; (402e90 <setvbuf+0xe0>)
  402db8:	4604      	mov	r4, r0
  402dba:	681f      	ldr	r7, [r3, #0]
  402dbc:	460e      	mov	r6, r1
  402dbe:	4690      	mov	r8, r2
  402dc0:	b127      	cbz	r7, 402dcc <setvbuf+0x1c>
  402dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402dc4:	b913      	cbnz	r3, 402dcc <setvbuf+0x1c>
  402dc6:	4638      	mov	r0, r7
  402dc8:	f002 fc62 	bl	405690 <__sinit>
  402dcc:	f1b8 0f02 	cmp.w	r8, #2
  402dd0:	d859      	bhi.n	402e86 <setvbuf+0xd6>
  402dd2:	2d00      	cmp	r5, #0
  402dd4:	db57      	blt.n	402e86 <setvbuf+0xd6>
  402dd6:	4638      	mov	r0, r7
  402dd8:	4621      	mov	r1, r4
  402dda:	f002 fc10 	bl	4055fe <_fflush_r>
  402dde:	2300      	movs	r3, #0
  402de0:	6063      	str	r3, [r4, #4]
  402de2:	61a3      	str	r3, [r4, #24]
  402de4:	89a3      	ldrh	r3, [r4, #12]
  402de6:	061b      	lsls	r3, r3, #24
  402de8:	d503      	bpl.n	402df2 <setvbuf+0x42>
  402dea:	4638      	mov	r0, r7
  402dec:	6921      	ldr	r1, [r4, #16]
  402dee:	f002 fde9 	bl	4059c4 <_free_r>
  402df2:	89a3      	ldrh	r3, [r4, #12]
  402df4:	f1b8 0f02 	cmp.w	r8, #2
  402df8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  402dfc:	81a3      	strh	r3, [r4, #12]
  402dfe:	d012      	beq.n	402e26 <setvbuf+0x76>
  402e00:	bb36      	cbnz	r6, 402e50 <setvbuf+0xa0>
  402e02:	2d00      	cmp	r5, #0
  402e04:	bf08      	it	eq
  402e06:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  402e0a:	4628      	mov	r0, r5
  402e0c:	f003 f8be 	bl	405f8c <malloc>
  402e10:	4606      	mov	r6, r0
  402e12:	b9c8      	cbnz	r0, 402e48 <setvbuf+0x98>
  402e14:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402e18:	f003 f8b8 	bl	405f8c <malloc>
  402e1c:	4606      	mov	r6, r0
  402e1e:	b988      	cbnz	r0, 402e44 <setvbuf+0x94>
  402e20:	f04f 30ff 	mov.w	r0, #4294967295
  402e24:	e000      	b.n	402e28 <setvbuf+0x78>
  402e26:	2000      	movs	r0, #0
  402e28:	89a3      	ldrh	r3, [r4, #12]
  402e2a:	f043 0302 	orr.w	r3, r3, #2
  402e2e:	81a3      	strh	r3, [r4, #12]
  402e30:	2300      	movs	r3, #0
  402e32:	60a3      	str	r3, [r4, #8]
  402e34:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402e38:	6023      	str	r3, [r4, #0]
  402e3a:	6123      	str	r3, [r4, #16]
  402e3c:	2301      	movs	r3, #1
  402e3e:	6163      	str	r3, [r4, #20]
  402e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e44:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402e48:	89a3      	ldrh	r3, [r4, #12]
  402e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e4e:	81a3      	strh	r3, [r4, #12]
  402e50:	f1b8 0f01 	cmp.w	r8, #1
  402e54:	d105      	bne.n	402e62 <setvbuf+0xb2>
  402e56:	89a3      	ldrh	r3, [r4, #12]
  402e58:	f043 0301 	orr.w	r3, r3, #1
  402e5c:	81a3      	strh	r3, [r4, #12]
  402e5e:	426b      	negs	r3, r5
  402e60:	61a3      	str	r3, [r4, #24]
  402e62:	4b0c      	ldr	r3, [pc, #48]	; (402e94 <setvbuf+0xe4>)
  402e64:	63fb      	str	r3, [r7, #60]	; 0x3c
  402e66:	89a3      	ldrh	r3, [r4, #12]
  402e68:	6026      	str	r6, [r4, #0]
  402e6a:	f003 0008 	and.w	r0, r3, #8
  402e6e:	b280      	uxth	r0, r0
  402e70:	6126      	str	r6, [r4, #16]
  402e72:	6165      	str	r5, [r4, #20]
  402e74:	b148      	cbz	r0, 402e8a <setvbuf+0xda>
  402e76:	f013 0f03 	tst.w	r3, #3
  402e7a:	bf18      	it	ne
  402e7c:	2500      	movne	r5, #0
  402e7e:	60a5      	str	r5, [r4, #8]
  402e80:	2000      	movs	r0, #0
  402e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e86:	f04f 30ff 	mov.w	r0, #4294967295
  402e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e8e:	bf00      	nop
  402e90:	200000e8 	.word	0x200000e8
  402e94:	0040564d 	.word	0x0040564d

00402e98 <_snprintf_r>:
  402e98:	b408      	push	{r3}
  402e9a:	b530      	push	{r4, r5, lr}
  402e9c:	1e14      	subs	r4, r2, #0
  402e9e:	b09c      	sub	sp, #112	; 0x70
  402ea0:	4605      	mov	r5, r0
  402ea2:	da04      	bge.n	402eae <_snprintf_r+0x16>
  402ea4:	238b      	movs	r3, #139	; 0x8b
  402ea6:	6003      	str	r3, [r0, #0]
  402ea8:	f04f 30ff 	mov.w	r0, #4294967295
  402eac:	e01d      	b.n	402eea <_snprintf_r+0x52>
  402eae:	f44f 7302 	mov.w	r3, #520	; 0x208
  402eb2:	f8ad 3014 	strh.w	r3, [sp, #20]
  402eb6:	bf14      	ite	ne
  402eb8:	f104 33ff 	addne.w	r3, r4, #4294967295
  402ebc:	4623      	moveq	r3, r4
  402ebe:	9304      	str	r3, [sp, #16]
  402ec0:	9307      	str	r3, [sp, #28]
  402ec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402ec6:	9102      	str	r1, [sp, #8]
  402ec8:	9106      	str	r1, [sp, #24]
  402eca:	f8ad 3016 	strh.w	r3, [sp, #22]
  402ece:	a902      	add	r1, sp, #8
  402ed0:	ab20      	add	r3, sp, #128	; 0x80
  402ed2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ed4:	9301      	str	r3, [sp, #4]
  402ed6:	f000 f83f 	bl	402f58 <_svfprintf_r>
  402eda:	1c43      	adds	r3, r0, #1
  402edc:	bfbc      	itt	lt
  402ede:	238b      	movlt	r3, #139	; 0x8b
  402ee0:	602b      	strlt	r3, [r5, #0]
  402ee2:	b114      	cbz	r4, 402eea <_snprintf_r+0x52>
  402ee4:	9b02      	ldr	r3, [sp, #8]
  402ee6:	2200      	movs	r2, #0
  402ee8:	701a      	strb	r2, [r3, #0]
  402eea:	b01c      	add	sp, #112	; 0x70
  402eec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402ef0:	b001      	add	sp, #4
  402ef2:	4770      	bx	lr

00402ef4 <snprintf>:
  402ef4:	b40c      	push	{r2, r3}
  402ef6:	b530      	push	{r4, r5, lr}
  402ef8:	4b16      	ldr	r3, [pc, #88]	; (402f54 <snprintf+0x60>)
  402efa:	1e0c      	subs	r4, r1, #0
  402efc:	b09d      	sub	sp, #116	; 0x74
  402efe:	681d      	ldr	r5, [r3, #0]
  402f00:	da04      	bge.n	402f0c <snprintf+0x18>
  402f02:	238b      	movs	r3, #139	; 0x8b
  402f04:	602b      	str	r3, [r5, #0]
  402f06:	f04f 30ff 	mov.w	r0, #4294967295
  402f0a:	e01e      	b.n	402f4a <snprintf+0x56>
  402f0c:	f44f 7302 	mov.w	r3, #520	; 0x208
  402f10:	f8ad 3014 	strh.w	r3, [sp, #20]
  402f14:	bf14      	ite	ne
  402f16:	f104 33ff 	addne.w	r3, r4, #4294967295
  402f1a:	4623      	moveq	r3, r4
  402f1c:	9304      	str	r3, [sp, #16]
  402f1e:	9307      	str	r3, [sp, #28]
  402f20:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402f24:	9002      	str	r0, [sp, #8]
  402f26:	9006      	str	r0, [sp, #24]
  402f28:	f8ad 3016 	strh.w	r3, [sp, #22]
  402f2c:	4628      	mov	r0, r5
  402f2e:	ab21      	add	r3, sp, #132	; 0x84
  402f30:	a902      	add	r1, sp, #8
  402f32:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402f34:	9301      	str	r3, [sp, #4]
  402f36:	f000 f80f 	bl	402f58 <_svfprintf_r>
  402f3a:	1c43      	adds	r3, r0, #1
  402f3c:	bfbc      	itt	lt
  402f3e:	238b      	movlt	r3, #139	; 0x8b
  402f40:	602b      	strlt	r3, [r5, #0]
  402f42:	b114      	cbz	r4, 402f4a <snprintf+0x56>
  402f44:	9b02      	ldr	r3, [sp, #8]
  402f46:	2200      	movs	r2, #0
  402f48:	701a      	strb	r2, [r3, #0]
  402f4a:	b01d      	add	sp, #116	; 0x74
  402f4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402f50:	b002      	add	sp, #8
  402f52:	4770      	bx	lr
  402f54:	200000e8 	.word	0x200000e8

00402f58 <_svfprintf_r>:
  402f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f5c:	b0c3      	sub	sp, #268	; 0x10c
  402f5e:	468b      	mov	fp, r1
  402f60:	4698      	mov	r8, r3
  402f62:	920b      	str	r2, [sp, #44]	; 0x2c
  402f64:	4682      	mov	sl, r0
  402f66:	f002 ff9b 	bl	405ea0 <_localeconv_r>
  402f6a:	6800      	ldr	r0, [r0, #0]
  402f6c:	9018      	str	r0, [sp, #96]	; 0x60
  402f6e:	f004 f86e 	bl	40704e <strlen>
  402f72:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402f76:	9010      	str	r0, [sp, #64]	; 0x40
  402f78:	0619      	lsls	r1, r3, #24
  402f7a:	d515      	bpl.n	402fa8 <_svfprintf_r+0x50>
  402f7c:	f8db 3010 	ldr.w	r3, [fp, #16]
  402f80:	b993      	cbnz	r3, 402fa8 <_svfprintf_r+0x50>
  402f82:	4650      	mov	r0, sl
  402f84:	2140      	movs	r1, #64	; 0x40
  402f86:	f003 f811 	bl	405fac <_malloc_r>
  402f8a:	f8cb 0000 	str.w	r0, [fp]
  402f8e:	f8cb 0010 	str.w	r0, [fp, #16]
  402f92:	b930      	cbnz	r0, 402fa2 <_svfprintf_r+0x4a>
  402f94:	230c      	movs	r3, #12
  402f96:	f8ca 3000 	str.w	r3, [sl]
  402f9a:	f04f 30ff 	mov.w	r0, #4294967295
  402f9e:	f000 bf6e 	b.w	403e7e <_svfprintf_r+0xf26>
  402fa2:	2340      	movs	r3, #64	; 0x40
  402fa4:	f8cb 3014 	str.w	r3, [fp, #20]
  402fa8:	2400      	movs	r4, #0
  402faa:	2500      	movs	r5, #0
  402fac:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  402fb0:	2300      	movs	r3, #0
  402fb2:	ae32      	add	r6, sp, #200	; 0xc8
  402fb4:	9625      	str	r6, [sp, #148]	; 0x94
  402fb6:	9327      	str	r3, [sp, #156]	; 0x9c
  402fb8:	9326      	str	r3, [sp, #152]	; 0x98
  402fba:	9309      	str	r3, [sp, #36]	; 0x24
  402fbc:	931b      	str	r3, [sp, #108]	; 0x6c
  402fbe:	931a      	str	r3, [sp, #104]	; 0x68
  402fc0:	930f      	str	r3, [sp, #60]	; 0x3c
  402fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402fc4:	461c      	mov	r4, r3
  402fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
  402fca:	b91a      	cbnz	r2, 402fd4 <_svfprintf_r+0x7c>
  402fcc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402fce:	1a25      	subs	r5, r4, r0
  402fd0:	d103      	bne.n	402fda <_svfprintf_r+0x82>
  402fd2:	e01b      	b.n	40300c <_svfprintf_r+0xb4>
  402fd4:	2a25      	cmp	r2, #37	; 0x25
  402fd6:	d1f5      	bne.n	402fc4 <_svfprintf_r+0x6c>
  402fd8:	e7f8      	b.n	402fcc <_svfprintf_r+0x74>
  402fda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402fdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fde:	442b      	add	r3, r5
  402fe0:	9327      	str	r3, [sp, #156]	; 0x9c
  402fe2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fe4:	e886 0022 	stmia.w	r6, {r1, r5}
  402fe8:	3301      	adds	r3, #1
  402fea:	2b07      	cmp	r3, #7
  402fec:	9326      	str	r3, [sp, #152]	; 0x98
  402fee:	dc01      	bgt.n	402ff4 <_svfprintf_r+0x9c>
  402ff0:	3608      	adds	r6, #8
  402ff2:	e008      	b.n	403006 <_svfprintf_r+0xae>
  402ff4:	4650      	mov	r0, sl
  402ff6:	4659      	mov	r1, fp
  402ff8:	aa25      	add	r2, sp, #148	; 0x94
  402ffa:	f004 f831 	bl	407060 <__ssprint_r>
  402ffe:	2800      	cmp	r0, #0
  403000:	f040 8735 	bne.w	403e6e <_svfprintf_r+0xf16>
  403004:	ae32      	add	r6, sp, #200	; 0xc8
  403006:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403008:	442a      	add	r2, r5
  40300a:	920f      	str	r2, [sp, #60]	; 0x3c
  40300c:	7823      	ldrb	r3, [r4, #0]
  40300e:	2b00      	cmp	r3, #0
  403010:	f000 8726 	beq.w	403e60 <_svfprintf_r+0xf08>
  403014:	2300      	movs	r3, #0
  403016:	3401      	adds	r4, #1
  403018:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40301c:	f04f 39ff 	mov.w	r9, #4294967295
  403020:	930e      	str	r3, [sp, #56]	; 0x38
  403022:	461f      	mov	r7, r3
  403024:	1c65      	adds	r5, r4, #1
  403026:	7824      	ldrb	r4, [r4, #0]
  403028:	950b      	str	r5, [sp, #44]	; 0x2c
  40302a:	9408      	str	r4, [sp, #32]
  40302c:	9c08      	ldr	r4, [sp, #32]
  40302e:	f1a4 0220 	sub.w	r2, r4, #32
  403032:	2a58      	cmp	r2, #88	; 0x58
  403034:	f200 8385 	bhi.w	403742 <_svfprintf_r+0x7ea>
  403038:	e8df f012 	tbh	[pc, r2, lsl #1]
  40303c:	0383006d 	.word	0x0383006d
  403040:	00710383 	.word	0x00710383
  403044:	03830383 	.word	0x03830383
  403048:	03830383 	.word	0x03830383
  40304c:	03830383 	.word	0x03830383
  403050:	0059005b 	.word	0x0059005b
  403054:	00770383 	.word	0x00770383
  403058:	0383007a 	.word	0x0383007a
  40305c:	00a2009f 	.word	0x00a2009f
  403060:	00a200a2 	.word	0x00a200a2
  403064:	00a200a2 	.word	0x00a200a2
  403068:	00a200a2 	.word	0x00a200a2
  40306c:	00a200a2 	.word	0x00a200a2
  403070:	03830383 	.word	0x03830383
  403074:	03830383 	.word	0x03830383
  403078:	03830383 	.word	0x03830383
  40307c:	03830383 	.word	0x03830383
  403080:	03830383 	.word	0x03830383
  403084:	00fe00d3 	.word	0x00fe00d3
  403088:	00fe0383 	.word	0x00fe0383
  40308c:	03830383 	.word	0x03830383
  403090:	03830383 	.word	0x03830383
  403094:	038300b6 	.word	0x038300b6
  403098:	026b0383 	.word	0x026b0383
  40309c:	03830383 	.word	0x03830383
  4030a0:	03830383 	.word	0x03830383
  4030a4:	02bb0383 	.word	0x02bb0383
  4030a8:	03830383 	.word	0x03830383
  4030ac:	03830068 	.word	0x03830068
  4030b0:	03830383 	.word	0x03830383
  4030b4:	03830383 	.word	0x03830383
  4030b8:	03830383 	.word	0x03830383
  4030bc:	03830383 	.word	0x03830383
  4030c0:	00c90383 	.word	0x00c90383
  4030c4:	00fe0065 	.word	0x00fe0065
  4030c8:	00fe00fe 	.word	0x00fe00fe
  4030cc:	006500b9 	.word	0x006500b9
  4030d0:	03830383 	.word	0x03830383
  4030d4:	038300bc 	.word	0x038300bc
  4030d8:	026d024c 	.word	0x026d024c
  4030dc:	00c6028c 	.word	0x00c6028c
  4030e0:	029e0383 	.word	0x029e0383
  4030e4:	02bd0383 	.word	0x02bd0383
  4030e8:	03830383 	.word	0x03830383
  4030ec:	02d8      	.short	0x02d8
  4030ee:	232b      	movs	r3, #43	; 0x2b
  4030f0:	e007      	b.n	403102 <_svfprintf_r+0x1aa>
  4030f2:	f8d8 5000 	ldr.w	r5, [r8]
  4030f6:	f108 0204 	add.w	r2, r8, #4
  4030fa:	2d00      	cmp	r5, #0
  4030fc:	950e      	str	r5, [sp, #56]	; 0x38
  4030fe:	db11      	blt.n	403124 <_svfprintf_r+0x1cc>
  403100:	4690      	mov	r8, r2
  403102:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403104:	e78e      	b.n	403024 <_svfprintf_r+0xcc>
  403106:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40310a:	e06e      	b.n	4031ea <_svfprintf_r+0x292>
  40310c:	4cab      	ldr	r4, [pc, #684]	; (4033bc <_svfprintf_r+0x464>)
  40310e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403112:	941b      	str	r4, [sp, #108]	; 0x6c
  403114:	e26e      	b.n	4035f4 <_svfprintf_r+0x69c>
  403116:	2b00      	cmp	r3, #0
  403118:	bf08      	it	eq
  40311a:	2320      	moveq	r3, #32
  40311c:	e7f1      	b.n	403102 <_svfprintf_r+0x1aa>
  40311e:	f047 0701 	orr.w	r7, r7, #1
  403122:	e7ee      	b.n	403102 <_svfprintf_r+0x1aa>
  403124:	426d      	negs	r5, r5
  403126:	950e      	str	r5, [sp, #56]	; 0x38
  403128:	4690      	mov	r8, r2
  40312a:	f047 0704 	orr.w	r7, r7, #4
  40312e:	e7e8      	b.n	403102 <_svfprintf_r+0x1aa>
  403130:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403132:	7825      	ldrb	r5, [r4, #0]
  403134:	1c62      	adds	r2, r4, #1
  403136:	2d2a      	cmp	r5, #42	; 0x2a
  403138:	9508      	str	r5, [sp, #32]
  40313a:	d002      	beq.n	403142 <_svfprintf_r+0x1ea>
  40313c:	f04f 0900 	mov.w	r9, #0
  403140:	e00b      	b.n	40315a <_svfprintf_r+0x202>
  403142:	f8d8 9000 	ldr.w	r9, [r8]
  403146:	f108 0104 	add.w	r1, r8, #4
  40314a:	f1b9 0f00 	cmp.w	r9, #0
  40314e:	4688      	mov	r8, r1
  403150:	920b      	str	r2, [sp, #44]	; 0x2c
  403152:	dad6      	bge.n	403102 <_svfprintf_r+0x1aa>
  403154:	f04f 39ff 	mov.w	r9, #4294967295
  403158:	e7d3      	b.n	403102 <_svfprintf_r+0x1aa>
  40315a:	9d08      	ldr	r5, [sp, #32]
  40315c:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  403160:	2909      	cmp	r1, #9
  403162:	d806      	bhi.n	403172 <_svfprintf_r+0x21a>
  403164:	f812 4b01 	ldrb.w	r4, [r2], #1
  403168:	200a      	movs	r0, #10
  40316a:	fb00 1909 	mla	r9, r0, r9, r1
  40316e:	9408      	str	r4, [sp, #32]
  403170:	e7f3      	b.n	40315a <_svfprintf_r+0x202>
  403172:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  403176:	920b      	str	r2, [sp, #44]	; 0x2c
  403178:	e758      	b.n	40302c <_svfprintf_r+0xd4>
  40317a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40317e:	e7c0      	b.n	403102 <_svfprintf_r+0x1aa>
  403180:	2400      	movs	r4, #0
  403182:	940e      	str	r4, [sp, #56]	; 0x38
  403184:	9d08      	ldr	r5, [sp, #32]
  403186:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403188:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  40318c:	210a      	movs	r1, #10
  40318e:	fb01 2404 	mla	r4, r1, r4, r2
  403192:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403194:	940e      	str	r4, [sp, #56]	; 0x38
  403196:	f812 5b01 	ldrb.w	r5, [r2], #1
  40319a:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40319e:	2909      	cmp	r1, #9
  4031a0:	9508      	str	r5, [sp, #32]
  4031a2:	d8e8      	bhi.n	403176 <_svfprintf_r+0x21e>
  4031a4:	920b      	str	r2, [sp, #44]	; 0x2c
  4031a6:	e7ed      	b.n	403184 <_svfprintf_r+0x22c>
  4031a8:	f047 0708 	orr.w	r7, r7, #8
  4031ac:	e7a9      	b.n	403102 <_svfprintf_r+0x1aa>
  4031ae:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4031b2:	e7a6      	b.n	403102 <_svfprintf_r+0x1aa>
  4031b4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031b6:	7822      	ldrb	r2, [r4, #0]
  4031b8:	2a6c      	cmp	r2, #108	; 0x6c
  4031ba:	d102      	bne.n	4031c2 <_svfprintf_r+0x26a>
  4031bc:	3401      	adds	r4, #1
  4031be:	940b      	str	r4, [sp, #44]	; 0x2c
  4031c0:	e002      	b.n	4031c8 <_svfprintf_r+0x270>
  4031c2:	f047 0710 	orr.w	r7, r7, #16
  4031c6:	e79c      	b.n	403102 <_svfprintf_r+0x1aa>
  4031c8:	f047 0720 	orr.w	r7, r7, #32
  4031cc:	e799      	b.n	403102 <_svfprintf_r+0x1aa>
  4031ce:	f8d8 3000 	ldr.w	r3, [r8]
  4031d2:	2500      	movs	r5, #0
  4031d4:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  4031d8:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4031dc:	f108 0804 	add.w	r8, r8, #4
  4031e0:	e2ba      	b.n	403758 <_svfprintf_r+0x800>
  4031e2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4031e6:	f047 0710 	orr.w	r7, r7, #16
  4031ea:	06ba      	lsls	r2, r7, #26
  4031ec:	d508      	bpl.n	403200 <_svfprintf_r+0x2a8>
  4031ee:	f108 0807 	add.w	r8, r8, #7
  4031f2:	f028 0307 	bic.w	r3, r8, #7
  4031f6:	f103 0808 	add.w	r8, r3, #8
  4031fa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4031fe:	e00f      	b.n	403220 <_svfprintf_r+0x2c8>
  403200:	f017 0f10 	tst.w	r7, #16
  403204:	f108 0304 	add.w	r3, r8, #4
  403208:	d002      	beq.n	403210 <_svfprintf_r+0x2b8>
  40320a:	f8d8 4000 	ldr.w	r4, [r8]
  40320e:	e005      	b.n	40321c <_svfprintf_r+0x2c4>
  403210:	f8d8 4000 	ldr.w	r4, [r8]
  403214:	f017 0f40 	tst.w	r7, #64	; 0x40
  403218:	bf18      	it	ne
  40321a:	b224      	sxthne	r4, r4
  40321c:	17e5      	asrs	r5, r4, #31
  40321e:	4698      	mov	r8, r3
  403220:	2c00      	cmp	r4, #0
  403222:	f175 0100 	sbcs.w	r1, r5, #0
  403226:	f280 8210 	bge.w	40364a <_svfprintf_r+0x6f2>
  40322a:	232d      	movs	r3, #45	; 0x2d
  40322c:	4264      	negs	r4, r4
  40322e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403232:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403236:	e208      	b.n	40364a <_svfprintf_r+0x6f2>
  403238:	9c08      	ldr	r4, [sp, #32]
  40323a:	f108 0807 	add.w	r8, r8, #7
  40323e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403242:	970a      	str	r7, [sp, #40]	; 0x28
  403244:	f028 0307 	bic.w	r3, r8, #7
  403248:	9411      	str	r4, [sp, #68]	; 0x44
  40324a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40324e:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  403252:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403256:	f103 0808 	add.w	r8, r3, #8
  40325a:	f003 fe77 	bl	406f4c <__fpclassifyd>
  40325e:	2801      	cmp	r0, #1
  403260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403264:	d114      	bne.n	403290 <_svfprintf_r+0x338>
  403266:	2200      	movs	r2, #0
  403268:	2300      	movs	r3, #0
  40326a:	f004 fd97 	bl	407d9c <__aeabi_dcmplt>
  40326e:	b110      	cbz	r0, 403276 <_svfprintf_r+0x31e>
  403270:	232d      	movs	r3, #45	; 0x2d
  403272:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403276:	9d08      	ldr	r5, [sp, #32]
  403278:	4b51      	ldr	r3, [pc, #324]	; (4033c0 <_svfprintf_r+0x468>)
  40327a:	4a52      	ldr	r2, [pc, #328]	; (4033c4 <_svfprintf_r+0x46c>)
  40327c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403280:	2d47      	cmp	r5, #71	; 0x47
  403282:	bfd8      	it	le
  403284:	461a      	movle	r2, r3
  403286:	9207      	str	r2, [sp, #28]
  403288:	f04f 0903 	mov.w	r9, #3
  40328c:	2500      	movs	r5, #0
  40328e:	e26a      	b.n	403766 <_svfprintf_r+0x80e>
  403290:	f003 fe5c 	bl	406f4c <__fpclassifyd>
  403294:	b958      	cbnz	r0, 4032ae <_svfprintf_r+0x356>
  403296:	4b4c      	ldr	r3, [pc, #304]	; (4033c8 <_svfprintf_r+0x470>)
  403298:	4a4c      	ldr	r2, [pc, #304]	; (4033cc <_svfprintf_r+0x474>)
  40329a:	9c08      	ldr	r4, [sp, #32]
  40329c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4032a0:	2c47      	cmp	r4, #71	; 0x47
  4032a2:	bfd8      	it	le
  4032a4:	461a      	movle	r2, r3
  4032a6:	9207      	str	r2, [sp, #28]
  4032a8:	f04f 0903 	mov.w	r9, #3
  4032ac:	e25a      	b.n	403764 <_svfprintf_r+0x80c>
  4032ae:	f1b9 3fff 	cmp.w	r9, #4294967295
  4032b2:	d00a      	beq.n	4032ca <_svfprintf_r+0x372>
  4032b4:	9d08      	ldr	r5, [sp, #32]
  4032b6:	f025 0320 	bic.w	r3, r5, #32
  4032ba:	2b47      	cmp	r3, #71	; 0x47
  4032bc:	d107      	bne.n	4032ce <_svfprintf_r+0x376>
  4032be:	f1b9 0f00 	cmp.w	r9, #0
  4032c2:	bf08      	it	eq
  4032c4:	f04f 0901 	moveq.w	r9, #1
  4032c8:	e001      	b.n	4032ce <_svfprintf_r+0x376>
  4032ca:	f04f 0906 	mov.w	r9, #6
  4032ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  4032d8:	da08      	bge.n	4032ec <_svfprintf_r+0x394>
  4032da:	990d      	ldr	r1, [sp, #52]	; 0x34
  4032dc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032de:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4032e2:	242d      	movs	r4, #45	; 0x2d
  4032e4:	9012      	str	r0, [sp, #72]	; 0x48
  4032e6:	9113      	str	r1, [sp, #76]	; 0x4c
  4032e8:	9419      	str	r4, [sp, #100]	; 0x64
  4032ea:	e005      	b.n	4032f8 <_svfprintf_r+0x3a0>
  4032ec:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  4032f0:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  4032f4:	2500      	movs	r5, #0
  4032f6:	9519      	str	r5, [sp, #100]	; 0x64
  4032f8:	9d08      	ldr	r5, [sp, #32]
  4032fa:	f025 0420 	bic.w	r4, r5, #32
  4032fe:	2c46      	cmp	r4, #70	; 0x46
  403300:	d004      	beq.n	40330c <_svfprintf_r+0x3b4>
  403302:	2c45      	cmp	r4, #69	; 0x45
  403304:	d105      	bne.n	403312 <_svfprintf_r+0x3ba>
  403306:	f109 0501 	add.w	r5, r9, #1
  40330a:	e003      	b.n	403314 <_svfprintf_r+0x3bc>
  40330c:	464d      	mov	r5, r9
  40330e:	2303      	movs	r3, #3
  403310:	e001      	b.n	403316 <_svfprintf_r+0x3be>
  403312:	464d      	mov	r5, r9
  403314:	2302      	movs	r3, #2
  403316:	e88d 0028 	stmia.w	sp, {r3, r5}
  40331a:	ab1f      	add	r3, sp, #124	; 0x7c
  40331c:	9302      	str	r3, [sp, #8]
  40331e:	ab20      	add	r3, sp, #128	; 0x80
  403320:	9303      	str	r3, [sp, #12]
  403322:	ab23      	add	r3, sp, #140	; 0x8c
  403324:	9304      	str	r3, [sp, #16]
  403326:	4650      	mov	r0, sl
  403328:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40332c:	f001 fb2b 	bl	404986 <_dtoa_r>
  403330:	2c47      	cmp	r4, #71	; 0x47
  403332:	9007      	str	r0, [sp, #28]
  403334:	d10a      	bne.n	40334c <_svfprintf_r+0x3f4>
  403336:	980a      	ldr	r0, [sp, #40]	; 0x28
  403338:	07c3      	lsls	r3, r0, #31
  40333a:	d407      	bmi.n	40334c <_svfprintf_r+0x3f4>
  40333c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40333e:	9d07      	ldr	r5, [sp, #28]
  403340:	2c47      	cmp	r4, #71	; 0x47
  403342:	ebc5 0303 	rsb	r3, r5, r3
  403346:	9309      	str	r3, [sp, #36]	; 0x24
  403348:	d142      	bne.n	4033d0 <_svfprintf_r+0x478>
  40334a:	e02d      	b.n	4033a8 <_svfprintf_r+0x450>
  40334c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  403350:	2c46      	cmp	r4, #70	; 0x46
  403352:	44ac      	add	ip, r5
  403354:	d113      	bne.n	40337e <_svfprintf_r+0x426>
  403356:	9807      	ldr	r0, [sp, #28]
  403358:	7803      	ldrb	r3, [r0, #0]
  40335a:	2b30      	cmp	r3, #48	; 0x30
  40335c:	d10d      	bne.n	40337a <_svfprintf_r+0x422>
  40335e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403362:	2200      	movs	r2, #0
  403364:	2300      	movs	r3, #0
  403366:	f8cd c018 	str.w	ip, [sp, #24]
  40336a:	f004 fd0d 	bl	407d88 <__aeabi_dcmpeq>
  40336e:	f8dd c018 	ldr.w	ip, [sp, #24]
  403372:	b910      	cbnz	r0, 40337a <_svfprintf_r+0x422>
  403374:	f1c5 0501 	rsb	r5, r5, #1
  403378:	951f      	str	r5, [sp, #124]	; 0x7c
  40337a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40337c:	449c      	add	ip, r3
  40337e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403382:	2200      	movs	r2, #0
  403384:	2300      	movs	r3, #0
  403386:	f8cd c018 	str.w	ip, [sp, #24]
  40338a:	f004 fcfd 	bl	407d88 <__aeabi_dcmpeq>
  40338e:	f8dd c018 	ldr.w	ip, [sp, #24]
  403392:	b108      	cbz	r0, 403398 <_svfprintf_r+0x440>
  403394:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  403398:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40339a:	4563      	cmp	r3, ip
  40339c:	d2ce      	bcs.n	40333c <_svfprintf_r+0x3e4>
  40339e:	1c5a      	adds	r2, r3, #1
  4033a0:	9223      	str	r2, [sp, #140]	; 0x8c
  4033a2:	2230      	movs	r2, #48	; 0x30
  4033a4:	701a      	strb	r2, [r3, #0]
  4033a6:	e7f7      	b.n	403398 <_svfprintf_r+0x440>
  4033a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033aa:	1cdc      	adds	r4, r3, #3
  4033ac:	db01      	blt.n	4033b2 <_svfprintf_r+0x45a>
  4033ae:	454b      	cmp	r3, r9
  4033b0:	dd6e      	ble.n	403490 <_svfprintf_r+0x538>
  4033b2:	9c08      	ldr	r4, [sp, #32]
  4033b4:	3c02      	subs	r4, #2
  4033b6:	9408      	str	r4, [sp, #32]
  4033b8:	e00d      	b.n	4033d6 <_svfprintf_r+0x47e>
  4033ba:	bf00      	nop
  4033bc:	00408c46 	.word	0x00408c46
  4033c0:	00408c36 	.word	0x00408c36
  4033c4:	00408c3a 	.word	0x00408c3a
  4033c8:	00408c3e 	.word	0x00408c3e
  4033cc:	00408c42 	.word	0x00408c42
  4033d0:	9d08      	ldr	r5, [sp, #32]
  4033d2:	2d65      	cmp	r5, #101	; 0x65
  4033d4:	dc43      	bgt.n	40345e <_svfprintf_r+0x506>
  4033d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033d8:	9c08      	ldr	r4, [sp, #32]
  4033da:	3b01      	subs	r3, #1
  4033dc:	2b00      	cmp	r3, #0
  4033de:	931f      	str	r3, [sp, #124]	; 0x7c
  4033e0:	bfba      	itte	lt
  4033e2:	425b      	neglt	r3, r3
  4033e4:	222d      	movlt	r2, #45	; 0x2d
  4033e6:	222b      	movge	r2, #43	; 0x2b
  4033e8:	2b09      	cmp	r3, #9
  4033ea:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  4033ee:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4033f2:	dd1d      	ble.n	403430 <_svfprintf_r+0x4d8>
  4033f4:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  4033f8:	200a      	movs	r0, #10
  4033fa:	fb93 f1f0 	sdiv	r1, r3, r0
  4033fe:	fb00 3311 	mls	r3, r0, r1, r3
  403402:	2909      	cmp	r1, #9
  403404:	f103 0330 	add.w	r3, r3, #48	; 0x30
  403408:	4614      	mov	r4, r2
  40340a:	f802 3901 	strb.w	r3, [r2], #-1
  40340e:	460b      	mov	r3, r1
  403410:	dcf2      	bgt.n	4033f8 <_svfprintf_r+0x4a0>
  403412:	f101 0330 	add.w	r3, r1, #48	; 0x30
  403416:	f804 3d01 	strb.w	r3, [r4, #-1]!
  40341a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40341e:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  403422:	4294      	cmp	r4, r2
  403424:	d20b      	bcs.n	40343e <_svfprintf_r+0x4e6>
  403426:	f814 2b01 	ldrb.w	r2, [r4], #1
  40342a:	f803 2b01 	strb.w	r2, [r3], #1
  40342e:	e7f6      	b.n	40341e <_svfprintf_r+0x4c6>
  403430:	2230      	movs	r2, #48	; 0x30
  403432:	4413      	add	r3, r2
  403434:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403438:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40343c:	ab22      	add	r3, sp, #136	; 0x88
  40343e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403440:	aa21      	add	r2, sp, #132	; 0x84
  403442:	1a9a      	subs	r2, r3, r2
  403444:	4691      	mov	r9, r2
  403446:	2d01      	cmp	r5, #1
  403448:	921a      	str	r2, [sp, #104]	; 0x68
  40344a:	44a9      	add	r9, r5
  40344c:	dc03      	bgt.n	403456 <_svfprintf_r+0x4fe>
  40344e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403450:	f015 0401 	ands.w	r4, r5, #1
  403454:	d037      	beq.n	4034c6 <_svfprintf_r+0x56e>
  403456:	f109 0901 	add.w	r9, r9, #1
  40345a:	2400      	movs	r4, #0
  40345c:	e033      	b.n	4034c6 <_svfprintf_r+0x56e>
  40345e:	9c08      	ldr	r4, [sp, #32]
  403460:	2c66      	cmp	r4, #102	; 0x66
  403462:	d115      	bne.n	403490 <_svfprintf_r+0x538>
  403464:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403466:	2b00      	cmp	r3, #0
  403468:	dd09      	ble.n	40347e <_svfprintf_r+0x526>
  40346a:	f1b9 0f00 	cmp.w	r9, #0
  40346e:	d102      	bne.n	403476 <_svfprintf_r+0x51e>
  403470:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403472:	07e8      	lsls	r0, r5, #31
  403474:	d523      	bpl.n	4034be <_svfprintf_r+0x566>
  403476:	f109 0901 	add.w	r9, r9, #1
  40347a:	444b      	add	r3, r9
  40347c:	e01f      	b.n	4034be <_svfprintf_r+0x566>
  40347e:	f1b9 0f00 	cmp.w	r9, #0
  403482:	d102      	bne.n	40348a <_svfprintf_r+0x532>
  403484:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403486:	07e1      	lsls	r1, r4, #31
  403488:	d515      	bpl.n	4034b6 <_svfprintf_r+0x55e>
  40348a:	f109 0302 	add.w	r3, r9, #2
  40348e:	e016      	b.n	4034be <_svfprintf_r+0x566>
  403490:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403492:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403494:	42ab      	cmp	r3, r5
  403496:	db04      	blt.n	4034a2 <_svfprintf_r+0x54a>
  403498:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40349a:	07e2      	lsls	r2, r4, #31
  40349c:	d50d      	bpl.n	4034ba <_svfprintf_r+0x562>
  40349e:	3301      	adds	r3, #1
  4034a0:	e006      	b.n	4034b0 <_svfprintf_r+0x558>
  4034a2:	2b00      	cmp	r3, #0
  4034a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4034a6:	bfd4      	ite	le
  4034a8:	f1c3 0302 	rsble	r3, r3, #2
  4034ac:	2301      	movgt	r3, #1
  4034ae:	4423      	add	r3, r4
  4034b0:	2567      	movs	r5, #103	; 0x67
  4034b2:	9511      	str	r5, [sp, #68]	; 0x44
  4034b4:	e003      	b.n	4034be <_svfprintf_r+0x566>
  4034b6:	2301      	movs	r3, #1
  4034b8:	e001      	b.n	4034be <_svfprintf_r+0x566>
  4034ba:	2467      	movs	r4, #103	; 0x67
  4034bc:	9411      	str	r4, [sp, #68]	; 0x44
  4034be:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4034c0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  4034c2:	9508      	str	r5, [sp, #32]
  4034c4:	4699      	mov	r9, r3
  4034c6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4034c8:	b115      	cbz	r5, 4034d0 <_svfprintf_r+0x578>
  4034ca:	232d      	movs	r3, #45	; 0x2d
  4034cc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034d0:	2500      	movs	r5, #0
  4034d2:	e149      	b.n	403768 <_svfprintf_r+0x810>
  4034d4:	f017 0f20 	tst.w	r7, #32
  4034d8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034dc:	f108 0104 	add.w	r1, r8, #4
  4034e0:	d008      	beq.n	4034f4 <_svfprintf_r+0x59c>
  4034e2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4034e4:	f8d8 0000 	ldr.w	r0, [r8]
  4034e8:	17e5      	asrs	r5, r4, #31
  4034ea:	4622      	mov	r2, r4
  4034ec:	462b      	mov	r3, r5
  4034ee:	e9c0 2300 	strd	r2, r3, [r0]
  4034f2:	e00c      	b.n	40350e <_svfprintf_r+0x5b6>
  4034f4:	06fb      	lsls	r3, r7, #27
  4034f6:	d406      	bmi.n	403506 <_svfprintf_r+0x5ae>
  4034f8:	067d      	lsls	r5, r7, #25
  4034fa:	d504      	bpl.n	403506 <_svfprintf_r+0x5ae>
  4034fc:	f8d8 3000 	ldr.w	r3, [r8]
  403500:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403502:	801c      	strh	r4, [r3, #0]
  403504:	e003      	b.n	40350e <_svfprintf_r+0x5b6>
  403506:	f8d8 3000 	ldr.w	r3, [r8]
  40350a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40350c:	601d      	str	r5, [r3, #0]
  40350e:	4688      	mov	r8, r1
  403510:	e557      	b.n	402fc2 <_svfprintf_r+0x6a>
  403512:	f047 0710 	orr.w	r7, r7, #16
  403516:	f017 0320 	ands.w	r3, r7, #32
  40351a:	d009      	beq.n	403530 <_svfprintf_r+0x5d8>
  40351c:	f108 0807 	add.w	r8, r8, #7
  403520:	f028 0307 	bic.w	r3, r8, #7
  403524:	f103 0808 	add.w	r8, r3, #8
  403528:	e9d3 4500 	ldrd	r4, r5, [r3]
  40352c:	2300      	movs	r3, #0
  40352e:	e088      	b.n	403642 <_svfprintf_r+0x6ea>
  403530:	f017 0110 	ands.w	r1, r7, #16
  403534:	f108 0204 	add.w	r2, r8, #4
  403538:	d107      	bne.n	40354a <_svfprintf_r+0x5f2>
  40353a:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  40353e:	d004      	beq.n	40354a <_svfprintf_r+0x5f2>
  403540:	f8b8 4000 	ldrh.w	r4, [r8]
  403544:	2500      	movs	r5, #0
  403546:	4690      	mov	r8, r2
  403548:	e7f0      	b.n	40352c <_svfprintf_r+0x5d4>
  40354a:	f8d8 4000 	ldr.w	r4, [r8]
  40354e:	2500      	movs	r5, #0
  403550:	4690      	mov	r8, r2
  403552:	e076      	b.n	403642 <_svfprintf_r+0x6ea>
  403554:	48a9      	ldr	r0, [pc, #676]	; (4037fc <_svfprintf_r+0x8a4>)
  403556:	2330      	movs	r3, #48	; 0x30
  403558:	2278      	movs	r2, #120	; 0x78
  40355a:	f8d8 4000 	ldr.w	r4, [r8]
  40355e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403562:	2500      	movs	r5, #0
  403564:	f047 0702 	orr.w	r7, r7, #2
  403568:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40356c:	f108 0804 	add.w	r8, r8, #4
  403570:	901b      	str	r0, [sp, #108]	; 0x6c
  403572:	2302      	movs	r3, #2
  403574:	9208      	str	r2, [sp, #32]
  403576:	e064      	b.n	403642 <_svfprintf_r+0x6ea>
  403578:	4643      	mov	r3, r8
  40357a:	2500      	movs	r5, #0
  40357c:	681b      	ldr	r3, [r3, #0]
  40357e:	45a9      	cmp	r9, r5
  403580:	9307      	str	r3, [sp, #28]
  403582:	f108 0804 	add.w	r8, r8, #4
  403586:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  40358a:	db0d      	blt.n	4035a8 <_svfprintf_r+0x650>
  40358c:	4618      	mov	r0, r3
  40358e:	4629      	mov	r1, r5
  403590:	464a      	mov	r2, r9
  403592:	f002 ff13 	bl	4063bc <memchr>
  403596:	2800      	cmp	r0, #0
  403598:	f000 80e4 	beq.w	403764 <_svfprintf_r+0x80c>
  40359c:	9c07      	ldr	r4, [sp, #28]
  40359e:	1b00      	subs	r0, r0, r4
  4035a0:	4548      	cmp	r0, r9
  4035a2:	bfb8      	it	lt
  4035a4:	4681      	movlt	r9, r0
  4035a6:	e0de      	b.n	403766 <_svfprintf_r+0x80e>
  4035a8:	9807      	ldr	r0, [sp, #28]
  4035aa:	f003 fd50 	bl	40704e <strlen>
  4035ae:	4681      	mov	r9, r0
  4035b0:	e0d9      	b.n	403766 <_svfprintf_r+0x80e>
  4035b2:	f047 0710 	orr.w	r7, r7, #16
  4035b6:	06bc      	lsls	r4, r7, #26
  4035b8:	d508      	bpl.n	4035cc <_svfprintf_r+0x674>
  4035ba:	f108 0807 	add.w	r8, r8, #7
  4035be:	f028 0307 	bic.w	r3, r8, #7
  4035c2:	f103 0808 	add.w	r8, r3, #8
  4035c6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4035ca:	e00d      	b.n	4035e8 <_svfprintf_r+0x690>
  4035cc:	f017 0f10 	tst.w	r7, #16
  4035d0:	f108 0304 	add.w	r3, r8, #4
  4035d4:	d104      	bne.n	4035e0 <_svfprintf_r+0x688>
  4035d6:	0678      	lsls	r0, r7, #25
  4035d8:	d502      	bpl.n	4035e0 <_svfprintf_r+0x688>
  4035da:	f8b8 4000 	ldrh.w	r4, [r8]
  4035de:	e001      	b.n	4035e4 <_svfprintf_r+0x68c>
  4035e0:	f8d8 4000 	ldr.w	r4, [r8]
  4035e4:	2500      	movs	r5, #0
  4035e6:	4698      	mov	r8, r3
  4035e8:	2301      	movs	r3, #1
  4035ea:	e02a      	b.n	403642 <_svfprintf_r+0x6ea>
  4035ec:	4d83      	ldr	r5, [pc, #524]	; (4037fc <_svfprintf_r+0x8a4>)
  4035ee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4035f2:	951b      	str	r5, [sp, #108]	; 0x6c
  4035f4:	06b9      	lsls	r1, r7, #26
  4035f6:	d508      	bpl.n	40360a <_svfprintf_r+0x6b2>
  4035f8:	f108 0807 	add.w	r8, r8, #7
  4035fc:	f028 0307 	bic.w	r3, r8, #7
  403600:	f103 0808 	add.w	r8, r3, #8
  403604:	e9d3 4500 	ldrd	r4, r5, [r3]
  403608:	e00d      	b.n	403626 <_svfprintf_r+0x6ce>
  40360a:	f017 0f10 	tst.w	r7, #16
  40360e:	f108 0304 	add.w	r3, r8, #4
  403612:	d104      	bne.n	40361e <_svfprintf_r+0x6c6>
  403614:	067a      	lsls	r2, r7, #25
  403616:	d502      	bpl.n	40361e <_svfprintf_r+0x6c6>
  403618:	f8b8 4000 	ldrh.w	r4, [r8]
  40361c:	e001      	b.n	403622 <_svfprintf_r+0x6ca>
  40361e:	f8d8 4000 	ldr.w	r4, [r8]
  403622:	2500      	movs	r5, #0
  403624:	4698      	mov	r8, r3
  403626:	07fb      	lsls	r3, r7, #31
  403628:	d50a      	bpl.n	403640 <_svfprintf_r+0x6e8>
  40362a:	ea54 0005 	orrs.w	r0, r4, r5
  40362e:	d007      	beq.n	403640 <_svfprintf_r+0x6e8>
  403630:	9908      	ldr	r1, [sp, #32]
  403632:	2330      	movs	r3, #48	; 0x30
  403634:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403638:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  40363c:	f047 0702 	orr.w	r7, r7, #2
  403640:	2302      	movs	r3, #2
  403642:	2200      	movs	r2, #0
  403644:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  403648:	e000      	b.n	40364c <_svfprintf_r+0x6f4>
  40364a:	2301      	movs	r3, #1
  40364c:	f1b9 0f00 	cmp.w	r9, #0
  403650:	bfa8      	it	ge
  403652:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  403656:	ea54 0205 	orrs.w	r2, r4, r5
  40365a:	d102      	bne.n	403662 <_svfprintf_r+0x70a>
  40365c:	f1b9 0f00 	cmp.w	r9, #0
  403660:	d05a      	beq.n	403718 <_svfprintf_r+0x7c0>
  403662:	2b01      	cmp	r3, #1
  403664:	d01f      	beq.n	4036a6 <_svfprintf_r+0x74e>
  403666:	2b02      	cmp	r3, #2
  403668:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  40366c:	d041      	beq.n	4036f2 <_svfprintf_r+0x79a>
  40366e:	08e1      	lsrs	r1, r4, #3
  403670:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  403674:	08e9      	lsrs	r1, r5, #3
  403676:	f004 0207 	and.w	r2, r4, #7
  40367a:	9014      	str	r0, [sp, #80]	; 0x50
  40367c:	9115      	str	r1, [sp, #84]	; 0x54
  40367e:	3230      	adds	r2, #48	; 0x30
  403680:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  403684:	ea54 0005 	orrs.w	r0, r4, r5
  403688:	9307      	str	r3, [sp, #28]
  40368a:	701a      	strb	r2, [r3, #0]
  40368c:	f103 33ff 	add.w	r3, r3, #4294967295
  403690:	d1ed      	bne.n	40366e <_svfprintf_r+0x716>
  403692:	07f8      	lsls	r0, r7, #31
  403694:	9907      	ldr	r1, [sp, #28]
  403696:	d54c      	bpl.n	403732 <_svfprintf_r+0x7da>
  403698:	2a30      	cmp	r2, #48	; 0x30
  40369a:	d04a      	beq.n	403732 <_svfprintf_r+0x7da>
  40369c:	9307      	str	r3, [sp, #28]
  40369e:	2330      	movs	r3, #48	; 0x30
  4036a0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4036a4:	e045      	b.n	403732 <_svfprintf_r+0x7da>
  4036a6:	2d00      	cmp	r5, #0
  4036a8:	bf08      	it	eq
  4036aa:	2c0a      	cmpeq	r4, #10
  4036ac:	d205      	bcs.n	4036ba <_svfprintf_r+0x762>
  4036ae:	3430      	adds	r4, #48	; 0x30
  4036b0:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  4036b4:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  4036b8:	e03a      	b.n	403730 <_svfprintf_r+0x7d8>
  4036ba:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  4036be:	900a      	str	r0, [sp, #40]	; 0x28
  4036c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4036c2:	4620      	mov	r0, r4
  4036c4:	9107      	str	r1, [sp, #28]
  4036c6:	220a      	movs	r2, #10
  4036c8:	4629      	mov	r1, r5
  4036ca:	2300      	movs	r3, #0
  4036cc:	f004 fbb6 	bl	407e3c <__aeabi_uldivmod>
  4036d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036d2:	3230      	adds	r2, #48	; 0x30
  4036d4:	f803 2901 	strb.w	r2, [r3], #-1
  4036d8:	930a      	str	r3, [sp, #40]	; 0x28
  4036da:	4620      	mov	r0, r4
  4036dc:	4629      	mov	r1, r5
  4036de:	220a      	movs	r2, #10
  4036e0:	2300      	movs	r3, #0
  4036e2:	f004 fbab 	bl	407e3c <__aeabi_uldivmod>
  4036e6:	4604      	mov	r4, r0
  4036e8:	460d      	mov	r5, r1
  4036ea:	ea54 0005 	orrs.w	r0, r4, r5
  4036ee:	d1e7      	bne.n	4036c0 <_svfprintf_r+0x768>
  4036f0:	e01f      	b.n	403732 <_svfprintf_r+0x7da>
  4036f2:	991b      	ldr	r1, [sp, #108]	; 0x6c
  4036f4:	f004 020f 	and.w	r2, r4, #15
  4036f8:	5c8a      	ldrb	r2, [r1, r2]
  4036fa:	9307      	str	r3, [sp, #28]
  4036fc:	f803 2901 	strb.w	r2, [r3], #-1
  403700:	0922      	lsrs	r2, r4, #4
  403702:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  403706:	0929      	lsrs	r1, r5, #4
  403708:	9016      	str	r0, [sp, #88]	; 0x58
  40370a:	9117      	str	r1, [sp, #92]	; 0x5c
  40370c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403710:	ea54 0205 	orrs.w	r2, r4, r5
  403714:	d1ed      	bne.n	4036f2 <_svfprintf_r+0x79a>
  403716:	e00c      	b.n	403732 <_svfprintf_r+0x7da>
  403718:	b933      	cbnz	r3, 403728 <_svfprintf_r+0x7d0>
  40371a:	07fb      	lsls	r3, r7, #31
  40371c:	d507      	bpl.n	40372e <_svfprintf_r+0x7d6>
  40371e:	ac42      	add	r4, sp, #264	; 0x108
  403720:	2330      	movs	r3, #48	; 0x30
  403722:	f804 3d41 	strb.w	r3, [r4, #-65]!
  403726:	e003      	b.n	403730 <_svfprintf_r+0x7d8>
  403728:	ad32      	add	r5, sp, #200	; 0xc8
  40372a:	9507      	str	r5, [sp, #28]
  40372c:	e001      	b.n	403732 <_svfprintf_r+0x7da>
  40372e:	ac32      	add	r4, sp, #200	; 0xc8
  403730:	9407      	str	r4, [sp, #28]
  403732:	9c07      	ldr	r4, [sp, #28]
  403734:	464d      	mov	r5, r9
  403736:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40373a:	ebc4 0909 	rsb	r9, r4, r9
  40373e:	2400      	movs	r4, #0
  403740:	e012      	b.n	403768 <_svfprintf_r+0x810>
  403742:	9d08      	ldr	r5, [sp, #32]
  403744:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403748:	2d00      	cmp	r5, #0
  40374a:	f000 8389 	beq.w	403e60 <_svfprintf_r+0xf08>
  40374e:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  403752:	2500      	movs	r5, #0
  403754:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  403758:	a828      	add	r0, sp, #160	; 0xa0
  40375a:	f04f 0901 	mov.w	r9, #1
  40375e:	462c      	mov	r4, r5
  403760:	9007      	str	r0, [sp, #28]
  403762:	e001      	b.n	403768 <_svfprintf_r+0x810>
  403764:	4605      	mov	r5, r0
  403766:	462c      	mov	r4, r5
  403768:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  40376c:	45a9      	cmp	r9, r5
  40376e:	bfac      	ite	ge
  403770:	4649      	movge	r1, r9
  403772:	4629      	movlt	r1, r5
  403774:	910a      	str	r1, [sp, #40]	; 0x28
  403776:	b10b      	cbz	r3, 40377c <_svfprintf_r+0x824>
  403778:	3101      	adds	r1, #1
  40377a:	910a      	str	r1, [sp, #40]	; 0x28
  40377c:	f017 0302 	ands.w	r3, r7, #2
  403780:	9311      	str	r3, [sp, #68]	; 0x44
  403782:	d002      	beq.n	40378a <_svfprintf_r+0x832>
  403784:	980a      	ldr	r0, [sp, #40]	; 0x28
  403786:	3002      	adds	r0, #2
  403788:	900a      	str	r0, [sp, #40]	; 0x28
  40378a:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40378e:	9319      	str	r3, [sp, #100]	; 0x64
  403790:	d141      	bne.n	403816 <_svfprintf_r+0x8be>
  403792:	980e      	ldr	r0, [sp, #56]	; 0x38
  403794:	990a      	ldr	r1, [sp, #40]	; 0x28
  403796:	ebc1 0c00 	rsb	ip, r1, r0
  40379a:	f1bc 0f00 	cmp.w	ip, #0
  40379e:	dd3a      	ble.n	403816 <_svfprintf_r+0x8be>
  4037a0:	4b17      	ldr	r3, [pc, #92]	; (403800 <_svfprintf_r+0x8a8>)
  4037a2:	f1bc 0f10 	cmp.w	ip, #16
  4037a6:	6033      	str	r3, [r6, #0]
  4037a8:	dd1b      	ble.n	4037e2 <_svfprintf_r+0x88a>
  4037aa:	2310      	movs	r3, #16
  4037ac:	6073      	str	r3, [r6, #4]
  4037ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037b0:	3310      	adds	r3, #16
  4037b2:	9327      	str	r3, [sp, #156]	; 0x9c
  4037b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037b6:	3301      	adds	r3, #1
  4037b8:	2b07      	cmp	r3, #7
  4037ba:	9326      	str	r3, [sp, #152]	; 0x98
  4037bc:	dc01      	bgt.n	4037c2 <_svfprintf_r+0x86a>
  4037be:	3608      	adds	r6, #8
  4037c0:	e00c      	b.n	4037dc <_svfprintf_r+0x884>
  4037c2:	4650      	mov	r0, sl
  4037c4:	4659      	mov	r1, fp
  4037c6:	aa25      	add	r2, sp, #148	; 0x94
  4037c8:	f8cd c018 	str.w	ip, [sp, #24]
  4037cc:	f003 fc48 	bl	407060 <__ssprint_r>
  4037d0:	f8dd c018 	ldr.w	ip, [sp, #24]
  4037d4:	2800      	cmp	r0, #0
  4037d6:	f040 834a 	bne.w	403e6e <_svfprintf_r+0xf16>
  4037da:	ae32      	add	r6, sp, #200	; 0xc8
  4037dc:	f1ac 0c10 	sub.w	ip, ip, #16
  4037e0:	e7de      	b.n	4037a0 <_svfprintf_r+0x848>
  4037e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037e4:	f8c6 c004 	str.w	ip, [r6, #4]
  4037e8:	4463      	add	r3, ip
  4037ea:	9327      	str	r3, [sp, #156]	; 0x9c
  4037ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037ee:	3301      	adds	r3, #1
  4037f0:	2b07      	cmp	r3, #7
  4037f2:	9326      	str	r3, [sp, #152]	; 0x98
  4037f4:	dc06      	bgt.n	403804 <_svfprintf_r+0x8ac>
  4037f6:	3608      	adds	r6, #8
  4037f8:	e00d      	b.n	403816 <_svfprintf_r+0x8be>
  4037fa:	bf00      	nop
  4037fc:	00408c57 	.word	0x00408c57
  403800:	00408c16 	.word	0x00408c16
  403804:	4650      	mov	r0, sl
  403806:	4659      	mov	r1, fp
  403808:	aa25      	add	r2, sp, #148	; 0x94
  40380a:	f003 fc29 	bl	407060 <__ssprint_r>
  40380e:	2800      	cmp	r0, #0
  403810:	f040 832d 	bne.w	403e6e <_svfprintf_r+0xf16>
  403814:	ae32      	add	r6, sp, #200	; 0xc8
  403816:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  40381a:	b1bb      	cbz	r3, 40384c <_svfprintf_r+0x8f4>
  40381c:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  403820:	6033      	str	r3, [r6, #0]
  403822:	2301      	movs	r3, #1
  403824:	6073      	str	r3, [r6, #4]
  403826:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403828:	3301      	adds	r3, #1
  40382a:	9327      	str	r3, [sp, #156]	; 0x9c
  40382c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40382e:	3301      	adds	r3, #1
  403830:	2b07      	cmp	r3, #7
  403832:	9326      	str	r3, [sp, #152]	; 0x98
  403834:	dc01      	bgt.n	40383a <_svfprintf_r+0x8e2>
  403836:	3608      	adds	r6, #8
  403838:	e008      	b.n	40384c <_svfprintf_r+0x8f4>
  40383a:	4650      	mov	r0, sl
  40383c:	4659      	mov	r1, fp
  40383e:	aa25      	add	r2, sp, #148	; 0x94
  403840:	f003 fc0e 	bl	407060 <__ssprint_r>
  403844:	2800      	cmp	r0, #0
  403846:	f040 8312 	bne.w	403e6e <_svfprintf_r+0xf16>
  40384a:	ae32      	add	r6, sp, #200	; 0xc8
  40384c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40384e:	b1b3      	cbz	r3, 40387e <_svfprintf_r+0x926>
  403850:	ab1e      	add	r3, sp, #120	; 0x78
  403852:	6033      	str	r3, [r6, #0]
  403854:	2302      	movs	r3, #2
  403856:	6073      	str	r3, [r6, #4]
  403858:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40385a:	3302      	adds	r3, #2
  40385c:	9327      	str	r3, [sp, #156]	; 0x9c
  40385e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403860:	3301      	adds	r3, #1
  403862:	2b07      	cmp	r3, #7
  403864:	9326      	str	r3, [sp, #152]	; 0x98
  403866:	dc01      	bgt.n	40386c <_svfprintf_r+0x914>
  403868:	3608      	adds	r6, #8
  40386a:	e008      	b.n	40387e <_svfprintf_r+0x926>
  40386c:	4650      	mov	r0, sl
  40386e:	4659      	mov	r1, fp
  403870:	aa25      	add	r2, sp, #148	; 0x94
  403872:	f003 fbf5 	bl	407060 <__ssprint_r>
  403876:	2800      	cmp	r0, #0
  403878:	f040 82f9 	bne.w	403e6e <_svfprintf_r+0xf16>
  40387c:	ae32      	add	r6, sp, #200	; 0xc8
  40387e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403880:	2b80      	cmp	r3, #128	; 0x80
  403882:	d13c      	bne.n	4038fe <_svfprintf_r+0x9a6>
  403884:	980e      	ldr	r0, [sp, #56]	; 0x38
  403886:	990a      	ldr	r1, [sp, #40]	; 0x28
  403888:	ebc1 0c00 	rsb	ip, r1, r0
  40388c:	f1bc 0f00 	cmp.w	ip, #0
  403890:	dd35      	ble.n	4038fe <_svfprintf_r+0x9a6>
  403892:	4b9c      	ldr	r3, [pc, #624]	; (403b04 <_svfprintf_r+0xbac>)
  403894:	f1bc 0f10 	cmp.w	ip, #16
  403898:	6033      	str	r3, [r6, #0]
  40389a:	dd1b      	ble.n	4038d4 <_svfprintf_r+0x97c>
  40389c:	2310      	movs	r3, #16
  40389e:	6073      	str	r3, [r6, #4]
  4038a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038a2:	3310      	adds	r3, #16
  4038a4:	9327      	str	r3, [sp, #156]	; 0x9c
  4038a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038a8:	3301      	adds	r3, #1
  4038aa:	2b07      	cmp	r3, #7
  4038ac:	9326      	str	r3, [sp, #152]	; 0x98
  4038ae:	dc01      	bgt.n	4038b4 <_svfprintf_r+0x95c>
  4038b0:	3608      	adds	r6, #8
  4038b2:	e00c      	b.n	4038ce <_svfprintf_r+0x976>
  4038b4:	4650      	mov	r0, sl
  4038b6:	4659      	mov	r1, fp
  4038b8:	aa25      	add	r2, sp, #148	; 0x94
  4038ba:	f8cd c018 	str.w	ip, [sp, #24]
  4038be:	f003 fbcf 	bl	407060 <__ssprint_r>
  4038c2:	f8dd c018 	ldr.w	ip, [sp, #24]
  4038c6:	2800      	cmp	r0, #0
  4038c8:	f040 82d1 	bne.w	403e6e <_svfprintf_r+0xf16>
  4038cc:	ae32      	add	r6, sp, #200	; 0xc8
  4038ce:	f1ac 0c10 	sub.w	ip, ip, #16
  4038d2:	e7de      	b.n	403892 <_svfprintf_r+0x93a>
  4038d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038d6:	f8c6 c004 	str.w	ip, [r6, #4]
  4038da:	4463      	add	r3, ip
  4038dc:	9327      	str	r3, [sp, #156]	; 0x9c
  4038de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038e0:	3301      	adds	r3, #1
  4038e2:	2b07      	cmp	r3, #7
  4038e4:	9326      	str	r3, [sp, #152]	; 0x98
  4038e6:	dc01      	bgt.n	4038ec <_svfprintf_r+0x994>
  4038e8:	3608      	adds	r6, #8
  4038ea:	e008      	b.n	4038fe <_svfprintf_r+0x9a6>
  4038ec:	4650      	mov	r0, sl
  4038ee:	4659      	mov	r1, fp
  4038f0:	aa25      	add	r2, sp, #148	; 0x94
  4038f2:	f003 fbb5 	bl	407060 <__ssprint_r>
  4038f6:	2800      	cmp	r0, #0
  4038f8:	f040 82b9 	bne.w	403e6e <_svfprintf_r+0xf16>
  4038fc:	ae32      	add	r6, sp, #200	; 0xc8
  4038fe:	ebc9 0505 	rsb	r5, r9, r5
  403902:	2d00      	cmp	r5, #0
  403904:	dd2e      	ble.n	403964 <_svfprintf_r+0xa0c>
  403906:	4b7f      	ldr	r3, [pc, #508]	; (403b04 <_svfprintf_r+0xbac>)
  403908:	2d10      	cmp	r5, #16
  40390a:	6033      	str	r3, [r6, #0]
  40390c:	dd16      	ble.n	40393c <_svfprintf_r+0x9e4>
  40390e:	2310      	movs	r3, #16
  403910:	6073      	str	r3, [r6, #4]
  403912:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403914:	3310      	adds	r3, #16
  403916:	9327      	str	r3, [sp, #156]	; 0x9c
  403918:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40391a:	3301      	adds	r3, #1
  40391c:	2b07      	cmp	r3, #7
  40391e:	9326      	str	r3, [sp, #152]	; 0x98
  403920:	dc01      	bgt.n	403926 <_svfprintf_r+0x9ce>
  403922:	3608      	adds	r6, #8
  403924:	e008      	b.n	403938 <_svfprintf_r+0x9e0>
  403926:	4650      	mov	r0, sl
  403928:	4659      	mov	r1, fp
  40392a:	aa25      	add	r2, sp, #148	; 0x94
  40392c:	f003 fb98 	bl	407060 <__ssprint_r>
  403930:	2800      	cmp	r0, #0
  403932:	f040 829c 	bne.w	403e6e <_svfprintf_r+0xf16>
  403936:	ae32      	add	r6, sp, #200	; 0xc8
  403938:	3d10      	subs	r5, #16
  40393a:	e7e4      	b.n	403906 <_svfprintf_r+0x9ae>
  40393c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40393e:	6075      	str	r5, [r6, #4]
  403940:	441d      	add	r5, r3
  403942:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403944:	9527      	str	r5, [sp, #156]	; 0x9c
  403946:	3301      	adds	r3, #1
  403948:	2b07      	cmp	r3, #7
  40394a:	9326      	str	r3, [sp, #152]	; 0x98
  40394c:	dc01      	bgt.n	403952 <_svfprintf_r+0x9fa>
  40394e:	3608      	adds	r6, #8
  403950:	e008      	b.n	403964 <_svfprintf_r+0xa0c>
  403952:	4650      	mov	r0, sl
  403954:	4659      	mov	r1, fp
  403956:	aa25      	add	r2, sp, #148	; 0x94
  403958:	f003 fb82 	bl	407060 <__ssprint_r>
  40395c:	2800      	cmp	r0, #0
  40395e:	f040 8286 	bne.w	403e6e <_svfprintf_r+0xf16>
  403962:	ae32      	add	r6, sp, #200	; 0xc8
  403964:	05fd      	lsls	r5, r7, #23
  403966:	d405      	bmi.n	403974 <_svfprintf_r+0xa1c>
  403968:	9c07      	ldr	r4, [sp, #28]
  40396a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40396c:	e886 0210 	stmia.w	r6, {r4, r9}
  403970:	444b      	add	r3, r9
  403972:	e0da      	b.n	403b2a <_svfprintf_r+0xbd2>
  403974:	9d08      	ldr	r5, [sp, #32]
  403976:	2d65      	cmp	r5, #101	; 0x65
  403978:	f340 81a7 	ble.w	403cca <_svfprintf_r+0xd72>
  40397c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403980:	2200      	movs	r2, #0
  403982:	2300      	movs	r3, #0
  403984:	f004 fa00 	bl	407d88 <__aeabi_dcmpeq>
  403988:	2800      	cmp	r0, #0
  40398a:	d059      	beq.n	403a40 <_svfprintf_r+0xae8>
  40398c:	4b5e      	ldr	r3, [pc, #376]	; (403b08 <_svfprintf_r+0xbb0>)
  40398e:	6033      	str	r3, [r6, #0]
  403990:	2301      	movs	r3, #1
  403992:	6073      	str	r3, [r6, #4]
  403994:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403996:	3301      	adds	r3, #1
  403998:	9327      	str	r3, [sp, #156]	; 0x9c
  40399a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40399c:	3301      	adds	r3, #1
  40399e:	2b07      	cmp	r3, #7
  4039a0:	9326      	str	r3, [sp, #152]	; 0x98
  4039a2:	dc01      	bgt.n	4039a8 <_svfprintf_r+0xa50>
  4039a4:	3608      	adds	r6, #8
  4039a6:	e008      	b.n	4039ba <_svfprintf_r+0xa62>
  4039a8:	4650      	mov	r0, sl
  4039aa:	4659      	mov	r1, fp
  4039ac:	aa25      	add	r2, sp, #148	; 0x94
  4039ae:	f003 fb57 	bl	407060 <__ssprint_r>
  4039b2:	2800      	cmp	r0, #0
  4039b4:	f040 825b 	bne.w	403e6e <_svfprintf_r+0xf16>
  4039b8:	ae32      	add	r6, sp, #200	; 0xc8
  4039ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4039be:	42a3      	cmp	r3, r4
  4039c0:	db02      	blt.n	4039c8 <_svfprintf_r+0xa70>
  4039c2:	07fc      	lsls	r4, r7, #31
  4039c4:	f140 8202 	bpl.w	403dcc <_svfprintf_r+0xe74>
  4039c8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4039ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4039cc:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4039ce:	4423      	add	r3, r4
  4039d0:	9327      	str	r3, [sp, #156]	; 0x9c
  4039d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039d4:	6035      	str	r5, [r6, #0]
  4039d6:	3301      	adds	r3, #1
  4039d8:	2b07      	cmp	r3, #7
  4039da:	6074      	str	r4, [r6, #4]
  4039dc:	9326      	str	r3, [sp, #152]	; 0x98
  4039de:	dc01      	bgt.n	4039e4 <_svfprintf_r+0xa8c>
  4039e0:	3608      	adds	r6, #8
  4039e2:	e008      	b.n	4039f6 <_svfprintf_r+0xa9e>
  4039e4:	4650      	mov	r0, sl
  4039e6:	4659      	mov	r1, fp
  4039e8:	aa25      	add	r2, sp, #148	; 0x94
  4039ea:	f003 fb39 	bl	407060 <__ssprint_r>
  4039ee:	2800      	cmp	r0, #0
  4039f0:	f040 823d 	bne.w	403e6e <_svfprintf_r+0xf16>
  4039f4:	ae32      	add	r6, sp, #200	; 0xc8
  4039f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4039f8:	1e6c      	subs	r4, r5, #1
  4039fa:	2c00      	cmp	r4, #0
  4039fc:	f340 81e6 	ble.w	403dcc <_svfprintf_r+0xe74>
  403a00:	4b40      	ldr	r3, [pc, #256]	; (403b04 <_svfprintf_r+0xbac>)
  403a02:	2c10      	cmp	r4, #16
  403a04:	6033      	str	r3, [r6, #0]
  403a06:	dd16      	ble.n	403a36 <_svfprintf_r+0xade>
  403a08:	2310      	movs	r3, #16
  403a0a:	6073      	str	r3, [r6, #4]
  403a0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a0e:	3310      	adds	r3, #16
  403a10:	9327      	str	r3, [sp, #156]	; 0x9c
  403a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a14:	3301      	adds	r3, #1
  403a16:	2b07      	cmp	r3, #7
  403a18:	9326      	str	r3, [sp, #152]	; 0x98
  403a1a:	dc01      	bgt.n	403a20 <_svfprintf_r+0xac8>
  403a1c:	3608      	adds	r6, #8
  403a1e:	e008      	b.n	403a32 <_svfprintf_r+0xada>
  403a20:	4650      	mov	r0, sl
  403a22:	4659      	mov	r1, fp
  403a24:	aa25      	add	r2, sp, #148	; 0x94
  403a26:	f003 fb1b 	bl	407060 <__ssprint_r>
  403a2a:	2800      	cmp	r0, #0
  403a2c:	f040 821f 	bne.w	403e6e <_svfprintf_r+0xf16>
  403a30:	ae32      	add	r6, sp, #200	; 0xc8
  403a32:	3c10      	subs	r4, #16
  403a34:	e7e4      	b.n	403a00 <_svfprintf_r+0xaa8>
  403a36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a38:	6074      	str	r4, [r6, #4]
  403a3a:	441c      	add	r4, r3
  403a3c:	9427      	str	r4, [sp, #156]	; 0x9c
  403a3e:	e134      	b.n	403caa <_svfprintf_r+0xd52>
  403a40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403a42:	2b00      	cmp	r3, #0
  403a44:	dc73      	bgt.n	403b2e <_svfprintf_r+0xbd6>
  403a46:	4b30      	ldr	r3, [pc, #192]	; (403b08 <_svfprintf_r+0xbb0>)
  403a48:	6033      	str	r3, [r6, #0]
  403a4a:	2301      	movs	r3, #1
  403a4c:	6073      	str	r3, [r6, #4]
  403a4e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a50:	3301      	adds	r3, #1
  403a52:	9327      	str	r3, [sp, #156]	; 0x9c
  403a54:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a56:	3301      	adds	r3, #1
  403a58:	2b07      	cmp	r3, #7
  403a5a:	9326      	str	r3, [sp, #152]	; 0x98
  403a5c:	dc01      	bgt.n	403a62 <_svfprintf_r+0xb0a>
  403a5e:	3608      	adds	r6, #8
  403a60:	e008      	b.n	403a74 <_svfprintf_r+0xb1c>
  403a62:	4650      	mov	r0, sl
  403a64:	4659      	mov	r1, fp
  403a66:	aa25      	add	r2, sp, #148	; 0x94
  403a68:	f003 fafa 	bl	407060 <__ssprint_r>
  403a6c:	2800      	cmp	r0, #0
  403a6e:	f040 81fe 	bne.w	403e6e <_svfprintf_r+0xf16>
  403a72:	ae32      	add	r6, sp, #200	; 0xc8
  403a74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403a76:	b923      	cbnz	r3, 403a82 <_svfprintf_r+0xb2a>
  403a78:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403a7a:	b914      	cbnz	r4, 403a82 <_svfprintf_r+0xb2a>
  403a7c:	07f8      	lsls	r0, r7, #31
  403a7e:	f140 81a5 	bpl.w	403dcc <_svfprintf_r+0xe74>
  403a82:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403a84:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a86:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403a88:	4423      	add	r3, r4
  403a8a:	9327      	str	r3, [sp, #156]	; 0x9c
  403a8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a8e:	6035      	str	r5, [r6, #0]
  403a90:	3301      	adds	r3, #1
  403a92:	2b07      	cmp	r3, #7
  403a94:	6074      	str	r4, [r6, #4]
  403a96:	9326      	str	r3, [sp, #152]	; 0x98
  403a98:	dc01      	bgt.n	403a9e <_svfprintf_r+0xb46>
  403a9a:	3608      	adds	r6, #8
  403a9c:	e008      	b.n	403ab0 <_svfprintf_r+0xb58>
  403a9e:	4650      	mov	r0, sl
  403aa0:	4659      	mov	r1, fp
  403aa2:	aa25      	add	r2, sp, #148	; 0x94
  403aa4:	f003 fadc 	bl	407060 <__ssprint_r>
  403aa8:	2800      	cmp	r0, #0
  403aaa:	f040 81e0 	bne.w	403e6e <_svfprintf_r+0xf16>
  403aae:	ae32      	add	r6, sp, #200	; 0xc8
  403ab0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  403ab2:	4264      	negs	r4, r4
  403ab4:	2c00      	cmp	r4, #0
  403ab6:	dd32      	ble.n	403b1e <_svfprintf_r+0xbc6>
  403ab8:	4b12      	ldr	r3, [pc, #72]	; (403b04 <_svfprintf_r+0xbac>)
  403aba:	2c10      	cmp	r4, #16
  403abc:	6033      	str	r3, [r6, #0]
  403abe:	dd16      	ble.n	403aee <_svfprintf_r+0xb96>
  403ac0:	2310      	movs	r3, #16
  403ac2:	6073      	str	r3, [r6, #4]
  403ac4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ac6:	3310      	adds	r3, #16
  403ac8:	9327      	str	r3, [sp, #156]	; 0x9c
  403aca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403acc:	3301      	adds	r3, #1
  403ace:	2b07      	cmp	r3, #7
  403ad0:	9326      	str	r3, [sp, #152]	; 0x98
  403ad2:	dc01      	bgt.n	403ad8 <_svfprintf_r+0xb80>
  403ad4:	3608      	adds	r6, #8
  403ad6:	e008      	b.n	403aea <_svfprintf_r+0xb92>
  403ad8:	4650      	mov	r0, sl
  403ada:	4659      	mov	r1, fp
  403adc:	aa25      	add	r2, sp, #148	; 0x94
  403ade:	f003 fabf 	bl	407060 <__ssprint_r>
  403ae2:	2800      	cmp	r0, #0
  403ae4:	f040 81c3 	bne.w	403e6e <_svfprintf_r+0xf16>
  403ae8:	ae32      	add	r6, sp, #200	; 0xc8
  403aea:	3c10      	subs	r4, #16
  403aec:	e7e4      	b.n	403ab8 <_svfprintf_r+0xb60>
  403aee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403af0:	6074      	str	r4, [r6, #4]
  403af2:	441c      	add	r4, r3
  403af4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403af6:	9427      	str	r4, [sp, #156]	; 0x9c
  403af8:	3301      	adds	r3, #1
  403afa:	2b07      	cmp	r3, #7
  403afc:	9326      	str	r3, [sp, #152]	; 0x98
  403afe:	dc05      	bgt.n	403b0c <_svfprintf_r+0xbb4>
  403b00:	3608      	adds	r6, #8
  403b02:	e00c      	b.n	403b1e <_svfprintf_r+0xbc6>
  403b04:	00408c26 	.word	0x00408c26
  403b08:	00408c68 	.word	0x00408c68
  403b0c:	4650      	mov	r0, sl
  403b0e:	4659      	mov	r1, fp
  403b10:	aa25      	add	r2, sp, #148	; 0x94
  403b12:	f003 faa5 	bl	407060 <__ssprint_r>
  403b16:	2800      	cmp	r0, #0
  403b18:	f040 81a9 	bne.w	403e6e <_svfprintf_r+0xf16>
  403b1c:	ae32      	add	r6, sp, #200	; 0xc8
  403b1e:	9d07      	ldr	r5, [sp, #28]
  403b20:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403b22:	6035      	str	r5, [r6, #0]
  403b24:	6074      	str	r4, [r6, #4]
  403b26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b28:	4423      	add	r3, r4
  403b2a:	9327      	str	r3, [sp, #156]	; 0x9c
  403b2c:	e0bd      	b.n	403caa <_svfprintf_r+0xd52>
  403b2e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403b30:	9d07      	ldr	r5, [sp, #28]
  403b32:	4681      	mov	r9, r0
  403b34:	45a1      	cmp	r9, r4
  403b36:	bfa8      	it	ge
  403b38:	46a1      	movge	r9, r4
  403b3a:	f1b9 0f00 	cmp.w	r9, #0
  403b3e:	4405      	add	r5, r0
  403b40:	dd15      	ble.n	403b6e <_svfprintf_r+0xc16>
  403b42:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b44:	9907      	ldr	r1, [sp, #28]
  403b46:	444b      	add	r3, r9
  403b48:	9327      	str	r3, [sp, #156]	; 0x9c
  403b4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b4c:	e886 0202 	stmia.w	r6, {r1, r9}
  403b50:	3301      	adds	r3, #1
  403b52:	2b07      	cmp	r3, #7
  403b54:	9326      	str	r3, [sp, #152]	; 0x98
  403b56:	dc01      	bgt.n	403b5c <_svfprintf_r+0xc04>
  403b58:	3608      	adds	r6, #8
  403b5a:	e008      	b.n	403b6e <_svfprintf_r+0xc16>
  403b5c:	4650      	mov	r0, sl
  403b5e:	4659      	mov	r1, fp
  403b60:	aa25      	add	r2, sp, #148	; 0x94
  403b62:	f003 fa7d 	bl	407060 <__ssprint_r>
  403b66:	2800      	cmp	r0, #0
  403b68:	f040 8181 	bne.w	403e6e <_svfprintf_r+0xf16>
  403b6c:	ae32      	add	r6, sp, #200	; 0xc8
  403b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  403b72:	ebc9 0904 	rsb	r9, r9, r4
  403b76:	f1b9 0f00 	cmp.w	r9, #0
  403b7a:	dd31      	ble.n	403be0 <_svfprintf_r+0xc88>
  403b7c:	4b9a      	ldr	r3, [pc, #616]	; (403de8 <_svfprintf_r+0xe90>)
  403b7e:	f1b9 0f10 	cmp.w	r9, #16
  403b82:	6033      	str	r3, [r6, #0]
  403b84:	dd17      	ble.n	403bb6 <_svfprintf_r+0xc5e>
  403b86:	2310      	movs	r3, #16
  403b88:	6073      	str	r3, [r6, #4]
  403b8a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b8c:	3310      	adds	r3, #16
  403b8e:	9327      	str	r3, [sp, #156]	; 0x9c
  403b90:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b92:	3301      	adds	r3, #1
  403b94:	2b07      	cmp	r3, #7
  403b96:	9326      	str	r3, [sp, #152]	; 0x98
  403b98:	dc01      	bgt.n	403b9e <_svfprintf_r+0xc46>
  403b9a:	3608      	adds	r6, #8
  403b9c:	e008      	b.n	403bb0 <_svfprintf_r+0xc58>
  403b9e:	4650      	mov	r0, sl
  403ba0:	4659      	mov	r1, fp
  403ba2:	aa25      	add	r2, sp, #148	; 0x94
  403ba4:	f003 fa5c 	bl	407060 <__ssprint_r>
  403ba8:	2800      	cmp	r0, #0
  403baa:	f040 8160 	bne.w	403e6e <_svfprintf_r+0xf16>
  403bae:	ae32      	add	r6, sp, #200	; 0xc8
  403bb0:	f1a9 0910 	sub.w	r9, r9, #16
  403bb4:	e7e2      	b.n	403b7c <_svfprintf_r+0xc24>
  403bb6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bb8:	f8c6 9004 	str.w	r9, [r6, #4]
  403bbc:	444b      	add	r3, r9
  403bbe:	9327      	str	r3, [sp, #156]	; 0x9c
  403bc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bc2:	3301      	adds	r3, #1
  403bc4:	2b07      	cmp	r3, #7
  403bc6:	9326      	str	r3, [sp, #152]	; 0x98
  403bc8:	dc01      	bgt.n	403bce <_svfprintf_r+0xc76>
  403bca:	3608      	adds	r6, #8
  403bcc:	e008      	b.n	403be0 <_svfprintf_r+0xc88>
  403bce:	4650      	mov	r0, sl
  403bd0:	4659      	mov	r1, fp
  403bd2:	aa25      	add	r2, sp, #148	; 0x94
  403bd4:	f003 fa44 	bl	407060 <__ssprint_r>
  403bd8:	2800      	cmp	r0, #0
  403bda:	f040 8148 	bne.w	403e6e <_svfprintf_r+0xf16>
  403bde:	ae32      	add	r6, sp, #200	; 0xc8
  403be0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403be2:	9809      	ldr	r0, [sp, #36]	; 0x24
  403be4:	9a07      	ldr	r2, [sp, #28]
  403be6:	4283      	cmp	r3, r0
  403be8:	4414      	add	r4, r2
  403bea:	db01      	blt.n	403bf0 <_svfprintf_r+0xc98>
  403bec:	07f9      	lsls	r1, r7, #31
  403bee:	d516      	bpl.n	403c1e <_svfprintf_r+0xcc6>
  403bf0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403bf2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bf4:	9918      	ldr	r1, [sp, #96]	; 0x60
  403bf6:	4413      	add	r3, r2
  403bf8:	9327      	str	r3, [sp, #156]	; 0x9c
  403bfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bfc:	6031      	str	r1, [r6, #0]
  403bfe:	3301      	adds	r3, #1
  403c00:	2b07      	cmp	r3, #7
  403c02:	6072      	str	r2, [r6, #4]
  403c04:	9326      	str	r3, [sp, #152]	; 0x98
  403c06:	dc01      	bgt.n	403c0c <_svfprintf_r+0xcb4>
  403c08:	3608      	adds	r6, #8
  403c0a:	e008      	b.n	403c1e <_svfprintf_r+0xcc6>
  403c0c:	4650      	mov	r0, sl
  403c0e:	4659      	mov	r1, fp
  403c10:	aa25      	add	r2, sp, #148	; 0x94
  403c12:	f003 fa25 	bl	407060 <__ssprint_r>
  403c16:	2800      	cmp	r0, #0
  403c18:	f040 8129 	bne.w	403e6e <_svfprintf_r+0xf16>
  403c1c:	ae32      	add	r6, sp, #200	; 0xc8
  403c1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c20:	9809      	ldr	r0, [sp, #36]	; 0x24
  403c22:	1b2d      	subs	r5, r5, r4
  403c24:	1ac3      	subs	r3, r0, r3
  403c26:	429d      	cmp	r5, r3
  403c28:	bfa8      	it	ge
  403c2a:	461d      	movge	r5, r3
  403c2c:	2d00      	cmp	r5, #0
  403c2e:	dd14      	ble.n	403c5a <_svfprintf_r+0xd02>
  403c30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c32:	e886 0030 	stmia.w	r6, {r4, r5}
  403c36:	442b      	add	r3, r5
  403c38:	9327      	str	r3, [sp, #156]	; 0x9c
  403c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c3c:	3301      	adds	r3, #1
  403c3e:	2b07      	cmp	r3, #7
  403c40:	9326      	str	r3, [sp, #152]	; 0x98
  403c42:	dc01      	bgt.n	403c48 <_svfprintf_r+0xcf0>
  403c44:	3608      	adds	r6, #8
  403c46:	e008      	b.n	403c5a <_svfprintf_r+0xd02>
  403c48:	4650      	mov	r0, sl
  403c4a:	4659      	mov	r1, fp
  403c4c:	aa25      	add	r2, sp, #148	; 0x94
  403c4e:	f003 fa07 	bl	407060 <__ssprint_r>
  403c52:	2800      	cmp	r0, #0
  403c54:	f040 810b 	bne.w	403e6e <_svfprintf_r+0xf16>
  403c58:	ae32      	add	r6, sp, #200	; 0xc8
  403c5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c5c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403c5e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  403c62:	1ae3      	subs	r3, r4, r3
  403c64:	1b5d      	subs	r5, r3, r5
  403c66:	2d00      	cmp	r5, #0
  403c68:	f340 80b0 	ble.w	403dcc <_svfprintf_r+0xe74>
  403c6c:	4b5e      	ldr	r3, [pc, #376]	; (403de8 <_svfprintf_r+0xe90>)
  403c6e:	2d10      	cmp	r5, #16
  403c70:	6033      	str	r3, [r6, #0]
  403c72:	dd16      	ble.n	403ca2 <_svfprintf_r+0xd4a>
  403c74:	2310      	movs	r3, #16
  403c76:	6073      	str	r3, [r6, #4]
  403c78:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c7a:	3310      	adds	r3, #16
  403c7c:	9327      	str	r3, [sp, #156]	; 0x9c
  403c7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c80:	3301      	adds	r3, #1
  403c82:	2b07      	cmp	r3, #7
  403c84:	9326      	str	r3, [sp, #152]	; 0x98
  403c86:	dc01      	bgt.n	403c8c <_svfprintf_r+0xd34>
  403c88:	3608      	adds	r6, #8
  403c8a:	e008      	b.n	403c9e <_svfprintf_r+0xd46>
  403c8c:	4650      	mov	r0, sl
  403c8e:	4659      	mov	r1, fp
  403c90:	aa25      	add	r2, sp, #148	; 0x94
  403c92:	f003 f9e5 	bl	407060 <__ssprint_r>
  403c96:	2800      	cmp	r0, #0
  403c98:	f040 80e9 	bne.w	403e6e <_svfprintf_r+0xf16>
  403c9c:	ae32      	add	r6, sp, #200	; 0xc8
  403c9e:	3d10      	subs	r5, #16
  403ca0:	e7e4      	b.n	403c6c <_svfprintf_r+0xd14>
  403ca2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ca4:	6075      	str	r5, [r6, #4]
  403ca6:	441d      	add	r5, r3
  403ca8:	9527      	str	r5, [sp, #156]	; 0x9c
  403caa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cac:	3301      	adds	r3, #1
  403cae:	2b07      	cmp	r3, #7
  403cb0:	9326      	str	r3, [sp, #152]	; 0x98
  403cb2:	f340 808a 	ble.w	403dca <_svfprintf_r+0xe72>
  403cb6:	4650      	mov	r0, sl
  403cb8:	4659      	mov	r1, fp
  403cba:	aa25      	add	r2, sp, #148	; 0x94
  403cbc:	f003 f9d0 	bl	407060 <__ssprint_r>
  403cc0:	2800      	cmp	r0, #0
  403cc2:	f040 80d4 	bne.w	403e6e <_svfprintf_r+0xf16>
  403cc6:	ae32      	add	r6, sp, #200	; 0xc8
  403cc8:	e080      	b.n	403dcc <_svfprintf_r+0xe74>
  403cca:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403ccc:	2d01      	cmp	r5, #1
  403cce:	dc01      	bgt.n	403cd4 <_svfprintf_r+0xd7c>
  403cd0:	07fa      	lsls	r2, r7, #31
  403cd2:	d56d      	bpl.n	403db0 <_svfprintf_r+0xe58>
  403cd4:	2301      	movs	r3, #1
  403cd6:	6073      	str	r3, [r6, #4]
  403cd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403cda:	9c07      	ldr	r4, [sp, #28]
  403cdc:	3301      	adds	r3, #1
  403cde:	9327      	str	r3, [sp, #156]	; 0x9c
  403ce0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ce2:	6034      	str	r4, [r6, #0]
  403ce4:	3301      	adds	r3, #1
  403ce6:	2b07      	cmp	r3, #7
  403ce8:	9326      	str	r3, [sp, #152]	; 0x98
  403cea:	dc01      	bgt.n	403cf0 <_svfprintf_r+0xd98>
  403cec:	3608      	adds	r6, #8
  403cee:	e008      	b.n	403d02 <_svfprintf_r+0xdaa>
  403cf0:	4650      	mov	r0, sl
  403cf2:	4659      	mov	r1, fp
  403cf4:	aa25      	add	r2, sp, #148	; 0x94
  403cf6:	f003 f9b3 	bl	407060 <__ssprint_r>
  403cfa:	2800      	cmp	r0, #0
  403cfc:	f040 80b7 	bne.w	403e6e <_svfprintf_r+0xf16>
  403d00:	ae32      	add	r6, sp, #200	; 0xc8
  403d02:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403d04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d06:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403d08:	4423      	add	r3, r4
  403d0a:	9327      	str	r3, [sp, #156]	; 0x9c
  403d0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d0e:	6035      	str	r5, [r6, #0]
  403d10:	3301      	adds	r3, #1
  403d12:	2b07      	cmp	r3, #7
  403d14:	6074      	str	r4, [r6, #4]
  403d16:	9326      	str	r3, [sp, #152]	; 0x98
  403d18:	dc01      	bgt.n	403d1e <_svfprintf_r+0xdc6>
  403d1a:	3608      	adds	r6, #8
  403d1c:	e008      	b.n	403d30 <_svfprintf_r+0xdd8>
  403d1e:	4650      	mov	r0, sl
  403d20:	4659      	mov	r1, fp
  403d22:	aa25      	add	r2, sp, #148	; 0x94
  403d24:	f003 f99c 	bl	407060 <__ssprint_r>
  403d28:	2800      	cmp	r0, #0
  403d2a:	f040 80a0 	bne.w	403e6e <_svfprintf_r+0xf16>
  403d2e:	ae32      	add	r6, sp, #200	; 0xc8
  403d30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403d34:	2200      	movs	r2, #0
  403d36:	2300      	movs	r3, #0
  403d38:	f004 f826 	bl	407d88 <__aeabi_dcmpeq>
  403d3c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403d3e:	1e6c      	subs	r4, r5, #1
  403d40:	b940      	cbnz	r0, 403d54 <_svfprintf_r+0xdfc>
  403d42:	9d07      	ldr	r5, [sp, #28]
  403d44:	1c6b      	adds	r3, r5, #1
  403d46:	e886 0018 	stmia.w	r6, {r3, r4}
  403d4a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403d4e:	3b01      	subs	r3, #1
  403d50:	4423      	add	r3, r4
  403d52:	e033      	b.n	403dbc <_svfprintf_r+0xe64>
  403d54:	2c00      	cmp	r4, #0
  403d56:	dd34      	ble.n	403dc2 <_svfprintf_r+0xe6a>
  403d58:	4b23      	ldr	r3, [pc, #140]	; (403de8 <_svfprintf_r+0xe90>)
  403d5a:	2c10      	cmp	r4, #16
  403d5c:	6033      	str	r3, [r6, #0]
  403d5e:	dd15      	ble.n	403d8c <_svfprintf_r+0xe34>
  403d60:	2310      	movs	r3, #16
  403d62:	6073      	str	r3, [r6, #4]
  403d64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d66:	3310      	adds	r3, #16
  403d68:	9327      	str	r3, [sp, #156]	; 0x9c
  403d6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d6c:	3301      	adds	r3, #1
  403d6e:	2b07      	cmp	r3, #7
  403d70:	9326      	str	r3, [sp, #152]	; 0x98
  403d72:	dc01      	bgt.n	403d78 <_svfprintf_r+0xe20>
  403d74:	3608      	adds	r6, #8
  403d76:	e007      	b.n	403d88 <_svfprintf_r+0xe30>
  403d78:	4650      	mov	r0, sl
  403d7a:	4659      	mov	r1, fp
  403d7c:	aa25      	add	r2, sp, #148	; 0x94
  403d7e:	f003 f96f 	bl	407060 <__ssprint_r>
  403d82:	2800      	cmp	r0, #0
  403d84:	d173      	bne.n	403e6e <_svfprintf_r+0xf16>
  403d86:	ae32      	add	r6, sp, #200	; 0xc8
  403d88:	3c10      	subs	r4, #16
  403d8a:	e7e5      	b.n	403d58 <_svfprintf_r+0xe00>
  403d8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d8e:	6074      	str	r4, [r6, #4]
  403d90:	441c      	add	r4, r3
  403d92:	9427      	str	r4, [sp, #156]	; 0x9c
  403d94:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d96:	3301      	adds	r3, #1
  403d98:	2b07      	cmp	r3, #7
  403d9a:	9326      	str	r3, [sp, #152]	; 0x98
  403d9c:	dd10      	ble.n	403dc0 <_svfprintf_r+0xe68>
  403d9e:	4650      	mov	r0, sl
  403da0:	4659      	mov	r1, fp
  403da2:	aa25      	add	r2, sp, #148	; 0x94
  403da4:	f003 f95c 	bl	407060 <__ssprint_r>
  403da8:	2800      	cmp	r0, #0
  403daa:	d160      	bne.n	403e6e <_svfprintf_r+0xf16>
  403dac:	ae32      	add	r6, sp, #200	; 0xc8
  403dae:	e008      	b.n	403dc2 <_svfprintf_r+0xe6a>
  403db0:	2301      	movs	r3, #1
  403db2:	9d07      	ldr	r5, [sp, #28]
  403db4:	6073      	str	r3, [r6, #4]
  403db6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403db8:	6035      	str	r5, [r6, #0]
  403dba:	3301      	adds	r3, #1
  403dbc:	9327      	str	r3, [sp, #156]	; 0x9c
  403dbe:	e7e9      	b.n	403d94 <_svfprintf_r+0xe3c>
  403dc0:	3608      	adds	r6, #8
  403dc2:	ab21      	add	r3, sp, #132	; 0x84
  403dc4:	6033      	str	r3, [r6, #0]
  403dc6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  403dc8:	e6ac      	b.n	403b24 <_svfprintf_r+0xbcc>
  403dca:	3608      	adds	r6, #8
  403dcc:	077b      	lsls	r3, r7, #29
  403dce:	d40d      	bmi.n	403dec <_svfprintf_r+0xe94>
  403dd0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403dd2:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dd4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403dd6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403dd8:	42a0      	cmp	r0, r4
  403dda:	bfac      	ite	ge
  403ddc:	182d      	addge	r5, r5, r0
  403dde:	192d      	addlt	r5, r5, r4
  403de0:	950f      	str	r5, [sp, #60]	; 0x3c
  403de2:	2b00      	cmp	r3, #0
  403de4:	d037      	beq.n	403e56 <_svfprintf_r+0xefe>
  403de6:	e030      	b.n	403e4a <_svfprintf_r+0xef2>
  403de8:	00408c26 	.word	0x00408c26
  403dec:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403dee:	980a      	ldr	r0, [sp, #40]	; 0x28
  403df0:	1a2c      	subs	r4, r5, r0
  403df2:	2c00      	cmp	r4, #0
  403df4:	ddec      	ble.n	403dd0 <_svfprintf_r+0xe78>
  403df6:	4b23      	ldr	r3, [pc, #140]	; (403e84 <_svfprintf_r+0xf2c>)
  403df8:	2c10      	cmp	r4, #16
  403dfa:	6033      	str	r3, [r6, #0]
  403dfc:	dd14      	ble.n	403e28 <_svfprintf_r+0xed0>
  403dfe:	2310      	movs	r3, #16
  403e00:	6073      	str	r3, [r6, #4]
  403e02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e04:	3310      	adds	r3, #16
  403e06:	9327      	str	r3, [sp, #156]	; 0x9c
  403e08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e0a:	3301      	adds	r3, #1
  403e0c:	2b07      	cmp	r3, #7
  403e0e:	9326      	str	r3, [sp, #152]	; 0x98
  403e10:	dc01      	bgt.n	403e16 <_svfprintf_r+0xebe>
  403e12:	3608      	adds	r6, #8
  403e14:	e006      	b.n	403e24 <_svfprintf_r+0xecc>
  403e16:	4650      	mov	r0, sl
  403e18:	4659      	mov	r1, fp
  403e1a:	aa25      	add	r2, sp, #148	; 0x94
  403e1c:	f003 f920 	bl	407060 <__ssprint_r>
  403e20:	bb28      	cbnz	r0, 403e6e <_svfprintf_r+0xf16>
  403e22:	ae32      	add	r6, sp, #200	; 0xc8
  403e24:	3c10      	subs	r4, #16
  403e26:	e7e6      	b.n	403df6 <_svfprintf_r+0xe9e>
  403e28:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e2a:	6074      	str	r4, [r6, #4]
  403e2c:	441c      	add	r4, r3
  403e2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e30:	9427      	str	r4, [sp, #156]	; 0x9c
  403e32:	3301      	adds	r3, #1
  403e34:	2b07      	cmp	r3, #7
  403e36:	9326      	str	r3, [sp, #152]	; 0x98
  403e38:	ddca      	ble.n	403dd0 <_svfprintf_r+0xe78>
  403e3a:	4650      	mov	r0, sl
  403e3c:	4659      	mov	r1, fp
  403e3e:	aa25      	add	r2, sp, #148	; 0x94
  403e40:	f003 f90e 	bl	407060 <__ssprint_r>
  403e44:	2800      	cmp	r0, #0
  403e46:	d0c3      	beq.n	403dd0 <_svfprintf_r+0xe78>
  403e48:	e011      	b.n	403e6e <_svfprintf_r+0xf16>
  403e4a:	4650      	mov	r0, sl
  403e4c:	4659      	mov	r1, fp
  403e4e:	aa25      	add	r2, sp, #148	; 0x94
  403e50:	f003 f906 	bl	407060 <__ssprint_r>
  403e54:	b958      	cbnz	r0, 403e6e <_svfprintf_r+0xf16>
  403e56:	2300      	movs	r3, #0
  403e58:	9326      	str	r3, [sp, #152]	; 0x98
  403e5a:	ae32      	add	r6, sp, #200	; 0xc8
  403e5c:	f7ff b8b1 	b.w	402fc2 <_svfprintf_r+0x6a>
  403e60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e62:	b123      	cbz	r3, 403e6e <_svfprintf_r+0xf16>
  403e64:	4650      	mov	r0, sl
  403e66:	4659      	mov	r1, fp
  403e68:	aa25      	add	r2, sp, #148	; 0x94
  403e6a:	f003 f8f9 	bl	407060 <__ssprint_r>
  403e6e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403e72:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403e74:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e78:	bf18      	it	ne
  403e7a:	f04f 30ff 	movne.w	r0, #4294967295
  403e7e:	b043      	add	sp, #268	; 0x10c
  403e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e84:	00408c16 	.word	0x00408c16

00403e88 <__sprint_r>:
  403e88:	6893      	ldr	r3, [r2, #8]
  403e8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e8e:	4681      	mov	r9, r0
  403e90:	460f      	mov	r7, r1
  403e92:	4614      	mov	r4, r2
  403e94:	b91b      	cbnz	r3, 403e9e <__sprint_r+0x16>
  403e96:	6053      	str	r3, [r2, #4]
  403e98:	4618      	mov	r0, r3
  403e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e9e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403ea0:	049d      	lsls	r5, r3, #18
  403ea2:	d51d      	bpl.n	403ee0 <__sprint_r+0x58>
  403ea4:	6815      	ldr	r5, [r2, #0]
  403ea6:	68a3      	ldr	r3, [r4, #8]
  403ea8:	3508      	adds	r5, #8
  403eaa:	b1bb      	cbz	r3, 403edc <__sprint_r+0x54>
  403eac:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403eb0:	f855 ac08 	ldr.w	sl, [r5, #-8]
  403eb4:	ea4f 0893 	mov.w	r8, r3, lsr #2
  403eb8:	2600      	movs	r6, #0
  403eba:	4546      	cmp	r6, r8
  403ebc:	da09      	bge.n	403ed2 <__sprint_r+0x4a>
  403ebe:	4648      	mov	r0, r9
  403ec0:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  403ec4:	463a      	mov	r2, r7
  403ec6:	f001 fcc3 	bl	405850 <_fputwc_r>
  403eca:	1c43      	adds	r3, r0, #1
  403ecc:	d00a      	beq.n	403ee4 <__sprint_r+0x5c>
  403ece:	3601      	adds	r6, #1
  403ed0:	e7f3      	b.n	403eba <__sprint_r+0x32>
  403ed2:	68a3      	ldr	r3, [r4, #8]
  403ed4:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  403ed8:	60a3      	str	r3, [r4, #8]
  403eda:	e7e4      	b.n	403ea6 <__sprint_r+0x1e>
  403edc:	4618      	mov	r0, r3
  403ede:	e001      	b.n	403ee4 <__sprint_r+0x5c>
  403ee0:	f001 fe28 	bl	405b34 <__sfvwrite_r>
  403ee4:	2300      	movs	r3, #0
  403ee6:	60a3      	str	r3, [r4, #8]
  403ee8:	6063      	str	r3, [r4, #4]
  403eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403eee <_vfiprintf_r>:
  403eee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ef2:	b0ad      	sub	sp, #180	; 0xb4
  403ef4:	4688      	mov	r8, r1
  403ef6:	9202      	str	r2, [sp, #8]
  403ef8:	461c      	mov	r4, r3
  403efa:	461e      	mov	r6, r3
  403efc:	4683      	mov	fp, r0
  403efe:	b118      	cbz	r0, 403f08 <_vfiprintf_r+0x1a>
  403f00:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f02:	b90b      	cbnz	r3, 403f08 <_vfiprintf_r+0x1a>
  403f04:	f001 fbc4 	bl	405690 <__sinit>
  403f08:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403f0c:	0498      	lsls	r0, r3, #18
  403f0e:	d409      	bmi.n	403f24 <_vfiprintf_r+0x36>
  403f10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403f14:	f8a8 300c 	strh.w	r3, [r8, #12]
  403f18:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  403f1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403f20:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  403f24:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403f28:	0719      	lsls	r1, r3, #28
  403f2a:	d509      	bpl.n	403f40 <_vfiprintf_r+0x52>
  403f2c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403f30:	b133      	cbz	r3, 403f40 <_vfiprintf_r+0x52>
  403f32:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403f36:	f003 031a 	and.w	r3, r3, #26
  403f3a:	2b0a      	cmp	r3, #10
  403f3c:	d114      	bne.n	403f68 <_vfiprintf_r+0x7a>
  403f3e:	e008      	b.n	403f52 <_vfiprintf_r+0x64>
  403f40:	4658      	mov	r0, fp
  403f42:	4641      	mov	r1, r8
  403f44:	f000 fc26 	bl	404794 <__swsetup_r>
  403f48:	2800      	cmp	r0, #0
  403f4a:	d0f2      	beq.n	403f32 <_vfiprintf_r+0x44>
  403f4c:	f04f 30ff 	mov.w	r0, #4294967295
  403f50:	e3d9      	b.n	404706 <_vfiprintf_r+0x818>
  403f52:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  403f56:	2b00      	cmp	r3, #0
  403f58:	db06      	blt.n	403f68 <_vfiprintf_r+0x7a>
  403f5a:	4658      	mov	r0, fp
  403f5c:	4641      	mov	r1, r8
  403f5e:	9a02      	ldr	r2, [sp, #8]
  403f60:	4623      	mov	r3, r4
  403f62:	f000 fbe1 	bl	404728 <__sbprintf>
  403f66:	e3ce      	b.n	404706 <_vfiprintf_r+0x818>
  403f68:	2300      	movs	r3, #0
  403f6a:	aa1c      	add	r2, sp, #112	; 0x70
  403f6c:	920f      	str	r2, [sp, #60]	; 0x3c
  403f6e:	9311      	str	r3, [sp, #68]	; 0x44
  403f70:	9310      	str	r3, [sp, #64]	; 0x40
  403f72:	4694      	mov	ip, r2
  403f74:	930a      	str	r3, [sp, #40]	; 0x28
  403f76:	9305      	str	r3, [sp, #20]
  403f78:	9b02      	ldr	r3, [sp, #8]
  403f7a:	461c      	mov	r4, r3
  403f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
  403f80:	b91a      	cbnz	r2, 403f8a <_vfiprintf_r+0x9c>
  403f82:	9802      	ldr	r0, [sp, #8]
  403f84:	1a25      	subs	r5, r4, r0
  403f86:	d103      	bne.n	403f90 <_vfiprintf_r+0xa2>
  403f88:	e01d      	b.n	403fc6 <_vfiprintf_r+0xd8>
  403f8a:	2a25      	cmp	r2, #37	; 0x25
  403f8c:	d1f5      	bne.n	403f7a <_vfiprintf_r+0x8c>
  403f8e:	e7f8      	b.n	403f82 <_vfiprintf_r+0x94>
  403f90:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f92:	9902      	ldr	r1, [sp, #8]
  403f94:	442b      	add	r3, r5
  403f96:	9311      	str	r3, [sp, #68]	; 0x44
  403f98:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f9a:	e88c 0022 	stmia.w	ip, {r1, r5}
  403f9e:	3301      	adds	r3, #1
  403fa0:	2b07      	cmp	r3, #7
  403fa2:	9310      	str	r3, [sp, #64]	; 0x40
  403fa4:	dc02      	bgt.n	403fac <_vfiprintf_r+0xbe>
  403fa6:	f10c 0c08 	add.w	ip, ip, #8
  403faa:	e009      	b.n	403fc0 <_vfiprintf_r+0xd2>
  403fac:	4658      	mov	r0, fp
  403fae:	4641      	mov	r1, r8
  403fb0:	aa0f      	add	r2, sp, #60	; 0x3c
  403fb2:	f7ff ff69 	bl	403e88 <__sprint_r>
  403fb6:	2800      	cmp	r0, #0
  403fb8:	f040 839f 	bne.w	4046fa <_vfiprintf_r+0x80c>
  403fbc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403fc0:	9a05      	ldr	r2, [sp, #20]
  403fc2:	442a      	add	r2, r5
  403fc4:	9205      	str	r2, [sp, #20]
  403fc6:	7823      	ldrb	r3, [r4, #0]
  403fc8:	2b00      	cmp	r3, #0
  403fca:	f000 838f 	beq.w	4046ec <_vfiprintf_r+0x7fe>
  403fce:	2200      	movs	r2, #0
  403fd0:	3401      	adds	r4, #1
  403fd2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403fd6:	f04f 3aff 	mov.w	sl, #4294967295
  403fda:	9204      	str	r2, [sp, #16]
  403fdc:	4617      	mov	r7, r2
  403fde:	1c65      	adds	r5, r4, #1
  403fe0:	7823      	ldrb	r3, [r4, #0]
  403fe2:	9502      	str	r5, [sp, #8]
  403fe4:	2b58      	cmp	r3, #88	; 0x58
  403fe6:	d064      	beq.n	4040b2 <_vfiprintf_r+0x1c4>
  403fe8:	dc2d      	bgt.n	404046 <_vfiprintf_r+0x158>
  403fea:	2b2e      	cmp	r3, #46	; 0x2e
  403fec:	d076      	beq.n	4040dc <_vfiprintf_r+0x1ee>
  403fee:	dc12      	bgt.n	404016 <_vfiprintf_r+0x128>
  403ff0:	2b2a      	cmp	r3, #42	; 0x2a
  403ff2:	d066      	beq.n	4040c2 <_vfiprintf_r+0x1d4>
  403ff4:	dc08      	bgt.n	404008 <_vfiprintf_r+0x11a>
  403ff6:	2b20      	cmp	r3, #32
  403ff8:	d05f      	beq.n	4040ba <_vfiprintf_r+0x1cc>
  403ffa:	2b23      	cmp	r3, #35	; 0x23
  403ffc:	f040 8200 	bne.w	404400 <_vfiprintf_r+0x512>
  404000:	f047 0701 	orr.w	r7, r7, #1
  404004:	9c02      	ldr	r4, [sp, #8]
  404006:	e7ea      	b.n	403fde <_vfiprintf_r+0xf0>
  404008:	2b2b      	cmp	r3, #43	; 0x2b
  40400a:	d101      	bne.n	404010 <_vfiprintf_r+0x122>
  40400c:	461a      	mov	r2, r3
  40400e:	e7f9      	b.n	404004 <_vfiprintf_r+0x116>
  404010:	2b2d      	cmp	r3, #45	; 0x2d
  404012:	d060      	beq.n	4040d6 <_vfiprintf_r+0x1e8>
  404014:	e1f4      	b.n	404400 <_vfiprintf_r+0x512>
  404016:	2b39      	cmp	r3, #57	; 0x39
  404018:	dc07      	bgt.n	40402a <_vfiprintf_r+0x13c>
  40401a:	2b31      	cmp	r3, #49	; 0x31
  40401c:	da7f      	bge.n	40411e <_vfiprintf_r+0x230>
  40401e:	2b30      	cmp	r3, #48	; 0x30
  404020:	f040 81ee 	bne.w	404400 <_vfiprintf_r+0x512>
  404024:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  404028:	e7ec      	b.n	404004 <_vfiprintf_r+0x116>
  40402a:	2b4f      	cmp	r3, #79	; 0x4f
  40402c:	f000 80e0 	beq.w	4041f0 <_vfiprintf_r+0x302>
  404030:	2b55      	cmp	r3, #85	; 0x55
  404032:	f000 8120 	beq.w	404276 <_vfiprintf_r+0x388>
  404036:	2b44      	cmp	r3, #68	; 0x44
  404038:	f040 81e2 	bne.w	404400 <_vfiprintf_r+0x512>
  40403c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404040:	f047 0710 	orr.w	r7, r7, #16
  404044:	e094      	b.n	404170 <_vfiprintf_r+0x282>
  404046:	2b6e      	cmp	r3, #110	; 0x6e
  404048:	f000 80b6 	beq.w	4041b8 <_vfiprintf_r+0x2ca>
  40404c:	dc0d      	bgt.n	40406a <_vfiprintf_r+0x17c>
  40404e:	2b68      	cmp	r3, #104	; 0x68
  404050:	d076      	beq.n	404140 <_vfiprintf_r+0x252>
  404052:	dc05      	bgt.n	404060 <_vfiprintf_r+0x172>
  404054:	2b63      	cmp	r3, #99	; 0x63
  404056:	f000 8083 	beq.w	404160 <_vfiprintf_r+0x272>
  40405a:	2b64      	cmp	r3, #100	; 0x64
  40405c:	d026      	beq.n	4040ac <_vfiprintf_r+0x1be>
  40405e:	e1cf      	b.n	404400 <_vfiprintf_r+0x512>
  404060:	2b69      	cmp	r3, #105	; 0x69
  404062:	d023      	beq.n	4040ac <_vfiprintf_r+0x1be>
  404064:	2b6c      	cmp	r3, #108	; 0x6c
  404066:	d06e      	beq.n	404146 <_vfiprintf_r+0x258>
  404068:	e1ca      	b.n	404400 <_vfiprintf_r+0x512>
  40406a:	2b71      	cmp	r3, #113	; 0x71
  40406c:	d075      	beq.n	40415a <_vfiprintf_r+0x26c>
  40406e:	dc13      	bgt.n	404098 <_vfiprintf_r+0x1aa>
  404070:	2b6f      	cmp	r3, #111	; 0x6f
  404072:	f000 80bf 	beq.w	4041f4 <_vfiprintf_r+0x306>
  404076:	2b70      	cmp	r3, #112	; 0x70
  404078:	f040 81c2 	bne.w	404400 <_vfiprintf_r+0x512>
  40407c:	2330      	movs	r3, #48	; 0x30
  40407e:	48a0      	ldr	r0, [pc, #640]	; (404300 <_vfiprintf_r+0x412>)
  404080:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  404084:	2378      	movs	r3, #120	; 0x78
  404086:	6834      	ldr	r4, [r6, #0]
  404088:	2500      	movs	r5, #0
  40408a:	f047 0702 	orr.w	r7, r7, #2
  40408e:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  404092:	3604      	adds	r6, #4
  404094:	900a      	str	r0, [sp, #40]	; 0x28
  404096:	e12e      	b.n	4042f6 <_vfiprintf_r+0x408>
  404098:	2b75      	cmp	r3, #117	; 0x75
  40409a:	f000 80ee 	beq.w	40427a <_vfiprintf_r+0x38c>
  40409e:	2b78      	cmp	r3, #120	; 0x78
  4040a0:	f000 8103 	beq.w	4042aa <_vfiprintf_r+0x3bc>
  4040a4:	2b73      	cmp	r3, #115	; 0x73
  4040a6:	f040 81ab 	bne.w	404400 <_vfiprintf_r+0x512>
  4040aa:	e0bf      	b.n	40422c <_vfiprintf_r+0x33e>
  4040ac:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4040b0:	e05e      	b.n	404170 <_vfiprintf_r+0x282>
  4040b2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4040b6:	4c93      	ldr	r4, [pc, #588]	; (404304 <_vfiprintf_r+0x416>)
  4040b8:	e0fa      	b.n	4042b0 <_vfiprintf_r+0x3c2>
  4040ba:	2a00      	cmp	r2, #0
  4040bc:	bf08      	it	eq
  4040be:	2220      	moveq	r2, #32
  4040c0:	e7a0      	b.n	404004 <_vfiprintf_r+0x116>
  4040c2:	1d33      	adds	r3, r6, #4
  4040c4:	6836      	ldr	r6, [r6, #0]
  4040c6:	2e00      	cmp	r6, #0
  4040c8:	9604      	str	r6, [sp, #16]
  4040ca:	db01      	blt.n	4040d0 <_vfiprintf_r+0x1e2>
  4040cc:	461e      	mov	r6, r3
  4040ce:	e799      	b.n	404004 <_vfiprintf_r+0x116>
  4040d0:	4275      	negs	r5, r6
  4040d2:	9504      	str	r5, [sp, #16]
  4040d4:	461e      	mov	r6, r3
  4040d6:	f047 0704 	orr.w	r7, r7, #4
  4040da:	e793      	b.n	404004 <_vfiprintf_r+0x116>
  4040dc:	9c02      	ldr	r4, [sp, #8]
  4040de:	7823      	ldrb	r3, [r4, #0]
  4040e0:	1c61      	adds	r1, r4, #1
  4040e2:	2b2a      	cmp	r3, #42	; 0x2a
  4040e4:	d002      	beq.n	4040ec <_vfiprintf_r+0x1fe>
  4040e6:	f04f 0a00 	mov.w	sl, #0
  4040ea:	e00a      	b.n	404102 <_vfiprintf_r+0x214>
  4040ec:	f8d6 a000 	ldr.w	sl, [r6]
  4040f0:	1d33      	adds	r3, r6, #4
  4040f2:	f1ba 0f00 	cmp.w	sl, #0
  4040f6:	461e      	mov	r6, r3
  4040f8:	9102      	str	r1, [sp, #8]
  4040fa:	da83      	bge.n	404004 <_vfiprintf_r+0x116>
  4040fc:	f04f 3aff 	mov.w	sl, #4294967295
  404100:	e780      	b.n	404004 <_vfiprintf_r+0x116>
  404102:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404106:	2809      	cmp	r0, #9
  404108:	d805      	bhi.n	404116 <_vfiprintf_r+0x228>
  40410a:	230a      	movs	r3, #10
  40410c:	fb03 0a0a 	mla	sl, r3, sl, r0
  404110:	f811 3b01 	ldrb.w	r3, [r1], #1
  404114:	e7f5      	b.n	404102 <_vfiprintf_r+0x214>
  404116:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  40411a:	9102      	str	r1, [sp, #8]
  40411c:	e762      	b.n	403fe4 <_vfiprintf_r+0xf6>
  40411e:	2500      	movs	r5, #0
  404120:	9504      	str	r5, [sp, #16]
  404122:	9c04      	ldr	r4, [sp, #16]
  404124:	3b30      	subs	r3, #48	; 0x30
  404126:	210a      	movs	r1, #10
  404128:	fb01 3404 	mla	r4, r1, r4, r3
  40412c:	9902      	ldr	r1, [sp, #8]
  40412e:	9404      	str	r4, [sp, #16]
  404130:	f811 3b01 	ldrb.w	r3, [r1], #1
  404134:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404138:	2809      	cmp	r0, #9
  40413a:	d8ee      	bhi.n	40411a <_vfiprintf_r+0x22c>
  40413c:	9102      	str	r1, [sp, #8]
  40413e:	e7f0      	b.n	404122 <_vfiprintf_r+0x234>
  404140:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  404144:	e75e      	b.n	404004 <_vfiprintf_r+0x116>
  404146:	9d02      	ldr	r5, [sp, #8]
  404148:	782b      	ldrb	r3, [r5, #0]
  40414a:	2b6c      	cmp	r3, #108	; 0x6c
  40414c:	d102      	bne.n	404154 <_vfiprintf_r+0x266>
  40414e:	3501      	adds	r5, #1
  404150:	9502      	str	r5, [sp, #8]
  404152:	e002      	b.n	40415a <_vfiprintf_r+0x26c>
  404154:	f047 0710 	orr.w	r7, r7, #16
  404158:	e754      	b.n	404004 <_vfiprintf_r+0x116>
  40415a:	f047 0720 	orr.w	r7, r7, #32
  40415e:	e751      	b.n	404004 <_vfiprintf_r+0x116>
  404160:	6833      	ldr	r3, [r6, #0]
  404162:	2500      	movs	r5, #0
  404164:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404168:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40416c:	3604      	adds	r6, #4
  40416e:	e151      	b.n	404414 <_vfiprintf_r+0x526>
  404170:	06ba      	lsls	r2, r7, #26
  404172:	d507      	bpl.n	404184 <_vfiprintf_r+0x296>
  404174:	3607      	adds	r6, #7
  404176:	f026 0307 	bic.w	r3, r6, #7
  40417a:	f103 0608 	add.w	r6, r3, #8
  40417e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404182:	e00d      	b.n	4041a0 <_vfiprintf_r+0x2b2>
  404184:	f017 0f10 	tst.w	r7, #16
  404188:	f106 0304 	add.w	r3, r6, #4
  40418c:	d001      	beq.n	404192 <_vfiprintf_r+0x2a4>
  40418e:	6834      	ldr	r4, [r6, #0]
  404190:	e004      	b.n	40419c <_vfiprintf_r+0x2ae>
  404192:	6834      	ldr	r4, [r6, #0]
  404194:	f017 0f40 	tst.w	r7, #64	; 0x40
  404198:	bf18      	it	ne
  40419a:	b224      	sxthne	r4, r4
  40419c:	17e5      	asrs	r5, r4, #31
  40419e:	461e      	mov	r6, r3
  4041a0:	2c00      	cmp	r4, #0
  4041a2:	f175 0000 	sbcs.w	r0, r5, #0
  4041a6:	f280 80af 	bge.w	404308 <_vfiprintf_r+0x41a>
  4041aa:	232d      	movs	r3, #45	; 0x2d
  4041ac:	4264      	negs	r4, r4
  4041ae:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4041b2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4041b6:	e0a7      	b.n	404308 <_vfiprintf_r+0x41a>
  4041b8:	f017 0f20 	tst.w	r7, #32
  4041bc:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4041c0:	f106 0104 	add.w	r1, r6, #4
  4041c4:	d007      	beq.n	4041d6 <_vfiprintf_r+0x2e8>
  4041c6:	9c05      	ldr	r4, [sp, #20]
  4041c8:	6830      	ldr	r0, [r6, #0]
  4041ca:	17e5      	asrs	r5, r4, #31
  4041cc:	4622      	mov	r2, r4
  4041ce:	462b      	mov	r3, r5
  4041d0:	e9c0 2300 	strd	r2, r3, [r0]
  4041d4:	e00a      	b.n	4041ec <_vfiprintf_r+0x2fe>
  4041d6:	06fb      	lsls	r3, r7, #27
  4041d8:	d405      	bmi.n	4041e6 <_vfiprintf_r+0x2f8>
  4041da:	067f      	lsls	r7, r7, #25
  4041dc:	d503      	bpl.n	4041e6 <_vfiprintf_r+0x2f8>
  4041de:	6833      	ldr	r3, [r6, #0]
  4041e0:	9c05      	ldr	r4, [sp, #20]
  4041e2:	801c      	strh	r4, [r3, #0]
  4041e4:	e002      	b.n	4041ec <_vfiprintf_r+0x2fe>
  4041e6:	6833      	ldr	r3, [r6, #0]
  4041e8:	9d05      	ldr	r5, [sp, #20]
  4041ea:	601d      	str	r5, [r3, #0]
  4041ec:	460e      	mov	r6, r1
  4041ee:	e6c3      	b.n	403f78 <_vfiprintf_r+0x8a>
  4041f0:	f047 0710 	orr.w	r7, r7, #16
  4041f4:	f017 0320 	ands.w	r3, r7, #32
  4041f8:	d008      	beq.n	40420c <_vfiprintf_r+0x31e>
  4041fa:	3607      	adds	r6, #7
  4041fc:	f026 0307 	bic.w	r3, r6, #7
  404200:	f103 0608 	add.w	r6, r3, #8
  404204:	e9d3 4500 	ldrd	r4, r5, [r3]
  404208:	2300      	movs	r3, #0
  40420a:	e075      	b.n	4042f8 <_vfiprintf_r+0x40a>
  40420c:	f017 0110 	ands.w	r1, r7, #16
  404210:	f106 0204 	add.w	r2, r6, #4
  404214:	d106      	bne.n	404224 <_vfiprintf_r+0x336>
  404216:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  40421a:	d003      	beq.n	404224 <_vfiprintf_r+0x336>
  40421c:	8834      	ldrh	r4, [r6, #0]
  40421e:	2500      	movs	r5, #0
  404220:	4616      	mov	r6, r2
  404222:	e7f1      	b.n	404208 <_vfiprintf_r+0x31a>
  404224:	6834      	ldr	r4, [r6, #0]
  404226:	2500      	movs	r5, #0
  404228:	4616      	mov	r6, r2
  40422a:	e065      	b.n	4042f8 <_vfiprintf_r+0x40a>
  40422c:	f8d6 9000 	ldr.w	r9, [r6]
  404230:	2300      	movs	r3, #0
  404232:	459a      	cmp	sl, r3
  404234:	f106 0604 	add.w	r6, r6, #4
  404238:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40423c:	4648      	mov	r0, r9
  40423e:	db11      	blt.n	404264 <_vfiprintf_r+0x376>
  404240:	4619      	mov	r1, r3
  404242:	4652      	mov	r2, sl
  404244:	f8cd c004 	str.w	ip, [sp, #4]
  404248:	f002 f8b8 	bl	4063bc <memchr>
  40424c:	f8dd c004 	ldr.w	ip, [sp, #4]
  404250:	2800      	cmp	r0, #0
  404252:	f000 80e4 	beq.w	40441e <_vfiprintf_r+0x530>
  404256:	ebc9 0000 	rsb	r0, r9, r0
  40425a:	4550      	cmp	r0, sl
  40425c:	bfb8      	it	lt
  40425e:	4682      	movlt	sl, r0
  404260:	2500      	movs	r5, #0
  404262:	e0dd      	b.n	404420 <_vfiprintf_r+0x532>
  404264:	f8cd c004 	str.w	ip, [sp, #4]
  404268:	f002 fef1 	bl	40704e <strlen>
  40426c:	2500      	movs	r5, #0
  40426e:	4682      	mov	sl, r0
  404270:	f8dd c004 	ldr.w	ip, [sp, #4]
  404274:	e0d4      	b.n	404420 <_vfiprintf_r+0x532>
  404276:	f047 0710 	orr.w	r7, r7, #16
  40427a:	06bd      	lsls	r5, r7, #26
  40427c:	d507      	bpl.n	40428e <_vfiprintf_r+0x3a0>
  40427e:	3607      	adds	r6, #7
  404280:	f026 0307 	bic.w	r3, r6, #7
  404284:	f103 0608 	add.w	r6, r3, #8
  404288:	e9d3 4500 	ldrd	r4, r5, [r3]
  40428c:	e00b      	b.n	4042a6 <_vfiprintf_r+0x3b8>
  40428e:	f017 0f10 	tst.w	r7, #16
  404292:	f106 0304 	add.w	r3, r6, #4
  404296:	d103      	bne.n	4042a0 <_vfiprintf_r+0x3b2>
  404298:	067c      	lsls	r4, r7, #25
  40429a:	d501      	bpl.n	4042a0 <_vfiprintf_r+0x3b2>
  40429c:	8834      	ldrh	r4, [r6, #0]
  40429e:	e000      	b.n	4042a2 <_vfiprintf_r+0x3b4>
  4042a0:	6834      	ldr	r4, [r6, #0]
  4042a2:	2500      	movs	r5, #0
  4042a4:	461e      	mov	r6, r3
  4042a6:	2301      	movs	r3, #1
  4042a8:	e026      	b.n	4042f8 <_vfiprintf_r+0x40a>
  4042aa:	4c15      	ldr	r4, [pc, #84]	; (404300 <_vfiprintf_r+0x412>)
  4042ac:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042b0:	06b8      	lsls	r0, r7, #26
  4042b2:	940a      	str	r4, [sp, #40]	; 0x28
  4042b4:	d507      	bpl.n	4042c6 <_vfiprintf_r+0x3d8>
  4042b6:	3607      	adds	r6, #7
  4042b8:	f026 0207 	bic.w	r2, r6, #7
  4042bc:	f102 0608 	add.w	r6, r2, #8
  4042c0:	e9d2 4500 	ldrd	r4, r5, [r2]
  4042c4:	e00b      	b.n	4042de <_vfiprintf_r+0x3f0>
  4042c6:	f017 0f10 	tst.w	r7, #16
  4042ca:	f106 0204 	add.w	r2, r6, #4
  4042ce:	d103      	bne.n	4042d8 <_vfiprintf_r+0x3ea>
  4042d0:	0679      	lsls	r1, r7, #25
  4042d2:	d501      	bpl.n	4042d8 <_vfiprintf_r+0x3ea>
  4042d4:	8834      	ldrh	r4, [r6, #0]
  4042d6:	e000      	b.n	4042da <_vfiprintf_r+0x3ec>
  4042d8:	6834      	ldr	r4, [r6, #0]
  4042da:	2500      	movs	r5, #0
  4042dc:	4616      	mov	r6, r2
  4042de:	07fa      	lsls	r2, r7, #31
  4042e0:	d509      	bpl.n	4042f6 <_vfiprintf_r+0x408>
  4042e2:	ea54 0005 	orrs.w	r0, r4, r5
  4042e6:	d006      	beq.n	4042f6 <_vfiprintf_r+0x408>
  4042e8:	2230      	movs	r2, #48	; 0x30
  4042ea:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4042ee:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4042f2:	f047 0702 	orr.w	r7, r7, #2
  4042f6:	2302      	movs	r3, #2
  4042f8:	2200      	movs	r2, #0
  4042fa:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042fe:	e004      	b.n	40430a <_vfiprintf_r+0x41c>
  404300:	00408c57 	.word	0x00408c57
  404304:	00408c46 	.word	0x00408c46
  404308:	2301      	movs	r3, #1
  40430a:	f1ba 0f00 	cmp.w	sl, #0
  40430e:	bfa8      	it	ge
  404310:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  404314:	ea54 0105 	orrs.w	r1, r4, r5
  404318:	d102      	bne.n	404320 <_vfiprintf_r+0x432>
  40431a:	f1ba 0f00 	cmp.w	sl, #0
  40431e:	d05e      	beq.n	4043de <_vfiprintf_r+0x4f0>
  404320:	2b01      	cmp	r3, #1
  404322:	d01f      	beq.n	404364 <_vfiprintf_r+0x476>
  404324:	2b02      	cmp	r3, #2
  404326:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  40432a:	d045      	beq.n	4043b8 <_vfiprintf_r+0x4ca>
  40432c:	08e0      	lsrs	r0, r4, #3
  40432e:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  404332:	08e8      	lsrs	r0, r5, #3
  404334:	f004 0207 	and.w	r2, r4, #7
  404338:	9106      	str	r1, [sp, #24]
  40433a:	9007      	str	r0, [sp, #28]
  40433c:	3230      	adds	r2, #48	; 0x30
  40433e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  404342:	ea54 0105 	orrs.w	r1, r4, r5
  404346:	4699      	mov	r9, r3
  404348:	701a      	strb	r2, [r3, #0]
  40434a:	f103 33ff 	add.w	r3, r3, #4294967295
  40434e:	d1ed      	bne.n	40432c <_vfiprintf_r+0x43e>
  404350:	07f8      	lsls	r0, r7, #31
  404352:	4649      	mov	r1, r9
  404354:	d54e      	bpl.n	4043f4 <_vfiprintf_r+0x506>
  404356:	2a30      	cmp	r2, #48	; 0x30
  404358:	d04c      	beq.n	4043f4 <_vfiprintf_r+0x506>
  40435a:	4699      	mov	r9, r3
  40435c:	2330      	movs	r3, #48	; 0x30
  40435e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404362:	e047      	b.n	4043f4 <_vfiprintf_r+0x506>
  404364:	2d00      	cmp	r5, #0
  404366:	bf08      	it	eq
  404368:	2c0a      	cmpeq	r4, #10
  40436a:	d205      	bcs.n	404378 <_vfiprintf_r+0x48a>
  40436c:	3430      	adds	r4, #48	; 0x30
  40436e:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404372:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  404376:	e03d      	b.n	4043f4 <_vfiprintf_r+0x506>
  404378:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  40437c:	9203      	str	r2, [sp, #12]
  40437e:	4620      	mov	r0, r4
  404380:	4629      	mov	r1, r5
  404382:	220a      	movs	r2, #10
  404384:	2300      	movs	r3, #0
  404386:	f8cd c004 	str.w	ip, [sp, #4]
  40438a:	f003 fd57 	bl	407e3c <__aeabi_uldivmod>
  40438e:	9b03      	ldr	r3, [sp, #12]
  404390:	3230      	adds	r2, #48	; 0x30
  404392:	f803 2901 	strb.w	r2, [r3], #-1
  404396:	4620      	mov	r0, r4
  404398:	4629      	mov	r1, r5
  40439a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40439e:	220a      	movs	r2, #10
  4043a0:	9303      	str	r3, [sp, #12]
  4043a2:	2300      	movs	r3, #0
  4043a4:	f003 fd4a 	bl	407e3c <__aeabi_uldivmod>
  4043a8:	4604      	mov	r4, r0
  4043aa:	460d      	mov	r5, r1
  4043ac:	ea54 0005 	orrs.w	r0, r4, r5
  4043b0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4043b4:	d1e3      	bne.n	40437e <_vfiprintf_r+0x490>
  4043b6:	e01d      	b.n	4043f4 <_vfiprintf_r+0x506>
  4043b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4043ba:	f004 020f 	and.w	r2, r4, #15
  4043be:	5c8a      	ldrb	r2, [r1, r2]
  4043c0:	4699      	mov	r9, r3
  4043c2:	f803 2901 	strb.w	r2, [r3], #-1
  4043c6:	0922      	lsrs	r2, r4, #4
  4043c8:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4043cc:	0929      	lsrs	r1, r5, #4
  4043ce:	9008      	str	r0, [sp, #32]
  4043d0:	9109      	str	r1, [sp, #36]	; 0x24
  4043d2:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4043d6:	ea54 0205 	orrs.w	r2, r4, r5
  4043da:	d1ed      	bne.n	4043b8 <_vfiprintf_r+0x4ca>
  4043dc:	e00a      	b.n	4043f4 <_vfiprintf_r+0x506>
  4043de:	b93b      	cbnz	r3, 4043f0 <_vfiprintf_r+0x502>
  4043e0:	07f9      	lsls	r1, r7, #31
  4043e2:	d505      	bpl.n	4043f0 <_vfiprintf_r+0x502>
  4043e4:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4043e8:	2330      	movs	r3, #48	; 0x30
  4043ea:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4043ee:	e001      	b.n	4043f4 <_vfiprintf_r+0x506>
  4043f0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4043f4:	4655      	mov	r5, sl
  4043f6:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4043fa:	ebc9 0a0a 	rsb	sl, r9, sl
  4043fe:	e00f      	b.n	404420 <_vfiprintf_r+0x532>
  404400:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404404:	2b00      	cmp	r3, #0
  404406:	f000 8171 	beq.w	4046ec <_vfiprintf_r+0x7fe>
  40440a:	2500      	movs	r5, #0
  40440c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404410:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404414:	f04f 0a01 	mov.w	sl, #1
  404418:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  40441c:	e000      	b.n	404420 <_vfiprintf_r+0x532>
  40441e:	4605      	mov	r5, r0
  404420:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  404424:	45aa      	cmp	sl, r5
  404426:	bfac      	ite	ge
  404428:	4654      	movge	r4, sl
  40442a:	462c      	movlt	r4, r5
  40442c:	b103      	cbz	r3, 404430 <_vfiprintf_r+0x542>
  40442e:	3401      	adds	r4, #1
  404430:	f017 0302 	ands.w	r3, r7, #2
  404434:	9303      	str	r3, [sp, #12]
  404436:	bf18      	it	ne
  404438:	3402      	addne	r4, #2
  40443a:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40443e:	930b      	str	r3, [sp, #44]	; 0x2c
  404440:	d13b      	bne.n	4044ba <_vfiprintf_r+0x5cc>
  404442:	9804      	ldr	r0, [sp, #16]
  404444:	1b03      	subs	r3, r0, r4
  404446:	2b00      	cmp	r3, #0
  404448:	dd37      	ble.n	4044ba <_vfiprintf_r+0x5cc>
  40444a:	4aa6      	ldr	r2, [pc, #664]	; (4046e4 <_vfiprintf_r+0x7f6>)
  40444c:	2b10      	cmp	r3, #16
  40444e:	f8cc 2000 	str.w	r2, [ip]
  404452:	dd1b      	ble.n	40448c <_vfiprintf_r+0x59e>
  404454:	2210      	movs	r2, #16
  404456:	f8cc 2004 	str.w	r2, [ip, #4]
  40445a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40445c:	3210      	adds	r2, #16
  40445e:	9211      	str	r2, [sp, #68]	; 0x44
  404460:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404462:	3201      	adds	r2, #1
  404464:	2a07      	cmp	r2, #7
  404466:	9210      	str	r2, [sp, #64]	; 0x40
  404468:	dc02      	bgt.n	404470 <_vfiprintf_r+0x582>
  40446a:	f10c 0c08 	add.w	ip, ip, #8
  40446e:	e00b      	b.n	404488 <_vfiprintf_r+0x59a>
  404470:	4658      	mov	r0, fp
  404472:	4641      	mov	r1, r8
  404474:	aa0f      	add	r2, sp, #60	; 0x3c
  404476:	9301      	str	r3, [sp, #4]
  404478:	f7ff fd06 	bl	403e88 <__sprint_r>
  40447c:	9b01      	ldr	r3, [sp, #4]
  40447e:	2800      	cmp	r0, #0
  404480:	f040 813b 	bne.w	4046fa <_vfiprintf_r+0x80c>
  404484:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404488:	3b10      	subs	r3, #16
  40448a:	e7de      	b.n	40444a <_vfiprintf_r+0x55c>
  40448c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40448e:	f8cc 3004 	str.w	r3, [ip, #4]
  404492:	4413      	add	r3, r2
  404494:	9311      	str	r3, [sp, #68]	; 0x44
  404496:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404498:	3301      	adds	r3, #1
  40449a:	2b07      	cmp	r3, #7
  40449c:	9310      	str	r3, [sp, #64]	; 0x40
  40449e:	dc02      	bgt.n	4044a6 <_vfiprintf_r+0x5b8>
  4044a0:	f10c 0c08 	add.w	ip, ip, #8
  4044a4:	e009      	b.n	4044ba <_vfiprintf_r+0x5cc>
  4044a6:	4658      	mov	r0, fp
  4044a8:	4641      	mov	r1, r8
  4044aa:	aa0f      	add	r2, sp, #60	; 0x3c
  4044ac:	f7ff fcec 	bl	403e88 <__sprint_r>
  4044b0:	2800      	cmp	r0, #0
  4044b2:	f040 8122 	bne.w	4046fa <_vfiprintf_r+0x80c>
  4044b6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4044ba:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4044be:	b1db      	cbz	r3, 4044f8 <_vfiprintf_r+0x60a>
  4044c0:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4044c4:	f8cc 3000 	str.w	r3, [ip]
  4044c8:	2301      	movs	r3, #1
  4044ca:	f8cc 3004 	str.w	r3, [ip, #4]
  4044ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044d0:	3301      	adds	r3, #1
  4044d2:	9311      	str	r3, [sp, #68]	; 0x44
  4044d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4044d6:	3301      	adds	r3, #1
  4044d8:	2b07      	cmp	r3, #7
  4044da:	9310      	str	r3, [sp, #64]	; 0x40
  4044dc:	dc02      	bgt.n	4044e4 <_vfiprintf_r+0x5f6>
  4044de:	f10c 0c08 	add.w	ip, ip, #8
  4044e2:	e009      	b.n	4044f8 <_vfiprintf_r+0x60a>
  4044e4:	4658      	mov	r0, fp
  4044e6:	4641      	mov	r1, r8
  4044e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4044ea:	f7ff fccd 	bl	403e88 <__sprint_r>
  4044ee:	2800      	cmp	r0, #0
  4044f0:	f040 8103 	bne.w	4046fa <_vfiprintf_r+0x80c>
  4044f4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4044f8:	9b03      	ldr	r3, [sp, #12]
  4044fa:	b1d3      	cbz	r3, 404532 <_vfiprintf_r+0x644>
  4044fc:	ab0e      	add	r3, sp, #56	; 0x38
  4044fe:	f8cc 3000 	str.w	r3, [ip]
  404502:	2302      	movs	r3, #2
  404504:	f8cc 3004 	str.w	r3, [ip, #4]
  404508:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40450a:	3302      	adds	r3, #2
  40450c:	9311      	str	r3, [sp, #68]	; 0x44
  40450e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404510:	3301      	adds	r3, #1
  404512:	2b07      	cmp	r3, #7
  404514:	9310      	str	r3, [sp, #64]	; 0x40
  404516:	dc02      	bgt.n	40451e <_vfiprintf_r+0x630>
  404518:	f10c 0c08 	add.w	ip, ip, #8
  40451c:	e009      	b.n	404532 <_vfiprintf_r+0x644>
  40451e:	4658      	mov	r0, fp
  404520:	4641      	mov	r1, r8
  404522:	aa0f      	add	r2, sp, #60	; 0x3c
  404524:	f7ff fcb0 	bl	403e88 <__sprint_r>
  404528:	2800      	cmp	r0, #0
  40452a:	f040 80e6 	bne.w	4046fa <_vfiprintf_r+0x80c>
  40452e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404534:	2b80      	cmp	r3, #128	; 0x80
  404536:	d13f      	bne.n	4045b8 <_vfiprintf_r+0x6ca>
  404538:	9b04      	ldr	r3, [sp, #16]
  40453a:	1b1b      	subs	r3, r3, r4
  40453c:	2b00      	cmp	r3, #0
  40453e:	9303      	str	r3, [sp, #12]
  404540:	dd3a      	ble.n	4045b8 <_vfiprintf_r+0x6ca>
  404542:	9b03      	ldr	r3, [sp, #12]
  404544:	2b10      	cmp	r3, #16
  404546:	4b68      	ldr	r3, [pc, #416]	; (4046e8 <_vfiprintf_r+0x7fa>)
  404548:	f8cc 3000 	str.w	r3, [ip]
  40454c:	dd1b      	ble.n	404586 <_vfiprintf_r+0x698>
  40454e:	2310      	movs	r3, #16
  404550:	f8cc 3004 	str.w	r3, [ip, #4]
  404554:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404556:	3310      	adds	r3, #16
  404558:	9311      	str	r3, [sp, #68]	; 0x44
  40455a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40455c:	3301      	adds	r3, #1
  40455e:	2b07      	cmp	r3, #7
  404560:	9310      	str	r3, [sp, #64]	; 0x40
  404562:	dc02      	bgt.n	40456a <_vfiprintf_r+0x67c>
  404564:	f10c 0c08 	add.w	ip, ip, #8
  404568:	e009      	b.n	40457e <_vfiprintf_r+0x690>
  40456a:	4658      	mov	r0, fp
  40456c:	4641      	mov	r1, r8
  40456e:	aa0f      	add	r2, sp, #60	; 0x3c
  404570:	f7ff fc8a 	bl	403e88 <__sprint_r>
  404574:	2800      	cmp	r0, #0
  404576:	f040 80c0 	bne.w	4046fa <_vfiprintf_r+0x80c>
  40457a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40457e:	9b03      	ldr	r3, [sp, #12]
  404580:	3b10      	subs	r3, #16
  404582:	9303      	str	r3, [sp, #12]
  404584:	e7dd      	b.n	404542 <_vfiprintf_r+0x654>
  404586:	9b03      	ldr	r3, [sp, #12]
  404588:	9803      	ldr	r0, [sp, #12]
  40458a:	f8cc 3004 	str.w	r3, [ip, #4]
  40458e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404590:	4403      	add	r3, r0
  404592:	9311      	str	r3, [sp, #68]	; 0x44
  404594:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404596:	3301      	adds	r3, #1
  404598:	2b07      	cmp	r3, #7
  40459a:	9310      	str	r3, [sp, #64]	; 0x40
  40459c:	dc02      	bgt.n	4045a4 <_vfiprintf_r+0x6b6>
  40459e:	f10c 0c08 	add.w	ip, ip, #8
  4045a2:	e009      	b.n	4045b8 <_vfiprintf_r+0x6ca>
  4045a4:	4658      	mov	r0, fp
  4045a6:	4641      	mov	r1, r8
  4045a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4045aa:	f7ff fc6d 	bl	403e88 <__sprint_r>
  4045ae:	2800      	cmp	r0, #0
  4045b0:	f040 80a3 	bne.w	4046fa <_vfiprintf_r+0x80c>
  4045b4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4045b8:	ebca 0505 	rsb	r5, sl, r5
  4045bc:	2d00      	cmp	r5, #0
  4045be:	dd34      	ble.n	40462a <_vfiprintf_r+0x73c>
  4045c0:	4b49      	ldr	r3, [pc, #292]	; (4046e8 <_vfiprintf_r+0x7fa>)
  4045c2:	2d10      	cmp	r5, #16
  4045c4:	f8cc 3000 	str.w	r3, [ip]
  4045c8:	dd19      	ble.n	4045fe <_vfiprintf_r+0x710>
  4045ca:	2310      	movs	r3, #16
  4045cc:	f8cc 3004 	str.w	r3, [ip, #4]
  4045d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045d2:	3310      	adds	r3, #16
  4045d4:	9311      	str	r3, [sp, #68]	; 0x44
  4045d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045d8:	3301      	adds	r3, #1
  4045da:	2b07      	cmp	r3, #7
  4045dc:	9310      	str	r3, [sp, #64]	; 0x40
  4045de:	dc02      	bgt.n	4045e6 <_vfiprintf_r+0x6f8>
  4045e0:	f10c 0c08 	add.w	ip, ip, #8
  4045e4:	e009      	b.n	4045fa <_vfiprintf_r+0x70c>
  4045e6:	4658      	mov	r0, fp
  4045e8:	4641      	mov	r1, r8
  4045ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4045ec:	f7ff fc4c 	bl	403e88 <__sprint_r>
  4045f0:	2800      	cmp	r0, #0
  4045f2:	f040 8082 	bne.w	4046fa <_vfiprintf_r+0x80c>
  4045f6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4045fa:	3d10      	subs	r5, #16
  4045fc:	e7e0      	b.n	4045c0 <_vfiprintf_r+0x6d2>
  4045fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404600:	f8cc 5004 	str.w	r5, [ip, #4]
  404604:	441d      	add	r5, r3
  404606:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404608:	9511      	str	r5, [sp, #68]	; 0x44
  40460a:	3301      	adds	r3, #1
  40460c:	2b07      	cmp	r3, #7
  40460e:	9310      	str	r3, [sp, #64]	; 0x40
  404610:	dc02      	bgt.n	404618 <_vfiprintf_r+0x72a>
  404612:	f10c 0c08 	add.w	ip, ip, #8
  404616:	e008      	b.n	40462a <_vfiprintf_r+0x73c>
  404618:	4658      	mov	r0, fp
  40461a:	4641      	mov	r1, r8
  40461c:	aa0f      	add	r2, sp, #60	; 0x3c
  40461e:	f7ff fc33 	bl	403e88 <__sprint_r>
  404622:	2800      	cmp	r0, #0
  404624:	d169      	bne.n	4046fa <_vfiprintf_r+0x80c>
  404626:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40462a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40462c:	e88c 0600 	stmia.w	ip, {r9, sl}
  404630:	4453      	add	r3, sl
  404632:	9311      	str	r3, [sp, #68]	; 0x44
  404634:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404636:	3301      	adds	r3, #1
  404638:	2b07      	cmp	r3, #7
  40463a:	9310      	str	r3, [sp, #64]	; 0x40
  40463c:	dc02      	bgt.n	404644 <_vfiprintf_r+0x756>
  40463e:	f10c 0308 	add.w	r3, ip, #8
  404642:	e007      	b.n	404654 <_vfiprintf_r+0x766>
  404644:	4658      	mov	r0, fp
  404646:	4641      	mov	r1, r8
  404648:	aa0f      	add	r2, sp, #60	; 0x3c
  40464a:	f7ff fc1d 	bl	403e88 <__sprint_r>
  40464e:	2800      	cmp	r0, #0
  404650:	d153      	bne.n	4046fa <_vfiprintf_r+0x80c>
  404652:	ab1c      	add	r3, sp, #112	; 0x70
  404654:	077a      	lsls	r2, r7, #29
  404656:	d40a      	bmi.n	40466e <_vfiprintf_r+0x780>
  404658:	9d05      	ldr	r5, [sp, #20]
  40465a:	9804      	ldr	r0, [sp, #16]
  40465c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40465e:	4284      	cmp	r4, r0
  404660:	bfac      	ite	ge
  404662:	192d      	addge	r5, r5, r4
  404664:	182d      	addlt	r5, r5, r0
  404666:	9505      	str	r5, [sp, #20]
  404668:	2b00      	cmp	r3, #0
  40466a:	d035      	beq.n	4046d8 <_vfiprintf_r+0x7ea>
  40466c:	e02e      	b.n	4046cc <_vfiprintf_r+0x7de>
  40466e:	9904      	ldr	r1, [sp, #16]
  404670:	1b0d      	subs	r5, r1, r4
  404672:	2d00      	cmp	r5, #0
  404674:	ddf0      	ble.n	404658 <_vfiprintf_r+0x76a>
  404676:	4a1b      	ldr	r2, [pc, #108]	; (4046e4 <_vfiprintf_r+0x7f6>)
  404678:	2d10      	cmp	r5, #16
  40467a:	601a      	str	r2, [r3, #0]
  40467c:	dd15      	ble.n	4046aa <_vfiprintf_r+0x7bc>
  40467e:	2210      	movs	r2, #16
  404680:	605a      	str	r2, [r3, #4]
  404682:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404684:	3210      	adds	r2, #16
  404686:	9211      	str	r2, [sp, #68]	; 0x44
  404688:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40468a:	3201      	adds	r2, #1
  40468c:	2a07      	cmp	r2, #7
  40468e:	9210      	str	r2, [sp, #64]	; 0x40
  404690:	dc01      	bgt.n	404696 <_vfiprintf_r+0x7a8>
  404692:	3308      	adds	r3, #8
  404694:	e007      	b.n	4046a6 <_vfiprintf_r+0x7b8>
  404696:	4658      	mov	r0, fp
  404698:	4641      	mov	r1, r8
  40469a:	aa0f      	add	r2, sp, #60	; 0x3c
  40469c:	f7ff fbf4 	bl	403e88 <__sprint_r>
  4046a0:	2800      	cmp	r0, #0
  4046a2:	d12a      	bne.n	4046fa <_vfiprintf_r+0x80c>
  4046a4:	ab1c      	add	r3, sp, #112	; 0x70
  4046a6:	3d10      	subs	r5, #16
  4046a8:	e7e5      	b.n	404676 <_vfiprintf_r+0x788>
  4046aa:	605d      	str	r5, [r3, #4]
  4046ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046ae:	441d      	add	r5, r3
  4046b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4046b2:	9511      	str	r5, [sp, #68]	; 0x44
  4046b4:	3301      	adds	r3, #1
  4046b6:	2b07      	cmp	r3, #7
  4046b8:	9310      	str	r3, [sp, #64]	; 0x40
  4046ba:	ddcd      	ble.n	404658 <_vfiprintf_r+0x76a>
  4046bc:	4658      	mov	r0, fp
  4046be:	4641      	mov	r1, r8
  4046c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046c2:	f7ff fbe1 	bl	403e88 <__sprint_r>
  4046c6:	2800      	cmp	r0, #0
  4046c8:	d0c6      	beq.n	404658 <_vfiprintf_r+0x76a>
  4046ca:	e016      	b.n	4046fa <_vfiprintf_r+0x80c>
  4046cc:	4658      	mov	r0, fp
  4046ce:	4641      	mov	r1, r8
  4046d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046d2:	f7ff fbd9 	bl	403e88 <__sprint_r>
  4046d6:	b980      	cbnz	r0, 4046fa <_vfiprintf_r+0x80c>
  4046d8:	2300      	movs	r3, #0
  4046da:	9310      	str	r3, [sp, #64]	; 0x40
  4046dc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4046e0:	e44a      	b.n	403f78 <_vfiprintf_r+0x8a>
  4046e2:	bf00      	nop
  4046e4:	00408c6a 	.word	0x00408c6a
  4046e8:	00408c7a 	.word	0x00408c7a
  4046ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046ee:	b123      	cbz	r3, 4046fa <_vfiprintf_r+0x80c>
  4046f0:	4658      	mov	r0, fp
  4046f2:	4641      	mov	r1, r8
  4046f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4046f6:	f7ff fbc7 	bl	403e88 <__sprint_r>
  4046fa:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4046fe:	065b      	lsls	r3, r3, #25
  404700:	f53f ac24 	bmi.w	403f4c <_vfiprintf_r+0x5e>
  404704:	9805      	ldr	r0, [sp, #20]
  404706:	b02d      	add	sp, #180	; 0xb4
  404708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040470c <vfiprintf>:
  40470c:	b530      	push	{r4, r5, lr}
  40470e:	4613      	mov	r3, r2
  404710:	4a04      	ldr	r2, [pc, #16]	; (404724 <vfiprintf+0x18>)
  404712:	4605      	mov	r5, r0
  404714:	460c      	mov	r4, r1
  404716:	6810      	ldr	r0, [r2, #0]
  404718:	4629      	mov	r1, r5
  40471a:	4622      	mov	r2, r4
  40471c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  404720:	f7ff bbe5 	b.w	403eee <_vfiprintf_r>
  404724:	200000e8 	.word	0x200000e8

00404728 <__sbprintf>:
  404728:	b570      	push	{r4, r5, r6, lr}
  40472a:	460c      	mov	r4, r1
  40472c:	8989      	ldrh	r1, [r1, #12]
  40472e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404732:	f021 0102 	bic.w	r1, r1, #2
  404736:	f8ad 100c 	strh.w	r1, [sp, #12]
  40473a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40473c:	4606      	mov	r6, r0
  40473e:	9119      	str	r1, [sp, #100]	; 0x64
  404740:	89e1      	ldrh	r1, [r4, #14]
  404742:	f8ad 100e 	strh.w	r1, [sp, #14]
  404746:	69e1      	ldr	r1, [r4, #28]
  404748:	9107      	str	r1, [sp, #28]
  40474a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  40474c:	9109      	str	r1, [sp, #36]	; 0x24
  40474e:	a91a      	add	r1, sp, #104	; 0x68
  404750:	9100      	str	r1, [sp, #0]
  404752:	9104      	str	r1, [sp, #16]
  404754:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404758:	9102      	str	r1, [sp, #8]
  40475a:	9105      	str	r1, [sp, #20]
  40475c:	2100      	movs	r1, #0
  40475e:	9106      	str	r1, [sp, #24]
  404760:	4669      	mov	r1, sp
  404762:	f7ff fbc4 	bl	403eee <_vfiprintf_r>
  404766:	1e05      	subs	r5, r0, #0
  404768:	db07      	blt.n	40477a <__sbprintf+0x52>
  40476a:	4630      	mov	r0, r6
  40476c:	4669      	mov	r1, sp
  40476e:	f000 ff46 	bl	4055fe <_fflush_r>
  404772:	2800      	cmp	r0, #0
  404774:	bf18      	it	ne
  404776:	f04f 35ff 	movne.w	r5, #4294967295
  40477a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40477e:	065b      	lsls	r3, r3, #25
  404780:	d503      	bpl.n	40478a <__sbprintf+0x62>
  404782:	89a3      	ldrh	r3, [r4, #12]
  404784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404788:	81a3      	strh	r3, [r4, #12]
  40478a:	4628      	mov	r0, r5
  40478c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404790:	bd70      	pop	{r4, r5, r6, pc}
  404792:	bf00      	nop

00404794 <__swsetup_r>:
  404794:	b538      	push	{r3, r4, r5, lr}
  404796:	4b2b      	ldr	r3, [pc, #172]	; (404844 <__swsetup_r+0xb0>)
  404798:	4605      	mov	r5, r0
  40479a:	6818      	ldr	r0, [r3, #0]
  40479c:	460c      	mov	r4, r1
  40479e:	b118      	cbz	r0, 4047a8 <__swsetup_r+0x14>
  4047a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4047a2:	b90b      	cbnz	r3, 4047a8 <__swsetup_r+0x14>
  4047a4:	f000 ff74 	bl	405690 <__sinit>
  4047a8:	89a2      	ldrh	r2, [r4, #12]
  4047aa:	b293      	uxth	r3, r2
  4047ac:	0718      	lsls	r0, r3, #28
  4047ae:	d420      	bmi.n	4047f2 <__swsetup_r+0x5e>
  4047b0:	06d9      	lsls	r1, r3, #27
  4047b2:	d405      	bmi.n	4047c0 <__swsetup_r+0x2c>
  4047b4:	2309      	movs	r3, #9
  4047b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4047ba:	602b      	str	r3, [r5, #0]
  4047bc:	81a2      	strh	r2, [r4, #12]
  4047be:	e03b      	b.n	404838 <__swsetup_r+0xa4>
  4047c0:	0758      	lsls	r0, r3, #29
  4047c2:	d512      	bpl.n	4047ea <__swsetup_r+0x56>
  4047c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4047c6:	b141      	cbz	r1, 4047da <__swsetup_r+0x46>
  4047c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4047cc:	4299      	cmp	r1, r3
  4047ce:	d002      	beq.n	4047d6 <__swsetup_r+0x42>
  4047d0:	4628      	mov	r0, r5
  4047d2:	f001 f8f7 	bl	4059c4 <_free_r>
  4047d6:	2300      	movs	r3, #0
  4047d8:	6323      	str	r3, [r4, #48]	; 0x30
  4047da:	89a3      	ldrh	r3, [r4, #12]
  4047dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4047e0:	81a3      	strh	r3, [r4, #12]
  4047e2:	2300      	movs	r3, #0
  4047e4:	6063      	str	r3, [r4, #4]
  4047e6:	6923      	ldr	r3, [r4, #16]
  4047e8:	6023      	str	r3, [r4, #0]
  4047ea:	89a3      	ldrh	r3, [r4, #12]
  4047ec:	f043 0308 	orr.w	r3, r3, #8
  4047f0:	81a3      	strh	r3, [r4, #12]
  4047f2:	6923      	ldr	r3, [r4, #16]
  4047f4:	b94b      	cbnz	r3, 40480a <__swsetup_r+0x76>
  4047f6:	89a3      	ldrh	r3, [r4, #12]
  4047f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4047fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404800:	d003      	beq.n	40480a <__swsetup_r+0x76>
  404802:	4628      	mov	r0, r5
  404804:	4621      	mov	r1, r4
  404806:	f001 fb5d 	bl	405ec4 <__smakebuf_r>
  40480a:	89a3      	ldrh	r3, [r4, #12]
  40480c:	f013 0201 	ands.w	r2, r3, #1
  404810:	d005      	beq.n	40481e <__swsetup_r+0x8a>
  404812:	2200      	movs	r2, #0
  404814:	60a2      	str	r2, [r4, #8]
  404816:	6962      	ldr	r2, [r4, #20]
  404818:	4252      	negs	r2, r2
  40481a:	61a2      	str	r2, [r4, #24]
  40481c:	e003      	b.n	404826 <__swsetup_r+0x92>
  40481e:	0799      	lsls	r1, r3, #30
  404820:	bf58      	it	pl
  404822:	6962      	ldrpl	r2, [r4, #20]
  404824:	60a2      	str	r2, [r4, #8]
  404826:	6922      	ldr	r2, [r4, #16]
  404828:	b94a      	cbnz	r2, 40483e <__swsetup_r+0xaa>
  40482a:	f003 0080 	and.w	r0, r3, #128	; 0x80
  40482e:	b280      	uxth	r0, r0
  404830:	b130      	cbz	r0, 404840 <__swsetup_r+0xac>
  404832:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404836:	81a3      	strh	r3, [r4, #12]
  404838:	f04f 30ff 	mov.w	r0, #4294967295
  40483c:	bd38      	pop	{r3, r4, r5, pc}
  40483e:	2000      	movs	r0, #0
  404840:	bd38      	pop	{r3, r4, r5, pc}
  404842:	bf00      	nop
  404844:	200000e8 	.word	0x200000e8

00404848 <register_fini>:
  404848:	4b02      	ldr	r3, [pc, #8]	; (404854 <register_fini+0xc>)
  40484a:	b113      	cbz	r3, 404852 <register_fini+0xa>
  40484c:	4802      	ldr	r0, [pc, #8]	; (404858 <register_fini+0x10>)
  40484e:	f000 b805 	b.w	40485c <atexit>
  404852:	4770      	bx	lr
  404854:	00000000 	.word	0x00000000
  404858:	00405825 	.word	0x00405825

0040485c <atexit>:
  40485c:	4601      	mov	r1, r0
  40485e:	2000      	movs	r0, #0
  404860:	4602      	mov	r2, r0
  404862:	4603      	mov	r3, r0
  404864:	f003 b924 	b.w	407ab0 <__register_exitproc>

00404868 <quorem>:
  404868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40486c:	6903      	ldr	r3, [r0, #16]
  40486e:	690c      	ldr	r4, [r1, #16]
  404870:	4680      	mov	r8, r0
  404872:	42a3      	cmp	r3, r4
  404874:	f2c0 8083 	blt.w	40497e <quorem+0x116>
  404878:	3c01      	subs	r4, #1
  40487a:	00a2      	lsls	r2, r4, #2
  40487c:	f101 0714 	add.w	r7, r1, #20
  404880:	f100 0514 	add.w	r5, r0, #20
  404884:	4691      	mov	r9, r2
  404886:	9200      	str	r2, [sp, #0]
  404888:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  40488c:	442a      	add	r2, r5
  40488e:	9201      	str	r2, [sp, #4]
  404890:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  404894:	3601      	adds	r6, #1
  404896:	fbb2 f6f6 	udiv	r6, r2, r6
  40489a:	44b9      	add	r9, r7
  40489c:	2e00      	cmp	r6, #0
  40489e:	d03b      	beq.n	404918 <quorem+0xb0>
  4048a0:	f04f 0e00 	mov.w	lr, #0
  4048a4:	463a      	mov	r2, r7
  4048a6:	4628      	mov	r0, r5
  4048a8:	46f3      	mov	fp, lr
  4048aa:	f852 cb04 	ldr.w	ip, [r2], #4
  4048ae:	6803      	ldr	r3, [r0, #0]
  4048b0:	fa1f fa8c 	uxth.w	sl, ip
  4048b4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  4048b8:	fb0a ea06 	mla	sl, sl, r6, lr
  4048bc:	fb0c fc06 	mul.w	ip, ip, r6
  4048c0:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  4048c4:	fa1f fa8a 	uxth.w	sl, sl
  4048c8:	ebca 0b0b 	rsb	fp, sl, fp
  4048cc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  4048d0:	fa1f fa83 	uxth.w	sl, r3
  4048d4:	fa1f fc8c 	uxth.w	ip, ip
  4048d8:	44da      	add	sl, fp
  4048da:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  4048de:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  4048e2:	fa1f fa8a 	uxth.w	sl, sl
  4048e6:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  4048ea:	454a      	cmp	r2, r9
  4048ec:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  4048f0:	f840 ab04 	str.w	sl, [r0], #4
  4048f4:	d9d9      	bls.n	4048aa <quorem+0x42>
  4048f6:	9a00      	ldr	r2, [sp, #0]
  4048f8:	58ab      	ldr	r3, [r5, r2]
  4048fa:	b96b      	cbnz	r3, 404918 <quorem+0xb0>
  4048fc:	9a01      	ldr	r2, [sp, #4]
  4048fe:	1f13      	subs	r3, r2, #4
  404900:	42ab      	cmp	r3, r5
  404902:	461a      	mov	r2, r3
  404904:	d802      	bhi.n	40490c <quorem+0xa4>
  404906:	f8c8 4010 	str.w	r4, [r8, #16]
  40490a:	e005      	b.n	404918 <quorem+0xb0>
  40490c:	6812      	ldr	r2, [r2, #0]
  40490e:	3b04      	subs	r3, #4
  404910:	2a00      	cmp	r2, #0
  404912:	d1f8      	bne.n	404906 <quorem+0x9e>
  404914:	3c01      	subs	r4, #1
  404916:	e7f3      	b.n	404900 <quorem+0x98>
  404918:	4640      	mov	r0, r8
  40491a:	f001 ffae 	bl	40687a <__mcmp>
  40491e:	2800      	cmp	r0, #0
  404920:	db2b      	blt.n	40497a <quorem+0x112>
  404922:	3601      	adds	r6, #1
  404924:	462b      	mov	r3, r5
  404926:	2000      	movs	r0, #0
  404928:	f857 cb04 	ldr.w	ip, [r7], #4
  40492c:	681a      	ldr	r2, [r3, #0]
  40492e:	fa1f f18c 	uxth.w	r1, ip
  404932:	1a41      	subs	r1, r0, r1
  404934:	fa1f fa82 	uxth.w	sl, r2
  404938:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  40493c:	4451      	add	r1, sl
  40493e:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  404942:	eb02 4221 	add.w	r2, r2, r1, asr #16
  404946:	b289      	uxth	r1, r1
  404948:	1410      	asrs	r0, r2, #16
  40494a:	454f      	cmp	r7, r9
  40494c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  404950:	f843 2b04 	str.w	r2, [r3], #4
  404954:	d9e8      	bls.n	404928 <quorem+0xc0>
  404956:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  40495a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  40495e:	b962      	cbnz	r2, 40497a <quorem+0x112>
  404960:	3b04      	subs	r3, #4
  404962:	42ab      	cmp	r3, r5
  404964:	461a      	mov	r2, r3
  404966:	d802      	bhi.n	40496e <quorem+0x106>
  404968:	f8c8 4010 	str.w	r4, [r8, #16]
  40496c:	e005      	b.n	40497a <quorem+0x112>
  40496e:	6812      	ldr	r2, [r2, #0]
  404970:	3b04      	subs	r3, #4
  404972:	2a00      	cmp	r2, #0
  404974:	d1f8      	bne.n	404968 <quorem+0x100>
  404976:	3c01      	subs	r4, #1
  404978:	e7f3      	b.n	404962 <quorem+0xfa>
  40497a:	4630      	mov	r0, r6
  40497c:	e000      	b.n	404980 <quorem+0x118>
  40497e:	2000      	movs	r0, #0
  404980:	b003      	add	sp, #12
  404982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404986 <_dtoa_r>:
  404986:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40498a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40498c:	b09b      	sub	sp, #108	; 0x6c
  40498e:	4682      	mov	sl, r0
  404990:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404992:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404996:	b151      	cbz	r1, 4049ae <_dtoa_r+0x28>
  404998:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40499a:	2201      	movs	r2, #1
  40499c:	604b      	str	r3, [r1, #4]
  40499e:	fa02 f303 	lsl.w	r3, r2, r3
  4049a2:	608b      	str	r3, [r1, #8]
  4049a4:	f001 fd64 	bl	406470 <_Bfree>
  4049a8:	2300      	movs	r3, #0
  4049aa:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  4049ae:	9805      	ldr	r0, [sp, #20]
  4049b0:	2800      	cmp	r0, #0
  4049b2:	da05      	bge.n	4049c0 <_dtoa_r+0x3a>
  4049b4:	2301      	movs	r3, #1
  4049b6:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  4049ba:	6023      	str	r3, [r4, #0]
  4049bc:	9105      	str	r1, [sp, #20]
  4049be:	e001      	b.n	4049c4 <_dtoa_r+0x3e>
  4049c0:	2300      	movs	r3, #0
  4049c2:	6023      	str	r3, [r4, #0]
  4049c4:	9f05      	ldr	r7, [sp, #20]
  4049c6:	4a9c      	ldr	r2, [pc, #624]	; (404c38 <_dtoa_r+0x2b2>)
  4049c8:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  4049cc:	0d1b      	lsrs	r3, r3, #20
  4049ce:	051b      	lsls	r3, r3, #20
  4049d0:	4293      	cmp	r3, r2
  4049d2:	d11d      	bne.n	404a10 <_dtoa_r+0x8a>
  4049d4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4049d6:	f242 730f 	movw	r3, #9999	; 0x270f
  4049da:	6013      	str	r3, [r2, #0]
  4049dc:	9b04      	ldr	r3, [sp, #16]
  4049de:	b943      	cbnz	r3, 4049f2 <_dtoa_r+0x6c>
  4049e0:	4b96      	ldr	r3, [pc, #600]	; (404c3c <_dtoa_r+0x2b6>)
  4049e2:	4a97      	ldr	r2, [pc, #604]	; (404c40 <_dtoa_r+0x2ba>)
  4049e4:	f3c7 0013 	ubfx	r0, r7, #0, #20
  4049e8:	2800      	cmp	r0, #0
  4049ea:	bf0c      	ite	eq
  4049ec:	4610      	moveq	r0, r2
  4049ee:	4618      	movne	r0, r3
  4049f0:	e000      	b.n	4049f4 <_dtoa_r+0x6e>
  4049f2:	4892      	ldr	r0, [pc, #584]	; (404c3c <_dtoa_r+0x2b6>)
  4049f4:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4049f6:	2f00      	cmp	r7, #0
  4049f8:	f000 856f 	beq.w	4054da <_dtoa_r+0xb54>
  4049fc:	78c3      	ldrb	r3, [r0, #3]
  4049fe:	b113      	cbz	r3, 404a06 <_dtoa_r+0x80>
  404a00:	f100 0308 	add.w	r3, r0, #8
  404a04:	e000      	b.n	404a08 <_dtoa_r+0x82>
  404a06:	1cc3      	adds	r3, r0, #3
  404a08:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404a0a:	603b      	str	r3, [r7, #0]
  404a0c:	f000 bd65 	b.w	4054da <_dtoa_r+0xb54>
  404a10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404a14:	2200      	movs	r2, #0
  404a16:	4620      	mov	r0, r4
  404a18:	4629      	mov	r1, r5
  404a1a:	2300      	movs	r3, #0
  404a1c:	f003 f9b4 	bl	407d88 <__aeabi_dcmpeq>
  404a20:	4680      	mov	r8, r0
  404a22:	b158      	cbz	r0, 404a3c <_dtoa_r+0xb6>
  404a24:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a26:	2301      	movs	r3, #1
  404a28:	603b      	str	r3, [r7, #0]
  404a2a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404a2c:	2f00      	cmp	r7, #0
  404a2e:	f000 8551 	beq.w	4054d4 <_dtoa_r+0xb4e>
  404a32:	4884      	ldr	r0, [pc, #528]	; (404c44 <_dtoa_r+0x2be>)
  404a34:	6038      	str	r0, [r7, #0]
  404a36:	3801      	subs	r0, #1
  404a38:	f000 bd4f 	b.w	4054da <_dtoa_r+0xb54>
  404a3c:	ab19      	add	r3, sp, #100	; 0x64
  404a3e:	9300      	str	r3, [sp, #0]
  404a40:	ab18      	add	r3, sp, #96	; 0x60
  404a42:	9301      	str	r3, [sp, #4]
  404a44:	4650      	mov	r0, sl
  404a46:	4622      	mov	r2, r4
  404a48:	462b      	mov	r3, r5
  404a4a:	f002 f806 	bl	406a5a <__d2b>
  404a4e:	f3c7 560a 	ubfx	r6, r7, #20, #11
  404a52:	4683      	mov	fp, r0
  404a54:	b15e      	cbz	r6, 404a6e <_dtoa_r+0xe8>
  404a56:	f3c5 0313 	ubfx	r3, r5, #0, #20
  404a5a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404a5e:	4620      	mov	r0, r4
  404a60:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404a64:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404a68:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  404a6c:	e01c      	b.n	404aa8 <_dtoa_r+0x122>
  404a6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404a70:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404a72:	441e      	add	r6, r3
  404a74:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404a78:	429e      	cmp	r6, r3
  404a7a:	db09      	blt.n	404a90 <_dtoa_r+0x10a>
  404a7c:	9904      	ldr	r1, [sp, #16]
  404a7e:	331f      	adds	r3, #31
  404a80:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404a84:	1b9b      	subs	r3, r3, r6
  404a86:	fa21 f000 	lsr.w	r0, r1, r0
  404a8a:	409f      	lsls	r7, r3
  404a8c:	4338      	orrs	r0, r7
  404a8e:	e004      	b.n	404a9a <_dtoa_r+0x114>
  404a90:	486d      	ldr	r0, [pc, #436]	; (404c48 <_dtoa_r+0x2c2>)
  404a92:	9a04      	ldr	r2, [sp, #16]
  404a94:	1b80      	subs	r0, r0, r6
  404a96:	fa02 f000 	lsl.w	r0, r2, r0
  404a9a:	f7fd fb87 	bl	4021ac <__aeabi_ui2d>
  404a9e:	2701      	movs	r7, #1
  404aa0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404aa4:	3e01      	subs	r6, #1
  404aa6:	9715      	str	r7, [sp, #84]	; 0x54
  404aa8:	2200      	movs	r2, #0
  404aaa:	4b68      	ldr	r3, [pc, #416]	; (404c4c <_dtoa_r+0x2c6>)
  404aac:	f7fd fa40 	bl	401f30 <__aeabi_dsub>
  404ab0:	a35b      	add	r3, pc, #364	; (adr r3, 404c20 <_dtoa_r+0x29a>)
  404ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ab6:	f7fd fbef 	bl	402298 <__aeabi_dmul>
  404aba:	a35b      	add	r3, pc, #364	; (adr r3, 404c28 <_dtoa_r+0x2a2>)
  404abc:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ac0:	f7fd fa38 	bl	401f34 <__adddf3>
  404ac4:	4604      	mov	r4, r0
  404ac6:	4630      	mov	r0, r6
  404ac8:	460d      	mov	r5, r1
  404aca:	f7fd fb7f 	bl	4021cc <__aeabi_i2d>
  404ace:	a358      	add	r3, pc, #352	; (adr r3, 404c30 <_dtoa_r+0x2aa>)
  404ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ad4:	f7fd fbe0 	bl	402298 <__aeabi_dmul>
  404ad8:	4602      	mov	r2, r0
  404ada:	460b      	mov	r3, r1
  404adc:	4620      	mov	r0, r4
  404ade:	4629      	mov	r1, r5
  404ae0:	f7fd fa28 	bl	401f34 <__adddf3>
  404ae4:	4604      	mov	r4, r0
  404ae6:	460d      	mov	r5, r1
  404ae8:	f003 f980 	bl	407dec <__aeabi_d2iz>
  404aec:	4629      	mov	r1, r5
  404aee:	4681      	mov	r9, r0
  404af0:	2200      	movs	r2, #0
  404af2:	4620      	mov	r0, r4
  404af4:	2300      	movs	r3, #0
  404af6:	f003 f951 	bl	407d9c <__aeabi_dcmplt>
  404afa:	b158      	cbz	r0, 404b14 <_dtoa_r+0x18e>
  404afc:	4648      	mov	r0, r9
  404afe:	f7fd fb65 	bl	4021cc <__aeabi_i2d>
  404b02:	4602      	mov	r2, r0
  404b04:	460b      	mov	r3, r1
  404b06:	4620      	mov	r0, r4
  404b08:	4629      	mov	r1, r5
  404b0a:	f003 f93d 	bl	407d88 <__aeabi_dcmpeq>
  404b0e:	b908      	cbnz	r0, 404b14 <_dtoa_r+0x18e>
  404b10:	f109 39ff 	add.w	r9, r9, #4294967295
  404b14:	f1b9 0f16 	cmp.w	r9, #22
  404b18:	d80d      	bhi.n	404b36 <_dtoa_r+0x1b0>
  404b1a:	4b4d      	ldr	r3, [pc, #308]	; (404c50 <_dtoa_r+0x2ca>)
  404b1c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404b20:	e9d3 0100 	ldrd	r0, r1, [r3]
  404b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404b28:	f003 f956 	bl	407dd8 <__aeabi_dcmpgt>
  404b2c:	b130      	cbz	r0, 404b3c <_dtoa_r+0x1b6>
  404b2e:	f109 39ff 	add.w	r9, r9, #4294967295
  404b32:	2700      	movs	r7, #0
  404b34:	e000      	b.n	404b38 <_dtoa_r+0x1b2>
  404b36:	2701      	movs	r7, #1
  404b38:	9714      	str	r7, [sp, #80]	; 0x50
  404b3a:	e000      	b.n	404b3e <_dtoa_r+0x1b8>
  404b3c:	9014      	str	r0, [sp, #80]	; 0x50
  404b3e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404b40:	1b9e      	subs	r6, r3, r6
  404b42:	3e01      	subs	r6, #1
  404b44:	960a      	str	r6, [sp, #40]	; 0x28
  404b46:	d504      	bpl.n	404b52 <_dtoa_r+0x1cc>
  404b48:	4277      	negs	r7, r6
  404b4a:	9708      	str	r7, [sp, #32]
  404b4c:	2700      	movs	r7, #0
  404b4e:	970a      	str	r7, [sp, #40]	; 0x28
  404b50:	e001      	b.n	404b56 <_dtoa_r+0x1d0>
  404b52:	2700      	movs	r7, #0
  404b54:	9708      	str	r7, [sp, #32]
  404b56:	f1b9 0f00 	cmp.w	r9, #0
  404b5a:	db07      	blt.n	404b6c <_dtoa_r+0x1e6>
  404b5c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404b5e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  404b62:	444f      	add	r7, r9
  404b64:	970a      	str	r7, [sp, #40]	; 0x28
  404b66:	2700      	movs	r7, #0
  404b68:	970e      	str	r7, [sp, #56]	; 0x38
  404b6a:	e008      	b.n	404b7e <_dtoa_r+0x1f8>
  404b6c:	9f08      	ldr	r7, [sp, #32]
  404b6e:	ebc9 0707 	rsb	r7, r9, r7
  404b72:	9708      	str	r7, [sp, #32]
  404b74:	f1c9 0700 	rsb	r7, r9, #0
  404b78:	970e      	str	r7, [sp, #56]	; 0x38
  404b7a:	2700      	movs	r7, #0
  404b7c:	9711      	str	r7, [sp, #68]	; 0x44
  404b7e:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404b80:	2f09      	cmp	r7, #9
  404b82:	d829      	bhi.n	404bd8 <_dtoa_r+0x252>
  404b84:	2f05      	cmp	r7, #5
  404b86:	bfc4      	itt	gt
  404b88:	3f04      	subgt	r7, #4
  404b8a:	9724      	strgt	r7, [sp, #144]	; 0x90
  404b8c:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404b8e:	bfc8      	it	gt
  404b90:	2400      	movgt	r4, #0
  404b92:	f1a7 0302 	sub.w	r3, r7, #2
  404b96:	bfd8      	it	le
  404b98:	2401      	movle	r4, #1
  404b9a:	2b03      	cmp	r3, #3
  404b9c:	d821      	bhi.n	404be2 <_dtoa_r+0x25c>
  404b9e:	e8df f003 	tbb	[pc, r3]
  404ba2:	0f06      	.short	0x0f06
  404ba4:	0402      	.short	0x0402
  404ba6:	2701      	movs	r7, #1
  404ba8:	e002      	b.n	404bb0 <_dtoa_r+0x22a>
  404baa:	2701      	movs	r7, #1
  404bac:	e009      	b.n	404bc2 <_dtoa_r+0x23c>
  404bae:	2700      	movs	r7, #0
  404bb0:	970f      	str	r7, [sp, #60]	; 0x3c
  404bb2:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404bb4:	2f00      	cmp	r7, #0
  404bb6:	dd1e      	ble.n	404bf6 <_dtoa_r+0x270>
  404bb8:	970b      	str	r7, [sp, #44]	; 0x2c
  404bba:	9707      	str	r7, [sp, #28]
  404bbc:	463b      	mov	r3, r7
  404bbe:	e01f      	b.n	404c00 <_dtoa_r+0x27a>
  404bc0:	2700      	movs	r7, #0
  404bc2:	970f      	str	r7, [sp, #60]	; 0x3c
  404bc4:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404bc6:	444f      	add	r7, r9
  404bc8:	970b      	str	r7, [sp, #44]	; 0x2c
  404bca:	3701      	adds	r7, #1
  404bcc:	463b      	mov	r3, r7
  404bce:	9707      	str	r7, [sp, #28]
  404bd0:	2b01      	cmp	r3, #1
  404bd2:	bfb8      	it	lt
  404bd4:	2301      	movlt	r3, #1
  404bd6:	e013      	b.n	404c00 <_dtoa_r+0x27a>
  404bd8:	2401      	movs	r4, #1
  404bda:	2700      	movs	r7, #0
  404bdc:	9724      	str	r7, [sp, #144]	; 0x90
  404bde:	940f      	str	r4, [sp, #60]	; 0x3c
  404be0:	e001      	b.n	404be6 <_dtoa_r+0x260>
  404be2:	2701      	movs	r7, #1
  404be4:	970f      	str	r7, [sp, #60]	; 0x3c
  404be6:	f04f 37ff 	mov.w	r7, #4294967295
  404bea:	970b      	str	r7, [sp, #44]	; 0x2c
  404bec:	9707      	str	r7, [sp, #28]
  404bee:	2700      	movs	r7, #0
  404bf0:	2312      	movs	r3, #18
  404bf2:	9725      	str	r7, [sp, #148]	; 0x94
  404bf4:	e004      	b.n	404c00 <_dtoa_r+0x27a>
  404bf6:	2701      	movs	r7, #1
  404bf8:	970b      	str	r7, [sp, #44]	; 0x2c
  404bfa:	9707      	str	r7, [sp, #28]
  404bfc:	463b      	mov	r3, r7
  404bfe:	9725      	str	r7, [sp, #148]	; 0x94
  404c00:	2200      	movs	r2, #0
  404c02:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  404c06:	2204      	movs	r2, #4
  404c08:	f102 0114 	add.w	r1, r2, #20
  404c0c:	4299      	cmp	r1, r3
  404c0e:	d821      	bhi.n	404c54 <_dtoa_r+0x2ce>
  404c10:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404c14:	0052      	lsls	r2, r2, #1
  404c16:	3101      	adds	r1, #1
  404c18:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  404c1c:	e7f4      	b.n	404c08 <_dtoa_r+0x282>
  404c1e:	bf00      	nop
  404c20:	636f4361 	.word	0x636f4361
  404c24:	3fd287a7 	.word	0x3fd287a7
  404c28:	8b60c8b3 	.word	0x8b60c8b3
  404c2c:	3fc68a28 	.word	0x3fc68a28
  404c30:	509f79fb 	.word	0x509f79fb
  404c34:	3fd34413 	.word	0x3fd34413
  404c38:	7ff00000 	.word	0x7ff00000
  404c3c:	00408c93 	.word	0x00408c93
  404c40:	00408c8a 	.word	0x00408c8a
  404c44:	00408c69 	.word	0x00408c69
  404c48:	fffffbee 	.word	0xfffffbee
  404c4c:	3ff80000 	.word	0x3ff80000
  404c50:	00408cb0 	.word	0x00408cb0
  404c54:	4650      	mov	r0, sl
  404c56:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404c5a:	f001 fbe3 	bl	406424 <_Balloc>
  404c5e:	9f07      	ldr	r7, [sp, #28]
  404c60:	9009      	str	r0, [sp, #36]	; 0x24
  404c62:	2f0e      	cmp	r7, #14
  404c64:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404c68:	f200 816a 	bhi.w	404f40 <_dtoa_r+0x5ba>
  404c6c:	2c00      	cmp	r4, #0
  404c6e:	f000 8167 	beq.w	404f40 <_dtoa_r+0x5ba>
  404c72:	f1b9 0f00 	cmp.w	r9, #0
  404c76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404c7a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404c7e:	dd31      	ble.n	404ce4 <_dtoa_r+0x35e>
  404c80:	4a80      	ldr	r2, [pc, #512]	; (404e84 <_dtoa_r+0x4fe>)
  404c82:	f009 030f 	and.w	r3, r9, #15
  404c86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404c8a:	ea4f 1429 	mov.w	r4, r9, asr #4
  404c8e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404c92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404c96:	06e0      	lsls	r0, r4, #27
  404c98:	d50c      	bpl.n	404cb4 <_dtoa_r+0x32e>
  404c9a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404c9e:	4b7a      	ldr	r3, [pc, #488]	; (404e88 <_dtoa_r+0x502>)
  404ca0:	f004 040f 	and.w	r4, r4, #15
  404ca4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404ca8:	f7fd fc20 	bl	4024ec <__aeabi_ddiv>
  404cac:	2703      	movs	r7, #3
  404cae:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404cb2:	e000      	b.n	404cb6 <_dtoa_r+0x330>
  404cb4:	2702      	movs	r7, #2
  404cb6:	4d74      	ldr	r5, [pc, #464]	; (404e88 <_dtoa_r+0x502>)
  404cb8:	b16c      	cbz	r4, 404cd6 <_dtoa_r+0x350>
  404cba:	07e1      	lsls	r1, r4, #31
  404cbc:	d508      	bpl.n	404cd0 <_dtoa_r+0x34a>
  404cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404cc2:	e9d5 2300 	ldrd	r2, r3, [r5]
  404cc6:	f7fd fae7 	bl	402298 <__aeabi_dmul>
  404cca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404cce:	3701      	adds	r7, #1
  404cd0:	1064      	asrs	r4, r4, #1
  404cd2:	3508      	adds	r5, #8
  404cd4:	e7f0      	b.n	404cb8 <_dtoa_r+0x332>
  404cd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404cda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404cde:	f7fd fc05 	bl	4024ec <__aeabi_ddiv>
  404ce2:	e01b      	b.n	404d1c <_dtoa_r+0x396>
  404ce4:	f1c9 0400 	rsb	r4, r9, #0
  404ce8:	b1dc      	cbz	r4, 404d22 <_dtoa_r+0x39c>
  404cea:	4b66      	ldr	r3, [pc, #408]	; (404e84 <_dtoa_r+0x4fe>)
  404cec:	f004 020f 	and.w	r2, r4, #15
  404cf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404cf4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cfc:	f7fd facc 	bl	402298 <__aeabi_dmul>
  404d00:	4d61      	ldr	r5, [pc, #388]	; (404e88 <_dtoa_r+0x502>)
  404d02:	1124      	asrs	r4, r4, #4
  404d04:	2702      	movs	r7, #2
  404d06:	b14c      	cbz	r4, 404d1c <_dtoa_r+0x396>
  404d08:	07e2      	lsls	r2, r4, #31
  404d0a:	d504      	bpl.n	404d16 <_dtoa_r+0x390>
  404d0c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404d10:	3701      	adds	r7, #1
  404d12:	f7fd fac1 	bl	402298 <__aeabi_dmul>
  404d16:	1064      	asrs	r4, r4, #1
  404d18:	3508      	adds	r5, #8
  404d1a:	e7f4      	b.n	404d06 <_dtoa_r+0x380>
  404d1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404d20:	e000      	b.n	404d24 <_dtoa_r+0x39e>
  404d22:	2702      	movs	r7, #2
  404d24:	9914      	ldr	r1, [sp, #80]	; 0x50
  404d26:	b1e9      	cbz	r1, 404d64 <_dtoa_r+0x3de>
  404d28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404d2c:	2200      	movs	r2, #0
  404d2e:	4620      	mov	r0, r4
  404d30:	4629      	mov	r1, r5
  404d32:	4b56      	ldr	r3, [pc, #344]	; (404e8c <_dtoa_r+0x506>)
  404d34:	f003 f832 	bl	407d9c <__aeabi_dcmplt>
  404d38:	b1c8      	cbz	r0, 404d6e <_dtoa_r+0x3e8>
  404d3a:	9a07      	ldr	r2, [sp, #28]
  404d3c:	b1e2      	cbz	r2, 404d78 <_dtoa_r+0x3f2>
  404d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404d40:	2b00      	cmp	r3, #0
  404d42:	f340 80f9 	ble.w	404f38 <_dtoa_r+0x5b2>
  404d46:	f109 30ff 	add.w	r0, r9, #4294967295
  404d4a:	9010      	str	r0, [sp, #64]	; 0x40
  404d4c:	4629      	mov	r1, r5
  404d4e:	4620      	mov	r0, r4
  404d50:	2200      	movs	r2, #0
  404d52:	4b4f      	ldr	r3, [pc, #316]	; (404e90 <_dtoa_r+0x50a>)
  404d54:	f7fd faa0 	bl	402298 <__aeabi_dmul>
  404d58:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404d5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d5e:	3701      	adds	r7, #1
  404d60:	910c      	str	r1, [sp, #48]	; 0x30
  404d62:	e00d      	b.n	404d80 <_dtoa_r+0x3fa>
  404d64:	9a07      	ldr	r2, [sp, #28]
  404d66:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d6a:	920c      	str	r2, [sp, #48]	; 0x30
  404d6c:	e008      	b.n	404d80 <_dtoa_r+0x3fa>
  404d6e:	9b07      	ldr	r3, [sp, #28]
  404d70:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d74:	930c      	str	r3, [sp, #48]	; 0x30
  404d76:	e003      	b.n	404d80 <_dtoa_r+0x3fa>
  404d78:	9807      	ldr	r0, [sp, #28]
  404d7a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d7e:	900c      	str	r0, [sp, #48]	; 0x30
  404d80:	4638      	mov	r0, r7
  404d82:	f7fd fa23 	bl	4021cc <__aeabi_i2d>
  404d86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404d8a:	f7fd fa85 	bl	402298 <__aeabi_dmul>
  404d8e:	2200      	movs	r2, #0
  404d90:	4b40      	ldr	r3, [pc, #256]	; (404e94 <_dtoa_r+0x50e>)
  404d92:	f7fd f8cf 	bl	401f34 <__adddf3>
  404d96:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404d98:	4604      	mov	r4, r0
  404d9a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404d9e:	b9cf      	cbnz	r7, 404dd4 <_dtoa_r+0x44e>
  404da0:	2200      	movs	r2, #0
  404da2:	4b3d      	ldr	r3, [pc, #244]	; (404e98 <_dtoa_r+0x512>)
  404da4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404da8:	f7fd f8c2 	bl	401f30 <__aeabi_dsub>
  404dac:	4622      	mov	r2, r4
  404dae:	462b      	mov	r3, r5
  404db0:	4606      	mov	r6, r0
  404db2:	460f      	mov	r7, r1
  404db4:	f003 f810 	bl	407dd8 <__aeabi_dcmpgt>
  404db8:	2800      	cmp	r0, #0
  404dba:	f040 8252 	bne.w	405262 <_dtoa_r+0x8dc>
  404dbe:	4622      	mov	r2, r4
  404dc0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404dc4:	4630      	mov	r0, r6
  404dc6:	4639      	mov	r1, r7
  404dc8:	f002 ffe8 	bl	407d9c <__aeabi_dcmplt>
  404dcc:	2800      	cmp	r0, #0
  404dce:	f040 823e 	bne.w	40524e <_dtoa_r+0x8c8>
  404dd2:	e0b1      	b.n	404f38 <_dtoa_r+0x5b2>
  404dd4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404dd6:	4b2b      	ldr	r3, [pc, #172]	; (404e84 <_dtoa_r+0x4fe>)
  404dd8:	1e7a      	subs	r2, r7, #1
  404dda:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404de0:	2f00      	cmp	r7, #0
  404de2:	d05d      	beq.n	404ea0 <_dtoa_r+0x51a>
  404de4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404de8:	2000      	movs	r0, #0
  404dea:	492c      	ldr	r1, [pc, #176]	; (404e9c <_dtoa_r+0x516>)
  404dec:	f7fd fb7e 	bl	4024ec <__aeabi_ddiv>
  404df0:	4622      	mov	r2, r4
  404df2:	462b      	mov	r3, r5
  404df4:	f7fd f89c 	bl	401f30 <__aeabi_dsub>
  404df8:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404dfc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404e00:	4604      	mov	r4, r0
  404e02:	460d      	mov	r5, r1
  404e04:	4639      	mov	r1, r7
  404e06:	4630      	mov	r0, r6
  404e08:	f002 fff0 	bl	407dec <__aeabi_d2iz>
  404e0c:	9002      	str	r0, [sp, #8]
  404e0e:	f7fd f9dd 	bl	4021cc <__aeabi_i2d>
  404e12:	4602      	mov	r2, r0
  404e14:	460b      	mov	r3, r1
  404e16:	4630      	mov	r0, r6
  404e18:	4639      	mov	r1, r7
  404e1a:	f7fd f889 	bl	401f30 <__aeabi_dsub>
  404e1e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404e22:	4622      	mov	r2, r4
  404e24:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  404e28:	f808 3b01 	strb.w	r3, [r8], #1
  404e2c:	462b      	mov	r3, r5
  404e2e:	4606      	mov	r6, r0
  404e30:	460f      	mov	r7, r1
  404e32:	f002 ffb3 	bl	407d9c <__aeabi_dcmplt>
  404e36:	2800      	cmp	r0, #0
  404e38:	f040 833a 	bne.w	4054b0 <_dtoa_r+0xb2a>
  404e3c:	4632      	mov	r2, r6
  404e3e:	463b      	mov	r3, r7
  404e40:	2000      	movs	r0, #0
  404e42:	4912      	ldr	r1, [pc, #72]	; (404e8c <_dtoa_r+0x506>)
  404e44:	f7fd f874 	bl	401f30 <__aeabi_dsub>
  404e48:	4622      	mov	r2, r4
  404e4a:	462b      	mov	r3, r5
  404e4c:	f002 ffa6 	bl	407d9c <__aeabi_dcmplt>
  404e50:	2800      	cmp	r0, #0
  404e52:	f040 80d4 	bne.w	404ffe <_dtoa_r+0x678>
  404e56:	9809      	ldr	r0, [sp, #36]	; 0x24
  404e58:	990c      	ldr	r1, [sp, #48]	; 0x30
  404e5a:	ebc0 0308 	rsb	r3, r0, r8
  404e5e:	428b      	cmp	r3, r1
  404e60:	da6a      	bge.n	404f38 <_dtoa_r+0x5b2>
  404e62:	4620      	mov	r0, r4
  404e64:	4629      	mov	r1, r5
  404e66:	2200      	movs	r2, #0
  404e68:	4b09      	ldr	r3, [pc, #36]	; (404e90 <_dtoa_r+0x50a>)
  404e6a:	f7fd fa15 	bl	402298 <__aeabi_dmul>
  404e6e:	2200      	movs	r2, #0
  404e70:	4604      	mov	r4, r0
  404e72:	460d      	mov	r5, r1
  404e74:	4630      	mov	r0, r6
  404e76:	4639      	mov	r1, r7
  404e78:	4b05      	ldr	r3, [pc, #20]	; (404e90 <_dtoa_r+0x50a>)
  404e7a:	f7fd fa0d 	bl	402298 <__aeabi_dmul>
  404e7e:	4606      	mov	r6, r0
  404e80:	460f      	mov	r7, r1
  404e82:	e7bf      	b.n	404e04 <_dtoa_r+0x47e>
  404e84:	00408cb0 	.word	0x00408cb0
  404e88:	00408da0 	.word	0x00408da0
  404e8c:	3ff00000 	.word	0x3ff00000
  404e90:	40240000 	.word	0x40240000
  404e94:	401c0000 	.word	0x401c0000
  404e98:	40140000 	.word	0x40140000
  404e9c:	3fe00000 	.word	0x3fe00000
  404ea0:	4622      	mov	r2, r4
  404ea2:	e9d3 0100 	ldrd	r0, r1, [r3]
  404ea6:	462b      	mov	r3, r5
  404ea8:	f7fd f9f6 	bl	402298 <__aeabi_dmul>
  404eac:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404eb0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404eb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404eb6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404eba:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404ebc:	4490      	add	r8, r2
  404ebe:	4639      	mov	r1, r7
  404ec0:	4630      	mov	r0, r6
  404ec2:	f002 ff93 	bl	407dec <__aeabi_d2iz>
  404ec6:	4605      	mov	r5, r0
  404ec8:	f7fd f980 	bl	4021cc <__aeabi_i2d>
  404ecc:	4602      	mov	r2, r0
  404ece:	460b      	mov	r3, r1
  404ed0:	4630      	mov	r0, r6
  404ed2:	4639      	mov	r1, r7
  404ed4:	f7fd f82c 	bl	401f30 <__aeabi_dsub>
  404ed8:	3530      	adds	r5, #48	; 0x30
  404eda:	f804 5b01 	strb.w	r5, [r4], #1
  404ede:	4544      	cmp	r4, r8
  404ee0:	4606      	mov	r6, r0
  404ee2:	460f      	mov	r7, r1
  404ee4:	d121      	bne.n	404f2a <_dtoa_r+0x5a4>
  404ee6:	2200      	movs	r2, #0
  404ee8:	4b87      	ldr	r3, [pc, #540]	; (405108 <_dtoa_r+0x782>)
  404eea:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404eee:	f7fd f821 	bl	401f34 <__adddf3>
  404ef2:	4602      	mov	r2, r0
  404ef4:	460b      	mov	r3, r1
  404ef6:	4630      	mov	r0, r6
  404ef8:	4639      	mov	r1, r7
  404efa:	f002 ff6d 	bl	407dd8 <__aeabi_dcmpgt>
  404efe:	2800      	cmp	r0, #0
  404f00:	d17d      	bne.n	404ffe <_dtoa_r+0x678>
  404f02:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404f06:	2000      	movs	r0, #0
  404f08:	497f      	ldr	r1, [pc, #508]	; (405108 <_dtoa_r+0x782>)
  404f0a:	f7fd f811 	bl	401f30 <__aeabi_dsub>
  404f0e:	4602      	mov	r2, r0
  404f10:	460b      	mov	r3, r1
  404f12:	4630      	mov	r0, r6
  404f14:	4639      	mov	r1, r7
  404f16:	f002 ff41 	bl	407d9c <__aeabi_dcmplt>
  404f1a:	b168      	cbz	r0, 404f38 <_dtoa_r+0x5b2>
  404f1c:	46a0      	mov	r8, r4
  404f1e:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404f22:	3c01      	subs	r4, #1
  404f24:	2b30      	cmp	r3, #48	; 0x30
  404f26:	d0f9      	beq.n	404f1c <_dtoa_r+0x596>
  404f28:	e2c2      	b.n	4054b0 <_dtoa_r+0xb2a>
  404f2a:	2200      	movs	r2, #0
  404f2c:	4b77      	ldr	r3, [pc, #476]	; (40510c <_dtoa_r+0x786>)
  404f2e:	f7fd f9b3 	bl	402298 <__aeabi_dmul>
  404f32:	4606      	mov	r6, r0
  404f34:	460f      	mov	r7, r1
  404f36:	e7c2      	b.n	404ebe <_dtoa_r+0x538>
  404f38:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404f3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404f40:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404f42:	2b00      	cmp	r3, #0
  404f44:	db7c      	blt.n	405040 <_dtoa_r+0x6ba>
  404f46:	f1b9 0f0e 	cmp.w	r9, #14
  404f4a:	dc79      	bgt.n	405040 <_dtoa_r+0x6ba>
  404f4c:	4b70      	ldr	r3, [pc, #448]	; (405110 <_dtoa_r+0x78a>)
  404f4e:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404f50:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404f54:	2f00      	cmp	r7, #0
  404f56:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f5a:	da14      	bge.n	404f86 <_dtoa_r+0x600>
  404f5c:	9f07      	ldr	r7, [sp, #28]
  404f5e:	2f00      	cmp	r7, #0
  404f60:	dc11      	bgt.n	404f86 <_dtoa_r+0x600>
  404f62:	f040 8176 	bne.w	405252 <_dtoa_r+0x8cc>
  404f66:	4620      	mov	r0, r4
  404f68:	4629      	mov	r1, r5
  404f6a:	2200      	movs	r2, #0
  404f6c:	4b69      	ldr	r3, [pc, #420]	; (405114 <_dtoa_r+0x78e>)
  404f6e:	f7fd f993 	bl	402298 <__aeabi_dmul>
  404f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404f76:	f002 ff25 	bl	407dc4 <__aeabi_dcmpge>
  404f7a:	9d07      	ldr	r5, [sp, #28]
  404f7c:	462c      	mov	r4, r5
  404f7e:	2800      	cmp	r0, #0
  404f80:	f040 8169 	bne.w	405256 <_dtoa_r+0x8d0>
  404f84:	e171      	b.n	40526a <_dtoa_r+0x8e4>
  404f86:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404f8a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404f8e:	4622      	mov	r2, r4
  404f90:	462b      	mov	r3, r5
  404f92:	4630      	mov	r0, r6
  404f94:	4639      	mov	r1, r7
  404f96:	f7fd faa9 	bl	4024ec <__aeabi_ddiv>
  404f9a:	f002 ff27 	bl	407dec <__aeabi_d2iz>
  404f9e:	9004      	str	r0, [sp, #16]
  404fa0:	f7fd f914 	bl	4021cc <__aeabi_i2d>
  404fa4:	4622      	mov	r2, r4
  404fa6:	462b      	mov	r3, r5
  404fa8:	f7fd f976 	bl	402298 <__aeabi_dmul>
  404fac:	4602      	mov	r2, r0
  404fae:	460b      	mov	r3, r1
  404fb0:	4630      	mov	r0, r6
  404fb2:	4639      	mov	r1, r7
  404fb4:	f7fc ffbc 	bl	401f30 <__aeabi_dsub>
  404fb8:	9f04      	ldr	r7, [sp, #16]
  404fba:	4602      	mov	r2, r0
  404fbc:	f107 0630 	add.w	r6, r7, #48	; 0x30
  404fc0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404fc2:	f808 6b01 	strb.w	r6, [r8], #1
  404fc6:	ebc7 0608 	rsb	r6, r7, r8
  404fca:	9f07      	ldr	r7, [sp, #28]
  404fcc:	460b      	mov	r3, r1
  404fce:	42be      	cmp	r6, r7
  404fd0:	d129      	bne.n	405026 <_dtoa_r+0x6a0>
  404fd2:	f7fc ffaf 	bl	401f34 <__adddf3>
  404fd6:	4622      	mov	r2, r4
  404fd8:	462b      	mov	r3, r5
  404fda:	4606      	mov	r6, r0
  404fdc:	460f      	mov	r7, r1
  404fde:	f002 fefb 	bl	407dd8 <__aeabi_dcmpgt>
  404fe2:	b970      	cbnz	r0, 405002 <_dtoa_r+0x67c>
  404fe4:	4630      	mov	r0, r6
  404fe6:	4639      	mov	r1, r7
  404fe8:	4622      	mov	r2, r4
  404fea:	462b      	mov	r3, r5
  404fec:	f002 fecc 	bl	407d88 <__aeabi_dcmpeq>
  404ff0:	2800      	cmp	r0, #0
  404ff2:	f000 825f 	beq.w	4054b4 <_dtoa_r+0xb2e>
  404ff6:	9f04      	ldr	r7, [sp, #16]
  404ff8:	07fb      	lsls	r3, r7, #31
  404ffa:	d402      	bmi.n	405002 <_dtoa_r+0x67c>
  404ffc:	e25a      	b.n	4054b4 <_dtoa_r+0xb2e>
  404ffe:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405002:	4643      	mov	r3, r8
  405004:	4698      	mov	r8, r3
  405006:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  40500a:	3b01      	subs	r3, #1
  40500c:	2a39      	cmp	r2, #57	; 0x39
  40500e:	d106      	bne.n	40501e <_dtoa_r+0x698>
  405010:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405012:	429f      	cmp	r7, r3
  405014:	d1f6      	bne.n	405004 <_dtoa_r+0x67e>
  405016:	2230      	movs	r2, #48	; 0x30
  405018:	f109 0901 	add.w	r9, r9, #1
  40501c:	703a      	strb	r2, [r7, #0]
  40501e:	781a      	ldrb	r2, [r3, #0]
  405020:	3201      	adds	r2, #1
  405022:	701a      	strb	r2, [r3, #0]
  405024:	e246      	b.n	4054b4 <_dtoa_r+0xb2e>
  405026:	2200      	movs	r2, #0
  405028:	4b38      	ldr	r3, [pc, #224]	; (40510c <_dtoa_r+0x786>)
  40502a:	f7fd f935 	bl	402298 <__aeabi_dmul>
  40502e:	2200      	movs	r2, #0
  405030:	2300      	movs	r3, #0
  405032:	4606      	mov	r6, r0
  405034:	460f      	mov	r7, r1
  405036:	f002 fea7 	bl	407d88 <__aeabi_dcmpeq>
  40503a:	2800      	cmp	r0, #0
  40503c:	d0a7      	beq.n	404f8e <_dtoa_r+0x608>
  40503e:	e239      	b.n	4054b4 <_dtoa_r+0xb2e>
  405040:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  405042:	2f00      	cmp	r7, #0
  405044:	d030      	beq.n	4050a8 <_dtoa_r+0x722>
  405046:	9f24      	ldr	r7, [sp, #144]	; 0x90
  405048:	2f01      	cmp	r7, #1
  40504a:	dc0a      	bgt.n	405062 <_dtoa_r+0x6dc>
  40504c:	9f15      	ldr	r7, [sp, #84]	; 0x54
  40504e:	b117      	cbz	r7, 405056 <_dtoa_r+0x6d0>
  405050:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405054:	e002      	b.n	40505c <_dtoa_r+0x6d6>
  405056:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405058:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40505c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40505e:	9e08      	ldr	r6, [sp, #32]
  405060:	e016      	b.n	405090 <_dtoa_r+0x70a>
  405062:	9f07      	ldr	r7, [sp, #28]
  405064:	1e7d      	subs	r5, r7, #1
  405066:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405068:	42af      	cmp	r7, r5
  40506a:	db01      	blt.n	405070 <_dtoa_r+0x6ea>
  40506c:	1b7d      	subs	r5, r7, r5
  40506e:	e006      	b.n	40507e <_dtoa_r+0x6f8>
  405070:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405072:	950e      	str	r5, [sp, #56]	; 0x38
  405074:	1beb      	subs	r3, r5, r7
  405076:	9f11      	ldr	r7, [sp, #68]	; 0x44
  405078:	2500      	movs	r5, #0
  40507a:	441f      	add	r7, r3
  40507c:	9711      	str	r7, [sp, #68]	; 0x44
  40507e:	9f07      	ldr	r7, [sp, #28]
  405080:	2f00      	cmp	r7, #0
  405082:	da03      	bge.n	40508c <_dtoa_r+0x706>
  405084:	9808      	ldr	r0, [sp, #32]
  405086:	2300      	movs	r3, #0
  405088:	1bc6      	subs	r6, r0, r7
  40508a:	e001      	b.n	405090 <_dtoa_r+0x70a>
  40508c:	9e08      	ldr	r6, [sp, #32]
  40508e:	9b07      	ldr	r3, [sp, #28]
  405090:	9f08      	ldr	r7, [sp, #32]
  405092:	4650      	mov	r0, sl
  405094:	441f      	add	r7, r3
  405096:	9708      	str	r7, [sp, #32]
  405098:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40509a:	2101      	movs	r1, #1
  40509c:	441f      	add	r7, r3
  40509e:	970a      	str	r7, [sp, #40]	; 0x28
  4050a0:	f001 fab8 	bl	406614 <__i2b>
  4050a4:	4604      	mov	r4, r0
  4050a6:	e002      	b.n	4050ae <_dtoa_r+0x728>
  4050a8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4050aa:	9e08      	ldr	r6, [sp, #32]
  4050ac:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4050ae:	b16e      	cbz	r6, 4050cc <_dtoa_r+0x746>
  4050b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4050b2:	2f00      	cmp	r7, #0
  4050b4:	dd0a      	ble.n	4050cc <_dtoa_r+0x746>
  4050b6:	463b      	mov	r3, r7
  4050b8:	9f08      	ldr	r7, [sp, #32]
  4050ba:	42b3      	cmp	r3, r6
  4050bc:	bfa8      	it	ge
  4050be:	4633      	movge	r3, r6
  4050c0:	1aff      	subs	r7, r7, r3
  4050c2:	9708      	str	r7, [sp, #32]
  4050c4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4050c6:	1af6      	subs	r6, r6, r3
  4050c8:	1aff      	subs	r7, r7, r3
  4050ca:	970a      	str	r7, [sp, #40]	; 0x28
  4050cc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4050ce:	2f00      	cmp	r7, #0
  4050d0:	dd28      	ble.n	405124 <_dtoa_r+0x79e>
  4050d2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4050d4:	b307      	cbz	r7, 405118 <_dtoa_r+0x792>
  4050d6:	2d00      	cmp	r5, #0
  4050d8:	dd10      	ble.n	4050fc <_dtoa_r+0x776>
  4050da:	4621      	mov	r1, r4
  4050dc:	462a      	mov	r2, r5
  4050de:	4650      	mov	r0, sl
  4050e0:	f001 fb39 	bl	406756 <__pow5mult>
  4050e4:	4604      	mov	r4, r0
  4050e6:	465a      	mov	r2, fp
  4050e8:	4621      	mov	r1, r4
  4050ea:	4650      	mov	r0, sl
  4050ec:	f001 fa9b 	bl	406626 <__multiply>
  4050f0:	4659      	mov	r1, fp
  4050f2:	4607      	mov	r7, r0
  4050f4:	4650      	mov	r0, sl
  4050f6:	f001 f9bb 	bl	406470 <_Bfree>
  4050fa:	46bb      	mov	fp, r7
  4050fc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4050fe:	1b7a      	subs	r2, r7, r5
  405100:	d010      	beq.n	405124 <_dtoa_r+0x79e>
  405102:	4650      	mov	r0, sl
  405104:	4659      	mov	r1, fp
  405106:	e00a      	b.n	40511e <_dtoa_r+0x798>
  405108:	3fe00000 	.word	0x3fe00000
  40510c:	40240000 	.word	0x40240000
  405110:	00408cb0 	.word	0x00408cb0
  405114:	40140000 	.word	0x40140000
  405118:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40511a:	4650      	mov	r0, sl
  40511c:	4659      	mov	r1, fp
  40511e:	f001 fb1a 	bl	406756 <__pow5mult>
  405122:	4683      	mov	fp, r0
  405124:	4650      	mov	r0, sl
  405126:	2101      	movs	r1, #1
  405128:	f001 fa74 	bl	406614 <__i2b>
  40512c:	9f11      	ldr	r7, [sp, #68]	; 0x44
  40512e:	4605      	mov	r5, r0
  405130:	2f00      	cmp	r7, #0
  405132:	dd05      	ble.n	405140 <_dtoa_r+0x7ba>
  405134:	4629      	mov	r1, r5
  405136:	4650      	mov	r0, sl
  405138:	463a      	mov	r2, r7
  40513a:	f001 fb0c 	bl	406756 <__pow5mult>
  40513e:	4605      	mov	r5, r0
  405140:	9f24      	ldr	r7, [sp, #144]	; 0x90
  405142:	2f01      	cmp	r7, #1
  405144:	dc12      	bgt.n	40516c <_dtoa_r+0x7e6>
  405146:	9804      	ldr	r0, [sp, #16]
  405148:	b980      	cbnz	r0, 40516c <_dtoa_r+0x7e6>
  40514a:	9905      	ldr	r1, [sp, #20]
  40514c:	f3c1 0313 	ubfx	r3, r1, #0, #20
  405150:	b973      	cbnz	r3, 405170 <_dtoa_r+0x7ea>
  405152:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  405156:	0d3f      	lsrs	r7, r7, #20
  405158:	053f      	lsls	r7, r7, #20
  40515a:	b157      	cbz	r7, 405172 <_dtoa_r+0x7ec>
  40515c:	9f08      	ldr	r7, [sp, #32]
  40515e:	3701      	adds	r7, #1
  405160:	9708      	str	r7, [sp, #32]
  405162:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405164:	3701      	adds	r7, #1
  405166:	970a      	str	r7, [sp, #40]	; 0x28
  405168:	2701      	movs	r7, #1
  40516a:	e002      	b.n	405172 <_dtoa_r+0x7ec>
  40516c:	2700      	movs	r7, #0
  40516e:	e000      	b.n	405172 <_dtoa_r+0x7ec>
  405170:	9f04      	ldr	r7, [sp, #16]
  405172:	9811      	ldr	r0, [sp, #68]	; 0x44
  405174:	b140      	cbz	r0, 405188 <_dtoa_r+0x802>
  405176:	692b      	ldr	r3, [r5, #16]
  405178:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  40517c:	6918      	ldr	r0, [r3, #16]
  40517e:	f001 f9fc 	bl	40657a <__hi0bits>
  405182:	f1c0 0020 	rsb	r0, r0, #32
  405186:	e000      	b.n	40518a <_dtoa_r+0x804>
  405188:	2001      	movs	r0, #1
  40518a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40518c:	4403      	add	r3, r0
  40518e:	f013 031f 	ands.w	r3, r3, #31
  405192:	d00f      	beq.n	4051b4 <_dtoa_r+0x82e>
  405194:	f1c3 0220 	rsb	r2, r3, #32
  405198:	2a04      	cmp	r2, #4
  40519a:	dd09      	ble.n	4051b0 <_dtoa_r+0x82a>
  40519c:	9908      	ldr	r1, [sp, #32]
  40519e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051a0:	f1c3 031c 	rsb	r3, r3, #28
  4051a4:	4419      	add	r1, r3
  4051a6:	441a      	add	r2, r3
  4051a8:	9108      	str	r1, [sp, #32]
  4051aa:	441e      	add	r6, r3
  4051ac:	920a      	str	r2, [sp, #40]	; 0x28
  4051ae:	e009      	b.n	4051c4 <_dtoa_r+0x83e>
  4051b0:	d008      	beq.n	4051c4 <_dtoa_r+0x83e>
  4051b2:	4613      	mov	r3, r2
  4051b4:	9808      	ldr	r0, [sp, #32]
  4051b6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4051b8:	331c      	adds	r3, #28
  4051ba:	4418      	add	r0, r3
  4051bc:	4419      	add	r1, r3
  4051be:	9008      	str	r0, [sp, #32]
  4051c0:	441e      	add	r6, r3
  4051c2:	910a      	str	r1, [sp, #40]	; 0x28
  4051c4:	9a08      	ldr	r2, [sp, #32]
  4051c6:	2a00      	cmp	r2, #0
  4051c8:	dd04      	ble.n	4051d4 <_dtoa_r+0x84e>
  4051ca:	4659      	mov	r1, fp
  4051cc:	4650      	mov	r0, sl
  4051ce:	f001 fb01 	bl	4067d4 <__lshift>
  4051d2:	4683      	mov	fp, r0
  4051d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051d6:	2b00      	cmp	r3, #0
  4051d8:	dd05      	ble.n	4051e6 <_dtoa_r+0x860>
  4051da:	4629      	mov	r1, r5
  4051dc:	4650      	mov	r0, sl
  4051de:	461a      	mov	r2, r3
  4051e0:	f001 faf8 	bl	4067d4 <__lshift>
  4051e4:	4605      	mov	r5, r0
  4051e6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4051e8:	b1e0      	cbz	r0, 405224 <_dtoa_r+0x89e>
  4051ea:	4658      	mov	r0, fp
  4051ec:	4629      	mov	r1, r5
  4051ee:	f001 fb44 	bl	40687a <__mcmp>
  4051f2:	2800      	cmp	r0, #0
  4051f4:	da16      	bge.n	405224 <_dtoa_r+0x89e>
  4051f6:	4659      	mov	r1, fp
  4051f8:	4650      	mov	r0, sl
  4051fa:	220a      	movs	r2, #10
  4051fc:	2300      	movs	r3, #0
  4051fe:	f001 f940 	bl	406482 <__multadd>
  405202:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405204:	f109 39ff 	add.w	r9, r9, #4294967295
  405208:	4683      	mov	fp, r0
  40520a:	b149      	cbz	r1, 405220 <_dtoa_r+0x89a>
  40520c:	4621      	mov	r1, r4
  40520e:	220a      	movs	r2, #10
  405210:	4650      	mov	r0, sl
  405212:	2300      	movs	r3, #0
  405214:	f001 f935 	bl	406482 <__multadd>
  405218:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40521a:	4604      	mov	r4, r0
  40521c:	9207      	str	r2, [sp, #28]
  40521e:	e001      	b.n	405224 <_dtoa_r+0x89e>
  405220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405222:	9307      	str	r3, [sp, #28]
  405224:	9807      	ldr	r0, [sp, #28]
  405226:	2800      	cmp	r0, #0
  405228:	dc29      	bgt.n	40527e <_dtoa_r+0x8f8>
  40522a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40522c:	2902      	cmp	r1, #2
  40522e:	dd26      	ble.n	40527e <_dtoa_r+0x8f8>
  405230:	b988      	cbnz	r0, 405256 <_dtoa_r+0x8d0>
  405232:	4629      	mov	r1, r5
  405234:	2205      	movs	r2, #5
  405236:	9b07      	ldr	r3, [sp, #28]
  405238:	4650      	mov	r0, sl
  40523a:	f001 f922 	bl	406482 <__multadd>
  40523e:	4605      	mov	r5, r0
  405240:	4629      	mov	r1, r5
  405242:	4658      	mov	r0, fp
  405244:	f001 fb19 	bl	40687a <__mcmp>
  405248:	2800      	cmp	r0, #0
  40524a:	dc0e      	bgt.n	40526a <_dtoa_r+0x8e4>
  40524c:	e003      	b.n	405256 <_dtoa_r+0x8d0>
  40524e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405250:	e000      	b.n	405254 <_dtoa_r+0x8ce>
  405252:	2500      	movs	r5, #0
  405254:	462c      	mov	r4, r5
  405256:	9f25      	ldr	r7, [sp, #148]	; 0x94
  405258:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40525c:	ea6f 0907 	mvn.w	r9, r7
  405260:	e00a      	b.n	405278 <_dtoa_r+0x8f2>
  405262:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405264:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405268:	462c      	mov	r4, r5
  40526a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40526c:	2331      	movs	r3, #49	; 0x31
  40526e:	f107 0801 	add.w	r8, r7, #1
  405272:	703b      	strb	r3, [r7, #0]
  405274:	f109 0901 	add.w	r9, r9, #1
  405278:	4627      	mov	r7, r4
  40527a:	2400      	movs	r4, #0
  40527c:	e107      	b.n	40548e <_dtoa_r+0xb08>
  40527e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  405280:	2800      	cmp	r0, #0
  405282:	f000 80bb 	beq.w	4053fc <_dtoa_r+0xa76>
  405286:	2e00      	cmp	r6, #0
  405288:	dd05      	ble.n	405296 <_dtoa_r+0x910>
  40528a:	4621      	mov	r1, r4
  40528c:	4650      	mov	r0, sl
  40528e:	4632      	mov	r2, r6
  405290:	f001 faa0 	bl	4067d4 <__lshift>
  405294:	4604      	mov	r4, r0
  405296:	b19f      	cbz	r7, 4052c0 <_dtoa_r+0x93a>
  405298:	6861      	ldr	r1, [r4, #4]
  40529a:	4650      	mov	r0, sl
  40529c:	f001 f8c2 	bl	406424 <_Balloc>
  4052a0:	6922      	ldr	r2, [r4, #16]
  4052a2:	4606      	mov	r6, r0
  4052a4:	3202      	adds	r2, #2
  4052a6:	f104 010c 	add.w	r1, r4, #12
  4052aa:	0092      	lsls	r2, r2, #2
  4052ac:	300c      	adds	r0, #12
  4052ae:	f001 f893 	bl	4063d8 <memcpy>
  4052b2:	4650      	mov	r0, sl
  4052b4:	4631      	mov	r1, r6
  4052b6:	2201      	movs	r2, #1
  4052b8:	f001 fa8c 	bl	4067d4 <__lshift>
  4052bc:	4607      	mov	r7, r0
  4052be:	e000      	b.n	4052c2 <_dtoa_r+0x93c>
  4052c0:	4627      	mov	r7, r4
  4052c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4052c4:	4629      	mov	r1, r5
  4052c6:	4658      	mov	r0, fp
  4052c8:	f7ff face 	bl	404868 <quorem>
  4052cc:	4621      	mov	r1, r4
  4052ce:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4052d2:	4680      	mov	r8, r0
  4052d4:	4658      	mov	r0, fp
  4052d6:	f8cd c008 	str.w	ip, [sp, #8]
  4052da:	f001 face 	bl	40687a <__mcmp>
  4052de:	463a      	mov	r2, r7
  4052e0:	9008      	str	r0, [sp, #32]
  4052e2:	4629      	mov	r1, r5
  4052e4:	4650      	mov	r0, sl
  4052e6:	f001 fae5 	bl	4068b4 <__mdiff>
  4052ea:	68c3      	ldr	r3, [r0, #12]
  4052ec:	4602      	mov	r2, r0
  4052ee:	f8dd c008 	ldr.w	ip, [sp, #8]
  4052f2:	b94b      	cbnz	r3, 405308 <_dtoa_r+0x982>
  4052f4:	4611      	mov	r1, r2
  4052f6:	4658      	mov	r0, fp
  4052f8:	9203      	str	r2, [sp, #12]
  4052fa:	f001 fabe 	bl	40687a <__mcmp>
  4052fe:	9a03      	ldr	r2, [sp, #12]
  405300:	4603      	mov	r3, r0
  405302:	f8dd c008 	ldr.w	ip, [sp, #8]
  405306:	e000      	b.n	40530a <_dtoa_r+0x984>
  405308:	2301      	movs	r3, #1
  40530a:	4650      	mov	r0, sl
  40530c:	4611      	mov	r1, r2
  40530e:	9303      	str	r3, [sp, #12]
  405310:	f8cd c008 	str.w	ip, [sp, #8]
  405314:	f001 f8ac 	bl	406470 <_Bfree>
  405318:	9b03      	ldr	r3, [sp, #12]
  40531a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40531e:	b963      	cbnz	r3, 40533a <_dtoa_r+0x9b4>
  405320:	9924      	ldr	r1, [sp, #144]	; 0x90
  405322:	b951      	cbnz	r1, 40533a <_dtoa_r+0x9b4>
  405324:	9804      	ldr	r0, [sp, #16]
  405326:	f000 0201 	and.w	r2, r0, #1
  40532a:	b932      	cbnz	r2, 40533a <_dtoa_r+0x9b4>
  40532c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405330:	d035      	beq.n	40539e <_dtoa_r+0xa18>
  405332:	9b08      	ldr	r3, [sp, #32]
  405334:	2b00      	cmp	r3, #0
  405336:	dc24      	bgt.n	405382 <_dtoa_r+0x9fc>
  405338:	e025      	b.n	405386 <_dtoa_r+0xa00>
  40533a:	9808      	ldr	r0, [sp, #32]
  40533c:	2800      	cmp	r0, #0
  40533e:	da02      	bge.n	405346 <_dtoa_r+0x9c0>
  405340:	2b00      	cmp	r3, #0
  405342:	dc08      	bgt.n	405356 <_dtoa_r+0x9d0>
  405344:	e01f      	b.n	405386 <_dtoa_r+0xa00>
  405346:	d123      	bne.n	405390 <_dtoa_r+0xa0a>
  405348:	9924      	ldr	r1, [sp, #144]	; 0x90
  40534a:	bb09      	cbnz	r1, 405390 <_dtoa_r+0xa0a>
  40534c:	9804      	ldr	r0, [sp, #16]
  40534e:	f000 0201 	and.w	r2, r0, #1
  405352:	b9ea      	cbnz	r2, 405390 <_dtoa_r+0xa0a>
  405354:	e7f4      	b.n	405340 <_dtoa_r+0x9ba>
  405356:	4659      	mov	r1, fp
  405358:	2201      	movs	r2, #1
  40535a:	4650      	mov	r0, sl
  40535c:	f8cd c008 	str.w	ip, [sp, #8]
  405360:	f001 fa38 	bl	4067d4 <__lshift>
  405364:	4629      	mov	r1, r5
  405366:	4683      	mov	fp, r0
  405368:	f001 fa87 	bl	40687a <__mcmp>
  40536c:	2800      	cmp	r0, #0
  40536e:	f8dd c008 	ldr.w	ip, [sp, #8]
  405372:	dc03      	bgt.n	40537c <_dtoa_r+0x9f6>
  405374:	d107      	bne.n	405386 <_dtoa_r+0xa00>
  405376:	f01c 0f01 	tst.w	ip, #1
  40537a:	d004      	beq.n	405386 <_dtoa_r+0xa00>
  40537c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405380:	d00d      	beq.n	40539e <_dtoa_r+0xa18>
  405382:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  405386:	f106 0801 	add.w	r8, r6, #1
  40538a:	f886 c000 	strb.w	ip, [r6]
  40538e:	e07e      	b.n	40548e <_dtoa_r+0xb08>
  405390:	2b00      	cmp	r3, #0
  405392:	f106 0801 	add.w	r8, r6, #1
  405396:	dd09      	ble.n	4053ac <_dtoa_r+0xa26>
  405398:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40539c:	d103      	bne.n	4053a6 <_dtoa_r+0xa20>
  40539e:	2339      	movs	r3, #57	; 0x39
  4053a0:	7033      	strb	r3, [r6, #0]
  4053a2:	3601      	adds	r6, #1
  4053a4:	e05b      	b.n	40545e <_dtoa_r+0xad8>
  4053a6:	f10c 0301 	add.w	r3, ip, #1
  4053aa:	e068      	b.n	40547e <_dtoa_r+0xaf8>
  4053ac:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053ae:	9a07      	ldr	r2, [sp, #28]
  4053b0:	ebc1 0308 	rsb	r3, r1, r8
  4053b4:	4646      	mov	r6, r8
  4053b6:	4293      	cmp	r3, r2
  4053b8:	f806 cc01 	strb.w	ip, [r6, #-1]
  4053bc:	d03c      	beq.n	405438 <_dtoa_r+0xab2>
  4053be:	4659      	mov	r1, fp
  4053c0:	220a      	movs	r2, #10
  4053c2:	2300      	movs	r3, #0
  4053c4:	4650      	mov	r0, sl
  4053c6:	f001 f85c 	bl	406482 <__multadd>
  4053ca:	42bc      	cmp	r4, r7
  4053cc:	4683      	mov	fp, r0
  4053ce:	4621      	mov	r1, r4
  4053d0:	4650      	mov	r0, sl
  4053d2:	f04f 020a 	mov.w	r2, #10
  4053d6:	f04f 0300 	mov.w	r3, #0
  4053da:	d104      	bne.n	4053e6 <_dtoa_r+0xa60>
  4053dc:	f001 f851 	bl	406482 <__multadd>
  4053e0:	4604      	mov	r4, r0
  4053e2:	4607      	mov	r7, r0
  4053e4:	e76e      	b.n	4052c4 <_dtoa_r+0x93e>
  4053e6:	f001 f84c 	bl	406482 <__multadd>
  4053ea:	4639      	mov	r1, r7
  4053ec:	4604      	mov	r4, r0
  4053ee:	220a      	movs	r2, #10
  4053f0:	4650      	mov	r0, sl
  4053f2:	2300      	movs	r3, #0
  4053f4:	f001 f845 	bl	406482 <__multadd>
  4053f8:	4607      	mov	r7, r0
  4053fa:	e763      	b.n	4052c4 <_dtoa_r+0x93e>
  4053fc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4053fe:	4658      	mov	r0, fp
  405400:	4629      	mov	r1, r5
  405402:	f7ff fa31 	bl	404868 <quorem>
  405406:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405408:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  40540c:	f807 c006 	strb.w	ip, [r7, r6]
  405410:	9f07      	ldr	r7, [sp, #28]
  405412:	3601      	adds	r6, #1
  405414:	42be      	cmp	r6, r7
  405416:	db07      	blt.n	405428 <_dtoa_r+0xaa2>
  405418:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40541a:	2f01      	cmp	r7, #1
  40541c:	bfac      	ite	ge
  40541e:	19f6      	addge	r6, r6, r7
  405420:	3601      	addlt	r6, #1
  405422:	4627      	mov	r7, r4
  405424:	2400      	movs	r4, #0
  405426:	e007      	b.n	405438 <_dtoa_r+0xab2>
  405428:	4659      	mov	r1, fp
  40542a:	4650      	mov	r0, sl
  40542c:	220a      	movs	r2, #10
  40542e:	2300      	movs	r3, #0
  405430:	f001 f827 	bl	406482 <__multadd>
  405434:	4683      	mov	fp, r0
  405436:	e7e2      	b.n	4053fe <_dtoa_r+0xa78>
  405438:	4659      	mov	r1, fp
  40543a:	2201      	movs	r2, #1
  40543c:	4650      	mov	r0, sl
  40543e:	f8cd c008 	str.w	ip, [sp, #8]
  405442:	f001 f9c7 	bl	4067d4 <__lshift>
  405446:	4629      	mov	r1, r5
  405448:	4683      	mov	fp, r0
  40544a:	f001 fa16 	bl	40687a <__mcmp>
  40544e:	2800      	cmp	r0, #0
  405450:	f8dd c008 	ldr.w	ip, [sp, #8]
  405454:	dc03      	bgt.n	40545e <_dtoa_r+0xad8>
  405456:	d114      	bne.n	405482 <_dtoa_r+0xafc>
  405458:	f01c 0f01 	tst.w	ip, #1
  40545c:	d011      	beq.n	405482 <_dtoa_r+0xafc>
  40545e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  405462:	46b0      	mov	r8, r6
  405464:	2b39      	cmp	r3, #57	; 0x39
  405466:	f106 36ff 	add.w	r6, r6, #4294967295
  40546a:	d107      	bne.n	40547c <_dtoa_r+0xaf6>
  40546c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40546e:	42b0      	cmp	r0, r6
  405470:	d1f5      	bne.n	40545e <_dtoa_r+0xad8>
  405472:	2331      	movs	r3, #49	; 0x31
  405474:	f109 0901 	add.w	r9, r9, #1
  405478:	7003      	strb	r3, [r0, #0]
  40547a:	e008      	b.n	40548e <_dtoa_r+0xb08>
  40547c:	3301      	adds	r3, #1
  40547e:	7033      	strb	r3, [r6, #0]
  405480:	e005      	b.n	40548e <_dtoa_r+0xb08>
  405482:	46b0      	mov	r8, r6
  405484:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  405488:	3e01      	subs	r6, #1
  40548a:	2b30      	cmp	r3, #48	; 0x30
  40548c:	d0f9      	beq.n	405482 <_dtoa_r+0xafc>
  40548e:	4650      	mov	r0, sl
  405490:	4629      	mov	r1, r5
  405492:	f000 ffed 	bl	406470 <_Bfree>
  405496:	b16f      	cbz	r7, 4054b4 <_dtoa_r+0xb2e>
  405498:	b12c      	cbz	r4, 4054a6 <_dtoa_r+0xb20>
  40549a:	42bc      	cmp	r4, r7
  40549c:	d003      	beq.n	4054a6 <_dtoa_r+0xb20>
  40549e:	4650      	mov	r0, sl
  4054a0:	4621      	mov	r1, r4
  4054a2:	f000 ffe5 	bl	406470 <_Bfree>
  4054a6:	4650      	mov	r0, sl
  4054a8:	4639      	mov	r1, r7
  4054aa:	f000 ffe1 	bl	406470 <_Bfree>
  4054ae:	e001      	b.n	4054b4 <_dtoa_r+0xb2e>
  4054b0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4054b4:	4650      	mov	r0, sl
  4054b6:	4659      	mov	r1, fp
  4054b8:	f000 ffda 	bl	406470 <_Bfree>
  4054bc:	2300      	movs	r3, #0
  4054be:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4054c0:	f888 3000 	strb.w	r3, [r8]
  4054c4:	f109 0301 	add.w	r3, r9, #1
  4054c8:	603b      	str	r3, [r7, #0]
  4054ca:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4054cc:	b127      	cbz	r7, 4054d8 <_dtoa_r+0xb52>
  4054ce:	f8c7 8000 	str.w	r8, [r7]
  4054d2:	e001      	b.n	4054d8 <_dtoa_r+0xb52>
  4054d4:	4802      	ldr	r0, [pc, #8]	; (4054e0 <_dtoa_r+0xb5a>)
  4054d6:	e000      	b.n	4054da <_dtoa_r+0xb54>
  4054d8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4054da:	b01b      	add	sp, #108	; 0x6c
  4054dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054e0:	00408c68 	.word	0x00408c68
  4054e4:	f3af 8000 	nop.w

004054e8 <__sflush_r>:
  4054e8:	898a      	ldrh	r2, [r1, #12]
  4054ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054ee:	b293      	uxth	r3, r2
  4054f0:	4605      	mov	r5, r0
  4054f2:	0718      	lsls	r0, r3, #28
  4054f4:	460c      	mov	r4, r1
  4054f6:	d45e      	bmi.n	4055b6 <__sflush_r+0xce>
  4054f8:	684b      	ldr	r3, [r1, #4]
  4054fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  4054fe:	2b00      	cmp	r3, #0
  405500:	818a      	strh	r2, [r1, #12]
  405502:	dc02      	bgt.n	40550a <__sflush_r+0x22>
  405504:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  405506:	2b00      	cmp	r3, #0
  405508:	dd18      	ble.n	40553c <__sflush_r+0x54>
  40550a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40550c:	b1b6      	cbz	r6, 40553c <__sflush_r+0x54>
  40550e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  405512:	2300      	movs	r3, #0
  405514:	b292      	uxth	r2, r2
  405516:	682f      	ldr	r7, [r5, #0]
  405518:	602b      	str	r3, [r5, #0]
  40551a:	b10a      	cbz	r2, 405520 <__sflush_r+0x38>
  40551c:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40551e:	e010      	b.n	405542 <__sflush_r+0x5a>
  405520:	69e1      	ldr	r1, [r4, #28]
  405522:	4628      	mov	r0, r5
  405524:	2301      	movs	r3, #1
  405526:	47b0      	blx	r6
  405528:	1c41      	adds	r1, r0, #1
  40552a:	4602      	mov	r2, r0
  40552c:	d109      	bne.n	405542 <__sflush_r+0x5a>
  40552e:	682b      	ldr	r3, [r5, #0]
  405530:	b13b      	cbz	r3, 405542 <__sflush_r+0x5a>
  405532:	2b1d      	cmp	r3, #29
  405534:	d001      	beq.n	40553a <__sflush_r+0x52>
  405536:	2b16      	cmp	r3, #22
  405538:	d14a      	bne.n	4055d0 <__sflush_r+0xe8>
  40553a:	602f      	str	r7, [r5, #0]
  40553c:	2000      	movs	r0, #0
  40553e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405542:	89a3      	ldrh	r3, [r4, #12]
  405544:	075b      	lsls	r3, r3, #29
  405546:	d505      	bpl.n	405554 <__sflush_r+0x6c>
  405548:	6863      	ldr	r3, [r4, #4]
  40554a:	1ad2      	subs	r2, r2, r3
  40554c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40554e:	b10b      	cbz	r3, 405554 <__sflush_r+0x6c>
  405550:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405552:	1ad2      	subs	r2, r2, r3
  405554:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  405556:	4628      	mov	r0, r5
  405558:	69e1      	ldr	r1, [r4, #28]
  40555a:	2300      	movs	r3, #0
  40555c:	47b0      	blx	r6
  40555e:	1c46      	adds	r6, r0, #1
  405560:	89a2      	ldrh	r2, [r4, #12]
  405562:	d105      	bne.n	405570 <__sflush_r+0x88>
  405564:	682b      	ldr	r3, [r5, #0]
  405566:	b11b      	cbz	r3, 405570 <__sflush_r+0x88>
  405568:	2b1d      	cmp	r3, #29
  40556a:	d001      	beq.n	405570 <__sflush_r+0x88>
  40556c:	2b16      	cmp	r3, #22
  40556e:	d11d      	bne.n	4055ac <__sflush_r+0xc4>
  405570:	2300      	movs	r3, #0
  405572:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  405576:	b292      	uxth	r2, r2
  405578:	6063      	str	r3, [r4, #4]
  40557a:	6923      	ldr	r3, [r4, #16]
  40557c:	04d1      	lsls	r1, r2, #19
  40557e:	81a2      	strh	r2, [r4, #12]
  405580:	6023      	str	r3, [r4, #0]
  405582:	d504      	bpl.n	40558e <__sflush_r+0xa6>
  405584:	1c42      	adds	r2, r0, #1
  405586:	d101      	bne.n	40558c <__sflush_r+0xa4>
  405588:	682b      	ldr	r3, [r5, #0]
  40558a:	b903      	cbnz	r3, 40558e <__sflush_r+0xa6>
  40558c:	6520      	str	r0, [r4, #80]	; 0x50
  40558e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405590:	602f      	str	r7, [r5, #0]
  405592:	2900      	cmp	r1, #0
  405594:	d0d2      	beq.n	40553c <__sflush_r+0x54>
  405596:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40559a:	4299      	cmp	r1, r3
  40559c:	d002      	beq.n	4055a4 <__sflush_r+0xbc>
  40559e:	4628      	mov	r0, r5
  4055a0:	f000 fa10 	bl	4059c4 <_free_r>
  4055a4:	2000      	movs	r0, #0
  4055a6:	6320      	str	r0, [r4, #48]	; 0x30
  4055a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4055b0:	81a2      	strh	r2, [r4, #12]
  4055b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055b6:	690e      	ldr	r6, [r1, #16]
  4055b8:	2e00      	cmp	r6, #0
  4055ba:	d0bf      	beq.n	40553c <__sflush_r+0x54>
  4055bc:	079b      	lsls	r3, r3, #30
  4055be:	680a      	ldr	r2, [r1, #0]
  4055c0:	bf0c      	ite	eq
  4055c2:	694b      	ldreq	r3, [r1, #20]
  4055c4:	2300      	movne	r3, #0
  4055c6:	ebc6 0802 	rsb	r8, r6, r2
  4055ca:	600e      	str	r6, [r1, #0]
  4055cc:	608b      	str	r3, [r1, #8]
  4055ce:	e012      	b.n	4055f6 <__sflush_r+0x10e>
  4055d0:	89a3      	ldrh	r3, [r4, #12]
  4055d2:	f04f 30ff 	mov.w	r0, #4294967295
  4055d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055da:	81a3      	strh	r3, [r4, #12]
  4055dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4055e2:	4628      	mov	r0, r5
  4055e4:	69e1      	ldr	r1, [r4, #28]
  4055e6:	4632      	mov	r2, r6
  4055e8:	4643      	mov	r3, r8
  4055ea:	47b8      	blx	r7
  4055ec:	2800      	cmp	r0, #0
  4055ee:	ddef      	ble.n	4055d0 <__sflush_r+0xe8>
  4055f0:	4406      	add	r6, r0
  4055f2:	ebc0 0808 	rsb	r8, r0, r8
  4055f6:	f1b8 0f00 	cmp.w	r8, #0
  4055fa:	dcf1      	bgt.n	4055e0 <__sflush_r+0xf8>
  4055fc:	e79e      	b.n	40553c <__sflush_r+0x54>

004055fe <_fflush_r>:
  4055fe:	b538      	push	{r3, r4, r5, lr}
  405600:	460c      	mov	r4, r1
  405602:	4605      	mov	r5, r0
  405604:	b118      	cbz	r0, 40560e <_fflush_r+0x10>
  405606:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405608:	b90b      	cbnz	r3, 40560e <_fflush_r+0x10>
  40560a:	f000 f841 	bl	405690 <__sinit>
  40560e:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405612:	b128      	cbz	r0, 405620 <_fflush_r+0x22>
  405614:	4628      	mov	r0, r5
  405616:	4621      	mov	r1, r4
  405618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40561c:	f7ff bf64 	b.w	4054e8 <__sflush_r>
  405620:	bd38      	pop	{r3, r4, r5, pc}

00405622 <fflush>:
  405622:	4601      	mov	r1, r0
  405624:	b920      	cbnz	r0, 405630 <fflush+0xe>
  405626:	4b04      	ldr	r3, [pc, #16]	; (405638 <fflush+0x16>)
  405628:	4904      	ldr	r1, [pc, #16]	; (40563c <fflush+0x1a>)
  40562a:	6818      	ldr	r0, [r3, #0]
  40562c:	f000 bbea 	b.w	405e04 <_fwalk_reent>
  405630:	4b03      	ldr	r3, [pc, #12]	; (405640 <fflush+0x1e>)
  405632:	6818      	ldr	r0, [r3, #0]
  405634:	f7ff bfe3 	b.w	4055fe <_fflush_r>
  405638:	00408c10 	.word	0x00408c10
  40563c:	004055ff 	.word	0x004055ff
  405640:	200000e8 	.word	0x200000e8

00405644 <__fp_lock>:
  405644:	2000      	movs	r0, #0
  405646:	4770      	bx	lr

00405648 <__fp_unlock>:
  405648:	2000      	movs	r0, #0
  40564a:	4770      	bx	lr

0040564c <_cleanup_r>:
  40564c:	4901      	ldr	r1, [pc, #4]	; (405654 <_cleanup_r+0x8>)
  40564e:	f000 bbbd 	b.w	405dcc <_fwalk>
  405652:	bf00      	nop
  405654:	00407c41 	.word	0x00407c41

00405658 <__sfmoreglue>:
  405658:	b570      	push	{r4, r5, r6, lr}
  40565a:	1e4b      	subs	r3, r1, #1
  40565c:	2568      	movs	r5, #104	; 0x68
  40565e:	435d      	muls	r5, r3
  405660:	460e      	mov	r6, r1
  405662:	f105 0174 	add.w	r1, r5, #116	; 0x74
  405666:	f000 fca1 	bl	405fac <_malloc_r>
  40566a:	4604      	mov	r4, r0
  40566c:	b140      	cbz	r0, 405680 <__sfmoreglue+0x28>
  40566e:	2100      	movs	r1, #0
  405670:	e880 0042 	stmia.w	r0, {r1, r6}
  405674:	300c      	adds	r0, #12
  405676:	60a0      	str	r0, [r4, #8]
  405678:	f105 0268 	add.w	r2, r5, #104	; 0x68
  40567c:	f7fd fb88 	bl	402d90 <memset>
  405680:	4620      	mov	r0, r4
  405682:	bd70      	pop	{r4, r5, r6, pc}

00405684 <_cleanup>:
  405684:	4b01      	ldr	r3, [pc, #4]	; (40568c <_cleanup+0x8>)
  405686:	6818      	ldr	r0, [r3, #0]
  405688:	f7ff bfe0 	b.w	40564c <_cleanup_r>
  40568c:	00408c10 	.word	0x00408c10

00405690 <__sinit>:
  405690:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405694:	6b84      	ldr	r4, [r0, #56]	; 0x38
  405696:	4606      	mov	r6, r0
  405698:	2c00      	cmp	r4, #0
  40569a:	d162      	bne.n	405762 <__sinit+0xd2>
  40569c:	4b32      	ldr	r3, [pc, #200]	; (405768 <__sinit+0xd8>)
  40569e:	6845      	ldr	r5, [r0, #4]
  4056a0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4056a2:	2303      	movs	r3, #3
  4056a4:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  4056a8:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  4056ac:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  4056b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 405770 <__sinit+0xe0>
  4056b4:	2304      	movs	r3, #4
  4056b6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 405774 <__sinit+0xe4>
  4056ba:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 405778 <__sinit+0xe8>
  4056be:	4f2b      	ldr	r7, [pc, #172]	; (40576c <__sinit+0xdc>)
  4056c0:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4056c4:	4621      	mov	r1, r4
  4056c6:	81ab      	strh	r3, [r5, #12]
  4056c8:	602c      	str	r4, [r5, #0]
  4056ca:	606c      	str	r4, [r5, #4]
  4056cc:	60ac      	str	r4, [r5, #8]
  4056ce:	666c      	str	r4, [r5, #100]	; 0x64
  4056d0:	81ec      	strh	r4, [r5, #14]
  4056d2:	612c      	str	r4, [r5, #16]
  4056d4:	616c      	str	r4, [r5, #20]
  4056d6:	61ac      	str	r4, [r5, #24]
  4056d8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4056dc:	2208      	movs	r2, #8
  4056de:	f7fd fb57 	bl	402d90 <memset>
  4056e2:	61ed      	str	r5, [r5, #28]
  4056e4:	f8c5 a020 	str.w	sl, [r5, #32]
  4056e8:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4056ec:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4056f0:	62ef      	str	r7, [r5, #44]	; 0x2c
  4056f2:	68b5      	ldr	r5, [r6, #8]
  4056f4:	2309      	movs	r3, #9
  4056f6:	f04f 0b01 	mov.w	fp, #1
  4056fa:	81ab      	strh	r3, [r5, #12]
  4056fc:	602c      	str	r4, [r5, #0]
  4056fe:	606c      	str	r4, [r5, #4]
  405700:	60ac      	str	r4, [r5, #8]
  405702:	666c      	str	r4, [r5, #100]	; 0x64
  405704:	f8a5 b00e 	strh.w	fp, [r5, #14]
  405708:	612c      	str	r4, [r5, #16]
  40570a:	616c      	str	r4, [r5, #20]
  40570c:	61ac      	str	r4, [r5, #24]
  40570e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405712:	4621      	mov	r1, r4
  405714:	2208      	movs	r2, #8
  405716:	f7fd fb3b 	bl	402d90 <memset>
  40571a:	61ed      	str	r5, [r5, #28]
  40571c:	f8c5 a020 	str.w	sl, [r5, #32]
  405720:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405724:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  405728:	62ef      	str	r7, [r5, #44]	; 0x2c
  40572a:	68f5      	ldr	r5, [r6, #12]
  40572c:	2312      	movs	r3, #18
  40572e:	81ab      	strh	r3, [r5, #12]
  405730:	2302      	movs	r3, #2
  405732:	602c      	str	r4, [r5, #0]
  405734:	606c      	str	r4, [r5, #4]
  405736:	60ac      	str	r4, [r5, #8]
  405738:	666c      	str	r4, [r5, #100]	; 0x64
  40573a:	81eb      	strh	r3, [r5, #14]
  40573c:	612c      	str	r4, [r5, #16]
  40573e:	616c      	str	r4, [r5, #20]
  405740:	61ac      	str	r4, [r5, #24]
  405742:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405746:	4621      	mov	r1, r4
  405748:	2208      	movs	r2, #8
  40574a:	f7fd fb21 	bl	402d90 <memset>
  40574e:	61ed      	str	r5, [r5, #28]
  405750:	f8c5 a020 	str.w	sl, [r5, #32]
  405754:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405758:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  40575c:	62ef      	str	r7, [r5, #44]	; 0x2c
  40575e:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  405762:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405766:	bf00      	nop
  405768:	0040564d 	.word	0x0040564d
  40576c:	00407033 	.word	0x00407033
  405770:	00406fb1 	.word	0x00406fb1
  405774:	00406fd7 	.word	0x00406fd7
  405778:	0040700f 	.word	0x0040700f

0040577c <__sfp>:
  40577c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40577e:	4b1c      	ldr	r3, [pc, #112]	; (4057f0 <__sfp+0x74>)
  405780:	4607      	mov	r7, r0
  405782:	681e      	ldr	r6, [r3, #0]
  405784:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  405786:	b913      	cbnz	r3, 40578e <__sfp+0x12>
  405788:	4630      	mov	r0, r6
  40578a:	f7ff ff81 	bl	405690 <__sinit>
  40578e:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  405792:	68b4      	ldr	r4, [r6, #8]
  405794:	6873      	ldr	r3, [r6, #4]
  405796:	3b01      	subs	r3, #1
  405798:	d404      	bmi.n	4057a4 <__sfp+0x28>
  40579a:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  40579e:	b175      	cbz	r5, 4057be <__sfp+0x42>
  4057a0:	3468      	adds	r4, #104	; 0x68
  4057a2:	e7f8      	b.n	405796 <__sfp+0x1a>
  4057a4:	6833      	ldr	r3, [r6, #0]
  4057a6:	b92b      	cbnz	r3, 4057b4 <__sfp+0x38>
  4057a8:	4638      	mov	r0, r7
  4057aa:	2104      	movs	r1, #4
  4057ac:	f7ff ff54 	bl	405658 <__sfmoreglue>
  4057b0:	6030      	str	r0, [r6, #0]
  4057b2:	b108      	cbz	r0, 4057b8 <__sfp+0x3c>
  4057b4:	6836      	ldr	r6, [r6, #0]
  4057b6:	e7ec      	b.n	405792 <__sfp+0x16>
  4057b8:	230c      	movs	r3, #12
  4057ba:	603b      	str	r3, [r7, #0]
  4057bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057be:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4057c2:	81e3      	strh	r3, [r4, #14]
  4057c4:	2301      	movs	r3, #1
  4057c6:	81a3      	strh	r3, [r4, #12]
  4057c8:	6665      	str	r5, [r4, #100]	; 0x64
  4057ca:	6025      	str	r5, [r4, #0]
  4057cc:	60a5      	str	r5, [r4, #8]
  4057ce:	6065      	str	r5, [r4, #4]
  4057d0:	6125      	str	r5, [r4, #16]
  4057d2:	6165      	str	r5, [r4, #20]
  4057d4:	61a5      	str	r5, [r4, #24]
  4057d6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  4057da:	4629      	mov	r1, r5
  4057dc:	2208      	movs	r2, #8
  4057de:	f7fd fad7 	bl	402d90 <memset>
  4057e2:	6325      	str	r5, [r4, #48]	; 0x30
  4057e4:	6365      	str	r5, [r4, #52]	; 0x34
  4057e6:	6465      	str	r5, [r4, #68]	; 0x44
  4057e8:	64a5      	str	r5, [r4, #72]	; 0x48
  4057ea:	4620      	mov	r0, r4
  4057ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057ee:	bf00      	nop
  4057f0:	00408c10 	.word	0x00408c10

004057f4 <__sfp_lock_acquire>:
  4057f4:	4770      	bx	lr

004057f6 <__sfp_lock_release>:
  4057f6:	4770      	bx	lr

004057f8 <__sinit_lock_acquire>:
  4057f8:	4770      	bx	lr

004057fa <__sinit_lock_release>:
  4057fa:	4770      	bx	lr

004057fc <__fp_lock_all>:
  4057fc:	4b02      	ldr	r3, [pc, #8]	; (405808 <__fp_lock_all+0xc>)
  4057fe:	4903      	ldr	r1, [pc, #12]	; (40580c <__fp_lock_all+0x10>)
  405800:	6818      	ldr	r0, [r3, #0]
  405802:	f000 bae3 	b.w	405dcc <_fwalk>
  405806:	bf00      	nop
  405808:	200000e8 	.word	0x200000e8
  40580c:	00405645 	.word	0x00405645

00405810 <__fp_unlock_all>:
  405810:	4b02      	ldr	r3, [pc, #8]	; (40581c <__fp_unlock_all+0xc>)
  405812:	4903      	ldr	r1, [pc, #12]	; (405820 <__fp_unlock_all+0x10>)
  405814:	6818      	ldr	r0, [r3, #0]
  405816:	f000 bad9 	b.w	405dcc <_fwalk>
  40581a:	bf00      	nop
  40581c:	200000e8 	.word	0x200000e8
  405820:	00405649 	.word	0x00405649

00405824 <__libc_fini_array>:
  405824:	b538      	push	{r3, r4, r5, lr}
  405826:	4d08      	ldr	r5, [pc, #32]	; (405848 <__libc_fini_array+0x24>)
  405828:	4c08      	ldr	r4, [pc, #32]	; (40584c <__libc_fini_array+0x28>)
  40582a:	1b64      	subs	r4, r4, r5
  40582c:	10a4      	asrs	r4, r4, #2
  40582e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  405832:	b124      	cbz	r4, 40583e <__libc_fini_array+0x1a>
  405834:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405838:	3c01      	subs	r4, #1
  40583a:	4798      	blx	r3
  40583c:	e7f9      	b.n	405832 <__libc_fini_array+0xe>
  40583e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405842:	f003 badb 	b.w	408dfc <_fini>
  405846:	bf00      	nop
  405848:	00408e08 	.word	0x00408e08
  40584c:	00408e0c 	.word	0x00408e0c

00405850 <_fputwc_r>:
  405850:	8993      	ldrh	r3, [r2, #12]
  405852:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405856:	460e      	mov	r6, r1
  405858:	0499      	lsls	r1, r3, #18
  40585a:	4680      	mov	r8, r0
  40585c:	4614      	mov	r4, r2
  40585e:	d406      	bmi.n	40586e <_fputwc_r+0x1e>
  405860:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405864:	8193      	strh	r3, [r2, #12]
  405866:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405868:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40586c:	6653      	str	r3, [r2, #100]	; 0x64
  40586e:	f000 fb0b 	bl	405e88 <__locale_mb_cur_max>
  405872:	2801      	cmp	r0, #1
  405874:	d106      	bne.n	405884 <_fputwc_r+0x34>
  405876:	1e73      	subs	r3, r6, #1
  405878:	2bfe      	cmp	r3, #254	; 0xfe
  40587a:	d803      	bhi.n	405884 <_fputwc_r+0x34>
  40587c:	f88d 6004 	strb.w	r6, [sp, #4]
  405880:	4607      	mov	r7, r0
  405882:	e00e      	b.n	4058a2 <_fputwc_r+0x52>
  405884:	4632      	mov	r2, r6
  405886:	4640      	mov	r0, r8
  405888:	a901      	add	r1, sp, #4
  40588a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40588e:	f002 f8a5 	bl	4079dc <_wcrtomb_r>
  405892:	1c42      	adds	r2, r0, #1
  405894:	4607      	mov	r7, r0
  405896:	d104      	bne.n	4058a2 <_fputwc_r+0x52>
  405898:	89a3      	ldrh	r3, [r4, #12]
  40589a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40589e:	81a3      	strh	r3, [r4, #12]
  4058a0:	e02b      	b.n	4058fa <_fputwc_r+0xaa>
  4058a2:	2500      	movs	r5, #0
  4058a4:	42bd      	cmp	r5, r7
  4058a6:	d024      	beq.n	4058f2 <_fputwc_r+0xa2>
  4058a8:	68a2      	ldr	r2, [r4, #8]
  4058aa:	ab01      	add	r3, sp, #4
  4058ac:	3a01      	subs	r2, #1
  4058ae:	2a00      	cmp	r2, #0
  4058b0:	60a2      	str	r2, [r4, #8]
  4058b2:	da16      	bge.n	4058e2 <_fputwc_r+0x92>
  4058b4:	69a1      	ldr	r1, [r4, #24]
  4058b6:	428a      	cmp	r2, r1
  4058b8:	db08      	blt.n	4058cc <_fputwc_r+0x7c>
  4058ba:	5d5b      	ldrb	r3, [r3, r5]
  4058bc:	6822      	ldr	r2, [r4, #0]
  4058be:	7013      	strb	r3, [r2, #0]
  4058c0:	6823      	ldr	r3, [r4, #0]
  4058c2:	7819      	ldrb	r1, [r3, #0]
  4058c4:	290a      	cmp	r1, #10
  4058c6:	d110      	bne.n	4058ea <_fputwc_r+0x9a>
  4058c8:	4640      	mov	r0, r8
  4058ca:	e001      	b.n	4058d0 <_fputwc_r+0x80>
  4058cc:	5d59      	ldrb	r1, [r3, r5]
  4058ce:	4640      	mov	r0, r8
  4058d0:	4622      	mov	r2, r4
  4058d2:	f002 f831 	bl	407938 <__swbuf_r>
  4058d6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  4058da:	4258      	negs	r0, r3
  4058dc:	4158      	adcs	r0, r3
  4058de:	b130      	cbz	r0, 4058ee <_fputwc_r+0x9e>
  4058e0:	e009      	b.n	4058f6 <_fputwc_r+0xa6>
  4058e2:	5d5b      	ldrb	r3, [r3, r5]
  4058e4:	6822      	ldr	r2, [r4, #0]
  4058e6:	7013      	strb	r3, [r2, #0]
  4058e8:	6823      	ldr	r3, [r4, #0]
  4058ea:	3301      	adds	r3, #1
  4058ec:	6023      	str	r3, [r4, #0]
  4058ee:	3501      	adds	r5, #1
  4058f0:	e7d8      	b.n	4058a4 <_fputwc_r+0x54>
  4058f2:	4630      	mov	r0, r6
  4058f4:	e001      	b.n	4058fa <_fputwc_r+0xaa>
  4058f6:	f04f 30ff 	mov.w	r0, #4294967295
  4058fa:	b002      	add	sp, #8
  4058fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405900 <fputwc>:
  405900:	4b08      	ldr	r3, [pc, #32]	; (405924 <fputwc+0x24>)
  405902:	b570      	push	{r4, r5, r6, lr}
  405904:	681c      	ldr	r4, [r3, #0]
  405906:	4606      	mov	r6, r0
  405908:	460d      	mov	r5, r1
  40590a:	b124      	cbz	r4, 405916 <fputwc+0x16>
  40590c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40590e:	b913      	cbnz	r3, 405916 <fputwc+0x16>
  405910:	4620      	mov	r0, r4
  405912:	f7ff febd 	bl	405690 <__sinit>
  405916:	4620      	mov	r0, r4
  405918:	4631      	mov	r1, r6
  40591a:	462a      	mov	r2, r5
  40591c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  405920:	f7ff bf96 	b.w	405850 <_fputwc_r>
  405924:	200000e8 	.word	0x200000e8

00405928 <_malloc_trim_r>:
  405928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40592a:	4d23      	ldr	r5, [pc, #140]	; (4059b8 <_malloc_trim_r+0x90>)
  40592c:	460e      	mov	r6, r1
  40592e:	4604      	mov	r4, r0
  405930:	f000 fd76 	bl	406420 <__malloc_lock>
  405934:	68ab      	ldr	r3, [r5, #8]
  405936:	685f      	ldr	r7, [r3, #4]
  405938:	f027 0703 	bic.w	r7, r7, #3
  40593c:	1bbe      	subs	r6, r7, r6
  40593e:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  405942:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  405946:	f026 060f 	bic.w	r6, r6, #15
  40594a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  40594e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  405952:	da04      	bge.n	40595e <_malloc_trim_r+0x36>
  405954:	4620      	mov	r0, r4
  405956:	f000 fd64 	bl	406422 <__malloc_unlock>
  40595a:	2000      	movs	r0, #0
  40595c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40595e:	4620      	mov	r0, r4
  405960:	2100      	movs	r1, #0
  405962:	f001 fb15 	bl	406f90 <_sbrk_r>
  405966:	68ab      	ldr	r3, [r5, #8]
  405968:	443b      	add	r3, r7
  40596a:	4298      	cmp	r0, r3
  40596c:	d1f2      	bne.n	405954 <_malloc_trim_r+0x2c>
  40596e:	4620      	mov	r0, r4
  405970:	4271      	negs	r1, r6
  405972:	f001 fb0d 	bl	406f90 <_sbrk_r>
  405976:	3001      	adds	r0, #1
  405978:	d110      	bne.n	40599c <_malloc_trim_r+0x74>
  40597a:	4620      	mov	r0, r4
  40597c:	2100      	movs	r1, #0
  40597e:	f001 fb07 	bl	406f90 <_sbrk_r>
  405982:	68ab      	ldr	r3, [r5, #8]
  405984:	1ac2      	subs	r2, r0, r3
  405986:	2a0f      	cmp	r2, #15
  405988:	dde4      	ble.n	405954 <_malloc_trim_r+0x2c>
  40598a:	490c      	ldr	r1, [pc, #48]	; (4059bc <_malloc_trim_r+0x94>)
  40598c:	f042 0201 	orr.w	r2, r2, #1
  405990:	6809      	ldr	r1, [r1, #0]
  405992:	605a      	str	r2, [r3, #4]
  405994:	1a40      	subs	r0, r0, r1
  405996:	490a      	ldr	r1, [pc, #40]	; (4059c0 <_malloc_trim_r+0x98>)
  405998:	6008      	str	r0, [r1, #0]
  40599a:	e7db      	b.n	405954 <_malloc_trim_r+0x2c>
  40599c:	68ab      	ldr	r3, [r5, #8]
  40599e:	1bbf      	subs	r7, r7, r6
  4059a0:	f047 0701 	orr.w	r7, r7, #1
  4059a4:	605f      	str	r7, [r3, #4]
  4059a6:	4b06      	ldr	r3, [pc, #24]	; (4059c0 <_malloc_trim_r+0x98>)
  4059a8:	4620      	mov	r0, r4
  4059aa:	681a      	ldr	r2, [r3, #0]
  4059ac:	1b96      	subs	r6, r2, r6
  4059ae:	601e      	str	r6, [r3, #0]
  4059b0:	f000 fd37 	bl	406422 <__malloc_unlock>
  4059b4:	2001      	movs	r0, #1
  4059b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059b8:	20000594 	.word	0x20000594
  4059bc:	2000099c 	.word	0x2000099c
  4059c0:	20000bd4 	.word	0x20000bd4

004059c4 <_free_r>:
  4059c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4059c6:	4606      	mov	r6, r0
  4059c8:	460d      	mov	r5, r1
  4059ca:	2900      	cmp	r1, #0
  4059cc:	f000 80a9 	beq.w	405b22 <_free_r+0x15e>
  4059d0:	f000 fd26 	bl	406420 <__malloc_lock>
  4059d4:	f855 cc04 	ldr.w	ip, [r5, #-4]
  4059d8:	4c52      	ldr	r4, [pc, #328]	; (405b24 <_free_r+0x160>)
  4059da:	f1a5 0308 	sub.w	r3, r5, #8
  4059de:	f02c 0201 	bic.w	r2, ip, #1
  4059e2:	1898      	adds	r0, r3, r2
  4059e4:	68a1      	ldr	r1, [r4, #8]
  4059e6:	6847      	ldr	r7, [r0, #4]
  4059e8:	4288      	cmp	r0, r1
  4059ea:	f027 0703 	bic.w	r7, r7, #3
  4059ee:	f00c 0101 	and.w	r1, ip, #1
  4059f2:	d11b      	bne.n	405a2c <_free_r+0x68>
  4059f4:	443a      	add	r2, r7
  4059f6:	b939      	cbnz	r1, 405a08 <_free_r+0x44>
  4059f8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4059fc:	1a5b      	subs	r3, r3, r1
  4059fe:	6898      	ldr	r0, [r3, #8]
  405a00:	440a      	add	r2, r1
  405a02:	68d9      	ldr	r1, [r3, #12]
  405a04:	60c1      	str	r1, [r0, #12]
  405a06:	6088      	str	r0, [r1, #8]
  405a08:	f042 0101 	orr.w	r1, r2, #1
  405a0c:	6059      	str	r1, [r3, #4]
  405a0e:	60a3      	str	r3, [r4, #8]
  405a10:	4b45      	ldr	r3, [pc, #276]	; (405b28 <_free_r+0x164>)
  405a12:	681b      	ldr	r3, [r3, #0]
  405a14:	429a      	cmp	r2, r3
  405a16:	d304      	bcc.n	405a22 <_free_r+0x5e>
  405a18:	4b44      	ldr	r3, [pc, #272]	; (405b2c <_free_r+0x168>)
  405a1a:	4630      	mov	r0, r6
  405a1c:	6819      	ldr	r1, [r3, #0]
  405a1e:	f7ff ff83 	bl	405928 <_malloc_trim_r>
  405a22:	4630      	mov	r0, r6
  405a24:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  405a28:	f000 bcfb 	b.w	406422 <__malloc_unlock>
  405a2c:	6047      	str	r7, [r0, #4]
  405a2e:	b979      	cbnz	r1, 405a50 <_free_r+0x8c>
  405a30:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405a34:	f104 0c08 	add.w	ip, r4, #8
  405a38:	1b5b      	subs	r3, r3, r5
  405a3a:	442a      	add	r2, r5
  405a3c:	689d      	ldr	r5, [r3, #8]
  405a3e:	4565      	cmp	r5, ip
  405a40:	d008      	beq.n	405a54 <_free_r+0x90>
  405a42:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405a46:	f8c5 c00c 	str.w	ip, [r5, #12]
  405a4a:	f8cc 5008 	str.w	r5, [ip, #8]
  405a4e:	e002      	b.n	405a56 <_free_r+0x92>
  405a50:	2100      	movs	r1, #0
  405a52:	e000      	b.n	405a56 <_free_r+0x92>
  405a54:	2101      	movs	r1, #1
  405a56:	19c5      	adds	r5, r0, r7
  405a58:	686d      	ldr	r5, [r5, #4]
  405a5a:	07ed      	lsls	r5, r5, #31
  405a5c:	d40e      	bmi.n	405a7c <_free_r+0xb8>
  405a5e:	443a      	add	r2, r7
  405a60:	6885      	ldr	r5, [r0, #8]
  405a62:	b941      	cbnz	r1, 405a76 <_free_r+0xb2>
  405a64:	4f32      	ldr	r7, [pc, #200]	; (405b30 <_free_r+0x16c>)
  405a66:	42bd      	cmp	r5, r7
  405a68:	d105      	bne.n	405a76 <_free_r+0xb2>
  405a6a:	6163      	str	r3, [r4, #20]
  405a6c:	6123      	str	r3, [r4, #16]
  405a6e:	2101      	movs	r1, #1
  405a70:	60dd      	str	r5, [r3, #12]
  405a72:	609d      	str	r5, [r3, #8]
  405a74:	e002      	b.n	405a7c <_free_r+0xb8>
  405a76:	68c0      	ldr	r0, [r0, #12]
  405a78:	60e8      	str	r0, [r5, #12]
  405a7a:	6085      	str	r5, [r0, #8]
  405a7c:	f042 0001 	orr.w	r0, r2, #1
  405a80:	6058      	str	r0, [r3, #4]
  405a82:	509a      	str	r2, [r3, r2]
  405a84:	2900      	cmp	r1, #0
  405a86:	d1cc      	bne.n	405a22 <_free_r+0x5e>
  405a88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405a8c:	d20e      	bcs.n	405aac <_free_r+0xe8>
  405a8e:	08d2      	lsrs	r2, r2, #3
  405a90:	1091      	asrs	r1, r2, #2
  405a92:	2001      	movs	r0, #1
  405a94:	4088      	lsls	r0, r1
  405a96:	6861      	ldr	r1, [r4, #4]
  405a98:	4301      	orrs	r1, r0
  405a9a:	6061      	str	r1, [r4, #4]
  405a9c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  405aa0:	68a2      	ldr	r2, [r4, #8]
  405aa2:	60dc      	str	r4, [r3, #12]
  405aa4:	609a      	str	r2, [r3, #8]
  405aa6:	60a3      	str	r3, [r4, #8]
  405aa8:	60d3      	str	r3, [r2, #12]
  405aaa:	e7ba      	b.n	405a22 <_free_r+0x5e>
  405aac:	0a51      	lsrs	r1, r2, #9
  405aae:	2904      	cmp	r1, #4
  405ab0:	d802      	bhi.n	405ab8 <_free_r+0xf4>
  405ab2:	0991      	lsrs	r1, r2, #6
  405ab4:	3138      	adds	r1, #56	; 0x38
  405ab6:	e015      	b.n	405ae4 <_free_r+0x120>
  405ab8:	2914      	cmp	r1, #20
  405aba:	d801      	bhi.n	405ac0 <_free_r+0xfc>
  405abc:	315b      	adds	r1, #91	; 0x5b
  405abe:	e011      	b.n	405ae4 <_free_r+0x120>
  405ac0:	2954      	cmp	r1, #84	; 0x54
  405ac2:	d802      	bhi.n	405aca <_free_r+0x106>
  405ac4:	0b11      	lsrs	r1, r2, #12
  405ac6:	316e      	adds	r1, #110	; 0x6e
  405ac8:	e00c      	b.n	405ae4 <_free_r+0x120>
  405aca:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  405ace:	d802      	bhi.n	405ad6 <_free_r+0x112>
  405ad0:	0bd1      	lsrs	r1, r2, #15
  405ad2:	3177      	adds	r1, #119	; 0x77
  405ad4:	e006      	b.n	405ae4 <_free_r+0x120>
  405ad6:	f240 5054 	movw	r0, #1364	; 0x554
  405ada:	4281      	cmp	r1, r0
  405adc:	bf9a      	itte	ls
  405ade:	0c91      	lsrls	r1, r2, #18
  405ae0:	317c      	addls	r1, #124	; 0x7c
  405ae2:	217e      	movhi	r1, #126	; 0x7e
  405ae4:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  405ae8:	68a5      	ldr	r5, [r4, #8]
  405aea:	480e      	ldr	r0, [pc, #56]	; (405b24 <_free_r+0x160>)
  405aec:	42a5      	cmp	r5, r4
  405aee:	d001      	beq.n	405af4 <_free_r+0x130>
  405af0:	4629      	mov	r1, r5
  405af2:	e00b      	b.n	405b0c <_free_r+0x148>
  405af4:	2201      	movs	r2, #1
  405af6:	1089      	asrs	r1, r1, #2
  405af8:	fa02 f101 	lsl.w	r1, r2, r1
  405afc:	6842      	ldr	r2, [r0, #4]
  405afe:	430a      	orrs	r2, r1
  405b00:	6042      	str	r2, [r0, #4]
  405b02:	4629      	mov	r1, r5
  405b04:	e008      	b.n	405b18 <_free_r+0x154>
  405b06:	6889      	ldr	r1, [r1, #8]
  405b08:	42a1      	cmp	r1, r4
  405b0a:	d004      	beq.n	405b16 <_free_r+0x152>
  405b0c:	6848      	ldr	r0, [r1, #4]
  405b0e:	f020 0003 	bic.w	r0, r0, #3
  405b12:	4282      	cmp	r2, r0
  405b14:	d3f7      	bcc.n	405b06 <_free_r+0x142>
  405b16:	68cd      	ldr	r5, [r1, #12]
  405b18:	60dd      	str	r5, [r3, #12]
  405b1a:	6099      	str	r1, [r3, #8]
  405b1c:	60ab      	str	r3, [r5, #8]
  405b1e:	60cb      	str	r3, [r1, #12]
  405b20:	e77f      	b.n	405a22 <_free_r+0x5e>
  405b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405b24:	20000594 	.word	0x20000594
  405b28:	200009a0 	.word	0x200009a0
  405b2c:	20000bd0 	.word	0x20000bd0
  405b30:	2000059c 	.word	0x2000059c

00405b34 <__sfvwrite_r>:
  405b34:	6893      	ldr	r3, [r2, #8]
  405b36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b3a:	4680      	mov	r8, r0
  405b3c:	460c      	mov	r4, r1
  405b3e:	4691      	mov	r9, r2
  405b40:	b90b      	cbnz	r3, 405b46 <__sfvwrite_r+0x12>
  405b42:	2000      	movs	r0, #0
  405b44:	e13c      	b.n	405dc0 <__sfvwrite_r+0x28c>
  405b46:	898b      	ldrh	r3, [r1, #12]
  405b48:	0718      	lsls	r0, r3, #28
  405b4a:	d50e      	bpl.n	405b6a <__sfvwrite_r+0x36>
  405b4c:	690b      	ldr	r3, [r1, #16]
  405b4e:	b163      	cbz	r3, 405b6a <__sfvwrite_r+0x36>
  405b50:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  405b54:	f8d9 6000 	ldr.w	r6, [r9]
  405b58:	f00a 0c02 	and.w	ip, sl, #2
  405b5c:	fa1f f38c 	uxth.w	r3, ip
  405b60:	b333      	cbz	r3, 405bb0 <__sfvwrite_r+0x7c>
  405b62:	f04f 0a00 	mov.w	sl, #0
  405b66:	4657      	mov	r7, sl
  405b68:	e01b      	b.n	405ba2 <__sfvwrite_r+0x6e>
  405b6a:	4640      	mov	r0, r8
  405b6c:	4621      	mov	r1, r4
  405b6e:	f7fe fe11 	bl	404794 <__swsetup_r>
  405b72:	2800      	cmp	r0, #0
  405b74:	d0ec      	beq.n	405b50 <__sfvwrite_r+0x1c>
  405b76:	e121      	b.n	405dbc <__sfvwrite_r+0x288>
  405b78:	4b93      	ldr	r3, [pc, #588]	; (405dc8 <__sfvwrite_r+0x294>)
  405b7a:	4640      	mov	r0, r8
  405b7c:	429f      	cmp	r7, r3
  405b7e:	bf38      	it	cc
  405b80:	463b      	movcc	r3, r7
  405b82:	69e1      	ldr	r1, [r4, #28]
  405b84:	4652      	mov	r2, sl
  405b86:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405b88:	47a8      	blx	r5
  405b8a:	2800      	cmp	r0, #0
  405b8c:	f340 8112 	ble.w	405db4 <__sfvwrite_r+0x280>
  405b90:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405b94:	4482      	add	sl, r0
  405b96:	1a3f      	subs	r7, r7, r0
  405b98:	1a18      	subs	r0, r3, r0
  405b9a:	f8c9 0008 	str.w	r0, [r9, #8]
  405b9e:	2800      	cmp	r0, #0
  405ba0:	d0cf      	beq.n	405b42 <__sfvwrite_r+0xe>
  405ba2:	2f00      	cmp	r7, #0
  405ba4:	d1e8      	bne.n	405b78 <__sfvwrite_r+0x44>
  405ba6:	f8d6 a000 	ldr.w	sl, [r6]
  405baa:	6877      	ldr	r7, [r6, #4]
  405bac:	3608      	adds	r6, #8
  405bae:	e7f8      	b.n	405ba2 <__sfvwrite_r+0x6e>
  405bb0:	f01a 0a01 	ands.w	sl, sl, #1
  405bb4:	d004      	beq.n	405bc0 <__sfvwrite_r+0x8c>
  405bb6:	469b      	mov	fp, r3
  405bb8:	9301      	str	r3, [sp, #4]
  405bba:	461f      	mov	r7, r3
  405bbc:	469a      	mov	sl, r3
  405bbe:	e0bf      	b.n	405d40 <__sfvwrite_r+0x20c>
  405bc0:	4655      	mov	r5, sl
  405bc2:	b925      	cbnz	r5, 405bce <__sfvwrite_r+0x9a>
  405bc4:	f8d6 a000 	ldr.w	sl, [r6]
  405bc8:	6875      	ldr	r5, [r6, #4]
  405bca:	3608      	adds	r6, #8
  405bcc:	e7f9      	b.n	405bc2 <__sfvwrite_r+0x8e>
  405bce:	89a2      	ldrh	r2, [r4, #12]
  405bd0:	68a7      	ldr	r7, [r4, #8]
  405bd2:	0591      	lsls	r1, r2, #22
  405bd4:	d552      	bpl.n	405c7c <__sfvwrite_r+0x148>
  405bd6:	42bd      	cmp	r5, r7
  405bd8:	d342      	bcc.n	405c60 <__sfvwrite_r+0x12c>
  405bda:	f412 6f90 	tst.w	r2, #1152	; 0x480
  405bde:	d03d      	beq.n	405c5c <__sfvwrite_r+0x128>
  405be0:	6921      	ldr	r1, [r4, #16]
  405be2:	6823      	ldr	r3, [r4, #0]
  405be4:	2002      	movs	r0, #2
  405be6:	1a5b      	subs	r3, r3, r1
  405be8:	9301      	str	r3, [sp, #4]
  405bea:	6963      	ldr	r3, [r4, #20]
  405bec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  405bf0:	fb93 fbf0 	sdiv	fp, r3, r0
  405bf4:	9b01      	ldr	r3, [sp, #4]
  405bf6:	1c58      	adds	r0, r3, #1
  405bf8:	4428      	add	r0, r5
  405bfa:	4583      	cmp	fp, r0
  405bfc:	bf38      	it	cc
  405bfe:	4683      	movcc	fp, r0
  405c00:	0553      	lsls	r3, r2, #21
  405c02:	4640      	mov	r0, r8
  405c04:	d50f      	bpl.n	405c26 <__sfvwrite_r+0xf2>
  405c06:	4659      	mov	r1, fp
  405c08:	f000 f9d0 	bl	405fac <_malloc_r>
  405c0c:	4607      	mov	r7, r0
  405c0e:	b1b8      	cbz	r0, 405c40 <__sfvwrite_r+0x10c>
  405c10:	9a01      	ldr	r2, [sp, #4]
  405c12:	6921      	ldr	r1, [r4, #16]
  405c14:	f000 fbe0 	bl	4063d8 <memcpy>
  405c18:	89a2      	ldrh	r2, [r4, #12]
  405c1a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405c1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405c22:	81a2      	strh	r2, [r4, #12]
  405c24:	e010      	b.n	405c48 <__sfvwrite_r+0x114>
  405c26:	465a      	mov	r2, fp
  405c28:	f000 ffe6 	bl	406bf8 <_realloc_r>
  405c2c:	4607      	mov	r7, r0
  405c2e:	b958      	cbnz	r0, 405c48 <__sfvwrite_r+0x114>
  405c30:	4640      	mov	r0, r8
  405c32:	6921      	ldr	r1, [r4, #16]
  405c34:	f7ff fec6 	bl	4059c4 <_free_r>
  405c38:	89a3      	ldrh	r3, [r4, #12]
  405c3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405c3e:	81a3      	strh	r3, [r4, #12]
  405c40:	230c      	movs	r3, #12
  405c42:	f8c8 3000 	str.w	r3, [r8]
  405c46:	e0b5      	b.n	405db4 <__sfvwrite_r+0x280>
  405c48:	9b01      	ldr	r3, [sp, #4]
  405c4a:	6127      	str	r7, [r4, #16]
  405c4c:	441f      	add	r7, r3
  405c4e:	ebc3 030b 	rsb	r3, r3, fp
  405c52:	6027      	str	r7, [r4, #0]
  405c54:	f8c4 b014 	str.w	fp, [r4, #20]
  405c58:	462f      	mov	r7, r5
  405c5a:	60a3      	str	r3, [r4, #8]
  405c5c:	42bd      	cmp	r5, r7
  405c5e:	d200      	bcs.n	405c62 <__sfvwrite_r+0x12e>
  405c60:	462f      	mov	r7, r5
  405c62:	463a      	mov	r2, r7
  405c64:	6820      	ldr	r0, [r4, #0]
  405c66:	4651      	mov	r1, sl
  405c68:	f000 fbbf 	bl	4063ea <memmove>
  405c6c:	68a3      	ldr	r3, [r4, #8]
  405c6e:	1bdb      	subs	r3, r3, r7
  405c70:	60a3      	str	r3, [r4, #8]
  405c72:	6823      	ldr	r3, [r4, #0]
  405c74:	441f      	add	r7, r3
  405c76:	6027      	str	r7, [r4, #0]
  405c78:	462f      	mov	r7, r5
  405c7a:	e02a      	b.n	405cd2 <__sfvwrite_r+0x19e>
  405c7c:	6820      	ldr	r0, [r4, #0]
  405c7e:	6923      	ldr	r3, [r4, #16]
  405c80:	4298      	cmp	r0, r3
  405c82:	d802      	bhi.n	405c8a <__sfvwrite_r+0x156>
  405c84:	6963      	ldr	r3, [r4, #20]
  405c86:	429d      	cmp	r5, r3
  405c88:	d213      	bcs.n	405cb2 <__sfvwrite_r+0x17e>
  405c8a:	42bd      	cmp	r5, r7
  405c8c:	bf38      	it	cc
  405c8e:	462f      	movcc	r7, r5
  405c90:	463a      	mov	r2, r7
  405c92:	4651      	mov	r1, sl
  405c94:	f000 fba9 	bl	4063ea <memmove>
  405c98:	68a3      	ldr	r3, [r4, #8]
  405c9a:	6822      	ldr	r2, [r4, #0]
  405c9c:	1bdb      	subs	r3, r3, r7
  405c9e:	443a      	add	r2, r7
  405ca0:	60a3      	str	r3, [r4, #8]
  405ca2:	6022      	str	r2, [r4, #0]
  405ca4:	b9ab      	cbnz	r3, 405cd2 <__sfvwrite_r+0x19e>
  405ca6:	4640      	mov	r0, r8
  405ca8:	4621      	mov	r1, r4
  405caa:	f7ff fca8 	bl	4055fe <_fflush_r>
  405cae:	b180      	cbz	r0, 405cd2 <__sfvwrite_r+0x19e>
  405cb0:	e080      	b.n	405db4 <__sfvwrite_r+0x280>
  405cb2:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  405cb6:	4575      	cmp	r5, lr
  405cb8:	bf38      	it	cc
  405cba:	46ae      	movcc	lr, r5
  405cbc:	fb9e fef3 	sdiv	lr, lr, r3
  405cc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405cc2:	4640      	mov	r0, r8
  405cc4:	69e1      	ldr	r1, [r4, #28]
  405cc6:	4652      	mov	r2, sl
  405cc8:	fb03 f30e 	mul.w	r3, r3, lr
  405ccc:	47b8      	blx	r7
  405cce:	1e07      	subs	r7, r0, #0
  405cd0:	dd70      	ble.n	405db4 <__sfvwrite_r+0x280>
  405cd2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405cd6:	44ba      	add	sl, r7
  405cd8:	1bed      	subs	r5, r5, r7
  405cda:	1bdf      	subs	r7, r3, r7
  405cdc:	f8c9 7008 	str.w	r7, [r9, #8]
  405ce0:	2f00      	cmp	r7, #0
  405ce2:	f47f af6e 	bne.w	405bc2 <__sfvwrite_r+0x8e>
  405ce6:	e72c      	b.n	405b42 <__sfvwrite_r+0xe>
  405ce8:	9d01      	ldr	r5, [sp, #4]
  405cea:	2d00      	cmp	r5, #0
  405cec:	d031      	beq.n	405d52 <__sfvwrite_r+0x21e>
  405cee:	6820      	ldr	r0, [r4, #0]
  405cf0:	6922      	ldr	r2, [r4, #16]
  405cf2:	45d3      	cmp	fp, sl
  405cf4:	bf34      	ite	cc
  405cf6:	465b      	movcc	r3, fp
  405cf8:	4653      	movcs	r3, sl
  405cfa:	4290      	cmp	r0, r2
  405cfc:	68a5      	ldr	r5, [r4, #8]
  405cfe:	f8d4 e014 	ldr.w	lr, [r4, #20]
  405d02:	d936      	bls.n	405d72 <__sfvwrite_r+0x23e>
  405d04:	4475      	add	r5, lr
  405d06:	42ab      	cmp	r3, r5
  405d08:	dd33      	ble.n	405d72 <__sfvwrite_r+0x23e>
  405d0a:	4639      	mov	r1, r7
  405d0c:	462a      	mov	r2, r5
  405d0e:	f000 fb6c 	bl	4063ea <memmove>
  405d12:	6823      	ldr	r3, [r4, #0]
  405d14:	4640      	mov	r0, r8
  405d16:	442b      	add	r3, r5
  405d18:	6023      	str	r3, [r4, #0]
  405d1a:	4621      	mov	r1, r4
  405d1c:	f7ff fc6f 	bl	4055fe <_fflush_r>
  405d20:	2800      	cmp	r0, #0
  405d22:	d147      	bne.n	405db4 <__sfvwrite_r+0x280>
  405d24:	ebbb 0b05 	subs.w	fp, fp, r5
  405d28:	d03c      	beq.n	405da4 <__sfvwrite_r+0x270>
  405d2a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405d2e:	442f      	add	r7, r5
  405d30:	ebc5 0a0a 	rsb	sl, r5, sl
  405d34:	1b5d      	subs	r5, r3, r5
  405d36:	f8c9 5008 	str.w	r5, [r9, #8]
  405d3a:	2d00      	cmp	r5, #0
  405d3c:	f43f af01 	beq.w	405b42 <__sfvwrite_r+0xe>
  405d40:	f1ba 0f00 	cmp.w	sl, #0
  405d44:	d1d0      	bne.n	405ce8 <__sfvwrite_r+0x1b4>
  405d46:	2500      	movs	r5, #0
  405d48:	e896 0480 	ldmia.w	r6, {r7, sl}
  405d4c:	9501      	str	r5, [sp, #4]
  405d4e:	3608      	adds	r6, #8
  405d50:	e7f6      	b.n	405d40 <__sfvwrite_r+0x20c>
  405d52:	4638      	mov	r0, r7
  405d54:	210a      	movs	r1, #10
  405d56:	4652      	mov	r2, sl
  405d58:	f000 fb30 	bl	4063bc <memchr>
  405d5c:	b120      	cbz	r0, 405d68 <__sfvwrite_r+0x234>
  405d5e:	f100 0c01 	add.w	ip, r0, #1
  405d62:	ebc7 0b0c 	rsb	fp, r7, ip
  405d66:	e001      	b.n	405d6c <__sfvwrite_r+0x238>
  405d68:	f10a 0b01 	add.w	fp, sl, #1
  405d6c:	2501      	movs	r5, #1
  405d6e:	9501      	str	r5, [sp, #4]
  405d70:	e7bd      	b.n	405cee <__sfvwrite_r+0x1ba>
  405d72:	4573      	cmp	r3, lr
  405d74:	db08      	blt.n	405d88 <__sfvwrite_r+0x254>
  405d76:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405d78:	4640      	mov	r0, r8
  405d7a:	69e1      	ldr	r1, [r4, #28]
  405d7c:	463a      	mov	r2, r7
  405d7e:	4673      	mov	r3, lr
  405d80:	47a8      	blx	r5
  405d82:	1e05      	subs	r5, r0, #0
  405d84:	dcce      	bgt.n	405d24 <__sfvwrite_r+0x1f0>
  405d86:	e015      	b.n	405db4 <__sfvwrite_r+0x280>
  405d88:	461a      	mov	r2, r3
  405d8a:	4639      	mov	r1, r7
  405d8c:	9300      	str	r3, [sp, #0]
  405d8e:	f000 fb2c 	bl	4063ea <memmove>
  405d92:	9b00      	ldr	r3, [sp, #0]
  405d94:	68a2      	ldr	r2, [r4, #8]
  405d96:	461d      	mov	r5, r3
  405d98:	1ad2      	subs	r2, r2, r3
  405d9a:	60a2      	str	r2, [r4, #8]
  405d9c:	6822      	ldr	r2, [r4, #0]
  405d9e:	441a      	add	r2, r3
  405da0:	6022      	str	r2, [r4, #0]
  405da2:	e7bf      	b.n	405d24 <__sfvwrite_r+0x1f0>
  405da4:	4640      	mov	r0, r8
  405da6:	4621      	mov	r1, r4
  405da8:	f7ff fc29 	bl	4055fe <_fflush_r>
  405dac:	b910      	cbnz	r0, 405db4 <__sfvwrite_r+0x280>
  405dae:	f8cd b004 	str.w	fp, [sp, #4]
  405db2:	e7ba      	b.n	405d2a <__sfvwrite_r+0x1f6>
  405db4:	89a3      	ldrh	r3, [r4, #12]
  405db6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405dba:	81a3      	strh	r3, [r4, #12]
  405dbc:	f04f 30ff 	mov.w	r0, #4294967295
  405dc0:	b003      	add	sp, #12
  405dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dc6:	bf00      	nop
  405dc8:	7ffffc00 	.word	0x7ffffc00

00405dcc <_fwalk>:
  405dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405dd0:	4688      	mov	r8, r1
  405dd2:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405dd6:	2600      	movs	r6, #0
  405dd8:	b18c      	cbz	r4, 405dfe <_fwalk+0x32>
  405dda:	68a5      	ldr	r5, [r4, #8]
  405ddc:	6867      	ldr	r7, [r4, #4]
  405dde:	3f01      	subs	r7, #1
  405de0:	d40b      	bmi.n	405dfa <_fwalk+0x2e>
  405de2:	89ab      	ldrh	r3, [r5, #12]
  405de4:	2b01      	cmp	r3, #1
  405de6:	d906      	bls.n	405df6 <_fwalk+0x2a>
  405de8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405dec:	3301      	adds	r3, #1
  405dee:	d002      	beq.n	405df6 <_fwalk+0x2a>
  405df0:	4628      	mov	r0, r5
  405df2:	47c0      	blx	r8
  405df4:	4306      	orrs	r6, r0
  405df6:	3568      	adds	r5, #104	; 0x68
  405df8:	e7f1      	b.n	405dde <_fwalk+0x12>
  405dfa:	6824      	ldr	r4, [r4, #0]
  405dfc:	e7ec      	b.n	405dd8 <_fwalk+0xc>
  405dfe:	4630      	mov	r0, r6
  405e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405e04 <_fwalk_reent>:
  405e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405e08:	4680      	mov	r8, r0
  405e0a:	4689      	mov	r9, r1
  405e0c:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405e10:	2600      	movs	r6, #0
  405e12:	b194      	cbz	r4, 405e3a <_fwalk_reent+0x36>
  405e14:	68a5      	ldr	r5, [r4, #8]
  405e16:	6867      	ldr	r7, [r4, #4]
  405e18:	3f01      	subs	r7, #1
  405e1a:	d40c      	bmi.n	405e36 <_fwalk_reent+0x32>
  405e1c:	89ab      	ldrh	r3, [r5, #12]
  405e1e:	2b01      	cmp	r3, #1
  405e20:	d907      	bls.n	405e32 <_fwalk_reent+0x2e>
  405e22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405e26:	3301      	adds	r3, #1
  405e28:	d003      	beq.n	405e32 <_fwalk_reent+0x2e>
  405e2a:	4640      	mov	r0, r8
  405e2c:	4629      	mov	r1, r5
  405e2e:	47c8      	blx	r9
  405e30:	4306      	orrs	r6, r0
  405e32:	3568      	adds	r5, #104	; 0x68
  405e34:	e7f0      	b.n	405e18 <_fwalk_reent+0x14>
  405e36:	6824      	ldr	r4, [r4, #0]
  405e38:	e7eb      	b.n	405e12 <_fwalk_reent+0xe>
  405e3a:	4630      	mov	r0, r6
  405e3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405e40 <_setlocale_r>:
  405e40:	b510      	push	{r4, lr}
  405e42:	4614      	mov	r4, r2
  405e44:	b90a      	cbnz	r2, 405e4a <_setlocale_r+0xa>
  405e46:	480b      	ldr	r0, [pc, #44]	; (405e74 <_setlocale_r+0x34>)
  405e48:	bd10      	pop	{r4, pc}
  405e4a:	4610      	mov	r0, r2
  405e4c:	490a      	ldr	r1, [pc, #40]	; (405e78 <_setlocale_r+0x38>)
  405e4e:	f001 f8f4 	bl	40703a <strcmp>
  405e52:	2800      	cmp	r0, #0
  405e54:	d0f7      	beq.n	405e46 <_setlocale_r+0x6>
  405e56:	4620      	mov	r0, r4
  405e58:	4906      	ldr	r1, [pc, #24]	; (405e74 <_setlocale_r+0x34>)
  405e5a:	f001 f8ee 	bl	40703a <strcmp>
  405e5e:	2800      	cmp	r0, #0
  405e60:	d0f1      	beq.n	405e46 <_setlocale_r+0x6>
  405e62:	4620      	mov	r0, r4
  405e64:	4905      	ldr	r1, [pc, #20]	; (405e7c <_setlocale_r+0x3c>)
  405e66:	f001 f8e8 	bl	40703a <strcmp>
  405e6a:	2800      	cmp	r0, #0
  405e6c:	4801      	ldr	r0, [pc, #4]	; (405e74 <_setlocale_r+0x34>)
  405e6e:	bf18      	it	ne
  405e70:	2000      	movne	r0, #0
  405e72:	bd10      	pop	{r4, pc}
  405e74:	00408c14 	.word	0x00408c14
  405e78:	00408c97 	.word	0x00408c97
  405e7c:	00408c9e 	.word	0x00408c9e

00405e80 <__locale_charset>:
  405e80:	4800      	ldr	r0, [pc, #0]	; (405e84 <__locale_charset+0x4>)
  405e82:	4770      	bx	lr
  405e84:	20000518 	.word	0x20000518

00405e88 <__locale_mb_cur_max>:
  405e88:	4b01      	ldr	r3, [pc, #4]	; (405e90 <__locale_mb_cur_max+0x8>)
  405e8a:	6a18      	ldr	r0, [r3, #32]
  405e8c:	4770      	bx	lr
  405e8e:	bf00      	nop
  405e90:	20000518 	.word	0x20000518

00405e94 <__locale_msgcharset>:
  405e94:	4800      	ldr	r0, [pc, #0]	; (405e98 <__locale_msgcharset+0x4>)
  405e96:	4770      	bx	lr
  405e98:	2000053c 	.word	0x2000053c

00405e9c <__locale_cjk_lang>:
  405e9c:	2000      	movs	r0, #0
  405e9e:	4770      	bx	lr

00405ea0 <_localeconv_r>:
  405ea0:	4800      	ldr	r0, [pc, #0]	; (405ea4 <_localeconv_r+0x4>)
  405ea2:	4770      	bx	lr
  405ea4:	2000055c 	.word	0x2000055c

00405ea8 <setlocale>:
  405ea8:	460a      	mov	r2, r1
  405eaa:	4903      	ldr	r1, [pc, #12]	; (405eb8 <setlocale+0x10>)
  405eac:	4603      	mov	r3, r0
  405eae:	6808      	ldr	r0, [r1, #0]
  405eb0:	4619      	mov	r1, r3
  405eb2:	f7ff bfc5 	b.w	405e40 <_setlocale_r>
  405eb6:	bf00      	nop
  405eb8:	200000e8 	.word	0x200000e8

00405ebc <localeconv>:
  405ebc:	4800      	ldr	r0, [pc, #0]	; (405ec0 <localeconv+0x4>)
  405ebe:	4770      	bx	lr
  405ec0:	2000055c 	.word	0x2000055c

00405ec4 <__smakebuf_r>:
  405ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ec6:	898b      	ldrh	r3, [r1, #12]
  405ec8:	b091      	sub	sp, #68	; 0x44
  405eca:	079d      	lsls	r5, r3, #30
  405ecc:	4606      	mov	r6, r0
  405ece:	460c      	mov	r4, r1
  405ed0:	d43a      	bmi.n	405f48 <__smakebuf_r+0x84>
  405ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ed6:	2900      	cmp	r1, #0
  405ed8:	da0b      	bge.n	405ef2 <__smakebuf_r+0x2e>
  405eda:	89a3      	ldrh	r3, [r4, #12]
  405edc:	2700      	movs	r7, #0
  405ede:	f013 0f80 	tst.w	r3, #128	; 0x80
  405ee2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405ee6:	bf0c      	ite	eq
  405ee8:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  405eec:	2540      	movne	r5, #64	; 0x40
  405eee:	81a3      	strh	r3, [r4, #12]
  405ef0:	e01f      	b.n	405f32 <__smakebuf_r+0x6e>
  405ef2:	aa01      	add	r2, sp, #4
  405ef4:	f001 feac 	bl	407c50 <_fstat_r>
  405ef8:	2800      	cmp	r0, #0
  405efa:	dbee      	blt.n	405eda <__smakebuf_r+0x16>
  405efc:	9b02      	ldr	r3, [sp, #8]
  405efe:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  405f02:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  405f06:	424f      	negs	r7, r1
  405f08:	414f      	adcs	r7, r1
  405f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  405f0e:	89a3      	ldrh	r3, [r4, #12]
  405f10:	d10a      	bne.n	405f28 <__smakebuf_r+0x64>
  405f12:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405f14:	491b      	ldr	r1, [pc, #108]	; (405f84 <__smakebuf_r+0xc0>)
  405f16:	428a      	cmp	r2, r1
  405f18:	d106      	bne.n	405f28 <__smakebuf_r+0x64>
  405f1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  405f1e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f22:	81a3      	strh	r3, [r4, #12]
  405f24:	64e5      	str	r5, [r4, #76]	; 0x4c
  405f26:	e004      	b.n	405f32 <__smakebuf_r+0x6e>
  405f28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405f2c:	81a3      	strh	r3, [r4, #12]
  405f2e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f32:	4630      	mov	r0, r6
  405f34:	4629      	mov	r1, r5
  405f36:	f000 f839 	bl	405fac <_malloc_r>
  405f3a:	b960      	cbnz	r0, 405f56 <__smakebuf_r+0x92>
  405f3c:	89a3      	ldrh	r3, [r4, #12]
  405f3e:	059a      	lsls	r2, r3, #22
  405f40:	d41d      	bmi.n	405f7e <__smakebuf_r+0xba>
  405f42:	f043 0302 	orr.w	r3, r3, #2
  405f46:	81a3      	strh	r3, [r4, #12]
  405f48:	f104 0343 	add.w	r3, r4, #67	; 0x43
  405f4c:	6023      	str	r3, [r4, #0]
  405f4e:	6123      	str	r3, [r4, #16]
  405f50:	2301      	movs	r3, #1
  405f52:	6163      	str	r3, [r4, #20]
  405f54:	e013      	b.n	405f7e <__smakebuf_r+0xba>
  405f56:	4b0c      	ldr	r3, [pc, #48]	; (405f88 <__smakebuf_r+0xc4>)
  405f58:	63f3      	str	r3, [r6, #60]	; 0x3c
  405f5a:	89a3      	ldrh	r3, [r4, #12]
  405f5c:	6020      	str	r0, [r4, #0]
  405f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405f62:	81a3      	strh	r3, [r4, #12]
  405f64:	6120      	str	r0, [r4, #16]
  405f66:	6165      	str	r5, [r4, #20]
  405f68:	b14f      	cbz	r7, 405f7e <__smakebuf_r+0xba>
  405f6a:	4630      	mov	r0, r6
  405f6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405f70:	f001 fe80 	bl	407c74 <_isatty_r>
  405f74:	b118      	cbz	r0, 405f7e <__smakebuf_r+0xba>
  405f76:	89a3      	ldrh	r3, [r4, #12]
  405f78:	f043 0301 	orr.w	r3, r3, #1
  405f7c:	81a3      	strh	r3, [r4, #12]
  405f7e:	b011      	add	sp, #68	; 0x44
  405f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f82:	bf00      	nop
  405f84:	0040700f 	.word	0x0040700f
  405f88:	0040564d 	.word	0x0040564d

00405f8c <malloc>:
  405f8c:	4b02      	ldr	r3, [pc, #8]	; (405f98 <malloc+0xc>)
  405f8e:	4601      	mov	r1, r0
  405f90:	6818      	ldr	r0, [r3, #0]
  405f92:	f000 b80b 	b.w	405fac <_malloc_r>
  405f96:	bf00      	nop
  405f98:	200000e8 	.word	0x200000e8

00405f9c <free>:
  405f9c:	4b02      	ldr	r3, [pc, #8]	; (405fa8 <free+0xc>)
  405f9e:	4601      	mov	r1, r0
  405fa0:	6818      	ldr	r0, [r3, #0]
  405fa2:	f7ff bd0f 	b.w	4059c4 <_free_r>
  405fa6:	bf00      	nop
  405fa8:	200000e8 	.word	0x200000e8

00405fac <_malloc_r>:
  405fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fb0:	f101 040b 	add.w	r4, r1, #11
  405fb4:	2c16      	cmp	r4, #22
  405fb6:	4607      	mov	r7, r0
  405fb8:	d903      	bls.n	405fc2 <_malloc_r+0x16>
  405fba:	f034 0407 	bics.w	r4, r4, #7
  405fbe:	d501      	bpl.n	405fc4 <_malloc_r+0x18>
  405fc0:	e002      	b.n	405fc8 <_malloc_r+0x1c>
  405fc2:	2410      	movs	r4, #16
  405fc4:	428c      	cmp	r4, r1
  405fc6:	d202      	bcs.n	405fce <_malloc_r+0x22>
  405fc8:	230c      	movs	r3, #12
  405fca:	603b      	str	r3, [r7, #0]
  405fcc:	e1de      	b.n	40638c <_malloc_r+0x3e0>
  405fce:	4638      	mov	r0, r7
  405fd0:	f000 fa26 	bl	406420 <__malloc_lock>
  405fd4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  405fd8:	4da3      	ldr	r5, [pc, #652]	; (406268 <_malloc_r+0x2bc>)
  405fda:	d214      	bcs.n	406006 <_malloc_r+0x5a>
  405fdc:	08e2      	lsrs	r2, r4, #3
  405fde:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  405fe2:	68de      	ldr	r6, [r3, #12]
  405fe4:	429e      	cmp	r6, r3
  405fe6:	d106      	bne.n	405ff6 <_malloc_r+0x4a>
  405fe8:	f106 0308 	add.w	r3, r6, #8
  405fec:	6976      	ldr	r6, [r6, #20]
  405fee:	429e      	cmp	r6, r3
  405ff0:	bf08      	it	eq
  405ff2:	3202      	addeq	r2, #2
  405ff4:	d043      	beq.n	40607e <_malloc_r+0xd2>
  405ff6:	6873      	ldr	r3, [r6, #4]
  405ff8:	68f2      	ldr	r2, [r6, #12]
  405ffa:	68b1      	ldr	r1, [r6, #8]
  405ffc:	f023 0303 	bic.w	r3, r3, #3
  406000:	60ca      	str	r2, [r1, #12]
  406002:	6091      	str	r1, [r2, #8]
  406004:	e05d      	b.n	4060c2 <_malloc_r+0x116>
  406006:	0a62      	lsrs	r2, r4, #9
  406008:	d01a      	beq.n	406040 <_malloc_r+0x94>
  40600a:	2a04      	cmp	r2, #4
  40600c:	d802      	bhi.n	406014 <_malloc_r+0x68>
  40600e:	09a2      	lsrs	r2, r4, #6
  406010:	3238      	adds	r2, #56	; 0x38
  406012:	e018      	b.n	406046 <_malloc_r+0x9a>
  406014:	2a14      	cmp	r2, #20
  406016:	d801      	bhi.n	40601c <_malloc_r+0x70>
  406018:	325b      	adds	r2, #91	; 0x5b
  40601a:	e014      	b.n	406046 <_malloc_r+0x9a>
  40601c:	2a54      	cmp	r2, #84	; 0x54
  40601e:	d802      	bhi.n	406026 <_malloc_r+0x7a>
  406020:	0b22      	lsrs	r2, r4, #12
  406022:	326e      	adds	r2, #110	; 0x6e
  406024:	e00f      	b.n	406046 <_malloc_r+0x9a>
  406026:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40602a:	d802      	bhi.n	406032 <_malloc_r+0x86>
  40602c:	0be2      	lsrs	r2, r4, #15
  40602e:	3277      	adds	r2, #119	; 0x77
  406030:	e009      	b.n	406046 <_malloc_r+0x9a>
  406032:	f240 5354 	movw	r3, #1364	; 0x554
  406036:	429a      	cmp	r2, r3
  406038:	d804      	bhi.n	406044 <_malloc_r+0x98>
  40603a:	0ca2      	lsrs	r2, r4, #18
  40603c:	327c      	adds	r2, #124	; 0x7c
  40603e:	e002      	b.n	406046 <_malloc_r+0x9a>
  406040:	223f      	movs	r2, #63	; 0x3f
  406042:	e000      	b.n	406046 <_malloc_r+0x9a>
  406044:	227e      	movs	r2, #126	; 0x7e
  406046:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  40604a:	68de      	ldr	r6, [r3, #12]
  40604c:	429e      	cmp	r6, r3
  40604e:	d015      	beq.n	40607c <_malloc_r+0xd0>
  406050:	6871      	ldr	r1, [r6, #4]
  406052:	f021 0103 	bic.w	r1, r1, #3
  406056:	1b08      	subs	r0, r1, r4
  406058:	280f      	cmp	r0, #15
  40605a:	dd01      	ble.n	406060 <_malloc_r+0xb4>
  40605c:	3a01      	subs	r2, #1
  40605e:	e00d      	b.n	40607c <_malloc_r+0xd0>
  406060:	2800      	cmp	r0, #0
  406062:	db09      	blt.n	406078 <_malloc_r+0xcc>
  406064:	68f3      	ldr	r3, [r6, #12]
  406066:	68b2      	ldr	r2, [r6, #8]
  406068:	60d3      	str	r3, [r2, #12]
  40606a:	609a      	str	r2, [r3, #8]
  40606c:	1873      	adds	r3, r6, r1
  40606e:	685a      	ldr	r2, [r3, #4]
  406070:	f042 0201 	orr.w	r2, r2, #1
  406074:	605a      	str	r2, [r3, #4]
  406076:	e194      	b.n	4063a2 <_malloc_r+0x3f6>
  406078:	68f6      	ldr	r6, [r6, #12]
  40607a:	e7e7      	b.n	40604c <_malloc_r+0xa0>
  40607c:	3201      	adds	r2, #1
  40607e:	497a      	ldr	r1, [pc, #488]	; (406268 <_malloc_r+0x2bc>)
  406080:	692e      	ldr	r6, [r5, #16]
  406082:	f101 0008 	add.w	r0, r1, #8
  406086:	4286      	cmp	r6, r0
  406088:	4686      	mov	lr, r0
  40608a:	d06d      	beq.n	406168 <_malloc_r+0x1bc>
  40608c:	6873      	ldr	r3, [r6, #4]
  40608e:	f023 0303 	bic.w	r3, r3, #3
  406092:	ebc4 0c03 	rsb	ip, r4, r3
  406096:	f1bc 0f0f 	cmp.w	ip, #15
  40609a:	dd0d      	ble.n	4060b8 <_malloc_r+0x10c>
  40609c:	1933      	adds	r3, r6, r4
  40609e:	f04c 0201 	orr.w	r2, ip, #1
  4060a2:	f044 0401 	orr.w	r4, r4, #1
  4060a6:	6074      	str	r4, [r6, #4]
  4060a8:	614b      	str	r3, [r1, #20]
  4060aa:	610b      	str	r3, [r1, #16]
  4060ac:	60d8      	str	r0, [r3, #12]
  4060ae:	6098      	str	r0, [r3, #8]
  4060b0:	605a      	str	r2, [r3, #4]
  4060b2:	f843 c00c 	str.w	ip, [r3, ip]
  4060b6:	e174      	b.n	4063a2 <_malloc_r+0x3f6>
  4060b8:	f1bc 0f00 	cmp.w	ip, #0
  4060bc:	6148      	str	r0, [r1, #20]
  4060be:	6108      	str	r0, [r1, #16]
  4060c0:	db01      	blt.n	4060c6 <_malloc_r+0x11a>
  4060c2:	4433      	add	r3, r6
  4060c4:	e7d3      	b.n	40606e <_malloc_r+0xc2>
  4060c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4060ca:	d211      	bcs.n	4060f0 <_malloc_r+0x144>
  4060cc:	08db      	lsrs	r3, r3, #3
  4060ce:	1098      	asrs	r0, r3, #2
  4060d0:	f04f 0c01 	mov.w	ip, #1
  4060d4:	fa0c fc00 	lsl.w	ip, ip, r0
  4060d8:	6848      	ldr	r0, [r1, #4]
  4060da:	ea4c 0000 	orr.w	r0, ip, r0
  4060de:	6048      	str	r0, [r1, #4]
  4060e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4060e4:	688b      	ldr	r3, [r1, #8]
  4060e6:	60f1      	str	r1, [r6, #12]
  4060e8:	60b3      	str	r3, [r6, #8]
  4060ea:	608e      	str	r6, [r1, #8]
  4060ec:	60de      	str	r6, [r3, #12]
  4060ee:	e03b      	b.n	406168 <_malloc_r+0x1bc>
  4060f0:	0a58      	lsrs	r0, r3, #9
  4060f2:	2804      	cmp	r0, #4
  4060f4:	d802      	bhi.n	4060fc <_malloc_r+0x150>
  4060f6:	0998      	lsrs	r0, r3, #6
  4060f8:	3038      	adds	r0, #56	; 0x38
  4060fa:	e015      	b.n	406128 <_malloc_r+0x17c>
  4060fc:	2814      	cmp	r0, #20
  4060fe:	d801      	bhi.n	406104 <_malloc_r+0x158>
  406100:	305b      	adds	r0, #91	; 0x5b
  406102:	e011      	b.n	406128 <_malloc_r+0x17c>
  406104:	2854      	cmp	r0, #84	; 0x54
  406106:	d802      	bhi.n	40610e <_malloc_r+0x162>
  406108:	0b18      	lsrs	r0, r3, #12
  40610a:	306e      	adds	r0, #110	; 0x6e
  40610c:	e00c      	b.n	406128 <_malloc_r+0x17c>
  40610e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  406112:	d802      	bhi.n	40611a <_malloc_r+0x16e>
  406114:	0bd8      	lsrs	r0, r3, #15
  406116:	3077      	adds	r0, #119	; 0x77
  406118:	e006      	b.n	406128 <_malloc_r+0x17c>
  40611a:	f240 5154 	movw	r1, #1364	; 0x554
  40611e:	4288      	cmp	r0, r1
  406120:	bf9a      	itte	ls
  406122:	0c98      	lsrls	r0, r3, #18
  406124:	307c      	addls	r0, #124	; 0x7c
  406126:	207e      	movhi	r0, #126	; 0x7e
  406128:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  40612c:	f8dc 1008 	ldr.w	r1, [ip, #8]
  406130:	f8df 8134 	ldr.w	r8, [pc, #308]	; 406268 <_malloc_r+0x2bc>
  406134:	4561      	cmp	r1, ip
  406136:	d10d      	bne.n	406154 <_malloc_r+0x1a8>
  406138:	2301      	movs	r3, #1
  40613a:	1080      	asrs	r0, r0, #2
  40613c:	fa03 f000 	lsl.w	r0, r3, r0
  406140:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406144:	4303      	orrs	r3, r0
  406146:	f8c8 3004 	str.w	r3, [r8, #4]
  40614a:	460b      	mov	r3, r1
  40614c:	e008      	b.n	406160 <_malloc_r+0x1b4>
  40614e:	6889      	ldr	r1, [r1, #8]
  406150:	4561      	cmp	r1, ip
  406152:	d004      	beq.n	40615e <_malloc_r+0x1b2>
  406154:	6848      	ldr	r0, [r1, #4]
  406156:	f020 0003 	bic.w	r0, r0, #3
  40615a:	4283      	cmp	r3, r0
  40615c:	d3f7      	bcc.n	40614e <_malloc_r+0x1a2>
  40615e:	68cb      	ldr	r3, [r1, #12]
  406160:	60f3      	str	r3, [r6, #12]
  406162:	60b1      	str	r1, [r6, #8]
  406164:	609e      	str	r6, [r3, #8]
  406166:	60ce      	str	r6, [r1, #12]
  406168:	2101      	movs	r1, #1
  40616a:	1093      	asrs	r3, r2, #2
  40616c:	fa01 f303 	lsl.w	r3, r1, r3
  406170:	6869      	ldr	r1, [r5, #4]
  406172:	428b      	cmp	r3, r1
  406174:	d85d      	bhi.n	406232 <_malloc_r+0x286>
  406176:	420b      	tst	r3, r1
  406178:	d106      	bne.n	406188 <_malloc_r+0x1dc>
  40617a:	f022 0203 	bic.w	r2, r2, #3
  40617e:	005b      	lsls	r3, r3, #1
  406180:	420b      	tst	r3, r1
  406182:	f102 0204 	add.w	r2, r2, #4
  406186:	d0fa      	beq.n	40617e <_malloc_r+0x1d2>
  406188:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  40618c:	4680      	mov	r8, r0
  40618e:	4694      	mov	ip, r2
  406190:	f8d8 600c 	ldr.w	r6, [r8, #12]
  406194:	4546      	cmp	r6, r8
  406196:	d02d      	beq.n	4061f4 <_malloc_r+0x248>
  406198:	6871      	ldr	r1, [r6, #4]
  40619a:	f021 0903 	bic.w	r9, r1, #3
  40619e:	ebc4 0109 	rsb	r1, r4, r9
  4061a2:	290f      	cmp	r1, #15
  4061a4:	dd13      	ble.n	4061ce <_malloc_r+0x222>
  4061a6:	1933      	adds	r3, r6, r4
  4061a8:	f044 0401 	orr.w	r4, r4, #1
  4061ac:	68f2      	ldr	r2, [r6, #12]
  4061ae:	6074      	str	r4, [r6, #4]
  4061b0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4061b4:	60c2      	str	r2, [r0, #12]
  4061b6:	6090      	str	r0, [r2, #8]
  4061b8:	f041 0201 	orr.w	r2, r1, #1
  4061bc:	616b      	str	r3, [r5, #20]
  4061be:	612b      	str	r3, [r5, #16]
  4061c0:	f8c3 e00c 	str.w	lr, [r3, #12]
  4061c4:	f8c3 e008 	str.w	lr, [r3, #8]
  4061c8:	605a      	str	r2, [r3, #4]
  4061ca:	5059      	str	r1, [r3, r1]
  4061cc:	e00c      	b.n	4061e8 <_malloc_r+0x23c>
  4061ce:	2900      	cmp	r1, #0
  4061d0:	db0e      	blt.n	4061f0 <_malloc_r+0x244>
  4061d2:	eb06 0109 	add.w	r1, r6, r9
  4061d6:	684b      	ldr	r3, [r1, #4]
  4061d8:	f043 0301 	orr.w	r3, r3, #1
  4061dc:	604b      	str	r3, [r1, #4]
  4061de:	68f3      	ldr	r3, [r6, #12]
  4061e0:	f856 2f08 	ldr.w	r2, [r6, #8]!
  4061e4:	60d3      	str	r3, [r2, #12]
  4061e6:	609a      	str	r2, [r3, #8]
  4061e8:	4638      	mov	r0, r7
  4061ea:	f000 f91a 	bl	406422 <__malloc_unlock>
  4061ee:	e0dc      	b.n	4063aa <_malloc_r+0x3fe>
  4061f0:	68f6      	ldr	r6, [r6, #12]
  4061f2:	e7cf      	b.n	406194 <_malloc_r+0x1e8>
  4061f4:	f10c 0c01 	add.w	ip, ip, #1
  4061f8:	f01c 0f03 	tst.w	ip, #3
  4061fc:	f108 0808 	add.w	r8, r8, #8
  406200:	d1c6      	bne.n	406190 <_malloc_r+0x1e4>
  406202:	0791      	lsls	r1, r2, #30
  406204:	d104      	bne.n	406210 <_malloc_r+0x264>
  406206:	686a      	ldr	r2, [r5, #4]
  406208:	ea22 0203 	bic.w	r2, r2, r3
  40620c:	606a      	str	r2, [r5, #4]
  40620e:	e005      	b.n	40621c <_malloc_r+0x270>
  406210:	f1a0 0108 	sub.w	r1, r0, #8
  406214:	6800      	ldr	r0, [r0, #0]
  406216:	3a01      	subs	r2, #1
  406218:	4288      	cmp	r0, r1
  40621a:	d0f2      	beq.n	406202 <_malloc_r+0x256>
  40621c:	6869      	ldr	r1, [r5, #4]
  40621e:	005b      	lsls	r3, r3, #1
  406220:	428b      	cmp	r3, r1
  406222:	d806      	bhi.n	406232 <_malloc_r+0x286>
  406224:	b12b      	cbz	r3, 406232 <_malloc_r+0x286>
  406226:	4662      	mov	r2, ip
  406228:	420b      	tst	r3, r1
  40622a:	d1ad      	bne.n	406188 <_malloc_r+0x1dc>
  40622c:	3204      	adds	r2, #4
  40622e:	005b      	lsls	r3, r3, #1
  406230:	e7fa      	b.n	406228 <_malloc_r+0x27c>
  406232:	f8d5 9008 	ldr.w	r9, [r5, #8]
  406236:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40623a:	f023 0b03 	bic.w	fp, r3, #3
  40623e:	45a3      	cmp	fp, r4
  406240:	d304      	bcc.n	40624c <_malloc_r+0x2a0>
  406242:	ebc4 030b 	rsb	r3, r4, fp
  406246:	2b0f      	cmp	r3, #15
  406248:	f300 80a2 	bgt.w	406390 <_malloc_r+0x3e4>
  40624c:	4907      	ldr	r1, [pc, #28]	; (40626c <_malloc_r+0x2c0>)
  40624e:	eb09 030b 	add.w	r3, r9, fp
  406252:	680a      	ldr	r2, [r1, #0]
  406254:	4688      	mov	r8, r1
  406256:	eb04 0a02 	add.w	sl, r4, r2
  40625a:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  40625e:	3201      	adds	r2, #1
  406260:	d106      	bne.n	406270 <_malloc_r+0x2c4>
  406262:	f10a 0a10 	add.w	sl, sl, #16
  406266:	e00b      	b.n	406280 <_malloc_r+0x2d4>
  406268:	20000594 	.word	0x20000594
  40626c:	20000bd0 	.word	0x20000bd0
  406270:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  406274:	f10a 0a0f 	add.w	sl, sl, #15
  406278:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40627c:	f02a 0a0f 	bic.w	sl, sl, #15
  406280:	4638      	mov	r0, r7
  406282:	4651      	mov	r1, sl
  406284:	9301      	str	r3, [sp, #4]
  406286:	f000 fe83 	bl	406f90 <_sbrk_r>
  40628a:	1c42      	adds	r2, r0, #1
  40628c:	4606      	mov	r6, r0
  40628e:	9b01      	ldr	r3, [sp, #4]
  406290:	d06f      	beq.n	406372 <_malloc_r+0x3c6>
  406292:	4298      	cmp	r0, r3
  406294:	d201      	bcs.n	40629a <_malloc_r+0x2ee>
  406296:	45a9      	cmp	r9, r5
  406298:	d16b      	bne.n	406372 <_malloc_r+0x3c6>
  40629a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40629e:	429e      	cmp	r6, r3
  4062a0:	4452      	add	r2, sl
  4062a2:	f8c8 2004 	str.w	r2, [r8, #4]
  4062a6:	d108      	bne.n	4062ba <_malloc_r+0x30e>
  4062a8:	f3c6 010b 	ubfx	r1, r6, #0, #12
  4062ac:	b929      	cbnz	r1, 4062ba <_malloc_r+0x30e>
  4062ae:	68ab      	ldr	r3, [r5, #8]
  4062b0:	44da      	add	sl, fp
  4062b2:	f04a 0201 	orr.w	r2, sl, #1
  4062b6:	605a      	str	r2, [r3, #4]
  4062b8:	e04d      	b.n	406356 <_malloc_r+0x3aa>
  4062ba:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  4062be:	3101      	adds	r1, #1
  4062c0:	d103      	bne.n	4062ca <_malloc_r+0x31e>
  4062c2:	4b3c      	ldr	r3, [pc, #240]	; (4063b4 <_malloc_r+0x408>)
  4062c4:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  4062c8:	e003      	b.n	4062d2 <_malloc_r+0x326>
  4062ca:	1af3      	subs	r3, r6, r3
  4062cc:	441a      	add	r2, r3
  4062ce:	f8c8 2004 	str.w	r2, [r8, #4]
  4062d2:	f016 0307 	ands.w	r3, r6, #7
  4062d6:	bf1c      	itt	ne
  4062d8:	f1c3 0308 	rsbne	r3, r3, #8
  4062dc:	18f6      	addne	r6, r6, r3
  4062de:	44b2      	add	sl, r6
  4062e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4062e4:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4062e8:	ebca 0a03 	rsb	sl, sl, r3
  4062ec:	4651      	mov	r1, sl
  4062ee:	4638      	mov	r0, r7
  4062f0:	f000 fe4e 	bl	406f90 <_sbrk_r>
  4062f4:	1c43      	adds	r3, r0, #1
  4062f6:	bf04      	itt	eq
  4062f8:	4630      	moveq	r0, r6
  4062fa:	f04f 0a00 	moveq.w	sl, #0
  4062fe:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406302:	1b80      	subs	r0, r0, r6
  406304:	4450      	add	r0, sl
  406306:	4453      	add	r3, sl
  406308:	f040 0001 	orr.w	r0, r0, #1
  40630c:	45a9      	cmp	r9, r5
  40630e:	60ae      	str	r6, [r5, #8]
  406310:	f8c8 3004 	str.w	r3, [r8, #4]
  406314:	6070      	str	r0, [r6, #4]
  406316:	d01e      	beq.n	406356 <_malloc_r+0x3aa>
  406318:	f1bb 0f0f 	cmp.w	fp, #15
  40631c:	d802      	bhi.n	406324 <_malloc_r+0x378>
  40631e:	2301      	movs	r3, #1
  406320:	6073      	str	r3, [r6, #4]
  406322:	e026      	b.n	406372 <_malloc_r+0x3c6>
  406324:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406328:	f1ab 0b0c 	sub.w	fp, fp, #12
  40632c:	f02b 0b07 	bic.w	fp, fp, #7
  406330:	f003 0301 	and.w	r3, r3, #1
  406334:	ea4b 0303 	orr.w	r3, fp, r3
  406338:	f8c9 3004 	str.w	r3, [r9, #4]
  40633c:	2205      	movs	r2, #5
  40633e:	eb09 030b 	add.w	r3, r9, fp
  406342:	f1bb 0f0f 	cmp.w	fp, #15
  406346:	605a      	str	r2, [r3, #4]
  406348:	609a      	str	r2, [r3, #8]
  40634a:	d904      	bls.n	406356 <_malloc_r+0x3aa>
  40634c:	4638      	mov	r0, r7
  40634e:	f109 0108 	add.w	r1, r9, #8
  406352:	f7ff fb37 	bl	4059c4 <_free_r>
  406356:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40635a:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  40635e:	4293      	cmp	r3, r2
  406360:	bf84      	itt	hi
  406362:	4a15      	ldrhi	r2, [pc, #84]	; (4063b8 <_malloc_r+0x40c>)
  406364:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  406366:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  40636a:	4293      	cmp	r3, r2
  40636c:	bf84      	itt	hi
  40636e:	4a12      	ldrhi	r2, [pc, #72]	; (4063b8 <_malloc_r+0x40c>)
  406370:	6313      	strhi	r3, [r2, #48]	; 0x30
  406372:	68ab      	ldr	r3, [r5, #8]
  406374:	685a      	ldr	r2, [r3, #4]
  406376:	f022 0203 	bic.w	r2, r2, #3
  40637a:	42a2      	cmp	r2, r4
  40637c:	ebc4 0302 	rsb	r3, r4, r2
  406380:	d301      	bcc.n	406386 <_malloc_r+0x3da>
  406382:	2b0f      	cmp	r3, #15
  406384:	dc04      	bgt.n	406390 <_malloc_r+0x3e4>
  406386:	4638      	mov	r0, r7
  406388:	f000 f84b 	bl	406422 <__malloc_unlock>
  40638c:	2600      	movs	r6, #0
  40638e:	e00c      	b.n	4063aa <_malloc_r+0x3fe>
  406390:	68ae      	ldr	r6, [r5, #8]
  406392:	f044 0201 	orr.w	r2, r4, #1
  406396:	f043 0301 	orr.w	r3, r3, #1
  40639a:	4434      	add	r4, r6
  40639c:	6072      	str	r2, [r6, #4]
  40639e:	60ac      	str	r4, [r5, #8]
  4063a0:	6063      	str	r3, [r4, #4]
  4063a2:	4638      	mov	r0, r7
  4063a4:	f000 f83d 	bl	406422 <__malloc_unlock>
  4063a8:	3608      	adds	r6, #8
  4063aa:	4630      	mov	r0, r6
  4063ac:	b003      	add	sp, #12
  4063ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063b2:	bf00      	nop
  4063b4:	20000594 	.word	0x20000594
  4063b8:	20000bd0 	.word	0x20000bd0

004063bc <memchr>:
  4063bc:	b510      	push	{r4, lr}
  4063be:	b2c9      	uxtb	r1, r1
  4063c0:	4402      	add	r2, r0
  4063c2:	4290      	cmp	r0, r2
  4063c4:	4603      	mov	r3, r0
  4063c6:	d005      	beq.n	4063d4 <memchr+0x18>
  4063c8:	781c      	ldrb	r4, [r3, #0]
  4063ca:	3001      	adds	r0, #1
  4063cc:	428c      	cmp	r4, r1
  4063ce:	d1f8      	bne.n	4063c2 <memchr+0x6>
  4063d0:	4618      	mov	r0, r3
  4063d2:	bd10      	pop	{r4, pc}
  4063d4:	2000      	movs	r0, #0
  4063d6:	bd10      	pop	{r4, pc}

004063d8 <memcpy>:
  4063d8:	b510      	push	{r4, lr}
  4063da:	2300      	movs	r3, #0
  4063dc:	4293      	cmp	r3, r2
  4063de:	d003      	beq.n	4063e8 <memcpy+0x10>
  4063e0:	5ccc      	ldrb	r4, [r1, r3]
  4063e2:	54c4      	strb	r4, [r0, r3]
  4063e4:	3301      	adds	r3, #1
  4063e6:	e7f9      	b.n	4063dc <memcpy+0x4>
  4063e8:	bd10      	pop	{r4, pc}

004063ea <memmove>:
  4063ea:	4281      	cmp	r1, r0
  4063ec:	b570      	push	{r4, r5, r6, lr}
  4063ee:	d301      	bcc.n	4063f4 <memmove+0xa>
  4063f0:	2300      	movs	r3, #0
  4063f2:	e00e      	b.n	406412 <memmove+0x28>
  4063f4:	188c      	adds	r4, r1, r2
  4063f6:	42a0      	cmp	r0, r4
  4063f8:	d2fa      	bcs.n	4063f0 <memmove+0x6>
  4063fa:	1885      	adds	r5, r0, r2
  4063fc:	4613      	mov	r3, r2
  4063fe:	f113 33ff 	adds.w	r3, r3, #4294967295
  406402:	d305      	bcc.n	406410 <memmove+0x26>
  406404:	4251      	negs	r1, r2
  406406:	1866      	adds	r6, r4, r1
  406408:	5cf6      	ldrb	r6, [r6, r3]
  40640a:	4429      	add	r1, r5
  40640c:	54ce      	strb	r6, [r1, r3]
  40640e:	e7f6      	b.n	4063fe <memmove+0x14>
  406410:	bd70      	pop	{r4, r5, r6, pc}
  406412:	4293      	cmp	r3, r2
  406414:	d003      	beq.n	40641e <memmove+0x34>
  406416:	5ccc      	ldrb	r4, [r1, r3]
  406418:	54c4      	strb	r4, [r0, r3]
  40641a:	3301      	adds	r3, #1
  40641c:	e7f9      	b.n	406412 <memmove+0x28>
  40641e:	bd70      	pop	{r4, r5, r6, pc}

00406420 <__malloc_lock>:
  406420:	4770      	bx	lr

00406422 <__malloc_unlock>:
  406422:	4770      	bx	lr

00406424 <_Balloc>:
  406424:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406426:	b570      	push	{r4, r5, r6, lr}
  406428:	4605      	mov	r5, r0
  40642a:	460c      	mov	r4, r1
  40642c:	b13b      	cbz	r3, 40643e <_Balloc+0x1a>
  40642e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  406430:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  406434:	b160      	cbz	r0, 406450 <_Balloc+0x2c>
  406436:	6801      	ldr	r1, [r0, #0]
  406438:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40643c:	e014      	b.n	406468 <_Balloc+0x44>
  40643e:	2104      	movs	r1, #4
  406440:	2221      	movs	r2, #33	; 0x21
  406442:	f001 fb81 	bl	407b48 <_calloc_r>
  406446:	64e8      	str	r0, [r5, #76]	; 0x4c
  406448:	2800      	cmp	r0, #0
  40644a:	d1f0      	bne.n	40642e <_Balloc+0xa>
  40644c:	2000      	movs	r0, #0
  40644e:	bd70      	pop	{r4, r5, r6, pc}
  406450:	2101      	movs	r1, #1
  406452:	fa01 f604 	lsl.w	r6, r1, r4
  406456:	1d72      	adds	r2, r6, #5
  406458:	4628      	mov	r0, r5
  40645a:	0092      	lsls	r2, r2, #2
  40645c:	f001 fb74 	bl	407b48 <_calloc_r>
  406460:	2800      	cmp	r0, #0
  406462:	d0f3      	beq.n	40644c <_Balloc+0x28>
  406464:	6044      	str	r4, [r0, #4]
  406466:	6086      	str	r6, [r0, #8]
  406468:	2200      	movs	r2, #0
  40646a:	6102      	str	r2, [r0, #16]
  40646c:	60c2      	str	r2, [r0, #12]
  40646e:	bd70      	pop	{r4, r5, r6, pc}

00406470 <_Bfree>:
  406470:	b131      	cbz	r1, 406480 <_Bfree+0x10>
  406472:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406474:	684a      	ldr	r2, [r1, #4]
  406476:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40647a:	6008      	str	r0, [r1, #0]
  40647c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406480:	4770      	bx	lr

00406482 <__multadd>:
  406482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406486:	460c      	mov	r4, r1
  406488:	461e      	mov	r6, r3
  40648a:	690d      	ldr	r5, [r1, #16]
  40648c:	4607      	mov	r7, r0
  40648e:	3114      	adds	r1, #20
  406490:	2300      	movs	r3, #0
  406492:	6808      	ldr	r0, [r1, #0]
  406494:	3301      	adds	r3, #1
  406496:	fa1f fc80 	uxth.w	ip, r0
  40649a:	0c00      	lsrs	r0, r0, #16
  40649c:	fb02 6c0c 	mla	ip, r2, ip, r6
  4064a0:	4350      	muls	r0, r2
  4064a2:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  4064a6:	fa1f fc8c 	uxth.w	ip, ip
  4064aa:	0c06      	lsrs	r6, r0, #16
  4064ac:	42ab      	cmp	r3, r5
  4064ae:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  4064b2:	f841 0b04 	str.w	r0, [r1], #4
  4064b6:	dbec      	blt.n	406492 <__multadd+0x10>
  4064b8:	b1d6      	cbz	r6, 4064f0 <__multadd+0x6e>
  4064ba:	68a3      	ldr	r3, [r4, #8]
  4064bc:	429d      	cmp	r5, r3
  4064be:	db12      	blt.n	4064e6 <__multadd+0x64>
  4064c0:	6861      	ldr	r1, [r4, #4]
  4064c2:	4638      	mov	r0, r7
  4064c4:	3101      	adds	r1, #1
  4064c6:	f7ff ffad 	bl	406424 <_Balloc>
  4064ca:	6922      	ldr	r2, [r4, #16]
  4064cc:	f104 010c 	add.w	r1, r4, #12
  4064d0:	3202      	adds	r2, #2
  4064d2:	4680      	mov	r8, r0
  4064d4:	0092      	lsls	r2, r2, #2
  4064d6:	300c      	adds	r0, #12
  4064d8:	f7ff ff7e 	bl	4063d8 <memcpy>
  4064dc:	4621      	mov	r1, r4
  4064de:	4638      	mov	r0, r7
  4064e0:	f7ff ffc6 	bl	406470 <_Bfree>
  4064e4:	4644      	mov	r4, r8
  4064e6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4064ea:	3501      	adds	r5, #1
  4064ec:	615e      	str	r6, [r3, #20]
  4064ee:	6125      	str	r5, [r4, #16]
  4064f0:	4620      	mov	r0, r4
  4064f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004064f6 <__s2b>:
  4064f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4064fa:	4614      	mov	r4, r2
  4064fc:	4698      	mov	r8, r3
  4064fe:	f103 0208 	add.w	r2, r3, #8
  406502:	2309      	movs	r3, #9
  406504:	460d      	mov	r5, r1
  406506:	fb92 f2f3 	sdiv	r2, r2, r3
  40650a:	4606      	mov	r6, r0
  40650c:	2301      	movs	r3, #1
  40650e:	2100      	movs	r1, #0
  406510:	429a      	cmp	r2, r3
  406512:	dd02      	ble.n	40651a <__s2b+0x24>
  406514:	005b      	lsls	r3, r3, #1
  406516:	3101      	adds	r1, #1
  406518:	e7fa      	b.n	406510 <__s2b+0x1a>
  40651a:	4630      	mov	r0, r6
  40651c:	f7ff ff82 	bl	406424 <_Balloc>
  406520:	9b08      	ldr	r3, [sp, #32]
  406522:	2c09      	cmp	r4, #9
  406524:	6143      	str	r3, [r0, #20]
  406526:	f04f 0301 	mov.w	r3, #1
  40652a:	4601      	mov	r1, r0
  40652c:	6103      	str	r3, [r0, #16]
  40652e:	dd11      	ble.n	406554 <__s2b+0x5e>
  406530:	f105 0909 	add.w	r9, r5, #9
  406534:	464f      	mov	r7, r9
  406536:	4425      	add	r5, r4
  406538:	f817 3b01 	ldrb.w	r3, [r7], #1
  40653c:	4630      	mov	r0, r6
  40653e:	220a      	movs	r2, #10
  406540:	3b30      	subs	r3, #48	; 0x30
  406542:	f7ff ff9e 	bl	406482 <__multadd>
  406546:	42af      	cmp	r7, r5
  406548:	4601      	mov	r1, r0
  40654a:	d1f5      	bne.n	406538 <__s2b+0x42>
  40654c:	eb09 0704 	add.w	r7, r9, r4
  406550:	3f08      	subs	r7, #8
  406552:	e002      	b.n	40655a <__s2b+0x64>
  406554:	f105 070a 	add.w	r7, r5, #10
  406558:	2409      	movs	r4, #9
  40655a:	4625      	mov	r5, r4
  40655c:	4545      	cmp	r5, r8
  40655e:	da09      	bge.n	406574 <__s2b+0x7e>
  406560:	1b3b      	subs	r3, r7, r4
  406562:	5d5b      	ldrb	r3, [r3, r5]
  406564:	4630      	mov	r0, r6
  406566:	220a      	movs	r2, #10
  406568:	3b30      	subs	r3, #48	; 0x30
  40656a:	f7ff ff8a 	bl	406482 <__multadd>
  40656e:	3501      	adds	r5, #1
  406570:	4601      	mov	r1, r0
  406572:	e7f3      	b.n	40655c <__s2b+0x66>
  406574:	4608      	mov	r0, r1
  406576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040657a <__hi0bits>:
  40657a:	0c03      	lsrs	r3, r0, #16
  40657c:	041b      	lsls	r3, r3, #16
  40657e:	b913      	cbnz	r3, 406586 <__hi0bits+0xc>
  406580:	0400      	lsls	r0, r0, #16
  406582:	2310      	movs	r3, #16
  406584:	e000      	b.n	406588 <__hi0bits+0xe>
  406586:	2300      	movs	r3, #0
  406588:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40658c:	bf04      	itt	eq
  40658e:	0200      	lsleq	r0, r0, #8
  406590:	3308      	addeq	r3, #8
  406592:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406596:	bf04      	itt	eq
  406598:	0100      	lsleq	r0, r0, #4
  40659a:	3304      	addeq	r3, #4
  40659c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4065a0:	bf04      	itt	eq
  4065a2:	0080      	lsleq	r0, r0, #2
  4065a4:	3302      	addeq	r3, #2
  4065a6:	2800      	cmp	r0, #0
  4065a8:	db03      	blt.n	4065b2 <__hi0bits+0x38>
  4065aa:	0042      	lsls	r2, r0, #1
  4065ac:	d503      	bpl.n	4065b6 <__hi0bits+0x3c>
  4065ae:	1c58      	adds	r0, r3, #1
  4065b0:	4770      	bx	lr
  4065b2:	4618      	mov	r0, r3
  4065b4:	4770      	bx	lr
  4065b6:	2020      	movs	r0, #32
  4065b8:	4770      	bx	lr

004065ba <__lo0bits>:
  4065ba:	6803      	ldr	r3, [r0, #0]
  4065bc:	f013 0207 	ands.w	r2, r3, #7
  4065c0:	d00b      	beq.n	4065da <__lo0bits+0x20>
  4065c2:	07d9      	lsls	r1, r3, #31
  4065c4:	d422      	bmi.n	40660c <__lo0bits+0x52>
  4065c6:	079a      	lsls	r2, r3, #30
  4065c8:	d503      	bpl.n	4065d2 <__lo0bits+0x18>
  4065ca:	085b      	lsrs	r3, r3, #1
  4065cc:	6003      	str	r3, [r0, #0]
  4065ce:	2001      	movs	r0, #1
  4065d0:	4770      	bx	lr
  4065d2:	089b      	lsrs	r3, r3, #2
  4065d4:	6003      	str	r3, [r0, #0]
  4065d6:	2002      	movs	r0, #2
  4065d8:	4770      	bx	lr
  4065da:	b299      	uxth	r1, r3
  4065dc:	b909      	cbnz	r1, 4065e2 <__lo0bits+0x28>
  4065de:	0c1b      	lsrs	r3, r3, #16
  4065e0:	2210      	movs	r2, #16
  4065e2:	f013 0fff 	tst.w	r3, #255	; 0xff
  4065e6:	bf04      	itt	eq
  4065e8:	0a1b      	lsreq	r3, r3, #8
  4065ea:	3208      	addeq	r2, #8
  4065ec:	0719      	lsls	r1, r3, #28
  4065ee:	bf04      	itt	eq
  4065f0:	091b      	lsreq	r3, r3, #4
  4065f2:	3204      	addeq	r2, #4
  4065f4:	0799      	lsls	r1, r3, #30
  4065f6:	bf04      	itt	eq
  4065f8:	089b      	lsreq	r3, r3, #2
  4065fa:	3202      	addeq	r2, #2
  4065fc:	07d9      	lsls	r1, r3, #31
  4065fe:	d402      	bmi.n	406606 <__lo0bits+0x4c>
  406600:	085b      	lsrs	r3, r3, #1
  406602:	d005      	beq.n	406610 <__lo0bits+0x56>
  406604:	3201      	adds	r2, #1
  406606:	6003      	str	r3, [r0, #0]
  406608:	4610      	mov	r0, r2
  40660a:	4770      	bx	lr
  40660c:	2000      	movs	r0, #0
  40660e:	4770      	bx	lr
  406610:	2020      	movs	r0, #32
  406612:	4770      	bx	lr

00406614 <__i2b>:
  406614:	b510      	push	{r4, lr}
  406616:	460c      	mov	r4, r1
  406618:	2101      	movs	r1, #1
  40661a:	f7ff ff03 	bl	406424 <_Balloc>
  40661e:	2201      	movs	r2, #1
  406620:	6144      	str	r4, [r0, #20]
  406622:	6102      	str	r2, [r0, #16]
  406624:	bd10      	pop	{r4, pc}

00406626 <__multiply>:
  406626:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40662a:	4616      	mov	r6, r2
  40662c:	6933      	ldr	r3, [r6, #16]
  40662e:	690a      	ldr	r2, [r1, #16]
  406630:	b085      	sub	sp, #20
  406632:	429a      	cmp	r2, r3
  406634:	460d      	mov	r5, r1
  406636:	da01      	bge.n	40663c <__multiply+0x16>
  406638:	4635      	mov	r5, r6
  40663a:	460e      	mov	r6, r1
  40663c:	f8d5 8010 	ldr.w	r8, [r5, #16]
  406640:	6937      	ldr	r7, [r6, #16]
  406642:	68ab      	ldr	r3, [r5, #8]
  406644:	6869      	ldr	r1, [r5, #4]
  406646:	eb08 0407 	add.w	r4, r8, r7
  40664a:	429c      	cmp	r4, r3
  40664c:	bfc8      	it	gt
  40664e:	3101      	addgt	r1, #1
  406650:	f7ff fee8 	bl	406424 <_Balloc>
  406654:	f100 0314 	add.w	r3, r0, #20
  406658:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  40665c:	9101      	str	r1, [sp, #4]
  40665e:	461a      	mov	r2, r3
  406660:	f8dd a004 	ldr.w	sl, [sp, #4]
  406664:	4552      	cmp	r2, sl
  406666:	d203      	bcs.n	406670 <__multiply+0x4a>
  406668:	2100      	movs	r1, #0
  40666a:	f842 1b04 	str.w	r1, [r2], #4
  40666e:	e7f7      	b.n	406660 <__multiply+0x3a>
  406670:	f105 0114 	add.w	r1, r5, #20
  406674:	f106 0214 	add.w	r2, r6, #20
  406678:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  40667c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  406680:	f8cd 8008 	str.w	r8, [sp, #8]
  406684:	9703      	str	r7, [sp, #12]
  406686:	9e03      	ldr	r6, [sp, #12]
  406688:	4615      	mov	r5, r2
  40668a:	42b2      	cmp	r2, r6
  40668c:	d256      	bcs.n	40673c <__multiply+0x116>
  40668e:	f8b5 c000 	ldrh.w	ip, [r5]
  406692:	3204      	adds	r2, #4
  406694:	f1bc 0f00 	cmp.w	ip, #0
  406698:	d025      	beq.n	4066e6 <__multiply+0xc0>
  40669a:	460f      	mov	r7, r1
  40669c:	461d      	mov	r5, r3
  40669e:	2600      	movs	r6, #0
  4066a0:	f857 9b04 	ldr.w	r9, [r7], #4
  4066a4:	f8d5 8000 	ldr.w	r8, [r5]
  4066a8:	fa1f fb89 	uxth.w	fp, r9
  4066ac:	fa1f fa88 	uxth.w	sl, r8
  4066b0:	fb0c aa0b 	mla	sl, ip, fp, sl
  4066b4:	ea4f 4919 	mov.w	r9, r9, lsr #16
  4066b8:	ea4f 4818 	mov.w	r8, r8, lsr #16
  4066bc:	fb0c 8809 	mla	r8, ip, r9, r8
  4066c0:	44b2      	add	sl, r6
  4066c2:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  4066c6:	fa1f fa8a 	uxth.w	sl, sl
  4066ca:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  4066ce:	ea4f 4618 	mov.w	r6, r8, lsr #16
  4066d2:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4066d6:	46ab      	mov	fp, r5
  4066d8:	45b8      	cmp	r8, r7
  4066da:	f84b ab04 	str.w	sl, [fp], #4
  4066de:	d901      	bls.n	4066e4 <__multiply+0xbe>
  4066e0:	465d      	mov	r5, fp
  4066e2:	e7dd      	b.n	4066a0 <__multiply+0x7a>
  4066e4:	606e      	str	r6, [r5, #4]
  4066e6:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  4066ea:	f1b8 0f00 	cmp.w	r8, #0
  4066ee:	d023      	beq.n	406738 <__multiply+0x112>
  4066f0:	681e      	ldr	r6, [r3, #0]
  4066f2:	460f      	mov	r7, r1
  4066f4:	461d      	mov	r5, r3
  4066f6:	f04f 0900 	mov.w	r9, #0
  4066fa:	f8b7 a000 	ldrh.w	sl, [r7]
  4066fe:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  406702:	b2b6      	uxth	r6, r6
  406704:	fb08 cc0a 	mla	ip, r8, sl, ip
  406708:	44e1      	add	r9, ip
  40670a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  40670e:	46ac      	mov	ip, r5
  406710:	f84c 6b04 	str.w	r6, [ip], #4
  406714:	f857 6b04 	ldr.w	r6, [r7], #4
  406718:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  40671c:	0c36      	lsrs	r6, r6, #16
  40671e:	fb08 a606 	mla	r6, r8, r6, sl
  406722:	f8dd a008 	ldr.w	sl, [sp, #8]
  406726:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  40672a:	4557      	cmp	r7, sl
  40672c:	ea4f 4916 	mov.w	r9, r6, lsr #16
  406730:	d201      	bcs.n	406736 <__multiply+0x110>
  406732:	4665      	mov	r5, ip
  406734:	e7e1      	b.n	4066fa <__multiply+0xd4>
  406736:	606e      	str	r6, [r5, #4]
  406738:	3304      	adds	r3, #4
  40673a:	e7a4      	b.n	406686 <__multiply+0x60>
  40673c:	9b01      	ldr	r3, [sp, #4]
  40673e:	2c00      	cmp	r4, #0
  406740:	dc03      	bgt.n	40674a <__multiply+0x124>
  406742:	6104      	str	r4, [r0, #16]
  406744:	b005      	add	sp, #20
  406746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40674a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40674e:	2a00      	cmp	r2, #0
  406750:	d1f7      	bne.n	406742 <__multiply+0x11c>
  406752:	3c01      	subs	r4, #1
  406754:	e7f3      	b.n	40673e <__multiply+0x118>

00406756 <__pow5mult>:
  406756:	f012 0303 	ands.w	r3, r2, #3
  40675a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40675e:	4605      	mov	r5, r0
  406760:	460e      	mov	r6, r1
  406762:	4617      	mov	r7, r2
  406764:	d007      	beq.n	406776 <__pow5mult+0x20>
  406766:	4a1a      	ldr	r2, [pc, #104]	; (4067d0 <__pow5mult+0x7a>)
  406768:	3b01      	subs	r3, #1
  40676a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40676e:	2300      	movs	r3, #0
  406770:	f7ff fe87 	bl	406482 <__multadd>
  406774:	4606      	mov	r6, r0
  406776:	10bf      	asrs	r7, r7, #2
  406778:	d027      	beq.n	4067ca <__pow5mult+0x74>
  40677a:	6cac      	ldr	r4, [r5, #72]	; 0x48
  40677c:	b974      	cbnz	r4, 40679c <__pow5mult+0x46>
  40677e:	4628      	mov	r0, r5
  406780:	f240 2171 	movw	r1, #625	; 0x271
  406784:	f7ff ff46 	bl	406614 <__i2b>
  406788:	2300      	movs	r3, #0
  40678a:	64a8      	str	r0, [r5, #72]	; 0x48
  40678c:	4604      	mov	r4, r0
  40678e:	6003      	str	r3, [r0, #0]
  406790:	e004      	b.n	40679c <__pow5mult+0x46>
  406792:	107f      	asrs	r7, r7, #1
  406794:	d019      	beq.n	4067ca <__pow5mult+0x74>
  406796:	6820      	ldr	r0, [r4, #0]
  406798:	b170      	cbz	r0, 4067b8 <__pow5mult+0x62>
  40679a:	4604      	mov	r4, r0
  40679c:	07fb      	lsls	r3, r7, #31
  40679e:	d5f8      	bpl.n	406792 <__pow5mult+0x3c>
  4067a0:	4631      	mov	r1, r6
  4067a2:	4622      	mov	r2, r4
  4067a4:	4628      	mov	r0, r5
  4067a6:	f7ff ff3e 	bl	406626 <__multiply>
  4067aa:	4631      	mov	r1, r6
  4067ac:	4680      	mov	r8, r0
  4067ae:	4628      	mov	r0, r5
  4067b0:	f7ff fe5e 	bl	406470 <_Bfree>
  4067b4:	4646      	mov	r6, r8
  4067b6:	e7ec      	b.n	406792 <__pow5mult+0x3c>
  4067b8:	4628      	mov	r0, r5
  4067ba:	4621      	mov	r1, r4
  4067bc:	4622      	mov	r2, r4
  4067be:	f7ff ff32 	bl	406626 <__multiply>
  4067c2:	2300      	movs	r3, #0
  4067c4:	6020      	str	r0, [r4, #0]
  4067c6:	6003      	str	r3, [r0, #0]
  4067c8:	e7e7      	b.n	40679a <__pow5mult+0x44>
  4067ca:	4630      	mov	r0, r6
  4067cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067d0:	00408ca0 	.word	0x00408ca0

004067d4 <__lshift>:
  4067d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4067d8:	460c      	mov	r4, r1
  4067da:	6923      	ldr	r3, [r4, #16]
  4067dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4067e0:	eb0a 0903 	add.w	r9, sl, r3
  4067e4:	6849      	ldr	r1, [r1, #4]
  4067e6:	68a3      	ldr	r3, [r4, #8]
  4067e8:	4680      	mov	r8, r0
  4067ea:	4615      	mov	r5, r2
  4067ec:	f109 0701 	add.w	r7, r9, #1
  4067f0:	429f      	cmp	r7, r3
  4067f2:	dd02      	ble.n	4067fa <__lshift+0x26>
  4067f4:	3101      	adds	r1, #1
  4067f6:	005b      	lsls	r3, r3, #1
  4067f8:	e7fa      	b.n	4067f0 <__lshift+0x1c>
  4067fa:	4640      	mov	r0, r8
  4067fc:	f7ff fe12 	bl	406424 <_Balloc>
  406800:	2300      	movs	r3, #0
  406802:	4606      	mov	r6, r0
  406804:	f100 0214 	add.w	r2, r0, #20
  406808:	4553      	cmp	r3, sl
  40680a:	da04      	bge.n	406816 <__lshift+0x42>
  40680c:	2100      	movs	r1, #0
  40680e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  406812:	3301      	adds	r3, #1
  406814:	e7f8      	b.n	406808 <__lshift+0x34>
  406816:	6920      	ldr	r0, [r4, #16]
  406818:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  40681c:	f104 0314 	add.w	r3, r4, #20
  406820:	f015 0c1f 	ands.w	ip, r5, #31
  406824:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  406828:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  40682c:	d016      	beq.n	40685c <__lshift+0x88>
  40682e:	f1cc 0a20 	rsb	sl, ip, #32
  406832:	2500      	movs	r5, #0
  406834:	6818      	ldr	r0, [r3, #0]
  406836:	460a      	mov	r2, r1
  406838:	fa00 f00c 	lsl.w	r0, r0, ip
  40683c:	4305      	orrs	r5, r0
  40683e:	f842 5b04 	str.w	r5, [r2], #4
  406842:	f853 5b04 	ldr.w	r5, [r3], #4
  406846:	4573      	cmp	r3, lr
  406848:	fa25 f50a 	lsr.w	r5, r5, sl
  40684c:	d201      	bcs.n	406852 <__lshift+0x7e>
  40684e:	4611      	mov	r1, r2
  406850:	e7f0      	b.n	406834 <__lshift+0x60>
  406852:	604d      	str	r5, [r1, #4]
  406854:	b145      	cbz	r5, 406868 <__lshift+0x94>
  406856:	f109 0702 	add.w	r7, r9, #2
  40685a:	e005      	b.n	406868 <__lshift+0x94>
  40685c:	f853 2b04 	ldr.w	r2, [r3], #4
  406860:	4573      	cmp	r3, lr
  406862:	f841 2b04 	str.w	r2, [r1], #4
  406866:	d3f9      	bcc.n	40685c <__lshift+0x88>
  406868:	3f01      	subs	r7, #1
  40686a:	4640      	mov	r0, r8
  40686c:	6137      	str	r7, [r6, #16]
  40686e:	4621      	mov	r1, r4
  406870:	f7ff fdfe 	bl	406470 <_Bfree>
  406874:	4630      	mov	r0, r6
  406876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040687a <__mcmp>:
  40687a:	6902      	ldr	r2, [r0, #16]
  40687c:	690b      	ldr	r3, [r1, #16]
  40687e:	b510      	push	{r4, lr}
  406880:	1ad2      	subs	r2, r2, r3
  406882:	d113      	bne.n	4068ac <__mcmp+0x32>
  406884:	009c      	lsls	r4, r3, #2
  406886:	3014      	adds	r0, #20
  406888:	f101 0214 	add.w	r2, r1, #20
  40688c:	1903      	adds	r3, r0, r4
  40688e:	4422      	add	r2, r4
  406890:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406894:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  406898:	428c      	cmp	r4, r1
  40689a:	d003      	beq.n	4068a4 <__mcmp+0x2a>
  40689c:	d208      	bcs.n	4068b0 <__mcmp+0x36>
  40689e:	f04f 30ff 	mov.w	r0, #4294967295
  4068a2:	bd10      	pop	{r4, pc}
  4068a4:	4298      	cmp	r0, r3
  4068a6:	d3f3      	bcc.n	406890 <__mcmp+0x16>
  4068a8:	2000      	movs	r0, #0
  4068aa:	bd10      	pop	{r4, pc}
  4068ac:	4610      	mov	r0, r2
  4068ae:	bd10      	pop	{r4, pc}
  4068b0:	2001      	movs	r0, #1
  4068b2:	bd10      	pop	{r4, pc}

004068b4 <__mdiff>:
  4068b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4068b8:	4606      	mov	r6, r0
  4068ba:	460c      	mov	r4, r1
  4068bc:	4608      	mov	r0, r1
  4068be:	4611      	mov	r1, r2
  4068c0:	4615      	mov	r5, r2
  4068c2:	f7ff ffda 	bl	40687a <__mcmp>
  4068c6:	1e07      	subs	r7, r0, #0
  4068c8:	d108      	bne.n	4068dc <__mdiff+0x28>
  4068ca:	4630      	mov	r0, r6
  4068cc:	4639      	mov	r1, r7
  4068ce:	f7ff fda9 	bl	406424 <_Balloc>
  4068d2:	2301      	movs	r3, #1
  4068d4:	6103      	str	r3, [r0, #16]
  4068d6:	6147      	str	r7, [r0, #20]
  4068d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068dc:	db01      	blt.n	4068e2 <__mdiff+0x2e>
  4068de:	2700      	movs	r7, #0
  4068e0:	e003      	b.n	4068ea <__mdiff+0x36>
  4068e2:	4623      	mov	r3, r4
  4068e4:	2701      	movs	r7, #1
  4068e6:	462c      	mov	r4, r5
  4068e8:	461d      	mov	r5, r3
  4068ea:	6861      	ldr	r1, [r4, #4]
  4068ec:	4630      	mov	r0, r6
  4068ee:	f7ff fd99 	bl	406424 <_Balloc>
  4068f2:	6922      	ldr	r2, [r4, #16]
  4068f4:	692b      	ldr	r3, [r5, #16]
  4068f6:	3414      	adds	r4, #20
  4068f8:	f105 0614 	add.w	r6, r5, #20
  4068fc:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  406900:	60c7      	str	r7, [r0, #12]
  406902:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  406906:	f100 0314 	add.w	r3, r0, #20
  40690a:	2100      	movs	r1, #0
  40690c:	f854 7b04 	ldr.w	r7, [r4], #4
  406910:	f856 9b04 	ldr.w	r9, [r6], #4
  406914:	fa1f f887 	uxth.w	r8, r7
  406918:	fa1f f589 	uxth.w	r5, r9
  40691c:	4441      	add	r1, r8
  40691e:	ea4f 4919 	mov.w	r9, r9, lsr #16
  406922:	ebc5 0801 	rsb	r8, r5, r1
  406926:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  40692a:	eb07 4728 	add.w	r7, r7, r8, asr #16
  40692e:	fa1f f888 	uxth.w	r8, r8
  406932:	1439      	asrs	r1, r7, #16
  406934:	45b2      	cmp	sl, r6
  406936:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40693a:	4625      	mov	r5, r4
  40693c:	f843 7b04 	str.w	r7, [r3], #4
  406940:	d8e4      	bhi.n	40690c <__mdiff+0x58>
  406942:	4565      	cmp	r5, ip
  406944:	d20d      	bcs.n	406962 <__mdiff+0xae>
  406946:	f855 4b04 	ldr.w	r4, [r5], #4
  40694a:	b2a6      	uxth	r6, r4
  40694c:	440e      	add	r6, r1
  40694e:	0c24      	lsrs	r4, r4, #16
  406950:	eb04 4426 	add.w	r4, r4, r6, asr #16
  406954:	b2b6      	uxth	r6, r6
  406956:	1421      	asrs	r1, r4, #16
  406958:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  40695c:	f843 4b04 	str.w	r4, [r3], #4
  406960:	e7ef      	b.n	406942 <__mdiff+0x8e>
  406962:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  406966:	b909      	cbnz	r1, 40696c <__mdiff+0xb8>
  406968:	3a01      	subs	r2, #1
  40696a:	e7fa      	b.n	406962 <__mdiff+0xae>
  40696c:	6102      	str	r2, [r0, #16]
  40696e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406972 <__ulp>:
  406972:	4b0f      	ldr	r3, [pc, #60]	; (4069b0 <__ulp+0x3e>)
  406974:	400b      	ands	r3, r1
  406976:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  40697a:	2b00      	cmp	r3, #0
  40697c:	dd01      	ble.n	406982 <__ulp+0x10>
  40697e:	4619      	mov	r1, r3
  406980:	e009      	b.n	406996 <__ulp+0x24>
  406982:	425b      	negs	r3, r3
  406984:	151b      	asrs	r3, r3, #20
  406986:	2b13      	cmp	r3, #19
  406988:	f04f 0100 	mov.w	r1, #0
  40698c:	dc05      	bgt.n	40699a <__ulp+0x28>
  40698e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  406992:	fa42 f103 	asr.w	r1, r2, r3
  406996:	2000      	movs	r0, #0
  406998:	4770      	bx	lr
  40699a:	2b32      	cmp	r3, #50	; 0x32
  40699c:	f04f 0201 	mov.w	r2, #1
  4069a0:	bfda      	itte	le
  4069a2:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  4069a6:	fa02 f303 	lslle.w	r3, r2, r3
  4069aa:	4613      	movgt	r3, r2
  4069ac:	4618      	mov	r0, r3
  4069ae:	4770      	bx	lr
  4069b0:	7ff00000 	.word	0x7ff00000

004069b4 <__b2d>:
  4069b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069b8:	6906      	ldr	r6, [r0, #16]
  4069ba:	f100 0714 	add.w	r7, r0, #20
  4069be:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  4069c2:	f856 4c04 	ldr.w	r4, [r6, #-4]
  4069c6:	4688      	mov	r8, r1
  4069c8:	4620      	mov	r0, r4
  4069ca:	f7ff fdd6 	bl	40657a <__hi0bits>
  4069ce:	f1c0 0320 	rsb	r3, r0, #32
  4069d2:	280a      	cmp	r0, #10
  4069d4:	f1a6 0504 	sub.w	r5, r6, #4
  4069d8:	f8c8 3000 	str.w	r3, [r8]
  4069dc:	dc14      	bgt.n	406a08 <__b2d+0x54>
  4069de:	42bd      	cmp	r5, r7
  4069e0:	f1c0 010b 	rsb	r1, r0, #11
  4069e4:	bf88      	it	hi
  4069e6:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  4069ea:	fa24 fc01 	lsr.w	ip, r4, r1
  4069ee:	bf98      	it	ls
  4069f0:	2500      	movls	r5, #0
  4069f2:	3015      	adds	r0, #21
  4069f4:	fa25 f101 	lsr.w	r1, r5, r1
  4069f8:	4084      	lsls	r4, r0
  4069fa:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  4069fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406a02:	ea41 0204 	orr.w	r2, r1, r4
  406a06:	e024      	b.n	406a52 <__b2d+0x9e>
  406a08:	42bd      	cmp	r5, r7
  406a0a:	bf86      	itte	hi
  406a0c:	f1a6 0508 	subhi.w	r5, r6, #8
  406a10:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  406a14:	2100      	movls	r1, #0
  406a16:	f1b0 060b 	subs.w	r6, r0, #11
  406a1a:	d015      	beq.n	406a48 <__b2d+0x94>
  406a1c:	40b4      	lsls	r4, r6
  406a1e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  406a22:	fa21 fc00 	lsr.w	ip, r1, r0
  406a26:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  406a2a:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  406a2e:	42bd      	cmp	r5, r7
  406a30:	ea44 030c 	orr.w	r3, r4, ip
  406a34:	bf8c      	ite	hi
  406a36:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  406a3a:	2400      	movls	r4, #0
  406a3c:	fa24 f000 	lsr.w	r0, r4, r0
  406a40:	40b1      	lsls	r1, r6
  406a42:	ea40 0201 	orr.w	r2, r0, r1
  406a46:	e004      	b.n	406a52 <__b2d+0x9e>
  406a48:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  406a4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406a50:	460a      	mov	r2, r1
  406a52:	4610      	mov	r0, r2
  406a54:	4619      	mov	r1, r3
  406a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406a5a <__d2b>:
  406a5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406a5e:	2101      	movs	r1, #1
  406a60:	461d      	mov	r5, r3
  406a62:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406a66:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  406a6a:	4614      	mov	r4, r2
  406a6c:	f7ff fcda 	bl	406424 <_Balloc>
  406a70:	f3c5 570a 	ubfx	r7, r5, #20, #11
  406a74:	4606      	mov	r6, r0
  406a76:	f3c5 0313 	ubfx	r3, r5, #0, #20
  406a7a:	b10f      	cbz	r7, 406a80 <__d2b+0x26>
  406a7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406a80:	9301      	str	r3, [sp, #4]
  406a82:	b1d4      	cbz	r4, 406aba <__d2b+0x60>
  406a84:	a802      	add	r0, sp, #8
  406a86:	f840 4d08 	str.w	r4, [r0, #-8]!
  406a8a:	4668      	mov	r0, sp
  406a8c:	f7ff fd95 	bl	4065ba <__lo0bits>
  406a90:	9b00      	ldr	r3, [sp, #0]
  406a92:	b148      	cbz	r0, 406aa8 <__d2b+0x4e>
  406a94:	9a01      	ldr	r2, [sp, #4]
  406a96:	f1c0 0120 	rsb	r1, r0, #32
  406a9a:	fa02 f101 	lsl.w	r1, r2, r1
  406a9e:	40c2      	lsrs	r2, r0
  406aa0:	430b      	orrs	r3, r1
  406aa2:	6173      	str	r3, [r6, #20]
  406aa4:	9201      	str	r2, [sp, #4]
  406aa6:	e000      	b.n	406aaa <__d2b+0x50>
  406aa8:	6173      	str	r3, [r6, #20]
  406aaa:	9b01      	ldr	r3, [sp, #4]
  406aac:	2b00      	cmp	r3, #0
  406aae:	bf0c      	ite	eq
  406ab0:	2401      	moveq	r4, #1
  406ab2:	2402      	movne	r4, #2
  406ab4:	61b3      	str	r3, [r6, #24]
  406ab6:	6134      	str	r4, [r6, #16]
  406ab8:	e007      	b.n	406aca <__d2b+0x70>
  406aba:	a801      	add	r0, sp, #4
  406abc:	f7ff fd7d 	bl	4065ba <__lo0bits>
  406ac0:	9b01      	ldr	r3, [sp, #4]
  406ac2:	2401      	movs	r4, #1
  406ac4:	6173      	str	r3, [r6, #20]
  406ac6:	6134      	str	r4, [r6, #16]
  406ac8:	3020      	adds	r0, #32
  406aca:	b13f      	cbz	r7, 406adc <__d2b+0x82>
  406acc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406ad0:	4407      	add	r7, r0
  406ad2:	f8c9 7000 	str.w	r7, [r9]
  406ad6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406ada:	e00a      	b.n	406af2 <__d2b+0x98>
  406adc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406ae0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406ae4:	f8c9 0000 	str.w	r0, [r9]
  406ae8:	6918      	ldr	r0, [r3, #16]
  406aea:	f7ff fd46 	bl	40657a <__hi0bits>
  406aee:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406af2:	f8c8 0000 	str.w	r0, [r8]
  406af6:	4630      	mov	r0, r6
  406af8:	b003      	add	sp, #12
  406afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00406afe <__ratio>:
  406afe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  406b02:	460e      	mov	r6, r1
  406b04:	4669      	mov	r1, sp
  406b06:	4680      	mov	r8, r0
  406b08:	f7ff ff54 	bl	4069b4 <__b2d>
  406b0c:	460d      	mov	r5, r1
  406b0e:	4604      	mov	r4, r0
  406b10:	a901      	add	r1, sp, #4
  406b12:	4630      	mov	r0, r6
  406b14:	f7ff ff4e 	bl	4069b4 <__b2d>
  406b18:	9f00      	ldr	r7, [sp, #0]
  406b1a:	460b      	mov	r3, r1
  406b1c:	9901      	ldr	r1, [sp, #4]
  406b1e:	4602      	mov	r2, r0
  406b20:	1a7f      	subs	r7, r7, r1
  406b22:	f8d8 0010 	ldr.w	r0, [r8, #16]
  406b26:	6931      	ldr	r1, [r6, #16]
  406b28:	1a41      	subs	r1, r0, r1
  406b2a:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  406b2e:	2900      	cmp	r1, #0
  406b30:	bfcc      	ite	gt
  406b32:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  406b36:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  406b3a:	4620      	mov	r0, r4
  406b3c:	4629      	mov	r1, r5
  406b3e:	f7fb fcd5 	bl	4024ec <__aeabi_ddiv>
  406b42:	b002      	add	sp, #8
  406b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406b48 <_mprec_log10>:
  406b48:	2817      	cmp	r0, #23
  406b4a:	b510      	push	{r4, lr}
  406b4c:	4604      	mov	r4, r0
  406b4e:	dc05      	bgt.n	406b5c <_mprec_log10+0x14>
  406b50:	4b07      	ldr	r3, [pc, #28]	; (406b70 <_mprec_log10+0x28>)
  406b52:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  406b56:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  406b5a:	bd10      	pop	{r4, pc}
  406b5c:	4905      	ldr	r1, [pc, #20]	; (406b74 <_mprec_log10+0x2c>)
  406b5e:	2000      	movs	r0, #0
  406b60:	2200      	movs	r2, #0
  406b62:	4b05      	ldr	r3, [pc, #20]	; (406b78 <_mprec_log10+0x30>)
  406b64:	f7fb fb98 	bl	402298 <__aeabi_dmul>
  406b68:	3c01      	subs	r4, #1
  406b6a:	d1f9      	bne.n	406b60 <_mprec_log10+0x18>
  406b6c:	bd10      	pop	{r4, pc}
  406b6e:	bf00      	nop
  406b70:	00408ca0 	.word	0x00408ca0
  406b74:	3ff00000 	.word	0x3ff00000
  406b78:	40240000 	.word	0x40240000

00406b7c <__copybits>:
  406b7c:	b510      	push	{r4, lr}
  406b7e:	3901      	subs	r1, #1
  406b80:	f102 0314 	add.w	r3, r2, #20
  406b84:	1149      	asrs	r1, r1, #5
  406b86:	6912      	ldr	r2, [r2, #16]
  406b88:	3101      	adds	r1, #1
  406b8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  406b8e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  406b92:	4293      	cmp	r3, r2
  406b94:	d204      	bcs.n	406ba0 <__copybits+0x24>
  406b96:	f853 4b04 	ldr.w	r4, [r3], #4
  406b9a:	f840 4b04 	str.w	r4, [r0], #4
  406b9e:	e7f8      	b.n	406b92 <__copybits+0x16>
  406ba0:	4288      	cmp	r0, r1
  406ba2:	d203      	bcs.n	406bac <__copybits+0x30>
  406ba4:	2300      	movs	r3, #0
  406ba6:	f840 3b04 	str.w	r3, [r0], #4
  406baa:	e7f9      	b.n	406ba0 <__copybits+0x24>
  406bac:	bd10      	pop	{r4, pc}

00406bae <__any_on>:
  406bae:	f100 0214 	add.w	r2, r0, #20
  406bb2:	6900      	ldr	r0, [r0, #16]
  406bb4:	114b      	asrs	r3, r1, #5
  406bb6:	4283      	cmp	r3, r0
  406bb8:	b510      	push	{r4, lr}
  406bba:	dc0c      	bgt.n	406bd6 <__any_on+0x28>
  406bbc:	da0c      	bge.n	406bd8 <__any_on+0x2a>
  406bbe:	f011 011f 	ands.w	r1, r1, #31
  406bc2:	d009      	beq.n	406bd8 <__any_on+0x2a>
  406bc4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  406bc8:	fa20 f401 	lsr.w	r4, r0, r1
  406bcc:	fa04 f101 	lsl.w	r1, r4, r1
  406bd0:	4281      	cmp	r1, r0
  406bd2:	d10e      	bne.n	406bf2 <__any_on+0x44>
  406bd4:	e000      	b.n	406bd8 <__any_on+0x2a>
  406bd6:	4603      	mov	r3, r0
  406bd8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  406bdc:	4293      	cmp	r3, r2
  406bde:	4619      	mov	r1, r3
  406be0:	d905      	bls.n	406bee <__any_on+0x40>
  406be2:	f851 1c04 	ldr.w	r1, [r1, #-4]
  406be6:	3b04      	subs	r3, #4
  406be8:	2900      	cmp	r1, #0
  406bea:	d0f7      	beq.n	406bdc <__any_on+0x2e>
  406bec:	e001      	b.n	406bf2 <__any_on+0x44>
  406bee:	2000      	movs	r0, #0
  406bf0:	bd10      	pop	{r4, pc}
  406bf2:	2001      	movs	r0, #1
  406bf4:	bd10      	pop	{r4, pc}
  406bf6:	bf00      	nop

00406bf8 <_realloc_r>:
  406bf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bfc:	4681      	mov	r9, r0
  406bfe:	460c      	mov	r4, r1
  406c00:	b929      	cbnz	r1, 406c0e <_realloc_r+0x16>
  406c02:	4611      	mov	r1, r2
  406c04:	b003      	add	sp, #12
  406c06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c0a:	f7ff b9cf 	b.w	405fac <_malloc_r>
  406c0e:	9201      	str	r2, [sp, #4]
  406c10:	f7ff fc06 	bl	406420 <__malloc_lock>
  406c14:	9a01      	ldr	r2, [sp, #4]
  406c16:	f854 5c04 	ldr.w	r5, [r4, #-4]
  406c1a:	f102 070b 	add.w	r7, r2, #11
  406c1e:	2f16      	cmp	r7, #22
  406c20:	f1a4 0808 	sub.w	r8, r4, #8
  406c24:	f025 0603 	bic.w	r6, r5, #3
  406c28:	d903      	bls.n	406c32 <_realloc_r+0x3a>
  406c2a:	f037 0707 	bics.w	r7, r7, #7
  406c2e:	d501      	bpl.n	406c34 <_realloc_r+0x3c>
  406c30:	e002      	b.n	406c38 <_realloc_r+0x40>
  406c32:	2710      	movs	r7, #16
  406c34:	4297      	cmp	r7, r2
  406c36:	d204      	bcs.n	406c42 <_realloc_r+0x4a>
  406c38:	230c      	movs	r3, #12
  406c3a:	f8c9 3000 	str.w	r3, [r9]
  406c3e:	2000      	movs	r0, #0
  406c40:	e180      	b.n	406f44 <_realloc_r+0x34c>
  406c42:	42be      	cmp	r6, r7
  406c44:	f280 8156 	bge.w	406ef4 <_realloc_r+0x2fc>
  406c48:	49a3      	ldr	r1, [pc, #652]	; (406ed8 <_realloc_r+0x2e0>)
  406c4a:	eb08 0306 	add.w	r3, r8, r6
  406c4e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406c52:	468b      	mov	fp, r1
  406c54:	4573      	cmp	r3, lr
  406c56:	6858      	ldr	r0, [r3, #4]
  406c58:	d005      	beq.n	406c66 <_realloc_r+0x6e>
  406c5a:	f020 0101 	bic.w	r1, r0, #1
  406c5e:	4419      	add	r1, r3
  406c60:	6849      	ldr	r1, [r1, #4]
  406c62:	07c9      	lsls	r1, r1, #31
  406c64:	d425      	bmi.n	406cb2 <_realloc_r+0xba>
  406c66:	f020 0003 	bic.w	r0, r0, #3
  406c6a:	4573      	cmp	r3, lr
  406c6c:	eb00 0106 	add.w	r1, r0, r6
  406c70:	d117      	bne.n	406ca2 <_realloc_r+0xaa>
  406c72:	f107 0c10 	add.w	ip, r7, #16
  406c76:	4561      	cmp	r1, ip
  406c78:	db1d      	blt.n	406cb6 <_realloc_r+0xbe>
  406c7a:	1bc9      	subs	r1, r1, r7
  406c7c:	eb08 0507 	add.w	r5, r8, r7
  406c80:	f041 0101 	orr.w	r1, r1, #1
  406c84:	f8cb 5008 	str.w	r5, [fp, #8]
  406c88:	6069      	str	r1, [r5, #4]
  406c8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406c8e:	4648      	mov	r0, r9
  406c90:	f003 0301 	and.w	r3, r3, #1
  406c94:	431f      	orrs	r7, r3
  406c96:	f844 7c04 	str.w	r7, [r4, #-4]
  406c9a:	f7ff fbc2 	bl	406422 <__malloc_unlock>
  406c9e:	4620      	mov	r0, r4
  406ca0:	e150      	b.n	406f44 <_realloc_r+0x34c>
  406ca2:	42b9      	cmp	r1, r7
  406ca4:	db07      	blt.n	406cb6 <_realloc_r+0xbe>
  406ca6:	68da      	ldr	r2, [r3, #12]
  406ca8:	689b      	ldr	r3, [r3, #8]
  406caa:	460e      	mov	r6, r1
  406cac:	60da      	str	r2, [r3, #12]
  406cae:	6093      	str	r3, [r2, #8]
  406cb0:	e120      	b.n	406ef4 <_realloc_r+0x2fc>
  406cb2:	2000      	movs	r0, #0
  406cb4:	4603      	mov	r3, r0
  406cb6:	07e9      	lsls	r1, r5, #31
  406cb8:	f100 80cb 	bmi.w	406e52 <_realloc_r+0x25a>
  406cbc:	f854 5c08 	ldr.w	r5, [r4, #-8]
  406cc0:	ebc5 0508 	rsb	r5, r5, r8
  406cc4:	6869      	ldr	r1, [r5, #4]
  406cc6:	f021 0103 	bic.w	r1, r1, #3
  406cca:	eb01 0a06 	add.w	sl, r1, r6
  406cce:	2b00      	cmp	r3, #0
  406cd0:	f000 808a 	beq.w	406de8 <_realloc_r+0x1f0>
  406cd4:	4573      	cmp	r3, lr
  406cd6:	d14d      	bne.n	406d74 <_realloc_r+0x17c>
  406cd8:	eb0a 0300 	add.w	r3, sl, r0
  406cdc:	f107 0110 	add.w	r1, r7, #16
  406ce0:	428b      	cmp	r3, r1
  406ce2:	f2c0 8081 	blt.w	406de8 <_realloc_r+0x1f0>
  406ce6:	46a8      	mov	r8, r5
  406ce8:	68ea      	ldr	r2, [r5, #12]
  406cea:	f858 1f08 	ldr.w	r1, [r8, #8]!
  406cee:	60ca      	str	r2, [r1, #12]
  406cf0:	6091      	str	r1, [r2, #8]
  406cf2:	1f32      	subs	r2, r6, #4
  406cf4:	2a24      	cmp	r2, #36	; 0x24
  406cf6:	d826      	bhi.n	406d46 <_realloc_r+0x14e>
  406cf8:	2a13      	cmp	r2, #19
  406cfa:	d91c      	bls.n	406d36 <_realloc_r+0x13e>
  406cfc:	6821      	ldr	r1, [r4, #0]
  406cfe:	2a1b      	cmp	r2, #27
  406d00:	60a9      	str	r1, [r5, #8]
  406d02:	6861      	ldr	r1, [r4, #4]
  406d04:	60e9      	str	r1, [r5, #12]
  406d06:	d803      	bhi.n	406d10 <_realloc_r+0x118>
  406d08:	f105 0210 	add.w	r2, r5, #16
  406d0c:	3408      	adds	r4, #8
  406d0e:	e013      	b.n	406d38 <_realloc_r+0x140>
  406d10:	68a1      	ldr	r1, [r4, #8]
  406d12:	2a24      	cmp	r2, #36	; 0x24
  406d14:	6129      	str	r1, [r5, #16]
  406d16:	68e1      	ldr	r1, [r4, #12]
  406d18:	6169      	str	r1, [r5, #20]
  406d1a:	d003      	beq.n	406d24 <_realloc_r+0x12c>
  406d1c:	f105 0218 	add.w	r2, r5, #24
  406d20:	3410      	adds	r4, #16
  406d22:	e009      	b.n	406d38 <_realloc_r+0x140>
  406d24:	6922      	ldr	r2, [r4, #16]
  406d26:	3418      	adds	r4, #24
  406d28:	61aa      	str	r2, [r5, #24]
  406d2a:	f854 1c04 	ldr.w	r1, [r4, #-4]
  406d2e:	f105 0220 	add.w	r2, r5, #32
  406d32:	61e9      	str	r1, [r5, #28]
  406d34:	e000      	b.n	406d38 <_realloc_r+0x140>
  406d36:	4642      	mov	r2, r8
  406d38:	6821      	ldr	r1, [r4, #0]
  406d3a:	6011      	str	r1, [r2, #0]
  406d3c:	6861      	ldr	r1, [r4, #4]
  406d3e:	6051      	str	r1, [r2, #4]
  406d40:	68a1      	ldr	r1, [r4, #8]
  406d42:	6091      	str	r1, [r2, #8]
  406d44:	e005      	b.n	406d52 <_realloc_r+0x15a>
  406d46:	4640      	mov	r0, r8
  406d48:	4621      	mov	r1, r4
  406d4a:	9301      	str	r3, [sp, #4]
  406d4c:	f7ff fb4d 	bl	4063ea <memmove>
  406d50:	9b01      	ldr	r3, [sp, #4]
  406d52:	1bdb      	subs	r3, r3, r7
  406d54:	19ea      	adds	r2, r5, r7
  406d56:	f043 0301 	orr.w	r3, r3, #1
  406d5a:	f8cb 2008 	str.w	r2, [fp, #8]
  406d5e:	6053      	str	r3, [r2, #4]
  406d60:	686b      	ldr	r3, [r5, #4]
  406d62:	4648      	mov	r0, r9
  406d64:	f003 0301 	and.w	r3, r3, #1
  406d68:	431f      	orrs	r7, r3
  406d6a:	606f      	str	r7, [r5, #4]
  406d6c:	f7ff fb59 	bl	406422 <__malloc_unlock>
  406d70:	4640      	mov	r0, r8
  406d72:	e0e7      	b.n	406f44 <_realloc_r+0x34c>
  406d74:	eb0a 0b00 	add.w	fp, sl, r0
  406d78:	45bb      	cmp	fp, r7
  406d7a:	db35      	blt.n	406de8 <_realloc_r+0x1f0>
  406d7c:	68da      	ldr	r2, [r3, #12]
  406d7e:	689b      	ldr	r3, [r3, #8]
  406d80:	4628      	mov	r0, r5
  406d82:	60da      	str	r2, [r3, #12]
  406d84:	6093      	str	r3, [r2, #8]
  406d86:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406d8a:	68eb      	ldr	r3, [r5, #12]
  406d8c:	60d3      	str	r3, [r2, #12]
  406d8e:	609a      	str	r2, [r3, #8]
  406d90:	1f32      	subs	r2, r6, #4
  406d92:	2a24      	cmp	r2, #36	; 0x24
  406d94:	d823      	bhi.n	406dde <_realloc_r+0x1e6>
  406d96:	2a13      	cmp	r2, #19
  406d98:	d91a      	bls.n	406dd0 <_realloc_r+0x1d8>
  406d9a:	6823      	ldr	r3, [r4, #0]
  406d9c:	2a1b      	cmp	r2, #27
  406d9e:	60ab      	str	r3, [r5, #8]
  406da0:	6863      	ldr	r3, [r4, #4]
  406da2:	60eb      	str	r3, [r5, #12]
  406da4:	d803      	bhi.n	406dae <_realloc_r+0x1b6>
  406da6:	f105 0010 	add.w	r0, r5, #16
  406daa:	3408      	adds	r4, #8
  406dac:	e010      	b.n	406dd0 <_realloc_r+0x1d8>
  406dae:	68a3      	ldr	r3, [r4, #8]
  406db0:	2a24      	cmp	r2, #36	; 0x24
  406db2:	612b      	str	r3, [r5, #16]
  406db4:	68e3      	ldr	r3, [r4, #12]
  406db6:	616b      	str	r3, [r5, #20]
  406db8:	d003      	beq.n	406dc2 <_realloc_r+0x1ca>
  406dba:	f105 0018 	add.w	r0, r5, #24
  406dbe:	3410      	adds	r4, #16
  406dc0:	e006      	b.n	406dd0 <_realloc_r+0x1d8>
  406dc2:	6923      	ldr	r3, [r4, #16]
  406dc4:	f105 0020 	add.w	r0, r5, #32
  406dc8:	61ab      	str	r3, [r5, #24]
  406dca:	6963      	ldr	r3, [r4, #20]
  406dcc:	3418      	adds	r4, #24
  406dce:	61eb      	str	r3, [r5, #28]
  406dd0:	6823      	ldr	r3, [r4, #0]
  406dd2:	6003      	str	r3, [r0, #0]
  406dd4:	6863      	ldr	r3, [r4, #4]
  406dd6:	6043      	str	r3, [r0, #4]
  406dd8:	68a3      	ldr	r3, [r4, #8]
  406dda:	6083      	str	r3, [r0, #8]
  406ddc:	e002      	b.n	406de4 <_realloc_r+0x1ec>
  406dde:	4621      	mov	r1, r4
  406de0:	f7ff fb03 	bl	4063ea <memmove>
  406de4:	465e      	mov	r6, fp
  406de6:	e02e      	b.n	406e46 <_realloc_r+0x24e>
  406de8:	45ba      	cmp	sl, r7
  406dea:	db32      	blt.n	406e52 <_realloc_r+0x25a>
  406dec:	4628      	mov	r0, r5
  406dee:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406df2:	68eb      	ldr	r3, [r5, #12]
  406df4:	60d3      	str	r3, [r2, #12]
  406df6:	609a      	str	r2, [r3, #8]
  406df8:	1f32      	subs	r2, r6, #4
  406dfa:	2a24      	cmp	r2, #36	; 0x24
  406dfc:	d825      	bhi.n	406e4a <_realloc_r+0x252>
  406dfe:	2a13      	cmp	r2, #19
  406e00:	d91a      	bls.n	406e38 <_realloc_r+0x240>
  406e02:	6823      	ldr	r3, [r4, #0]
  406e04:	2a1b      	cmp	r2, #27
  406e06:	60ab      	str	r3, [r5, #8]
  406e08:	6863      	ldr	r3, [r4, #4]
  406e0a:	60eb      	str	r3, [r5, #12]
  406e0c:	d803      	bhi.n	406e16 <_realloc_r+0x21e>
  406e0e:	f105 0010 	add.w	r0, r5, #16
  406e12:	3408      	adds	r4, #8
  406e14:	e010      	b.n	406e38 <_realloc_r+0x240>
  406e16:	68a3      	ldr	r3, [r4, #8]
  406e18:	2a24      	cmp	r2, #36	; 0x24
  406e1a:	612b      	str	r3, [r5, #16]
  406e1c:	68e3      	ldr	r3, [r4, #12]
  406e1e:	616b      	str	r3, [r5, #20]
  406e20:	d003      	beq.n	406e2a <_realloc_r+0x232>
  406e22:	f105 0018 	add.w	r0, r5, #24
  406e26:	3410      	adds	r4, #16
  406e28:	e006      	b.n	406e38 <_realloc_r+0x240>
  406e2a:	6923      	ldr	r3, [r4, #16]
  406e2c:	f105 0020 	add.w	r0, r5, #32
  406e30:	61ab      	str	r3, [r5, #24]
  406e32:	6963      	ldr	r3, [r4, #20]
  406e34:	3418      	adds	r4, #24
  406e36:	61eb      	str	r3, [r5, #28]
  406e38:	6823      	ldr	r3, [r4, #0]
  406e3a:	6003      	str	r3, [r0, #0]
  406e3c:	6863      	ldr	r3, [r4, #4]
  406e3e:	6043      	str	r3, [r0, #4]
  406e40:	68a3      	ldr	r3, [r4, #8]
  406e42:	6083      	str	r3, [r0, #8]
  406e44:	4656      	mov	r6, sl
  406e46:	46a8      	mov	r8, r5
  406e48:	e054      	b.n	406ef4 <_realloc_r+0x2fc>
  406e4a:	4621      	mov	r1, r4
  406e4c:	f7ff facd 	bl	4063ea <memmove>
  406e50:	e7f8      	b.n	406e44 <_realloc_r+0x24c>
  406e52:	4648      	mov	r0, r9
  406e54:	4611      	mov	r1, r2
  406e56:	f7ff f8a9 	bl	405fac <_malloc_r>
  406e5a:	4605      	mov	r5, r0
  406e5c:	2800      	cmp	r0, #0
  406e5e:	d044      	beq.n	406eea <_realloc_r+0x2f2>
  406e60:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406e64:	f1a0 0208 	sub.w	r2, r0, #8
  406e68:	f023 0301 	bic.w	r3, r3, #1
  406e6c:	4443      	add	r3, r8
  406e6e:	429a      	cmp	r2, r3
  406e70:	d105      	bne.n	406e7e <_realloc_r+0x286>
  406e72:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406e76:	f023 0303 	bic.w	r3, r3, #3
  406e7a:	441e      	add	r6, r3
  406e7c:	e03a      	b.n	406ef4 <_realloc_r+0x2fc>
  406e7e:	1f32      	subs	r2, r6, #4
  406e80:	2a24      	cmp	r2, #36	; 0x24
  406e82:	d82b      	bhi.n	406edc <_realloc_r+0x2e4>
  406e84:	2a13      	cmp	r2, #19
  406e86:	d91e      	bls.n	406ec6 <_realloc_r+0x2ce>
  406e88:	6823      	ldr	r3, [r4, #0]
  406e8a:	2a1b      	cmp	r2, #27
  406e8c:	6003      	str	r3, [r0, #0]
  406e8e:	6863      	ldr	r3, [r4, #4]
  406e90:	6043      	str	r3, [r0, #4]
  406e92:	d804      	bhi.n	406e9e <_realloc_r+0x2a6>
  406e94:	f100 0308 	add.w	r3, r0, #8
  406e98:	f104 0208 	add.w	r2, r4, #8
  406e9c:	e015      	b.n	406eca <_realloc_r+0x2d2>
  406e9e:	68a3      	ldr	r3, [r4, #8]
  406ea0:	2a24      	cmp	r2, #36	; 0x24
  406ea2:	6083      	str	r3, [r0, #8]
  406ea4:	68e3      	ldr	r3, [r4, #12]
  406ea6:	60c3      	str	r3, [r0, #12]
  406ea8:	d004      	beq.n	406eb4 <_realloc_r+0x2bc>
  406eaa:	f100 0310 	add.w	r3, r0, #16
  406eae:	f104 0210 	add.w	r2, r4, #16
  406eb2:	e00a      	b.n	406eca <_realloc_r+0x2d2>
  406eb4:	6923      	ldr	r3, [r4, #16]
  406eb6:	f104 0218 	add.w	r2, r4, #24
  406eba:	6103      	str	r3, [r0, #16]
  406ebc:	6961      	ldr	r1, [r4, #20]
  406ebe:	f100 0318 	add.w	r3, r0, #24
  406ec2:	6141      	str	r1, [r0, #20]
  406ec4:	e001      	b.n	406eca <_realloc_r+0x2d2>
  406ec6:	4603      	mov	r3, r0
  406ec8:	4622      	mov	r2, r4
  406eca:	6811      	ldr	r1, [r2, #0]
  406ecc:	6019      	str	r1, [r3, #0]
  406ece:	6851      	ldr	r1, [r2, #4]
  406ed0:	6059      	str	r1, [r3, #4]
  406ed2:	6892      	ldr	r2, [r2, #8]
  406ed4:	609a      	str	r2, [r3, #8]
  406ed6:	e004      	b.n	406ee2 <_realloc_r+0x2ea>
  406ed8:	20000594 	.word	0x20000594
  406edc:	4621      	mov	r1, r4
  406ede:	f7ff fa84 	bl	4063ea <memmove>
  406ee2:	4648      	mov	r0, r9
  406ee4:	4621      	mov	r1, r4
  406ee6:	f7fe fd6d 	bl	4059c4 <_free_r>
  406eea:	4648      	mov	r0, r9
  406eec:	f7ff fa99 	bl	406422 <__malloc_unlock>
  406ef0:	4628      	mov	r0, r5
  406ef2:	e027      	b.n	406f44 <_realloc_r+0x34c>
  406ef4:	1bf3      	subs	r3, r6, r7
  406ef6:	2b0f      	cmp	r3, #15
  406ef8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406efc:	d913      	bls.n	406f26 <_realloc_r+0x32e>
  406efe:	f002 0201 	and.w	r2, r2, #1
  406f02:	eb08 0107 	add.w	r1, r8, r7
  406f06:	4317      	orrs	r7, r2
  406f08:	f043 0201 	orr.w	r2, r3, #1
  406f0c:	f8c8 7004 	str.w	r7, [r8, #4]
  406f10:	440b      	add	r3, r1
  406f12:	604a      	str	r2, [r1, #4]
  406f14:	685a      	ldr	r2, [r3, #4]
  406f16:	4648      	mov	r0, r9
  406f18:	f042 0201 	orr.w	r2, r2, #1
  406f1c:	605a      	str	r2, [r3, #4]
  406f1e:	3108      	adds	r1, #8
  406f20:	f7fe fd50 	bl	4059c4 <_free_r>
  406f24:	e009      	b.n	406f3a <_realloc_r+0x342>
  406f26:	f002 0201 	and.w	r2, r2, #1
  406f2a:	4332      	orrs	r2, r6
  406f2c:	f8c8 2004 	str.w	r2, [r8, #4]
  406f30:	4446      	add	r6, r8
  406f32:	6873      	ldr	r3, [r6, #4]
  406f34:	f043 0301 	orr.w	r3, r3, #1
  406f38:	6073      	str	r3, [r6, #4]
  406f3a:	4648      	mov	r0, r9
  406f3c:	f7ff fa71 	bl	406422 <__malloc_unlock>
  406f40:	f108 0008 	add.w	r0, r8, #8
  406f44:	b003      	add	sp, #12
  406f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f4a:	bf00      	nop

00406f4c <__fpclassifyd>:
  406f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406f50:	b510      	push	{r4, lr}
  406f52:	d100      	bne.n	406f56 <__fpclassifyd+0xa>
  406f54:	b178      	cbz	r0, 406f76 <__fpclassifyd+0x2a>
  406f56:	4a0c      	ldr	r2, [pc, #48]	; (406f88 <__fpclassifyd+0x3c>)
  406f58:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  406f5c:	4294      	cmp	r4, r2
  406f5e:	d90c      	bls.n	406f7a <__fpclassifyd+0x2e>
  406f60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  406f64:	d30b      	bcc.n	406f7e <__fpclassifyd+0x32>
  406f66:	4a09      	ldr	r2, [pc, #36]	; (406f8c <__fpclassifyd+0x40>)
  406f68:	4293      	cmp	r3, r2
  406f6a:	d10a      	bne.n	406f82 <__fpclassifyd+0x36>
  406f6c:	f1d0 0001 	rsbs	r0, r0, #1
  406f70:	bf38      	it	cc
  406f72:	2000      	movcc	r0, #0
  406f74:	bd10      	pop	{r4, pc}
  406f76:	2002      	movs	r0, #2
  406f78:	bd10      	pop	{r4, pc}
  406f7a:	2004      	movs	r0, #4
  406f7c:	bd10      	pop	{r4, pc}
  406f7e:	2003      	movs	r0, #3
  406f80:	bd10      	pop	{r4, pc}
  406f82:	2000      	movs	r0, #0
  406f84:	bd10      	pop	{r4, pc}
  406f86:	bf00      	nop
  406f88:	7fdfffff 	.word	0x7fdfffff
  406f8c:	7ff00000 	.word	0x7ff00000

00406f90 <_sbrk_r>:
  406f90:	b538      	push	{r3, r4, r5, lr}
  406f92:	4c06      	ldr	r4, [pc, #24]	; (406fac <_sbrk_r+0x1c>)
  406f94:	2300      	movs	r3, #0
  406f96:	4605      	mov	r5, r0
  406f98:	4608      	mov	r0, r1
  406f9a:	6023      	str	r3, [r4, #0]
  406f9c:	f7fa fc72 	bl	401884 <_sbrk>
  406fa0:	1c43      	adds	r3, r0, #1
  406fa2:	d102      	bne.n	406faa <_sbrk_r+0x1a>
  406fa4:	6823      	ldr	r3, [r4, #0]
  406fa6:	b103      	cbz	r3, 406faa <_sbrk_r+0x1a>
  406fa8:	602b      	str	r3, [r5, #0]
  406faa:	bd38      	pop	{r3, r4, r5, pc}
  406fac:	20000c20 	.word	0x20000c20

00406fb0 <__sread>:
  406fb0:	b510      	push	{r4, lr}
  406fb2:	460c      	mov	r4, r1
  406fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fb8:	f000 fe7e 	bl	407cb8 <_read_r>
  406fbc:	2800      	cmp	r0, #0
  406fbe:	db03      	blt.n	406fc8 <__sread+0x18>
  406fc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406fc2:	4403      	add	r3, r0
  406fc4:	6523      	str	r3, [r4, #80]	; 0x50
  406fc6:	bd10      	pop	{r4, pc}
  406fc8:	89a3      	ldrh	r3, [r4, #12]
  406fca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406fce:	81a3      	strh	r3, [r4, #12]
  406fd0:	bd10      	pop	{r4, pc}

00406fd2 <__seofread>:
  406fd2:	2000      	movs	r0, #0
  406fd4:	4770      	bx	lr

00406fd6 <__swrite>:
  406fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fda:	461d      	mov	r5, r3
  406fdc:	898b      	ldrh	r3, [r1, #12]
  406fde:	4607      	mov	r7, r0
  406fe0:	05db      	lsls	r3, r3, #23
  406fe2:	460c      	mov	r4, r1
  406fe4:	4616      	mov	r6, r2
  406fe6:	d505      	bpl.n	406ff4 <__swrite+0x1e>
  406fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fec:	2200      	movs	r2, #0
  406fee:	2302      	movs	r3, #2
  406ff0:	f000 fe50 	bl	407c94 <_lseek_r>
  406ff4:	89a3      	ldrh	r3, [r4, #12]
  406ff6:	4638      	mov	r0, r7
  406ff8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406ffc:	81a3      	strh	r3, [r4, #12]
  406ffe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407002:	4632      	mov	r2, r6
  407004:	462b      	mov	r3, r5
  407006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40700a:	f000 bd3f 	b.w	407a8c <_write_r>

0040700e <__sseek>:
  40700e:	b510      	push	{r4, lr}
  407010:	460c      	mov	r4, r1
  407012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407016:	f000 fe3d 	bl	407c94 <_lseek_r>
  40701a:	1c43      	adds	r3, r0, #1
  40701c:	89a3      	ldrh	r3, [r4, #12]
  40701e:	d103      	bne.n	407028 <__sseek+0x1a>
  407020:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407024:	81a3      	strh	r3, [r4, #12]
  407026:	bd10      	pop	{r4, pc}
  407028:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40702c:	81a3      	strh	r3, [r4, #12]
  40702e:	6520      	str	r0, [r4, #80]	; 0x50
  407030:	bd10      	pop	{r4, pc}

00407032 <__sclose>:
  407032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407036:	f000 bdb5 	b.w	407ba4 <_close_r>

0040703a <strcmp>:
  40703a:	f810 2b01 	ldrb.w	r2, [r0], #1
  40703e:	f811 3b01 	ldrb.w	r3, [r1], #1
  407042:	2a01      	cmp	r2, #1
  407044:	bf28      	it	cs
  407046:	429a      	cmpcs	r2, r3
  407048:	d0f7      	beq.n	40703a <strcmp>
  40704a:	1ad0      	subs	r0, r2, r3
  40704c:	4770      	bx	lr

0040704e <strlen>:
  40704e:	4603      	mov	r3, r0
  407050:	f813 2b01 	ldrb.w	r2, [r3], #1
  407054:	2a00      	cmp	r2, #0
  407056:	d1fb      	bne.n	407050 <strlen+0x2>
  407058:	1a18      	subs	r0, r3, r0
  40705a:	3801      	subs	r0, #1
  40705c:	4770      	bx	lr
	...

00407060 <__ssprint_r>:
  407060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407064:	4680      	mov	r8, r0
  407066:	6890      	ldr	r0, [r2, #8]
  407068:	460c      	mov	r4, r1
  40706a:	4615      	mov	r5, r2
  40706c:	f8d2 9000 	ldr.w	r9, [r2]
  407070:	b118      	cbz	r0, 40707a <__ssprint_r+0x1a>
  407072:	2300      	movs	r3, #0
  407074:	9301      	str	r3, [sp, #4]
  407076:	461e      	mov	r6, r3
  407078:	e008      	b.n	40708c <__ssprint_r+0x2c>
  40707a:	6050      	str	r0, [r2, #4]
  40707c:	e066      	b.n	40714c <__ssprint_r+0xec>
  40707e:	f8d9 3000 	ldr.w	r3, [r9]
  407082:	f8d9 6004 	ldr.w	r6, [r9, #4]
  407086:	9301      	str	r3, [sp, #4]
  407088:	f109 0908 	add.w	r9, r9, #8
  40708c:	2e00      	cmp	r6, #0
  40708e:	d0f6      	beq.n	40707e <__ssprint_r+0x1e>
  407090:	68a7      	ldr	r7, [r4, #8]
  407092:	42be      	cmp	r6, r7
  407094:	d347      	bcc.n	407126 <__ssprint_r+0xc6>
  407096:	89a2      	ldrh	r2, [r4, #12]
  407098:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40709c:	d041      	beq.n	407122 <__ssprint_r+0xc2>
  40709e:	6823      	ldr	r3, [r4, #0]
  4070a0:	6921      	ldr	r1, [r4, #16]
  4070a2:	2002      	movs	r0, #2
  4070a4:	ebc1 0a03 	rsb	sl, r1, r3
  4070a8:	6963      	ldr	r3, [r4, #20]
  4070aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4070ae:	fb93 fbf0 	sdiv	fp, r3, r0
  4070b2:	f10a 0001 	add.w	r0, sl, #1
  4070b6:	4430      	add	r0, r6
  4070b8:	4583      	cmp	fp, r0
  4070ba:	bf38      	it	cc
  4070bc:	4683      	movcc	fp, r0
  4070be:	0553      	lsls	r3, r2, #21
  4070c0:	4640      	mov	r0, r8
  4070c2:	d50f      	bpl.n	4070e4 <__ssprint_r+0x84>
  4070c4:	4659      	mov	r1, fp
  4070c6:	f7fe ff71 	bl	405fac <_malloc_r>
  4070ca:	4607      	mov	r7, r0
  4070cc:	b198      	cbz	r0, 4070f6 <__ssprint_r+0x96>
  4070ce:	4652      	mov	r2, sl
  4070d0:	6921      	ldr	r1, [r4, #16]
  4070d2:	f7ff f981 	bl	4063d8 <memcpy>
  4070d6:	89a2      	ldrh	r2, [r4, #12]
  4070d8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4070dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4070e0:	81a2      	strh	r2, [r4, #12]
  4070e2:	e015      	b.n	407110 <__ssprint_r+0xb0>
  4070e4:	465a      	mov	r2, fp
  4070e6:	f7ff fd87 	bl	406bf8 <_realloc_r>
  4070ea:	4607      	mov	r7, r0
  4070ec:	b980      	cbnz	r0, 407110 <__ssprint_r+0xb0>
  4070ee:	4640      	mov	r0, r8
  4070f0:	6921      	ldr	r1, [r4, #16]
  4070f2:	f7fe fc67 	bl	4059c4 <_free_r>
  4070f6:	230c      	movs	r3, #12
  4070f8:	f8c8 3000 	str.w	r3, [r8]
  4070fc:	89a3      	ldrh	r3, [r4, #12]
  4070fe:	f04f 30ff 	mov.w	r0, #4294967295
  407102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407106:	81a3      	strh	r3, [r4, #12]
  407108:	2300      	movs	r3, #0
  40710a:	60ab      	str	r3, [r5, #8]
  40710c:	606b      	str	r3, [r5, #4]
  40710e:	e01d      	b.n	40714c <__ssprint_r+0xec>
  407110:	6127      	str	r7, [r4, #16]
  407112:	ebca 030b 	rsb	r3, sl, fp
  407116:	4457      	add	r7, sl
  407118:	6027      	str	r7, [r4, #0]
  40711a:	f8c4 b014 	str.w	fp, [r4, #20]
  40711e:	4637      	mov	r7, r6
  407120:	60a3      	str	r3, [r4, #8]
  407122:	42be      	cmp	r6, r7
  407124:	d200      	bcs.n	407128 <__ssprint_r+0xc8>
  407126:	4637      	mov	r7, r6
  407128:	463a      	mov	r2, r7
  40712a:	6820      	ldr	r0, [r4, #0]
  40712c:	9901      	ldr	r1, [sp, #4]
  40712e:	f7ff f95c 	bl	4063ea <memmove>
  407132:	68a3      	ldr	r3, [r4, #8]
  407134:	1bdb      	subs	r3, r3, r7
  407136:	60a3      	str	r3, [r4, #8]
  407138:	6823      	ldr	r3, [r4, #0]
  40713a:	441f      	add	r7, r3
  40713c:	68ab      	ldr	r3, [r5, #8]
  40713e:	6027      	str	r7, [r4, #0]
  407140:	1b9e      	subs	r6, r3, r6
  407142:	60ae      	str	r6, [r5, #8]
  407144:	2e00      	cmp	r6, #0
  407146:	d19a      	bne.n	40707e <__ssprint_r+0x1e>
  407148:	606e      	str	r6, [r5, #4]
  40714a:	4630      	mov	r0, r6
  40714c:	b003      	add	sp, #12
  40714e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407152 <_svfiprintf_r>:
  407152:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407156:	461e      	mov	r6, r3
  407158:	898b      	ldrh	r3, [r1, #12]
  40715a:	b0ad      	sub	sp, #180	; 0xb4
  40715c:	4688      	mov	r8, r1
  40715e:	0619      	lsls	r1, r3, #24
  407160:	4683      	mov	fp, r0
  407162:	9202      	str	r2, [sp, #8]
  407164:	d513      	bpl.n	40718e <_svfiprintf_r+0x3c>
  407166:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40716a:	b983      	cbnz	r3, 40718e <_svfiprintf_r+0x3c>
  40716c:	2140      	movs	r1, #64	; 0x40
  40716e:	f7fe ff1d 	bl	405fac <_malloc_r>
  407172:	f8c8 0000 	str.w	r0, [r8]
  407176:	f8c8 0010 	str.w	r0, [r8, #16]
  40717a:	b928      	cbnz	r0, 407188 <_svfiprintf_r+0x36>
  40717c:	230c      	movs	r3, #12
  40717e:	f8cb 3000 	str.w	r3, [fp]
  407182:	f04f 30ff 	mov.w	r0, #4294967295
  407186:	e3d4      	b.n	407932 <_svfiprintf_r+0x7e0>
  407188:	2340      	movs	r3, #64	; 0x40
  40718a:	f8c8 3014 	str.w	r3, [r8, #20]
  40718e:	2300      	movs	r3, #0
  407190:	aa1c      	add	r2, sp, #112	; 0x70
  407192:	920f      	str	r2, [sp, #60]	; 0x3c
  407194:	9311      	str	r3, [sp, #68]	; 0x44
  407196:	9310      	str	r3, [sp, #64]	; 0x40
  407198:	4694      	mov	ip, r2
  40719a:	930a      	str	r3, [sp, #40]	; 0x28
  40719c:	9305      	str	r3, [sp, #20]
  40719e:	9b02      	ldr	r3, [sp, #8]
  4071a0:	461c      	mov	r4, r3
  4071a2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4071a6:	b91a      	cbnz	r2, 4071b0 <_svfiprintf_r+0x5e>
  4071a8:	9802      	ldr	r0, [sp, #8]
  4071aa:	1a25      	subs	r5, r4, r0
  4071ac:	d103      	bne.n	4071b6 <_svfiprintf_r+0x64>
  4071ae:	e01d      	b.n	4071ec <_svfiprintf_r+0x9a>
  4071b0:	2a25      	cmp	r2, #37	; 0x25
  4071b2:	d1f5      	bne.n	4071a0 <_svfiprintf_r+0x4e>
  4071b4:	e7f8      	b.n	4071a8 <_svfiprintf_r+0x56>
  4071b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4071b8:	9902      	ldr	r1, [sp, #8]
  4071ba:	442b      	add	r3, r5
  4071bc:	9311      	str	r3, [sp, #68]	; 0x44
  4071be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4071c0:	e88c 0022 	stmia.w	ip, {r1, r5}
  4071c4:	3301      	adds	r3, #1
  4071c6:	2b07      	cmp	r3, #7
  4071c8:	9310      	str	r3, [sp, #64]	; 0x40
  4071ca:	dc02      	bgt.n	4071d2 <_svfiprintf_r+0x80>
  4071cc:	f10c 0c08 	add.w	ip, ip, #8
  4071d0:	e009      	b.n	4071e6 <_svfiprintf_r+0x94>
  4071d2:	4658      	mov	r0, fp
  4071d4:	4641      	mov	r1, r8
  4071d6:	aa0f      	add	r2, sp, #60	; 0x3c
  4071d8:	f7ff ff42 	bl	407060 <__ssprint_r>
  4071dc:	2800      	cmp	r0, #0
  4071de:	f040 83a0 	bne.w	407922 <_svfiprintf_r+0x7d0>
  4071e2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4071e6:	9a05      	ldr	r2, [sp, #20]
  4071e8:	442a      	add	r2, r5
  4071ea:	9205      	str	r2, [sp, #20]
  4071ec:	7823      	ldrb	r3, [r4, #0]
  4071ee:	2b00      	cmp	r3, #0
  4071f0:	f000 8390 	beq.w	407914 <_svfiprintf_r+0x7c2>
  4071f4:	2200      	movs	r2, #0
  4071f6:	3401      	adds	r4, #1
  4071f8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4071fc:	f04f 3aff 	mov.w	sl, #4294967295
  407200:	9204      	str	r2, [sp, #16]
  407202:	4617      	mov	r7, r2
  407204:	1c65      	adds	r5, r4, #1
  407206:	7823      	ldrb	r3, [r4, #0]
  407208:	9502      	str	r5, [sp, #8]
  40720a:	2b58      	cmp	r3, #88	; 0x58
  40720c:	d064      	beq.n	4072d8 <_svfiprintf_r+0x186>
  40720e:	dc2d      	bgt.n	40726c <_svfiprintf_r+0x11a>
  407210:	2b2e      	cmp	r3, #46	; 0x2e
  407212:	d076      	beq.n	407302 <_svfiprintf_r+0x1b0>
  407214:	dc12      	bgt.n	40723c <_svfiprintf_r+0xea>
  407216:	2b2a      	cmp	r3, #42	; 0x2a
  407218:	d066      	beq.n	4072e8 <_svfiprintf_r+0x196>
  40721a:	dc08      	bgt.n	40722e <_svfiprintf_r+0xdc>
  40721c:	2b20      	cmp	r3, #32
  40721e:	d05f      	beq.n	4072e0 <_svfiprintf_r+0x18e>
  407220:	2b23      	cmp	r3, #35	; 0x23
  407222:	f040 8201 	bne.w	407628 <_svfiprintf_r+0x4d6>
  407226:	f047 0701 	orr.w	r7, r7, #1
  40722a:	9c02      	ldr	r4, [sp, #8]
  40722c:	e7ea      	b.n	407204 <_svfiprintf_r+0xb2>
  40722e:	2b2b      	cmp	r3, #43	; 0x2b
  407230:	d101      	bne.n	407236 <_svfiprintf_r+0xe4>
  407232:	461a      	mov	r2, r3
  407234:	e7f9      	b.n	40722a <_svfiprintf_r+0xd8>
  407236:	2b2d      	cmp	r3, #45	; 0x2d
  407238:	d060      	beq.n	4072fc <_svfiprintf_r+0x1aa>
  40723a:	e1f5      	b.n	407628 <_svfiprintf_r+0x4d6>
  40723c:	2b39      	cmp	r3, #57	; 0x39
  40723e:	dc07      	bgt.n	407250 <_svfiprintf_r+0xfe>
  407240:	2b31      	cmp	r3, #49	; 0x31
  407242:	da7f      	bge.n	407344 <_svfiprintf_r+0x1f2>
  407244:	2b30      	cmp	r3, #48	; 0x30
  407246:	f040 81ef 	bne.w	407628 <_svfiprintf_r+0x4d6>
  40724a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40724e:	e7ec      	b.n	40722a <_svfiprintf_r+0xd8>
  407250:	2b4f      	cmp	r3, #79	; 0x4f
  407252:	f000 80e0 	beq.w	407416 <_svfiprintf_r+0x2c4>
  407256:	2b55      	cmp	r3, #85	; 0x55
  407258:	f000 8120 	beq.w	40749c <_svfiprintf_r+0x34a>
  40725c:	2b44      	cmp	r3, #68	; 0x44
  40725e:	f040 81e3 	bne.w	407628 <_svfiprintf_r+0x4d6>
  407262:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407266:	f047 0710 	orr.w	r7, r7, #16
  40726a:	e094      	b.n	407396 <_svfiprintf_r+0x244>
  40726c:	2b6e      	cmp	r3, #110	; 0x6e
  40726e:	f000 80b6 	beq.w	4073de <_svfiprintf_r+0x28c>
  407272:	dc0d      	bgt.n	407290 <_svfiprintf_r+0x13e>
  407274:	2b68      	cmp	r3, #104	; 0x68
  407276:	d076      	beq.n	407366 <_svfiprintf_r+0x214>
  407278:	dc05      	bgt.n	407286 <_svfiprintf_r+0x134>
  40727a:	2b63      	cmp	r3, #99	; 0x63
  40727c:	f000 8083 	beq.w	407386 <_svfiprintf_r+0x234>
  407280:	2b64      	cmp	r3, #100	; 0x64
  407282:	d026      	beq.n	4072d2 <_svfiprintf_r+0x180>
  407284:	e1d0      	b.n	407628 <_svfiprintf_r+0x4d6>
  407286:	2b69      	cmp	r3, #105	; 0x69
  407288:	d023      	beq.n	4072d2 <_svfiprintf_r+0x180>
  40728a:	2b6c      	cmp	r3, #108	; 0x6c
  40728c:	d06e      	beq.n	40736c <_svfiprintf_r+0x21a>
  40728e:	e1cb      	b.n	407628 <_svfiprintf_r+0x4d6>
  407290:	2b71      	cmp	r3, #113	; 0x71
  407292:	d075      	beq.n	407380 <_svfiprintf_r+0x22e>
  407294:	dc13      	bgt.n	4072be <_svfiprintf_r+0x16c>
  407296:	2b6f      	cmp	r3, #111	; 0x6f
  407298:	f000 80bf 	beq.w	40741a <_svfiprintf_r+0x2c8>
  40729c:	2b70      	cmp	r3, #112	; 0x70
  40729e:	f040 81c3 	bne.w	407628 <_svfiprintf_r+0x4d6>
  4072a2:	2330      	movs	r3, #48	; 0x30
  4072a4:	48a0      	ldr	r0, [pc, #640]	; (407528 <_svfiprintf_r+0x3d6>)
  4072a6:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  4072aa:	2378      	movs	r3, #120	; 0x78
  4072ac:	6834      	ldr	r4, [r6, #0]
  4072ae:	2500      	movs	r5, #0
  4072b0:	f047 0702 	orr.w	r7, r7, #2
  4072b4:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4072b8:	3604      	adds	r6, #4
  4072ba:	900a      	str	r0, [sp, #40]	; 0x28
  4072bc:	e12e      	b.n	40751c <_svfiprintf_r+0x3ca>
  4072be:	2b75      	cmp	r3, #117	; 0x75
  4072c0:	f000 80ee 	beq.w	4074a0 <_svfiprintf_r+0x34e>
  4072c4:	2b78      	cmp	r3, #120	; 0x78
  4072c6:	f000 8103 	beq.w	4074d0 <_svfiprintf_r+0x37e>
  4072ca:	2b73      	cmp	r3, #115	; 0x73
  4072cc:	f040 81ac 	bne.w	407628 <_svfiprintf_r+0x4d6>
  4072d0:	e0bf      	b.n	407452 <_svfiprintf_r+0x300>
  4072d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4072d6:	e05e      	b.n	407396 <_svfiprintf_r+0x244>
  4072d8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4072dc:	4c93      	ldr	r4, [pc, #588]	; (40752c <_svfiprintf_r+0x3da>)
  4072de:	e0fa      	b.n	4074d6 <_svfiprintf_r+0x384>
  4072e0:	2a00      	cmp	r2, #0
  4072e2:	bf08      	it	eq
  4072e4:	2220      	moveq	r2, #32
  4072e6:	e7a0      	b.n	40722a <_svfiprintf_r+0xd8>
  4072e8:	1d33      	adds	r3, r6, #4
  4072ea:	6836      	ldr	r6, [r6, #0]
  4072ec:	2e00      	cmp	r6, #0
  4072ee:	9604      	str	r6, [sp, #16]
  4072f0:	db01      	blt.n	4072f6 <_svfiprintf_r+0x1a4>
  4072f2:	461e      	mov	r6, r3
  4072f4:	e799      	b.n	40722a <_svfiprintf_r+0xd8>
  4072f6:	4275      	negs	r5, r6
  4072f8:	9504      	str	r5, [sp, #16]
  4072fa:	461e      	mov	r6, r3
  4072fc:	f047 0704 	orr.w	r7, r7, #4
  407300:	e793      	b.n	40722a <_svfiprintf_r+0xd8>
  407302:	9c02      	ldr	r4, [sp, #8]
  407304:	7823      	ldrb	r3, [r4, #0]
  407306:	1c61      	adds	r1, r4, #1
  407308:	2b2a      	cmp	r3, #42	; 0x2a
  40730a:	d002      	beq.n	407312 <_svfiprintf_r+0x1c0>
  40730c:	f04f 0a00 	mov.w	sl, #0
  407310:	e00a      	b.n	407328 <_svfiprintf_r+0x1d6>
  407312:	f8d6 a000 	ldr.w	sl, [r6]
  407316:	1d33      	adds	r3, r6, #4
  407318:	f1ba 0f00 	cmp.w	sl, #0
  40731c:	461e      	mov	r6, r3
  40731e:	9102      	str	r1, [sp, #8]
  407320:	da83      	bge.n	40722a <_svfiprintf_r+0xd8>
  407322:	f04f 3aff 	mov.w	sl, #4294967295
  407326:	e780      	b.n	40722a <_svfiprintf_r+0xd8>
  407328:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40732c:	2809      	cmp	r0, #9
  40732e:	d805      	bhi.n	40733c <_svfiprintf_r+0x1ea>
  407330:	230a      	movs	r3, #10
  407332:	fb03 0a0a 	mla	sl, r3, sl, r0
  407336:	f811 3b01 	ldrb.w	r3, [r1], #1
  40733a:	e7f5      	b.n	407328 <_svfiprintf_r+0x1d6>
  40733c:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  407340:	9102      	str	r1, [sp, #8]
  407342:	e762      	b.n	40720a <_svfiprintf_r+0xb8>
  407344:	2500      	movs	r5, #0
  407346:	9504      	str	r5, [sp, #16]
  407348:	9c04      	ldr	r4, [sp, #16]
  40734a:	3b30      	subs	r3, #48	; 0x30
  40734c:	210a      	movs	r1, #10
  40734e:	fb01 3404 	mla	r4, r1, r4, r3
  407352:	9902      	ldr	r1, [sp, #8]
  407354:	9404      	str	r4, [sp, #16]
  407356:	f811 3b01 	ldrb.w	r3, [r1], #1
  40735a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40735e:	2809      	cmp	r0, #9
  407360:	d8ee      	bhi.n	407340 <_svfiprintf_r+0x1ee>
  407362:	9102      	str	r1, [sp, #8]
  407364:	e7f0      	b.n	407348 <_svfiprintf_r+0x1f6>
  407366:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40736a:	e75e      	b.n	40722a <_svfiprintf_r+0xd8>
  40736c:	9d02      	ldr	r5, [sp, #8]
  40736e:	782b      	ldrb	r3, [r5, #0]
  407370:	2b6c      	cmp	r3, #108	; 0x6c
  407372:	d102      	bne.n	40737a <_svfiprintf_r+0x228>
  407374:	3501      	adds	r5, #1
  407376:	9502      	str	r5, [sp, #8]
  407378:	e002      	b.n	407380 <_svfiprintf_r+0x22e>
  40737a:	f047 0710 	orr.w	r7, r7, #16
  40737e:	e754      	b.n	40722a <_svfiprintf_r+0xd8>
  407380:	f047 0720 	orr.w	r7, r7, #32
  407384:	e751      	b.n	40722a <_svfiprintf_r+0xd8>
  407386:	6833      	ldr	r3, [r6, #0]
  407388:	2500      	movs	r5, #0
  40738a:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40738e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407392:	3604      	adds	r6, #4
  407394:	e152      	b.n	40763c <_svfiprintf_r+0x4ea>
  407396:	06ba      	lsls	r2, r7, #26
  407398:	d507      	bpl.n	4073aa <_svfiprintf_r+0x258>
  40739a:	3607      	adds	r6, #7
  40739c:	f026 0307 	bic.w	r3, r6, #7
  4073a0:	f103 0608 	add.w	r6, r3, #8
  4073a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4073a8:	e00d      	b.n	4073c6 <_svfiprintf_r+0x274>
  4073aa:	f017 0f10 	tst.w	r7, #16
  4073ae:	f106 0304 	add.w	r3, r6, #4
  4073b2:	d001      	beq.n	4073b8 <_svfiprintf_r+0x266>
  4073b4:	6834      	ldr	r4, [r6, #0]
  4073b6:	e004      	b.n	4073c2 <_svfiprintf_r+0x270>
  4073b8:	6834      	ldr	r4, [r6, #0]
  4073ba:	f017 0f40 	tst.w	r7, #64	; 0x40
  4073be:	bf18      	it	ne
  4073c0:	b224      	sxthne	r4, r4
  4073c2:	17e5      	asrs	r5, r4, #31
  4073c4:	461e      	mov	r6, r3
  4073c6:	2c00      	cmp	r4, #0
  4073c8:	f175 0000 	sbcs.w	r0, r5, #0
  4073cc:	f280 80b0 	bge.w	407530 <_svfiprintf_r+0x3de>
  4073d0:	232d      	movs	r3, #45	; 0x2d
  4073d2:	4264      	negs	r4, r4
  4073d4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4073d8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4073dc:	e0a8      	b.n	407530 <_svfiprintf_r+0x3de>
  4073de:	f017 0f20 	tst.w	r7, #32
  4073e2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4073e6:	f106 0104 	add.w	r1, r6, #4
  4073ea:	d007      	beq.n	4073fc <_svfiprintf_r+0x2aa>
  4073ec:	9c05      	ldr	r4, [sp, #20]
  4073ee:	6830      	ldr	r0, [r6, #0]
  4073f0:	17e5      	asrs	r5, r4, #31
  4073f2:	4622      	mov	r2, r4
  4073f4:	462b      	mov	r3, r5
  4073f6:	e9c0 2300 	strd	r2, r3, [r0]
  4073fa:	e00a      	b.n	407412 <_svfiprintf_r+0x2c0>
  4073fc:	06fb      	lsls	r3, r7, #27
  4073fe:	d405      	bmi.n	40740c <_svfiprintf_r+0x2ba>
  407400:	067f      	lsls	r7, r7, #25
  407402:	d503      	bpl.n	40740c <_svfiprintf_r+0x2ba>
  407404:	6833      	ldr	r3, [r6, #0]
  407406:	9c05      	ldr	r4, [sp, #20]
  407408:	801c      	strh	r4, [r3, #0]
  40740a:	e002      	b.n	407412 <_svfiprintf_r+0x2c0>
  40740c:	6833      	ldr	r3, [r6, #0]
  40740e:	9d05      	ldr	r5, [sp, #20]
  407410:	601d      	str	r5, [r3, #0]
  407412:	460e      	mov	r6, r1
  407414:	e6c3      	b.n	40719e <_svfiprintf_r+0x4c>
  407416:	f047 0710 	orr.w	r7, r7, #16
  40741a:	f017 0320 	ands.w	r3, r7, #32
  40741e:	d008      	beq.n	407432 <_svfiprintf_r+0x2e0>
  407420:	3607      	adds	r6, #7
  407422:	f026 0307 	bic.w	r3, r6, #7
  407426:	f103 0608 	add.w	r6, r3, #8
  40742a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40742e:	2300      	movs	r3, #0
  407430:	e075      	b.n	40751e <_svfiprintf_r+0x3cc>
  407432:	f017 0110 	ands.w	r1, r7, #16
  407436:	f106 0204 	add.w	r2, r6, #4
  40743a:	d106      	bne.n	40744a <_svfiprintf_r+0x2f8>
  40743c:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  407440:	d003      	beq.n	40744a <_svfiprintf_r+0x2f8>
  407442:	8834      	ldrh	r4, [r6, #0]
  407444:	2500      	movs	r5, #0
  407446:	4616      	mov	r6, r2
  407448:	e7f1      	b.n	40742e <_svfiprintf_r+0x2dc>
  40744a:	6834      	ldr	r4, [r6, #0]
  40744c:	2500      	movs	r5, #0
  40744e:	4616      	mov	r6, r2
  407450:	e065      	b.n	40751e <_svfiprintf_r+0x3cc>
  407452:	f8d6 9000 	ldr.w	r9, [r6]
  407456:	2300      	movs	r3, #0
  407458:	459a      	cmp	sl, r3
  40745a:	f106 0604 	add.w	r6, r6, #4
  40745e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  407462:	4648      	mov	r0, r9
  407464:	db11      	blt.n	40748a <_svfiprintf_r+0x338>
  407466:	4619      	mov	r1, r3
  407468:	4652      	mov	r2, sl
  40746a:	f8cd c004 	str.w	ip, [sp, #4]
  40746e:	f7fe ffa5 	bl	4063bc <memchr>
  407472:	f8dd c004 	ldr.w	ip, [sp, #4]
  407476:	2800      	cmp	r0, #0
  407478:	f000 80e5 	beq.w	407646 <_svfiprintf_r+0x4f4>
  40747c:	ebc9 0000 	rsb	r0, r9, r0
  407480:	4550      	cmp	r0, sl
  407482:	bfb8      	it	lt
  407484:	4682      	movlt	sl, r0
  407486:	2500      	movs	r5, #0
  407488:	e0de      	b.n	407648 <_svfiprintf_r+0x4f6>
  40748a:	f8cd c004 	str.w	ip, [sp, #4]
  40748e:	f7ff fdde 	bl	40704e <strlen>
  407492:	2500      	movs	r5, #0
  407494:	4682      	mov	sl, r0
  407496:	f8dd c004 	ldr.w	ip, [sp, #4]
  40749a:	e0d5      	b.n	407648 <_svfiprintf_r+0x4f6>
  40749c:	f047 0710 	orr.w	r7, r7, #16
  4074a0:	06bd      	lsls	r5, r7, #26
  4074a2:	d507      	bpl.n	4074b4 <_svfiprintf_r+0x362>
  4074a4:	3607      	adds	r6, #7
  4074a6:	f026 0307 	bic.w	r3, r6, #7
  4074aa:	f103 0608 	add.w	r6, r3, #8
  4074ae:	e9d3 4500 	ldrd	r4, r5, [r3]
  4074b2:	e00b      	b.n	4074cc <_svfiprintf_r+0x37a>
  4074b4:	f017 0f10 	tst.w	r7, #16
  4074b8:	f106 0304 	add.w	r3, r6, #4
  4074bc:	d103      	bne.n	4074c6 <_svfiprintf_r+0x374>
  4074be:	067c      	lsls	r4, r7, #25
  4074c0:	d501      	bpl.n	4074c6 <_svfiprintf_r+0x374>
  4074c2:	8834      	ldrh	r4, [r6, #0]
  4074c4:	e000      	b.n	4074c8 <_svfiprintf_r+0x376>
  4074c6:	6834      	ldr	r4, [r6, #0]
  4074c8:	2500      	movs	r5, #0
  4074ca:	461e      	mov	r6, r3
  4074cc:	2301      	movs	r3, #1
  4074ce:	e026      	b.n	40751e <_svfiprintf_r+0x3cc>
  4074d0:	4c15      	ldr	r4, [pc, #84]	; (407528 <_svfiprintf_r+0x3d6>)
  4074d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4074d6:	06b8      	lsls	r0, r7, #26
  4074d8:	940a      	str	r4, [sp, #40]	; 0x28
  4074da:	d507      	bpl.n	4074ec <_svfiprintf_r+0x39a>
  4074dc:	3607      	adds	r6, #7
  4074de:	f026 0207 	bic.w	r2, r6, #7
  4074e2:	f102 0608 	add.w	r6, r2, #8
  4074e6:	e9d2 4500 	ldrd	r4, r5, [r2]
  4074ea:	e00b      	b.n	407504 <_svfiprintf_r+0x3b2>
  4074ec:	f017 0f10 	tst.w	r7, #16
  4074f0:	f106 0204 	add.w	r2, r6, #4
  4074f4:	d103      	bne.n	4074fe <_svfiprintf_r+0x3ac>
  4074f6:	0679      	lsls	r1, r7, #25
  4074f8:	d501      	bpl.n	4074fe <_svfiprintf_r+0x3ac>
  4074fa:	8834      	ldrh	r4, [r6, #0]
  4074fc:	e000      	b.n	407500 <_svfiprintf_r+0x3ae>
  4074fe:	6834      	ldr	r4, [r6, #0]
  407500:	2500      	movs	r5, #0
  407502:	4616      	mov	r6, r2
  407504:	07fa      	lsls	r2, r7, #31
  407506:	d509      	bpl.n	40751c <_svfiprintf_r+0x3ca>
  407508:	ea54 0005 	orrs.w	r0, r4, r5
  40750c:	d006      	beq.n	40751c <_svfiprintf_r+0x3ca>
  40750e:	2230      	movs	r2, #48	; 0x30
  407510:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  407514:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  407518:	f047 0702 	orr.w	r7, r7, #2
  40751c:	2302      	movs	r3, #2
  40751e:	2200      	movs	r2, #0
  407520:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407524:	e005      	b.n	407532 <_svfiprintf_r+0x3e0>
  407526:	bf00      	nop
  407528:	00408c57 	.word	0x00408c57
  40752c:	00408c46 	.word	0x00408c46
  407530:	2301      	movs	r3, #1
  407532:	f1ba 0f00 	cmp.w	sl, #0
  407536:	bfa8      	it	ge
  407538:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40753c:	ea54 0105 	orrs.w	r1, r4, r5
  407540:	d102      	bne.n	407548 <_svfiprintf_r+0x3f6>
  407542:	f1ba 0f00 	cmp.w	sl, #0
  407546:	d05e      	beq.n	407606 <_svfiprintf_r+0x4b4>
  407548:	2b01      	cmp	r3, #1
  40754a:	d01f      	beq.n	40758c <_svfiprintf_r+0x43a>
  40754c:	2b02      	cmp	r3, #2
  40754e:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  407552:	d045      	beq.n	4075e0 <_svfiprintf_r+0x48e>
  407554:	08e0      	lsrs	r0, r4, #3
  407556:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  40755a:	08e8      	lsrs	r0, r5, #3
  40755c:	f004 0207 	and.w	r2, r4, #7
  407560:	9106      	str	r1, [sp, #24]
  407562:	9007      	str	r0, [sp, #28]
  407564:	3230      	adds	r2, #48	; 0x30
  407566:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40756a:	ea54 0105 	orrs.w	r1, r4, r5
  40756e:	4699      	mov	r9, r3
  407570:	701a      	strb	r2, [r3, #0]
  407572:	f103 33ff 	add.w	r3, r3, #4294967295
  407576:	d1ed      	bne.n	407554 <_svfiprintf_r+0x402>
  407578:	07f8      	lsls	r0, r7, #31
  40757a:	4649      	mov	r1, r9
  40757c:	d54e      	bpl.n	40761c <_svfiprintf_r+0x4ca>
  40757e:	2a30      	cmp	r2, #48	; 0x30
  407580:	d04c      	beq.n	40761c <_svfiprintf_r+0x4ca>
  407582:	4699      	mov	r9, r3
  407584:	2330      	movs	r3, #48	; 0x30
  407586:	f801 3c01 	strb.w	r3, [r1, #-1]
  40758a:	e047      	b.n	40761c <_svfiprintf_r+0x4ca>
  40758c:	2d00      	cmp	r5, #0
  40758e:	bf08      	it	eq
  407590:	2c0a      	cmpeq	r4, #10
  407592:	d205      	bcs.n	4075a0 <_svfiprintf_r+0x44e>
  407594:	3430      	adds	r4, #48	; 0x30
  407596:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40759a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  40759e:	e03d      	b.n	40761c <_svfiprintf_r+0x4ca>
  4075a0:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  4075a4:	9203      	str	r2, [sp, #12]
  4075a6:	4620      	mov	r0, r4
  4075a8:	4629      	mov	r1, r5
  4075aa:	220a      	movs	r2, #10
  4075ac:	2300      	movs	r3, #0
  4075ae:	f8cd c004 	str.w	ip, [sp, #4]
  4075b2:	f000 fc43 	bl	407e3c <__aeabi_uldivmod>
  4075b6:	9b03      	ldr	r3, [sp, #12]
  4075b8:	3230      	adds	r2, #48	; 0x30
  4075ba:	f803 2901 	strb.w	r2, [r3], #-1
  4075be:	4620      	mov	r0, r4
  4075c0:	4629      	mov	r1, r5
  4075c2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4075c6:	220a      	movs	r2, #10
  4075c8:	9303      	str	r3, [sp, #12]
  4075ca:	2300      	movs	r3, #0
  4075cc:	f000 fc36 	bl	407e3c <__aeabi_uldivmod>
  4075d0:	4604      	mov	r4, r0
  4075d2:	460d      	mov	r5, r1
  4075d4:	ea54 0005 	orrs.w	r0, r4, r5
  4075d8:	f8dd c004 	ldr.w	ip, [sp, #4]
  4075dc:	d1e3      	bne.n	4075a6 <_svfiprintf_r+0x454>
  4075de:	e01d      	b.n	40761c <_svfiprintf_r+0x4ca>
  4075e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4075e2:	f004 020f 	and.w	r2, r4, #15
  4075e6:	5c8a      	ldrb	r2, [r1, r2]
  4075e8:	4699      	mov	r9, r3
  4075ea:	f803 2901 	strb.w	r2, [r3], #-1
  4075ee:	0922      	lsrs	r2, r4, #4
  4075f0:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4075f4:	0929      	lsrs	r1, r5, #4
  4075f6:	9008      	str	r0, [sp, #32]
  4075f8:	9109      	str	r1, [sp, #36]	; 0x24
  4075fa:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4075fe:	ea54 0205 	orrs.w	r2, r4, r5
  407602:	d1ed      	bne.n	4075e0 <_svfiprintf_r+0x48e>
  407604:	e00a      	b.n	40761c <_svfiprintf_r+0x4ca>
  407606:	b93b      	cbnz	r3, 407618 <_svfiprintf_r+0x4c6>
  407608:	07f9      	lsls	r1, r7, #31
  40760a:	d505      	bpl.n	407618 <_svfiprintf_r+0x4c6>
  40760c:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  407610:	2330      	movs	r3, #48	; 0x30
  407612:	f809 3d41 	strb.w	r3, [r9, #-65]!
  407616:	e001      	b.n	40761c <_svfiprintf_r+0x4ca>
  407618:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40761c:	4655      	mov	r5, sl
  40761e:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  407622:	ebc9 0a0a 	rsb	sl, r9, sl
  407626:	e00f      	b.n	407648 <_svfiprintf_r+0x4f6>
  407628:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40762c:	2b00      	cmp	r3, #0
  40762e:	f000 8171 	beq.w	407914 <_svfiprintf_r+0x7c2>
  407632:	2500      	movs	r5, #0
  407634:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  407638:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40763c:	f04f 0a01 	mov.w	sl, #1
  407640:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  407644:	e000      	b.n	407648 <_svfiprintf_r+0x4f6>
  407646:	4605      	mov	r5, r0
  407648:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40764c:	45aa      	cmp	sl, r5
  40764e:	bfac      	ite	ge
  407650:	4654      	movge	r4, sl
  407652:	462c      	movlt	r4, r5
  407654:	b103      	cbz	r3, 407658 <_svfiprintf_r+0x506>
  407656:	3401      	adds	r4, #1
  407658:	f017 0302 	ands.w	r3, r7, #2
  40765c:	9303      	str	r3, [sp, #12]
  40765e:	bf18      	it	ne
  407660:	3402      	addne	r4, #2
  407662:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  407666:	930b      	str	r3, [sp, #44]	; 0x2c
  407668:	d13b      	bne.n	4076e2 <_svfiprintf_r+0x590>
  40766a:	9804      	ldr	r0, [sp, #16]
  40766c:	1b03      	subs	r3, r0, r4
  40766e:	2b00      	cmp	r3, #0
  407670:	dd37      	ble.n	4076e2 <_svfiprintf_r+0x590>
  407672:	4aa6      	ldr	r2, [pc, #664]	; (40790c <_svfiprintf_r+0x7ba>)
  407674:	2b10      	cmp	r3, #16
  407676:	f8cc 2000 	str.w	r2, [ip]
  40767a:	dd1b      	ble.n	4076b4 <_svfiprintf_r+0x562>
  40767c:	2210      	movs	r2, #16
  40767e:	f8cc 2004 	str.w	r2, [ip, #4]
  407682:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407684:	3210      	adds	r2, #16
  407686:	9211      	str	r2, [sp, #68]	; 0x44
  407688:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40768a:	3201      	adds	r2, #1
  40768c:	2a07      	cmp	r2, #7
  40768e:	9210      	str	r2, [sp, #64]	; 0x40
  407690:	dc02      	bgt.n	407698 <_svfiprintf_r+0x546>
  407692:	f10c 0c08 	add.w	ip, ip, #8
  407696:	e00b      	b.n	4076b0 <_svfiprintf_r+0x55e>
  407698:	4658      	mov	r0, fp
  40769a:	4641      	mov	r1, r8
  40769c:	aa0f      	add	r2, sp, #60	; 0x3c
  40769e:	9301      	str	r3, [sp, #4]
  4076a0:	f7ff fcde 	bl	407060 <__ssprint_r>
  4076a4:	9b01      	ldr	r3, [sp, #4]
  4076a6:	2800      	cmp	r0, #0
  4076a8:	f040 813b 	bne.w	407922 <_svfiprintf_r+0x7d0>
  4076ac:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4076b0:	3b10      	subs	r3, #16
  4076b2:	e7de      	b.n	407672 <_svfiprintf_r+0x520>
  4076b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4076b6:	f8cc 3004 	str.w	r3, [ip, #4]
  4076ba:	4413      	add	r3, r2
  4076bc:	9311      	str	r3, [sp, #68]	; 0x44
  4076be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076c0:	3301      	adds	r3, #1
  4076c2:	2b07      	cmp	r3, #7
  4076c4:	9310      	str	r3, [sp, #64]	; 0x40
  4076c6:	dc02      	bgt.n	4076ce <_svfiprintf_r+0x57c>
  4076c8:	f10c 0c08 	add.w	ip, ip, #8
  4076cc:	e009      	b.n	4076e2 <_svfiprintf_r+0x590>
  4076ce:	4658      	mov	r0, fp
  4076d0:	4641      	mov	r1, r8
  4076d2:	aa0f      	add	r2, sp, #60	; 0x3c
  4076d4:	f7ff fcc4 	bl	407060 <__ssprint_r>
  4076d8:	2800      	cmp	r0, #0
  4076da:	f040 8122 	bne.w	407922 <_svfiprintf_r+0x7d0>
  4076de:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4076e2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4076e6:	b1db      	cbz	r3, 407720 <_svfiprintf_r+0x5ce>
  4076e8:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4076ec:	f8cc 3000 	str.w	r3, [ip]
  4076f0:	2301      	movs	r3, #1
  4076f2:	f8cc 3004 	str.w	r3, [ip, #4]
  4076f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4076f8:	3301      	adds	r3, #1
  4076fa:	9311      	str	r3, [sp, #68]	; 0x44
  4076fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076fe:	3301      	adds	r3, #1
  407700:	2b07      	cmp	r3, #7
  407702:	9310      	str	r3, [sp, #64]	; 0x40
  407704:	dc02      	bgt.n	40770c <_svfiprintf_r+0x5ba>
  407706:	f10c 0c08 	add.w	ip, ip, #8
  40770a:	e009      	b.n	407720 <_svfiprintf_r+0x5ce>
  40770c:	4658      	mov	r0, fp
  40770e:	4641      	mov	r1, r8
  407710:	aa0f      	add	r2, sp, #60	; 0x3c
  407712:	f7ff fca5 	bl	407060 <__ssprint_r>
  407716:	2800      	cmp	r0, #0
  407718:	f040 8103 	bne.w	407922 <_svfiprintf_r+0x7d0>
  40771c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407720:	9b03      	ldr	r3, [sp, #12]
  407722:	b1d3      	cbz	r3, 40775a <_svfiprintf_r+0x608>
  407724:	ab0e      	add	r3, sp, #56	; 0x38
  407726:	f8cc 3000 	str.w	r3, [ip]
  40772a:	2302      	movs	r3, #2
  40772c:	f8cc 3004 	str.w	r3, [ip, #4]
  407730:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407732:	3302      	adds	r3, #2
  407734:	9311      	str	r3, [sp, #68]	; 0x44
  407736:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407738:	3301      	adds	r3, #1
  40773a:	2b07      	cmp	r3, #7
  40773c:	9310      	str	r3, [sp, #64]	; 0x40
  40773e:	dc02      	bgt.n	407746 <_svfiprintf_r+0x5f4>
  407740:	f10c 0c08 	add.w	ip, ip, #8
  407744:	e009      	b.n	40775a <_svfiprintf_r+0x608>
  407746:	4658      	mov	r0, fp
  407748:	4641      	mov	r1, r8
  40774a:	aa0f      	add	r2, sp, #60	; 0x3c
  40774c:	f7ff fc88 	bl	407060 <__ssprint_r>
  407750:	2800      	cmp	r0, #0
  407752:	f040 80e6 	bne.w	407922 <_svfiprintf_r+0x7d0>
  407756:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40775a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40775c:	2b80      	cmp	r3, #128	; 0x80
  40775e:	d13f      	bne.n	4077e0 <_svfiprintf_r+0x68e>
  407760:	9b04      	ldr	r3, [sp, #16]
  407762:	1b1b      	subs	r3, r3, r4
  407764:	2b00      	cmp	r3, #0
  407766:	9303      	str	r3, [sp, #12]
  407768:	dd3a      	ble.n	4077e0 <_svfiprintf_r+0x68e>
  40776a:	9b03      	ldr	r3, [sp, #12]
  40776c:	2b10      	cmp	r3, #16
  40776e:	4b68      	ldr	r3, [pc, #416]	; (407910 <_svfiprintf_r+0x7be>)
  407770:	f8cc 3000 	str.w	r3, [ip]
  407774:	dd1b      	ble.n	4077ae <_svfiprintf_r+0x65c>
  407776:	2310      	movs	r3, #16
  407778:	f8cc 3004 	str.w	r3, [ip, #4]
  40777c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40777e:	3310      	adds	r3, #16
  407780:	9311      	str	r3, [sp, #68]	; 0x44
  407782:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407784:	3301      	adds	r3, #1
  407786:	2b07      	cmp	r3, #7
  407788:	9310      	str	r3, [sp, #64]	; 0x40
  40778a:	dc02      	bgt.n	407792 <_svfiprintf_r+0x640>
  40778c:	f10c 0c08 	add.w	ip, ip, #8
  407790:	e009      	b.n	4077a6 <_svfiprintf_r+0x654>
  407792:	4658      	mov	r0, fp
  407794:	4641      	mov	r1, r8
  407796:	aa0f      	add	r2, sp, #60	; 0x3c
  407798:	f7ff fc62 	bl	407060 <__ssprint_r>
  40779c:	2800      	cmp	r0, #0
  40779e:	f040 80c0 	bne.w	407922 <_svfiprintf_r+0x7d0>
  4077a2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4077a6:	9b03      	ldr	r3, [sp, #12]
  4077a8:	3b10      	subs	r3, #16
  4077aa:	9303      	str	r3, [sp, #12]
  4077ac:	e7dd      	b.n	40776a <_svfiprintf_r+0x618>
  4077ae:	9b03      	ldr	r3, [sp, #12]
  4077b0:	9803      	ldr	r0, [sp, #12]
  4077b2:	f8cc 3004 	str.w	r3, [ip, #4]
  4077b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4077b8:	4403      	add	r3, r0
  4077ba:	9311      	str	r3, [sp, #68]	; 0x44
  4077bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4077be:	3301      	adds	r3, #1
  4077c0:	2b07      	cmp	r3, #7
  4077c2:	9310      	str	r3, [sp, #64]	; 0x40
  4077c4:	dc02      	bgt.n	4077cc <_svfiprintf_r+0x67a>
  4077c6:	f10c 0c08 	add.w	ip, ip, #8
  4077ca:	e009      	b.n	4077e0 <_svfiprintf_r+0x68e>
  4077cc:	4658      	mov	r0, fp
  4077ce:	4641      	mov	r1, r8
  4077d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4077d2:	f7ff fc45 	bl	407060 <__ssprint_r>
  4077d6:	2800      	cmp	r0, #0
  4077d8:	f040 80a3 	bne.w	407922 <_svfiprintf_r+0x7d0>
  4077dc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4077e0:	ebca 0505 	rsb	r5, sl, r5
  4077e4:	2d00      	cmp	r5, #0
  4077e6:	dd34      	ble.n	407852 <_svfiprintf_r+0x700>
  4077e8:	4b49      	ldr	r3, [pc, #292]	; (407910 <_svfiprintf_r+0x7be>)
  4077ea:	2d10      	cmp	r5, #16
  4077ec:	f8cc 3000 	str.w	r3, [ip]
  4077f0:	dd19      	ble.n	407826 <_svfiprintf_r+0x6d4>
  4077f2:	2310      	movs	r3, #16
  4077f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4077f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4077fa:	3310      	adds	r3, #16
  4077fc:	9311      	str	r3, [sp, #68]	; 0x44
  4077fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407800:	3301      	adds	r3, #1
  407802:	2b07      	cmp	r3, #7
  407804:	9310      	str	r3, [sp, #64]	; 0x40
  407806:	dc02      	bgt.n	40780e <_svfiprintf_r+0x6bc>
  407808:	f10c 0c08 	add.w	ip, ip, #8
  40780c:	e009      	b.n	407822 <_svfiprintf_r+0x6d0>
  40780e:	4658      	mov	r0, fp
  407810:	4641      	mov	r1, r8
  407812:	aa0f      	add	r2, sp, #60	; 0x3c
  407814:	f7ff fc24 	bl	407060 <__ssprint_r>
  407818:	2800      	cmp	r0, #0
  40781a:	f040 8082 	bne.w	407922 <_svfiprintf_r+0x7d0>
  40781e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407822:	3d10      	subs	r5, #16
  407824:	e7e0      	b.n	4077e8 <_svfiprintf_r+0x696>
  407826:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407828:	f8cc 5004 	str.w	r5, [ip, #4]
  40782c:	441d      	add	r5, r3
  40782e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407830:	9511      	str	r5, [sp, #68]	; 0x44
  407832:	3301      	adds	r3, #1
  407834:	2b07      	cmp	r3, #7
  407836:	9310      	str	r3, [sp, #64]	; 0x40
  407838:	dc02      	bgt.n	407840 <_svfiprintf_r+0x6ee>
  40783a:	f10c 0c08 	add.w	ip, ip, #8
  40783e:	e008      	b.n	407852 <_svfiprintf_r+0x700>
  407840:	4658      	mov	r0, fp
  407842:	4641      	mov	r1, r8
  407844:	aa0f      	add	r2, sp, #60	; 0x3c
  407846:	f7ff fc0b 	bl	407060 <__ssprint_r>
  40784a:	2800      	cmp	r0, #0
  40784c:	d169      	bne.n	407922 <_svfiprintf_r+0x7d0>
  40784e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407852:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407854:	e88c 0600 	stmia.w	ip, {r9, sl}
  407858:	4453      	add	r3, sl
  40785a:	9311      	str	r3, [sp, #68]	; 0x44
  40785c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40785e:	3301      	adds	r3, #1
  407860:	2b07      	cmp	r3, #7
  407862:	9310      	str	r3, [sp, #64]	; 0x40
  407864:	dc02      	bgt.n	40786c <_svfiprintf_r+0x71a>
  407866:	f10c 0308 	add.w	r3, ip, #8
  40786a:	e007      	b.n	40787c <_svfiprintf_r+0x72a>
  40786c:	4658      	mov	r0, fp
  40786e:	4641      	mov	r1, r8
  407870:	aa0f      	add	r2, sp, #60	; 0x3c
  407872:	f7ff fbf5 	bl	407060 <__ssprint_r>
  407876:	2800      	cmp	r0, #0
  407878:	d153      	bne.n	407922 <_svfiprintf_r+0x7d0>
  40787a:	ab1c      	add	r3, sp, #112	; 0x70
  40787c:	077a      	lsls	r2, r7, #29
  40787e:	d40a      	bmi.n	407896 <_svfiprintf_r+0x744>
  407880:	9d05      	ldr	r5, [sp, #20]
  407882:	9804      	ldr	r0, [sp, #16]
  407884:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407886:	4284      	cmp	r4, r0
  407888:	bfac      	ite	ge
  40788a:	192d      	addge	r5, r5, r4
  40788c:	182d      	addlt	r5, r5, r0
  40788e:	9505      	str	r5, [sp, #20]
  407890:	2b00      	cmp	r3, #0
  407892:	d035      	beq.n	407900 <_svfiprintf_r+0x7ae>
  407894:	e02e      	b.n	4078f4 <_svfiprintf_r+0x7a2>
  407896:	9904      	ldr	r1, [sp, #16]
  407898:	1b0d      	subs	r5, r1, r4
  40789a:	2d00      	cmp	r5, #0
  40789c:	ddf0      	ble.n	407880 <_svfiprintf_r+0x72e>
  40789e:	4a1b      	ldr	r2, [pc, #108]	; (40790c <_svfiprintf_r+0x7ba>)
  4078a0:	2d10      	cmp	r5, #16
  4078a2:	601a      	str	r2, [r3, #0]
  4078a4:	dd15      	ble.n	4078d2 <_svfiprintf_r+0x780>
  4078a6:	2210      	movs	r2, #16
  4078a8:	605a      	str	r2, [r3, #4]
  4078aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4078ac:	3210      	adds	r2, #16
  4078ae:	9211      	str	r2, [sp, #68]	; 0x44
  4078b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4078b2:	3201      	adds	r2, #1
  4078b4:	2a07      	cmp	r2, #7
  4078b6:	9210      	str	r2, [sp, #64]	; 0x40
  4078b8:	dc01      	bgt.n	4078be <_svfiprintf_r+0x76c>
  4078ba:	3308      	adds	r3, #8
  4078bc:	e007      	b.n	4078ce <_svfiprintf_r+0x77c>
  4078be:	4658      	mov	r0, fp
  4078c0:	4641      	mov	r1, r8
  4078c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4078c4:	f7ff fbcc 	bl	407060 <__ssprint_r>
  4078c8:	2800      	cmp	r0, #0
  4078ca:	d12a      	bne.n	407922 <_svfiprintf_r+0x7d0>
  4078cc:	ab1c      	add	r3, sp, #112	; 0x70
  4078ce:	3d10      	subs	r5, #16
  4078d0:	e7e5      	b.n	40789e <_svfiprintf_r+0x74c>
  4078d2:	605d      	str	r5, [r3, #4]
  4078d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4078d6:	441d      	add	r5, r3
  4078d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4078da:	9511      	str	r5, [sp, #68]	; 0x44
  4078dc:	3301      	adds	r3, #1
  4078de:	2b07      	cmp	r3, #7
  4078e0:	9310      	str	r3, [sp, #64]	; 0x40
  4078e2:	ddcd      	ble.n	407880 <_svfiprintf_r+0x72e>
  4078e4:	4658      	mov	r0, fp
  4078e6:	4641      	mov	r1, r8
  4078e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4078ea:	f7ff fbb9 	bl	407060 <__ssprint_r>
  4078ee:	2800      	cmp	r0, #0
  4078f0:	d0c6      	beq.n	407880 <_svfiprintf_r+0x72e>
  4078f2:	e016      	b.n	407922 <_svfiprintf_r+0x7d0>
  4078f4:	4658      	mov	r0, fp
  4078f6:	4641      	mov	r1, r8
  4078f8:	aa0f      	add	r2, sp, #60	; 0x3c
  4078fa:	f7ff fbb1 	bl	407060 <__ssprint_r>
  4078fe:	b980      	cbnz	r0, 407922 <_svfiprintf_r+0x7d0>
  407900:	2300      	movs	r3, #0
  407902:	9310      	str	r3, [sp, #64]	; 0x40
  407904:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407908:	e449      	b.n	40719e <_svfiprintf_r+0x4c>
  40790a:	bf00      	nop
  40790c:	00408dc8 	.word	0x00408dc8
  407910:	00408dd8 	.word	0x00408dd8
  407914:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407916:	b123      	cbz	r3, 407922 <_svfiprintf_r+0x7d0>
  407918:	4658      	mov	r0, fp
  40791a:	4641      	mov	r1, r8
  40791c:	aa0f      	add	r2, sp, #60	; 0x3c
  40791e:	f7ff fb9f 	bl	407060 <__ssprint_r>
  407922:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  407926:	9805      	ldr	r0, [sp, #20]
  407928:	f013 0f40 	tst.w	r3, #64	; 0x40
  40792c:	bf18      	it	ne
  40792e:	f04f 30ff 	movne.w	r0, #4294967295
  407932:	b02d      	add	sp, #180	; 0xb4
  407934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407938 <__swbuf_r>:
  407938:	b570      	push	{r4, r5, r6, lr}
  40793a:	460d      	mov	r5, r1
  40793c:	4614      	mov	r4, r2
  40793e:	4606      	mov	r6, r0
  407940:	b118      	cbz	r0, 40794a <__swbuf_r+0x12>
  407942:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407944:	b90b      	cbnz	r3, 40794a <__swbuf_r+0x12>
  407946:	f7fd fea3 	bl	405690 <__sinit>
  40794a:	69a3      	ldr	r3, [r4, #24]
  40794c:	60a3      	str	r3, [r4, #8]
  40794e:	89a3      	ldrh	r3, [r4, #12]
  407950:	0719      	lsls	r1, r3, #28
  407952:	d50d      	bpl.n	407970 <__swbuf_r+0x38>
  407954:	6923      	ldr	r3, [r4, #16]
  407956:	b15b      	cbz	r3, 407970 <__swbuf_r+0x38>
  407958:	89a3      	ldrh	r3, [r4, #12]
  40795a:	b2ed      	uxtb	r5, r5
  40795c:	049a      	lsls	r2, r3, #18
  40795e:	d410      	bmi.n	407982 <__swbuf_r+0x4a>
  407960:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407964:	81a3      	strh	r3, [r4, #12]
  407966:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407968:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40796c:	6663      	str	r3, [r4, #100]	; 0x64
  40796e:	e008      	b.n	407982 <__swbuf_r+0x4a>
  407970:	4630      	mov	r0, r6
  407972:	4621      	mov	r1, r4
  407974:	f7fc ff0e 	bl	404794 <__swsetup_r>
  407978:	2800      	cmp	r0, #0
  40797a:	d0ed      	beq.n	407958 <__swbuf_r+0x20>
  40797c:	f04f 30ff 	mov.w	r0, #4294967295
  407980:	bd70      	pop	{r4, r5, r6, pc}
  407982:	6923      	ldr	r3, [r4, #16]
  407984:	6820      	ldr	r0, [r4, #0]
  407986:	1ac0      	subs	r0, r0, r3
  407988:	6963      	ldr	r3, [r4, #20]
  40798a:	4298      	cmp	r0, r3
  40798c:	db05      	blt.n	40799a <__swbuf_r+0x62>
  40798e:	4630      	mov	r0, r6
  407990:	4621      	mov	r1, r4
  407992:	f7fd fe34 	bl	4055fe <_fflush_r>
  407996:	2800      	cmp	r0, #0
  407998:	d1f0      	bne.n	40797c <__swbuf_r+0x44>
  40799a:	68a3      	ldr	r3, [r4, #8]
  40799c:	3001      	adds	r0, #1
  40799e:	3b01      	subs	r3, #1
  4079a0:	60a3      	str	r3, [r4, #8]
  4079a2:	6823      	ldr	r3, [r4, #0]
  4079a4:	1c5a      	adds	r2, r3, #1
  4079a6:	6022      	str	r2, [r4, #0]
  4079a8:	701d      	strb	r5, [r3, #0]
  4079aa:	6963      	ldr	r3, [r4, #20]
  4079ac:	4298      	cmp	r0, r3
  4079ae:	d004      	beq.n	4079ba <__swbuf_r+0x82>
  4079b0:	89a3      	ldrh	r3, [r4, #12]
  4079b2:	07db      	lsls	r3, r3, #31
  4079b4:	d507      	bpl.n	4079c6 <__swbuf_r+0x8e>
  4079b6:	2d0a      	cmp	r5, #10
  4079b8:	d105      	bne.n	4079c6 <__swbuf_r+0x8e>
  4079ba:	4630      	mov	r0, r6
  4079bc:	4621      	mov	r1, r4
  4079be:	f7fd fe1e 	bl	4055fe <_fflush_r>
  4079c2:	2800      	cmp	r0, #0
  4079c4:	d1da      	bne.n	40797c <__swbuf_r+0x44>
  4079c6:	4628      	mov	r0, r5
  4079c8:	bd70      	pop	{r4, r5, r6, pc}

004079ca <__swbuf>:
  4079ca:	460a      	mov	r2, r1
  4079cc:	4902      	ldr	r1, [pc, #8]	; (4079d8 <__swbuf+0xe>)
  4079ce:	4603      	mov	r3, r0
  4079d0:	6808      	ldr	r0, [r1, #0]
  4079d2:	4619      	mov	r1, r3
  4079d4:	f7ff bfb0 	b.w	407938 <__swbuf_r>
  4079d8:	200000e8 	.word	0x200000e8

004079dc <_wcrtomb_r>:
  4079dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079e0:	461d      	mov	r5, r3
  4079e2:	4b10      	ldr	r3, [pc, #64]	; (407a24 <_wcrtomb_r+0x48>)
  4079e4:	b086      	sub	sp, #24
  4079e6:	4604      	mov	r4, r0
  4079e8:	4690      	mov	r8, r2
  4079ea:	460e      	mov	r6, r1
  4079ec:	681f      	ldr	r7, [r3, #0]
  4079ee:	b939      	cbnz	r1, 407a00 <_wcrtomb_r+0x24>
  4079f0:	f7fe fa46 	bl	405e80 <__locale_charset>
  4079f4:	9500      	str	r5, [sp, #0]
  4079f6:	4603      	mov	r3, r0
  4079f8:	a903      	add	r1, sp, #12
  4079fa:	4620      	mov	r0, r4
  4079fc:	4632      	mov	r2, r6
  4079fe:	e006      	b.n	407a0e <_wcrtomb_r+0x32>
  407a00:	f7fe fa3e 	bl	405e80 <__locale_charset>
  407a04:	9500      	str	r5, [sp, #0]
  407a06:	4603      	mov	r3, r0
  407a08:	4631      	mov	r1, r6
  407a0a:	4620      	mov	r0, r4
  407a0c:	4642      	mov	r2, r8
  407a0e:	47b8      	blx	r7
  407a10:	1c43      	adds	r3, r0, #1
  407a12:	d103      	bne.n	407a1c <_wcrtomb_r+0x40>
  407a14:	2300      	movs	r3, #0
  407a16:	602b      	str	r3, [r5, #0]
  407a18:	238a      	movs	r3, #138	; 0x8a
  407a1a:	6023      	str	r3, [r4, #0]
  407a1c:	b006      	add	sp, #24
  407a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a22:	bf00      	nop
  407a24:	200009a4 	.word	0x200009a4

00407a28 <wcrtomb>:
  407a28:	b530      	push	{r4, r5, lr}
  407a2a:	4613      	mov	r3, r2
  407a2c:	4a04      	ldr	r2, [pc, #16]	; (407a40 <wcrtomb+0x18>)
  407a2e:	4605      	mov	r5, r0
  407a30:	460c      	mov	r4, r1
  407a32:	6810      	ldr	r0, [r2, #0]
  407a34:	4629      	mov	r1, r5
  407a36:	4622      	mov	r2, r4
  407a38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  407a3c:	f7ff bfce 	b.w	4079dc <_wcrtomb_r>
  407a40:	200000e8 	.word	0x200000e8

00407a44 <__ascii_wctomb>:
  407a44:	b149      	cbz	r1, 407a5a <__ascii_wctomb+0x16>
  407a46:	2aff      	cmp	r2, #255	; 0xff
  407a48:	d904      	bls.n	407a54 <__ascii_wctomb+0x10>
  407a4a:	238a      	movs	r3, #138	; 0x8a
  407a4c:	6003      	str	r3, [r0, #0]
  407a4e:	f04f 30ff 	mov.w	r0, #4294967295
  407a52:	4770      	bx	lr
  407a54:	700a      	strb	r2, [r1, #0]
  407a56:	2001      	movs	r0, #1
  407a58:	4770      	bx	lr
  407a5a:	4608      	mov	r0, r1
  407a5c:	4770      	bx	lr

00407a5e <_wctomb_r>:
  407a5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407a62:	4698      	mov	r8, r3
  407a64:	4b08      	ldr	r3, [pc, #32]	; (407a88 <_wctomb_r+0x2a>)
  407a66:	4605      	mov	r5, r0
  407a68:	681c      	ldr	r4, [r3, #0]
  407a6a:	460f      	mov	r7, r1
  407a6c:	4616      	mov	r6, r2
  407a6e:	f7fe fa07 	bl	405e80 <__locale_charset>
  407a72:	f8cd 8000 	str.w	r8, [sp]
  407a76:	4603      	mov	r3, r0
  407a78:	4639      	mov	r1, r7
  407a7a:	4628      	mov	r0, r5
  407a7c:	4632      	mov	r2, r6
  407a7e:	47a0      	blx	r4
  407a80:	b002      	add	sp, #8
  407a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a86:	bf00      	nop
  407a88:	200009a4 	.word	0x200009a4

00407a8c <_write_r>:
  407a8c:	b538      	push	{r3, r4, r5, lr}
  407a8e:	4c07      	ldr	r4, [pc, #28]	; (407aac <_write_r+0x20>)
  407a90:	4605      	mov	r5, r0
  407a92:	2000      	movs	r0, #0
  407a94:	6020      	str	r0, [r4, #0]
  407a96:	4608      	mov	r0, r1
  407a98:	4611      	mov	r1, r2
  407a9a:	461a      	mov	r2, r3
  407a9c:	f7f8 ff8c 	bl	4009b8 <_write>
  407aa0:	1c43      	adds	r3, r0, #1
  407aa2:	d102      	bne.n	407aaa <_write_r+0x1e>
  407aa4:	6823      	ldr	r3, [r4, #0]
  407aa6:	b103      	cbz	r3, 407aaa <_write_r+0x1e>
  407aa8:	602b      	str	r3, [r5, #0]
  407aaa:	bd38      	pop	{r3, r4, r5, pc}
  407aac:	20000c20 	.word	0x20000c20

00407ab0 <__register_exitproc>:
  407ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407ab4:	4698      	mov	r8, r3
  407ab6:	4b22      	ldr	r3, [pc, #136]	; (407b40 <__register_exitproc+0x90>)
  407ab8:	4606      	mov	r6, r0
  407aba:	681c      	ldr	r4, [r3, #0]
  407abc:	460f      	mov	r7, r1
  407abe:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  407ac2:	4691      	mov	r9, r2
  407ac4:	b918      	cbnz	r0, 407ace <__register_exitproc+0x1e>
  407ac6:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  407aca:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407ace:	6843      	ldr	r3, [r0, #4]
  407ad0:	2b1f      	cmp	r3, #31
  407ad2:	dd16      	ble.n	407b02 <__register_exitproc+0x52>
  407ad4:	4b1b      	ldr	r3, [pc, #108]	; (407b44 <__register_exitproc+0x94>)
  407ad6:	b91b      	cbnz	r3, 407ae0 <__register_exitproc+0x30>
  407ad8:	f04f 30ff 	mov.w	r0, #4294967295
  407adc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407ae0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407ae4:	f7fe fa52 	bl	405f8c <malloc>
  407ae8:	2800      	cmp	r0, #0
  407aea:	d0f5      	beq.n	407ad8 <__register_exitproc+0x28>
  407aec:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  407af0:	2500      	movs	r5, #0
  407af2:	6045      	str	r5, [r0, #4]
  407af4:	6001      	str	r1, [r0, #0]
  407af6:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407afa:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  407afe:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  407b02:	6844      	ldr	r4, [r0, #4]
  407b04:	b1a6      	cbz	r6, 407b30 <__register_exitproc+0x80>
  407b06:	2201      	movs	r2, #1
  407b08:	40a2      	lsls	r2, r4
  407b0a:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  407b0e:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  407b12:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  407b16:	2e02      	cmp	r6, #2
  407b18:	ea41 0102 	orr.w	r1, r1, r2
  407b1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407b20:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  407b24:	d104      	bne.n	407b30 <__register_exitproc+0x80>
  407b26:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  407b2a:	431a      	orrs	r2, r3
  407b2c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  407b30:	1c63      	adds	r3, r4, #1
  407b32:	3402      	adds	r4, #2
  407b34:	6043      	str	r3, [r0, #4]
  407b36:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  407b3a:	2000      	movs	r0, #0
  407b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b40:	00408c10 	.word	0x00408c10
  407b44:	00405f8d 	.word	0x00405f8d

00407b48 <_calloc_r>:
  407b48:	b510      	push	{r4, lr}
  407b4a:	4351      	muls	r1, r2
  407b4c:	f7fe fa2e 	bl	405fac <_malloc_r>
  407b50:	4604      	mov	r4, r0
  407b52:	b320      	cbz	r0, 407b9e <_calloc_r+0x56>
  407b54:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407b58:	f022 0203 	bic.w	r2, r2, #3
  407b5c:	3a04      	subs	r2, #4
  407b5e:	2a24      	cmp	r2, #36	; 0x24
  407b60:	d81a      	bhi.n	407b98 <_calloc_r+0x50>
  407b62:	2a13      	cmp	r2, #19
  407b64:	d912      	bls.n	407b8c <_calloc_r+0x44>
  407b66:	2100      	movs	r1, #0
  407b68:	2a1b      	cmp	r2, #27
  407b6a:	6001      	str	r1, [r0, #0]
  407b6c:	6041      	str	r1, [r0, #4]
  407b6e:	d802      	bhi.n	407b76 <_calloc_r+0x2e>
  407b70:	f100 0308 	add.w	r3, r0, #8
  407b74:	e00b      	b.n	407b8e <_calloc_r+0x46>
  407b76:	2a24      	cmp	r2, #36	; 0x24
  407b78:	6081      	str	r1, [r0, #8]
  407b7a:	60c1      	str	r1, [r0, #12]
  407b7c:	bf11      	iteee	ne
  407b7e:	f100 0310 	addne.w	r3, r0, #16
  407b82:	6101      	streq	r1, [r0, #16]
  407b84:	f100 0318 	addeq.w	r3, r0, #24
  407b88:	6141      	streq	r1, [r0, #20]
  407b8a:	e000      	b.n	407b8e <_calloc_r+0x46>
  407b8c:	4603      	mov	r3, r0
  407b8e:	2200      	movs	r2, #0
  407b90:	601a      	str	r2, [r3, #0]
  407b92:	605a      	str	r2, [r3, #4]
  407b94:	609a      	str	r2, [r3, #8]
  407b96:	e002      	b.n	407b9e <_calloc_r+0x56>
  407b98:	2100      	movs	r1, #0
  407b9a:	f7fb f8f9 	bl	402d90 <memset>
  407b9e:	4620      	mov	r0, r4
  407ba0:	bd10      	pop	{r4, pc}
	...

00407ba4 <_close_r>:
  407ba4:	b538      	push	{r3, r4, r5, lr}
  407ba6:	4c06      	ldr	r4, [pc, #24]	; (407bc0 <_close_r+0x1c>)
  407ba8:	2300      	movs	r3, #0
  407baa:	4605      	mov	r5, r0
  407bac:	4608      	mov	r0, r1
  407bae:	6023      	str	r3, [r4, #0]
  407bb0:	f7f9 fe82 	bl	4018b8 <_close>
  407bb4:	1c43      	adds	r3, r0, #1
  407bb6:	d102      	bne.n	407bbe <_close_r+0x1a>
  407bb8:	6823      	ldr	r3, [r4, #0]
  407bba:	b103      	cbz	r3, 407bbe <_close_r+0x1a>
  407bbc:	602b      	str	r3, [r5, #0]
  407bbe:	bd38      	pop	{r3, r4, r5, pc}
  407bc0:	20000c20 	.word	0x20000c20

00407bc4 <_fclose_r>:
  407bc4:	b570      	push	{r4, r5, r6, lr}
  407bc6:	4605      	mov	r5, r0
  407bc8:	460c      	mov	r4, r1
  407bca:	b909      	cbnz	r1, 407bd0 <_fclose_r+0xc>
  407bcc:	2000      	movs	r0, #0
  407bce:	bd70      	pop	{r4, r5, r6, pc}
  407bd0:	b118      	cbz	r0, 407bda <_fclose_r+0x16>
  407bd2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407bd4:	b90b      	cbnz	r3, 407bda <_fclose_r+0x16>
  407bd6:	f7fd fd5b 	bl	405690 <__sinit>
  407bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407bde:	2b00      	cmp	r3, #0
  407be0:	d0f4      	beq.n	407bcc <_fclose_r+0x8>
  407be2:	4628      	mov	r0, r5
  407be4:	4621      	mov	r1, r4
  407be6:	f7fd fd0a 	bl	4055fe <_fflush_r>
  407bea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407bec:	4606      	mov	r6, r0
  407bee:	b133      	cbz	r3, 407bfe <_fclose_r+0x3a>
  407bf0:	4628      	mov	r0, r5
  407bf2:	69e1      	ldr	r1, [r4, #28]
  407bf4:	4798      	blx	r3
  407bf6:	2800      	cmp	r0, #0
  407bf8:	bfb8      	it	lt
  407bfa:	f04f 36ff 	movlt.w	r6, #4294967295
  407bfe:	89a3      	ldrh	r3, [r4, #12]
  407c00:	061b      	lsls	r3, r3, #24
  407c02:	d503      	bpl.n	407c0c <_fclose_r+0x48>
  407c04:	4628      	mov	r0, r5
  407c06:	6921      	ldr	r1, [r4, #16]
  407c08:	f7fd fedc 	bl	4059c4 <_free_r>
  407c0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407c0e:	b141      	cbz	r1, 407c22 <_fclose_r+0x5e>
  407c10:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407c14:	4299      	cmp	r1, r3
  407c16:	d002      	beq.n	407c1e <_fclose_r+0x5a>
  407c18:	4628      	mov	r0, r5
  407c1a:	f7fd fed3 	bl	4059c4 <_free_r>
  407c1e:	2300      	movs	r3, #0
  407c20:	6323      	str	r3, [r4, #48]	; 0x30
  407c22:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407c24:	b121      	cbz	r1, 407c30 <_fclose_r+0x6c>
  407c26:	4628      	mov	r0, r5
  407c28:	f7fd fecc 	bl	4059c4 <_free_r>
  407c2c:	2300      	movs	r3, #0
  407c2e:	6463      	str	r3, [r4, #68]	; 0x44
  407c30:	f7fd fde0 	bl	4057f4 <__sfp_lock_acquire>
  407c34:	2300      	movs	r3, #0
  407c36:	81a3      	strh	r3, [r4, #12]
  407c38:	f7fd fddd 	bl	4057f6 <__sfp_lock_release>
  407c3c:	4630      	mov	r0, r6
  407c3e:	bd70      	pop	{r4, r5, r6, pc}

00407c40 <fclose>:
  407c40:	4b02      	ldr	r3, [pc, #8]	; (407c4c <fclose+0xc>)
  407c42:	4601      	mov	r1, r0
  407c44:	6818      	ldr	r0, [r3, #0]
  407c46:	f7ff bfbd 	b.w	407bc4 <_fclose_r>
  407c4a:	bf00      	nop
  407c4c:	200000e8 	.word	0x200000e8

00407c50 <_fstat_r>:
  407c50:	b538      	push	{r3, r4, r5, lr}
  407c52:	4c07      	ldr	r4, [pc, #28]	; (407c70 <_fstat_r+0x20>)
  407c54:	2300      	movs	r3, #0
  407c56:	4605      	mov	r5, r0
  407c58:	4608      	mov	r0, r1
  407c5a:	4611      	mov	r1, r2
  407c5c:	6023      	str	r3, [r4, #0]
  407c5e:	f7f9 fe2f 	bl	4018c0 <_fstat>
  407c62:	1c43      	adds	r3, r0, #1
  407c64:	d102      	bne.n	407c6c <_fstat_r+0x1c>
  407c66:	6823      	ldr	r3, [r4, #0]
  407c68:	b103      	cbz	r3, 407c6c <_fstat_r+0x1c>
  407c6a:	602b      	str	r3, [r5, #0]
  407c6c:	bd38      	pop	{r3, r4, r5, pc}
  407c6e:	bf00      	nop
  407c70:	20000c20 	.word	0x20000c20

00407c74 <_isatty_r>:
  407c74:	b538      	push	{r3, r4, r5, lr}
  407c76:	4c06      	ldr	r4, [pc, #24]	; (407c90 <_isatty_r+0x1c>)
  407c78:	2300      	movs	r3, #0
  407c7a:	4605      	mov	r5, r0
  407c7c:	4608      	mov	r0, r1
  407c7e:	6023      	str	r3, [r4, #0]
  407c80:	f7f9 fe24 	bl	4018cc <_isatty>
  407c84:	1c43      	adds	r3, r0, #1
  407c86:	d102      	bne.n	407c8e <_isatty_r+0x1a>
  407c88:	6823      	ldr	r3, [r4, #0]
  407c8a:	b103      	cbz	r3, 407c8e <_isatty_r+0x1a>
  407c8c:	602b      	str	r3, [r5, #0]
  407c8e:	bd38      	pop	{r3, r4, r5, pc}
  407c90:	20000c20 	.word	0x20000c20

00407c94 <_lseek_r>:
  407c94:	b538      	push	{r3, r4, r5, lr}
  407c96:	4c07      	ldr	r4, [pc, #28]	; (407cb4 <_lseek_r+0x20>)
  407c98:	4605      	mov	r5, r0
  407c9a:	2000      	movs	r0, #0
  407c9c:	6020      	str	r0, [r4, #0]
  407c9e:	4608      	mov	r0, r1
  407ca0:	4611      	mov	r1, r2
  407ca2:	461a      	mov	r2, r3
  407ca4:	f7f9 fe14 	bl	4018d0 <_lseek>
  407ca8:	1c43      	adds	r3, r0, #1
  407caa:	d102      	bne.n	407cb2 <_lseek_r+0x1e>
  407cac:	6823      	ldr	r3, [r4, #0]
  407cae:	b103      	cbz	r3, 407cb2 <_lseek_r+0x1e>
  407cb0:	602b      	str	r3, [r5, #0]
  407cb2:	bd38      	pop	{r3, r4, r5, pc}
  407cb4:	20000c20 	.word	0x20000c20

00407cb8 <_read_r>:
  407cb8:	b538      	push	{r3, r4, r5, lr}
  407cba:	4c07      	ldr	r4, [pc, #28]	; (407cd8 <_read_r+0x20>)
  407cbc:	4605      	mov	r5, r0
  407cbe:	2000      	movs	r0, #0
  407cc0:	6020      	str	r0, [r4, #0]
  407cc2:	4608      	mov	r0, r1
  407cc4:	4611      	mov	r1, r2
  407cc6:	461a      	mov	r2, r3
  407cc8:	f7f8 fad4 	bl	400274 <_read>
  407ccc:	1c43      	adds	r3, r0, #1
  407cce:	d102      	bne.n	407cd6 <_read_r+0x1e>
  407cd0:	6823      	ldr	r3, [r4, #0]
  407cd2:	b103      	cbz	r3, 407cd6 <_read_r+0x1e>
  407cd4:	602b      	str	r3, [r5, #0]
  407cd6:	bd38      	pop	{r3, r4, r5, pc}
  407cd8:	20000c20 	.word	0x20000c20

00407cdc <__gedf2>:
  407cdc:	f04f 3cff 	mov.w	ip, #4294967295
  407ce0:	e006      	b.n	407cf0 <__cmpdf2+0x4>
  407ce2:	bf00      	nop

00407ce4 <__ledf2>:
  407ce4:	f04f 0c01 	mov.w	ip, #1
  407ce8:	e002      	b.n	407cf0 <__cmpdf2+0x4>
  407cea:	bf00      	nop

00407cec <__cmpdf2>:
  407cec:	f04f 0c01 	mov.w	ip, #1
  407cf0:	f84d cd04 	str.w	ip, [sp, #-4]!
  407cf4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407cfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407d00:	bf18      	it	ne
  407d02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407d06:	d01b      	beq.n	407d40 <__cmpdf2+0x54>
  407d08:	b001      	add	sp, #4
  407d0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407d0e:	bf0c      	ite	eq
  407d10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407d14:	ea91 0f03 	teqne	r1, r3
  407d18:	bf02      	ittt	eq
  407d1a:	ea90 0f02 	teqeq	r0, r2
  407d1e:	2000      	moveq	r0, #0
  407d20:	4770      	bxeq	lr
  407d22:	f110 0f00 	cmn.w	r0, #0
  407d26:	ea91 0f03 	teq	r1, r3
  407d2a:	bf58      	it	pl
  407d2c:	4299      	cmppl	r1, r3
  407d2e:	bf08      	it	eq
  407d30:	4290      	cmpeq	r0, r2
  407d32:	bf2c      	ite	cs
  407d34:	17d8      	asrcs	r0, r3, #31
  407d36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407d3a:	f040 0001 	orr.w	r0, r0, #1
  407d3e:	4770      	bx	lr
  407d40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407d44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407d48:	d102      	bne.n	407d50 <__cmpdf2+0x64>
  407d4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407d4e:	d107      	bne.n	407d60 <__cmpdf2+0x74>
  407d50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407d54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407d58:	d1d6      	bne.n	407d08 <__cmpdf2+0x1c>
  407d5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407d5e:	d0d3      	beq.n	407d08 <__cmpdf2+0x1c>
  407d60:	f85d 0b04 	ldr.w	r0, [sp], #4
  407d64:	4770      	bx	lr
  407d66:	bf00      	nop

00407d68 <__aeabi_cdrcmple>:
  407d68:	4684      	mov	ip, r0
  407d6a:	4610      	mov	r0, r2
  407d6c:	4662      	mov	r2, ip
  407d6e:	468c      	mov	ip, r1
  407d70:	4619      	mov	r1, r3
  407d72:	4663      	mov	r3, ip
  407d74:	e000      	b.n	407d78 <__aeabi_cdcmpeq>
  407d76:	bf00      	nop

00407d78 <__aeabi_cdcmpeq>:
  407d78:	b501      	push	{r0, lr}
  407d7a:	f7ff ffb7 	bl	407cec <__cmpdf2>
  407d7e:	2800      	cmp	r0, #0
  407d80:	bf48      	it	mi
  407d82:	f110 0f00 	cmnmi.w	r0, #0
  407d86:	bd01      	pop	{r0, pc}

00407d88 <__aeabi_dcmpeq>:
  407d88:	f84d ed08 	str.w	lr, [sp, #-8]!
  407d8c:	f7ff fff4 	bl	407d78 <__aeabi_cdcmpeq>
  407d90:	bf0c      	ite	eq
  407d92:	2001      	moveq	r0, #1
  407d94:	2000      	movne	r0, #0
  407d96:	f85d fb08 	ldr.w	pc, [sp], #8
  407d9a:	bf00      	nop

00407d9c <__aeabi_dcmplt>:
  407d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407da0:	f7ff ffea 	bl	407d78 <__aeabi_cdcmpeq>
  407da4:	bf34      	ite	cc
  407da6:	2001      	movcc	r0, #1
  407da8:	2000      	movcs	r0, #0
  407daa:	f85d fb08 	ldr.w	pc, [sp], #8
  407dae:	bf00      	nop

00407db0 <__aeabi_dcmple>:
  407db0:	f84d ed08 	str.w	lr, [sp, #-8]!
  407db4:	f7ff ffe0 	bl	407d78 <__aeabi_cdcmpeq>
  407db8:	bf94      	ite	ls
  407dba:	2001      	movls	r0, #1
  407dbc:	2000      	movhi	r0, #0
  407dbe:	f85d fb08 	ldr.w	pc, [sp], #8
  407dc2:	bf00      	nop

00407dc4 <__aeabi_dcmpge>:
  407dc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  407dc8:	f7ff ffce 	bl	407d68 <__aeabi_cdrcmple>
  407dcc:	bf94      	ite	ls
  407dce:	2001      	movls	r0, #1
  407dd0:	2000      	movhi	r0, #0
  407dd2:	f85d fb08 	ldr.w	pc, [sp], #8
  407dd6:	bf00      	nop

00407dd8 <__aeabi_dcmpgt>:
  407dd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407ddc:	f7ff ffc4 	bl	407d68 <__aeabi_cdrcmple>
  407de0:	bf34      	ite	cc
  407de2:	2001      	movcc	r0, #1
  407de4:	2000      	movcs	r0, #0
  407de6:	f85d fb08 	ldr.w	pc, [sp], #8
  407dea:	bf00      	nop

00407dec <__aeabi_d2iz>:
  407dec:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407df0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407df4:	d215      	bcs.n	407e22 <__aeabi_d2iz+0x36>
  407df6:	d511      	bpl.n	407e1c <__aeabi_d2iz+0x30>
  407df8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407dfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407e00:	d912      	bls.n	407e28 <__aeabi_d2iz+0x3c>
  407e02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407e06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407e0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407e0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407e12:	fa23 f002 	lsr.w	r0, r3, r2
  407e16:	bf18      	it	ne
  407e18:	4240      	negne	r0, r0
  407e1a:	4770      	bx	lr
  407e1c:	f04f 0000 	mov.w	r0, #0
  407e20:	4770      	bx	lr
  407e22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407e26:	d105      	bne.n	407e34 <__aeabi_d2iz+0x48>
  407e28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407e2c:	bf08      	it	eq
  407e2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407e32:	4770      	bx	lr
  407e34:	f04f 0000 	mov.w	r0, #0
  407e38:	4770      	bx	lr
  407e3a:	bf00      	nop

00407e3c <__aeabi_uldivmod>:
  407e3c:	b94b      	cbnz	r3, 407e52 <__aeabi_uldivmod+0x16>
  407e3e:	b942      	cbnz	r2, 407e52 <__aeabi_uldivmod+0x16>
  407e40:	2900      	cmp	r1, #0
  407e42:	bf08      	it	eq
  407e44:	2800      	cmpeq	r0, #0
  407e46:	d002      	beq.n	407e4e <__aeabi_uldivmod+0x12>
  407e48:	f04f 31ff 	mov.w	r1, #4294967295
  407e4c:	4608      	mov	r0, r1
  407e4e:	f000 b83b 	b.w	407ec8 <__aeabi_idiv0>
  407e52:	b082      	sub	sp, #8
  407e54:	46ec      	mov	ip, sp
  407e56:	e92d 5000 	stmdb	sp!, {ip, lr}
  407e5a:	f000 f81d 	bl	407e98 <__gnu_uldivmod_helper>
  407e5e:	f8dd e004 	ldr.w	lr, [sp, #4]
  407e62:	b002      	add	sp, #8
  407e64:	bc0c      	pop	{r2, r3}
  407e66:	4770      	bx	lr

00407e68 <__gnu_ldivmod_helper>:
  407e68:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407e6c:	9e08      	ldr	r6, [sp, #32]
  407e6e:	4614      	mov	r4, r2
  407e70:	461d      	mov	r5, r3
  407e72:	4680      	mov	r8, r0
  407e74:	4689      	mov	r9, r1
  407e76:	f000 f829 	bl	407ecc <__divdi3>
  407e7a:	fb04 f301 	mul.w	r3, r4, r1
  407e7e:	fba4 ab00 	umull	sl, fp, r4, r0
  407e82:	fb00 3205 	mla	r2, r0, r5, r3
  407e86:	4493      	add	fp, r2
  407e88:	ebb8 080a 	subs.w	r8, r8, sl
  407e8c:	eb69 090b 	sbc.w	r9, r9, fp
  407e90:	e9c6 8900 	strd	r8, r9, [r6]
  407e94:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407e98 <__gnu_uldivmod_helper>:
  407e98:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407e9c:	9e08      	ldr	r6, [sp, #32]
  407e9e:	4614      	mov	r4, r2
  407ea0:	461d      	mov	r5, r3
  407ea2:	4680      	mov	r8, r0
  407ea4:	4689      	mov	r9, r1
  407ea6:	f000 f961 	bl	40816c <__udivdi3>
  407eaa:	fb00 f505 	mul.w	r5, r0, r5
  407eae:	fba0 ab04 	umull	sl, fp, r0, r4
  407eb2:	fb04 5401 	mla	r4, r4, r1, r5
  407eb6:	44a3      	add	fp, r4
  407eb8:	ebb8 080a 	subs.w	r8, r8, sl
  407ebc:	eb69 090b 	sbc.w	r9, r9, fp
  407ec0:	e9c6 8900 	strd	r8, r9, [r6]
  407ec4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407ec8 <__aeabi_idiv0>:
  407ec8:	4770      	bx	lr
  407eca:	bf00      	nop

00407ecc <__divdi3>:
  407ecc:	2900      	cmp	r1, #0
  407ece:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407ed2:	f2c0 80a1 	blt.w	408018 <__divdi3+0x14c>
  407ed6:	2400      	movs	r4, #0
  407ed8:	2b00      	cmp	r3, #0
  407eda:	f2c0 8098 	blt.w	40800e <__divdi3+0x142>
  407ede:	4615      	mov	r5, r2
  407ee0:	4606      	mov	r6, r0
  407ee2:	460f      	mov	r7, r1
  407ee4:	2b00      	cmp	r3, #0
  407ee6:	d13f      	bne.n	407f68 <__divdi3+0x9c>
  407ee8:	428a      	cmp	r2, r1
  407eea:	d958      	bls.n	407f9e <__divdi3+0xd2>
  407eec:	fab2 f382 	clz	r3, r2
  407ef0:	b14b      	cbz	r3, 407f06 <__divdi3+0x3a>
  407ef2:	f1c3 0220 	rsb	r2, r3, #32
  407ef6:	fa01 f703 	lsl.w	r7, r1, r3
  407efa:	fa20 f202 	lsr.w	r2, r0, r2
  407efe:	409d      	lsls	r5, r3
  407f00:	fa00 f603 	lsl.w	r6, r0, r3
  407f04:	4317      	orrs	r7, r2
  407f06:	0c29      	lsrs	r1, r5, #16
  407f08:	fbb7 f2f1 	udiv	r2, r7, r1
  407f0c:	fb01 7712 	mls	r7, r1, r2, r7
  407f10:	b2a8      	uxth	r0, r5
  407f12:	fb00 f302 	mul.w	r3, r0, r2
  407f16:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  407f1a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  407f1e:	42bb      	cmp	r3, r7
  407f20:	d909      	bls.n	407f36 <__divdi3+0x6a>
  407f22:	197f      	adds	r7, r7, r5
  407f24:	f102 3cff 	add.w	ip, r2, #4294967295
  407f28:	f080 8105 	bcs.w	408136 <__divdi3+0x26a>
  407f2c:	42bb      	cmp	r3, r7
  407f2e:	f240 8102 	bls.w	408136 <__divdi3+0x26a>
  407f32:	3a02      	subs	r2, #2
  407f34:	442f      	add	r7, r5
  407f36:	1aff      	subs	r7, r7, r3
  407f38:	fbb7 f3f1 	udiv	r3, r7, r1
  407f3c:	fb01 7113 	mls	r1, r1, r3, r7
  407f40:	fb00 f003 	mul.w	r0, r0, r3
  407f44:	b2b6      	uxth	r6, r6
  407f46:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  407f4a:	4288      	cmp	r0, r1
  407f4c:	d908      	bls.n	407f60 <__divdi3+0x94>
  407f4e:	1949      	adds	r1, r1, r5
  407f50:	f103 37ff 	add.w	r7, r3, #4294967295
  407f54:	f080 80f1 	bcs.w	40813a <__divdi3+0x26e>
  407f58:	4288      	cmp	r0, r1
  407f5a:	f240 80ee 	bls.w	40813a <__divdi3+0x26e>
  407f5e:	3b02      	subs	r3, #2
  407f60:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407f64:	2300      	movs	r3, #0
  407f66:	e003      	b.n	407f70 <__divdi3+0xa4>
  407f68:	428b      	cmp	r3, r1
  407f6a:	d90a      	bls.n	407f82 <__divdi3+0xb6>
  407f6c:	2300      	movs	r3, #0
  407f6e:	461a      	mov	r2, r3
  407f70:	4610      	mov	r0, r2
  407f72:	4619      	mov	r1, r3
  407f74:	b114      	cbz	r4, 407f7c <__divdi3+0xb0>
  407f76:	4240      	negs	r0, r0
  407f78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407f7c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407f80:	4770      	bx	lr
  407f82:	fab3 f883 	clz	r8, r3
  407f86:	f1b8 0f00 	cmp.w	r8, #0
  407f8a:	f040 8088 	bne.w	40809e <__divdi3+0x1d2>
  407f8e:	428b      	cmp	r3, r1
  407f90:	d302      	bcc.n	407f98 <__divdi3+0xcc>
  407f92:	4282      	cmp	r2, r0
  407f94:	f200 80e2 	bhi.w	40815c <__divdi3+0x290>
  407f98:	2300      	movs	r3, #0
  407f9a:	2201      	movs	r2, #1
  407f9c:	e7e8      	b.n	407f70 <__divdi3+0xa4>
  407f9e:	b912      	cbnz	r2, 407fa6 <__divdi3+0xda>
  407fa0:	2301      	movs	r3, #1
  407fa2:	fbb3 f5f2 	udiv	r5, r3, r2
  407fa6:	fab5 f285 	clz	r2, r5
  407faa:	2a00      	cmp	r2, #0
  407fac:	d13a      	bne.n	408024 <__divdi3+0x158>
  407fae:	1b7f      	subs	r7, r7, r5
  407fb0:	0c28      	lsrs	r0, r5, #16
  407fb2:	fa1f fc85 	uxth.w	ip, r5
  407fb6:	2301      	movs	r3, #1
  407fb8:	fbb7 f1f0 	udiv	r1, r7, r0
  407fbc:	fb00 7711 	mls	r7, r0, r1, r7
  407fc0:	fb0c f201 	mul.w	r2, ip, r1
  407fc4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  407fc8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  407fcc:	42ba      	cmp	r2, r7
  407fce:	d907      	bls.n	407fe0 <__divdi3+0x114>
  407fd0:	197f      	adds	r7, r7, r5
  407fd2:	f101 38ff 	add.w	r8, r1, #4294967295
  407fd6:	d202      	bcs.n	407fde <__divdi3+0x112>
  407fd8:	42ba      	cmp	r2, r7
  407fda:	f200 80c4 	bhi.w	408166 <__divdi3+0x29a>
  407fde:	4641      	mov	r1, r8
  407fe0:	1abf      	subs	r7, r7, r2
  407fe2:	fbb7 f2f0 	udiv	r2, r7, r0
  407fe6:	fb00 7012 	mls	r0, r0, r2, r7
  407fea:	fb0c fc02 	mul.w	ip, ip, r2
  407fee:	b2b6      	uxth	r6, r6
  407ff0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  407ff4:	4584      	cmp	ip, r0
  407ff6:	d907      	bls.n	408008 <__divdi3+0x13c>
  407ff8:	1940      	adds	r0, r0, r5
  407ffa:	f102 37ff 	add.w	r7, r2, #4294967295
  407ffe:	d202      	bcs.n	408006 <__divdi3+0x13a>
  408000:	4584      	cmp	ip, r0
  408002:	f200 80ae 	bhi.w	408162 <__divdi3+0x296>
  408006:	463a      	mov	r2, r7
  408008:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40800c:	e7b0      	b.n	407f70 <__divdi3+0xa4>
  40800e:	43e4      	mvns	r4, r4
  408010:	4252      	negs	r2, r2
  408012:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408016:	e762      	b.n	407ede <__divdi3+0x12>
  408018:	4240      	negs	r0, r0
  40801a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40801e:	f04f 34ff 	mov.w	r4, #4294967295
  408022:	e759      	b.n	407ed8 <__divdi3+0xc>
  408024:	4095      	lsls	r5, r2
  408026:	f1c2 0920 	rsb	r9, r2, #32
  40802a:	fa27 f109 	lsr.w	r1, r7, r9
  40802e:	fa26 f909 	lsr.w	r9, r6, r9
  408032:	4097      	lsls	r7, r2
  408034:	0c28      	lsrs	r0, r5, #16
  408036:	fbb1 f8f0 	udiv	r8, r1, r0
  40803a:	fb00 1118 	mls	r1, r0, r8, r1
  40803e:	fa1f fc85 	uxth.w	ip, r5
  408042:	fb0c f308 	mul.w	r3, ip, r8
  408046:	ea49 0907 	orr.w	r9, r9, r7
  40804a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40804e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  408052:	428b      	cmp	r3, r1
  408054:	fa06 f602 	lsl.w	r6, r6, r2
  408058:	d908      	bls.n	40806c <__divdi3+0x1a0>
  40805a:	1949      	adds	r1, r1, r5
  40805c:	f108 32ff 	add.w	r2, r8, #4294967295
  408060:	d27a      	bcs.n	408158 <__divdi3+0x28c>
  408062:	428b      	cmp	r3, r1
  408064:	d978      	bls.n	408158 <__divdi3+0x28c>
  408066:	f1a8 0802 	sub.w	r8, r8, #2
  40806a:	4429      	add	r1, r5
  40806c:	1ac9      	subs	r1, r1, r3
  40806e:	fbb1 f3f0 	udiv	r3, r1, r0
  408072:	fb00 1713 	mls	r7, r0, r3, r1
  408076:	fb0c f203 	mul.w	r2, ip, r3
  40807a:	fa1f f989 	uxth.w	r9, r9
  40807e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  408082:	42ba      	cmp	r2, r7
  408084:	d907      	bls.n	408096 <__divdi3+0x1ca>
  408086:	197f      	adds	r7, r7, r5
  408088:	f103 31ff 	add.w	r1, r3, #4294967295
  40808c:	d260      	bcs.n	408150 <__divdi3+0x284>
  40808e:	42ba      	cmp	r2, r7
  408090:	d95e      	bls.n	408150 <__divdi3+0x284>
  408092:	3b02      	subs	r3, #2
  408094:	442f      	add	r7, r5
  408096:	1abf      	subs	r7, r7, r2
  408098:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40809c:	e78c      	b.n	407fb8 <__divdi3+0xec>
  40809e:	f1c8 0220 	rsb	r2, r8, #32
  4080a2:	fa25 f102 	lsr.w	r1, r5, r2
  4080a6:	fa03 fc08 	lsl.w	ip, r3, r8
  4080aa:	fa27 f302 	lsr.w	r3, r7, r2
  4080ae:	fa20 f202 	lsr.w	r2, r0, r2
  4080b2:	fa07 f708 	lsl.w	r7, r7, r8
  4080b6:	ea41 0c0c 	orr.w	ip, r1, ip
  4080ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
  4080be:	fbb3 f1f9 	udiv	r1, r3, r9
  4080c2:	fb09 3311 	mls	r3, r9, r1, r3
  4080c6:	fa1f fa8c 	uxth.w	sl, ip
  4080ca:	fb0a fb01 	mul.w	fp, sl, r1
  4080ce:	4317      	orrs	r7, r2
  4080d0:	0c3a      	lsrs	r2, r7, #16
  4080d2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  4080d6:	459b      	cmp	fp, r3
  4080d8:	fa05 f008 	lsl.w	r0, r5, r8
  4080dc:	d908      	bls.n	4080f0 <__divdi3+0x224>
  4080de:	eb13 030c 	adds.w	r3, r3, ip
  4080e2:	f101 32ff 	add.w	r2, r1, #4294967295
  4080e6:	d235      	bcs.n	408154 <__divdi3+0x288>
  4080e8:	459b      	cmp	fp, r3
  4080ea:	d933      	bls.n	408154 <__divdi3+0x288>
  4080ec:	3902      	subs	r1, #2
  4080ee:	4463      	add	r3, ip
  4080f0:	ebcb 0303 	rsb	r3, fp, r3
  4080f4:	fbb3 f2f9 	udiv	r2, r3, r9
  4080f8:	fb09 3312 	mls	r3, r9, r2, r3
  4080fc:	fb0a fa02 	mul.w	sl, sl, r2
  408100:	b2bf      	uxth	r7, r7
  408102:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  408106:	45ba      	cmp	sl, r7
  408108:	d908      	bls.n	40811c <__divdi3+0x250>
  40810a:	eb17 070c 	adds.w	r7, r7, ip
  40810e:	f102 33ff 	add.w	r3, r2, #4294967295
  408112:	d21b      	bcs.n	40814c <__divdi3+0x280>
  408114:	45ba      	cmp	sl, r7
  408116:	d919      	bls.n	40814c <__divdi3+0x280>
  408118:	3a02      	subs	r2, #2
  40811a:	4467      	add	r7, ip
  40811c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  408120:	fba5 0100 	umull	r0, r1, r5, r0
  408124:	ebca 0707 	rsb	r7, sl, r7
  408128:	428f      	cmp	r7, r1
  40812a:	f04f 0300 	mov.w	r3, #0
  40812e:	d30a      	bcc.n	408146 <__divdi3+0x27a>
  408130:	d005      	beq.n	40813e <__divdi3+0x272>
  408132:	462a      	mov	r2, r5
  408134:	e71c      	b.n	407f70 <__divdi3+0xa4>
  408136:	4662      	mov	r2, ip
  408138:	e6fd      	b.n	407f36 <__divdi3+0x6a>
  40813a:	463b      	mov	r3, r7
  40813c:	e710      	b.n	407f60 <__divdi3+0x94>
  40813e:	fa06 f608 	lsl.w	r6, r6, r8
  408142:	4286      	cmp	r6, r0
  408144:	d2f5      	bcs.n	408132 <__divdi3+0x266>
  408146:	1e6a      	subs	r2, r5, #1
  408148:	2300      	movs	r3, #0
  40814a:	e711      	b.n	407f70 <__divdi3+0xa4>
  40814c:	461a      	mov	r2, r3
  40814e:	e7e5      	b.n	40811c <__divdi3+0x250>
  408150:	460b      	mov	r3, r1
  408152:	e7a0      	b.n	408096 <__divdi3+0x1ca>
  408154:	4611      	mov	r1, r2
  408156:	e7cb      	b.n	4080f0 <__divdi3+0x224>
  408158:	4690      	mov	r8, r2
  40815a:	e787      	b.n	40806c <__divdi3+0x1a0>
  40815c:	4643      	mov	r3, r8
  40815e:	4642      	mov	r2, r8
  408160:	e706      	b.n	407f70 <__divdi3+0xa4>
  408162:	3a02      	subs	r2, #2
  408164:	e750      	b.n	408008 <__divdi3+0x13c>
  408166:	3902      	subs	r1, #2
  408168:	442f      	add	r7, r5
  40816a:	e739      	b.n	407fe0 <__divdi3+0x114>

0040816c <__udivdi3>:
  40816c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408170:	4614      	mov	r4, r2
  408172:	4605      	mov	r5, r0
  408174:	460e      	mov	r6, r1
  408176:	2b00      	cmp	r3, #0
  408178:	d143      	bne.n	408202 <__udivdi3+0x96>
  40817a:	428a      	cmp	r2, r1
  40817c:	d953      	bls.n	408226 <__udivdi3+0xba>
  40817e:	fab2 f782 	clz	r7, r2
  408182:	b157      	cbz	r7, 40819a <__udivdi3+0x2e>
  408184:	f1c7 0620 	rsb	r6, r7, #32
  408188:	fa20 f606 	lsr.w	r6, r0, r6
  40818c:	fa01 f307 	lsl.w	r3, r1, r7
  408190:	fa02 f407 	lsl.w	r4, r2, r7
  408194:	fa00 f507 	lsl.w	r5, r0, r7
  408198:	431e      	orrs	r6, r3
  40819a:	0c21      	lsrs	r1, r4, #16
  40819c:	fbb6 f2f1 	udiv	r2, r6, r1
  4081a0:	fb01 6612 	mls	r6, r1, r2, r6
  4081a4:	b2a0      	uxth	r0, r4
  4081a6:	fb00 f302 	mul.w	r3, r0, r2
  4081aa:	0c2f      	lsrs	r7, r5, #16
  4081ac:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4081b0:	42b3      	cmp	r3, r6
  4081b2:	d909      	bls.n	4081c8 <__udivdi3+0x5c>
  4081b4:	1936      	adds	r6, r6, r4
  4081b6:	f102 37ff 	add.w	r7, r2, #4294967295
  4081ba:	f080 80fd 	bcs.w	4083b8 <__udivdi3+0x24c>
  4081be:	42b3      	cmp	r3, r6
  4081c0:	f240 80fa 	bls.w	4083b8 <__udivdi3+0x24c>
  4081c4:	3a02      	subs	r2, #2
  4081c6:	4426      	add	r6, r4
  4081c8:	1af6      	subs	r6, r6, r3
  4081ca:	fbb6 f3f1 	udiv	r3, r6, r1
  4081ce:	fb01 6113 	mls	r1, r1, r3, r6
  4081d2:	fb00 f003 	mul.w	r0, r0, r3
  4081d6:	b2ad      	uxth	r5, r5
  4081d8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  4081dc:	4288      	cmp	r0, r1
  4081de:	d908      	bls.n	4081f2 <__udivdi3+0x86>
  4081e0:	1909      	adds	r1, r1, r4
  4081e2:	f103 36ff 	add.w	r6, r3, #4294967295
  4081e6:	f080 80e9 	bcs.w	4083bc <__udivdi3+0x250>
  4081ea:	4288      	cmp	r0, r1
  4081ec:	f240 80e6 	bls.w	4083bc <__udivdi3+0x250>
  4081f0:	3b02      	subs	r3, #2
  4081f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4081f6:	2300      	movs	r3, #0
  4081f8:	4610      	mov	r0, r2
  4081fa:	4619      	mov	r1, r3
  4081fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408200:	4770      	bx	lr
  408202:	428b      	cmp	r3, r1
  408204:	d84c      	bhi.n	4082a0 <__udivdi3+0x134>
  408206:	fab3 f683 	clz	r6, r3
  40820a:	2e00      	cmp	r6, #0
  40820c:	d14f      	bne.n	4082ae <__udivdi3+0x142>
  40820e:	428b      	cmp	r3, r1
  408210:	d302      	bcc.n	408218 <__udivdi3+0xac>
  408212:	4282      	cmp	r2, r0
  408214:	f200 80dd 	bhi.w	4083d2 <__udivdi3+0x266>
  408218:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40821c:	2300      	movs	r3, #0
  40821e:	2201      	movs	r2, #1
  408220:	4610      	mov	r0, r2
  408222:	4619      	mov	r1, r3
  408224:	4770      	bx	lr
  408226:	b912      	cbnz	r2, 40822e <__udivdi3+0xc2>
  408228:	2401      	movs	r4, #1
  40822a:	fbb4 f4f2 	udiv	r4, r4, r2
  40822e:	fab4 f284 	clz	r2, r4
  408232:	2a00      	cmp	r2, #0
  408234:	f040 8082 	bne.w	40833c <__udivdi3+0x1d0>
  408238:	1b09      	subs	r1, r1, r4
  40823a:	0c26      	lsrs	r6, r4, #16
  40823c:	b2a7      	uxth	r7, r4
  40823e:	2301      	movs	r3, #1
  408240:	fbb1 f0f6 	udiv	r0, r1, r6
  408244:	fb06 1110 	mls	r1, r6, r0, r1
  408248:	fb07 f200 	mul.w	r2, r7, r0
  40824c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  408250:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  408254:	428a      	cmp	r2, r1
  408256:	d907      	bls.n	408268 <__udivdi3+0xfc>
  408258:	1909      	adds	r1, r1, r4
  40825a:	f100 3cff 	add.w	ip, r0, #4294967295
  40825e:	d202      	bcs.n	408266 <__udivdi3+0xfa>
  408260:	428a      	cmp	r2, r1
  408262:	f200 80c8 	bhi.w	4083f6 <__udivdi3+0x28a>
  408266:	4660      	mov	r0, ip
  408268:	1a89      	subs	r1, r1, r2
  40826a:	fbb1 f2f6 	udiv	r2, r1, r6
  40826e:	fb06 1112 	mls	r1, r6, r2, r1
  408272:	fb07 f702 	mul.w	r7, r7, r2
  408276:	b2ad      	uxth	r5, r5
  408278:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40827c:	42af      	cmp	r7, r5
  40827e:	d908      	bls.n	408292 <__udivdi3+0x126>
  408280:	192c      	adds	r4, r5, r4
  408282:	f102 31ff 	add.w	r1, r2, #4294967295
  408286:	f080 809b 	bcs.w	4083c0 <__udivdi3+0x254>
  40828a:	42a7      	cmp	r7, r4
  40828c:	f240 8098 	bls.w	4083c0 <__udivdi3+0x254>
  408290:	3a02      	subs	r2, #2
  408292:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  408296:	4610      	mov	r0, r2
  408298:	4619      	mov	r1, r3
  40829a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40829e:	4770      	bx	lr
  4082a0:	2300      	movs	r3, #0
  4082a2:	461a      	mov	r2, r3
  4082a4:	4610      	mov	r0, r2
  4082a6:	4619      	mov	r1, r3
  4082a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4082ac:	4770      	bx	lr
  4082ae:	f1c6 0520 	rsb	r5, r6, #32
  4082b2:	fa22 f705 	lsr.w	r7, r2, r5
  4082b6:	fa03 f406 	lsl.w	r4, r3, r6
  4082ba:	fa21 f305 	lsr.w	r3, r1, r5
  4082be:	fa01 fb06 	lsl.w	fp, r1, r6
  4082c2:	fa20 f505 	lsr.w	r5, r0, r5
  4082c6:	433c      	orrs	r4, r7
  4082c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4082cc:	fbb3 fcf8 	udiv	ip, r3, r8
  4082d0:	fb08 331c 	mls	r3, r8, ip, r3
  4082d4:	fa1f f984 	uxth.w	r9, r4
  4082d8:	fb09 fa0c 	mul.w	sl, r9, ip
  4082dc:	ea45 0b0b 	orr.w	fp, r5, fp
  4082e0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  4082e4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4082e8:	459a      	cmp	sl, r3
  4082ea:	fa02 f206 	lsl.w	r2, r2, r6
  4082ee:	d904      	bls.n	4082fa <__udivdi3+0x18e>
  4082f0:	191b      	adds	r3, r3, r4
  4082f2:	f10c 35ff 	add.w	r5, ip, #4294967295
  4082f6:	d36f      	bcc.n	4083d8 <__udivdi3+0x26c>
  4082f8:	46ac      	mov	ip, r5
  4082fa:	ebca 0303 	rsb	r3, sl, r3
  4082fe:	fbb3 f5f8 	udiv	r5, r3, r8
  408302:	fb08 3315 	mls	r3, r8, r5, r3
  408306:	fb09 f905 	mul.w	r9, r9, r5
  40830a:	fa1f fb8b 	uxth.w	fp, fp
  40830e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  408312:	45b9      	cmp	r9, r7
  408314:	d904      	bls.n	408320 <__udivdi3+0x1b4>
  408316:	193f      	adds	r7, r7, r4
  408318:	f105 33ff 	add.w	r3, r5, #4294967295
  40831c:	d362      	bcc.n	4083e4 <__udivdi3+0x278>
  40831e:	461d      	mov	r5, r3
  408320:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  408324:	fbac 2302 	umull	r2, r3, ip, r2
  408328:	ebc9 0707 	rsb	r7, r9, r7
  40832c:	429f      	cmp	r7, r3
  40832e:	f04f 0500 	mov.w	r5, #0
  408332:	d34a      	bcc.n	4083ca <__udivdi3+0x25e>
  408334:	d046      	beq.n	4083c4 <__udivdi3+0x258>
  408336:	4662      	mov	r2, ip
  408338:	462b      	mov	r3, r5
  40833a:	e75d      	b.n	4081f8 <__udivdi3+0x8c>
  40833c:	4094      	lsls	r4, r2
  40833e:	f1c2 0920 	rsb	r9, r2, #32
  408342:	fa21 fc09 	lsr.w	ip, r1, r9
  408346:	4091      	lsls	r1, r2
  408348:	fa20 f909 	lsr.w	r9, r0, r9
  40834c:	0c26      	lsrs	r6, r4, #16
  40834e:	fbbc f8f6 	udiv	r8, ip, r6
  408352:	fb06 cc18 	mls	ip, r6, r8, ip
  408356:	b2a7      	uxth	r7, r4
  408358:	fb07 f308 	mul.w	r3, r7, r8
  40835c:	ea49 0901 	orr.w	r9, r9, r1
  408360:	ea4f 4119 	mov.w	r1, r9, lsr #16
  408364:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  408368:	4563      	cmp	r3, ip
  40836a:	fa00 f502 	lsl.w	r5, r0, r2
  40836e:	d909      	bls.n	408384 <__udivdi3+0x218>
  408370:	eb1c 0c04 	adds.w	ip, ip, r4
  408374:	f108 32ff 	add.w	r2, r8, #4294967295
  408378:	d23b      	bcs.n	4083f2 <__udivdi3+0x286>
  40837a:	4563      	cmp	r3, ip
  40837c:	d939      	bls.n	4083f2 <__udivdi3+0x286>
  40837e:	f1a8 0802 	sub.w	r8, r8, #2
  408382:	44a4      	add	ip, r4
  408384:	ebc3 0c0c 	rsb	ip, r3, ip
  408388:	fbbc f3f6 	udiv	r3, ip, r6
  40838c:	fb06 c113 	mls	r1, r6, r3, ip
  408390:	fb07 f203 	mul.w	r2, r7, r3
  408394:	fa1f f989 	uxth.w	r9, r9
  408398:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40839c:	428a      	cmp	r2, r1
  40839e:	d907      	bls.n	4083b0 <__udivdi3+0x244>
  4083a0:	1909      	adds	r1, r1, r4
  4083a2:	f103 30ff 	add.w	r0, r3, #4294967295
  4083a6:	d222      	bcs.n	4083ee <__udivdi3+0x282>
  4083a8:	428a      	cmp	r2, r1
  4083aa:	d920      	bls.n	4083ee <__udivdi3+0x282>
  4083ac:	3b02      	subs	r3, #2
  4083ae:	4421      	add	r1, r4
  4083b0:	1a89      	subs	r1, r1, r2
  4083b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4083b6:	e743      	b.n	408240 <__udivdi3+0xd4>
  4083b8:	463a      	mov	r2, r7
  4083ba:	e705      	b.n	4081c8 <__udivdi3+0x5c>
  4083bc:	4633      	mov	r3, r6
  4083be:	e718      	b.n	4081f2 <__udivdi3+0x86>
  4083c0:	460a      	mov	r2, r1
  4083c2:	e766      	b.n	408292 <__udivdi3+0x126>
  4083c4:	40b0      	lsls	r0, r6
  4083c6:	4290      	cmp	r0, r2
  4083c8:	d2b5      	bcs.n	408336 <__udivdi3+0x1ca>
  4083ca:	f10c 32ff 	add.w	r2, ip, #4294967295
  4083ce:	2300      	movs	r3, #0
  4083d0:	e712      	b.n	4081f8 <__udivdi3+0x8c>
  4083d2:	4633      	mov	r3, r6
  4083d4:	4632      	mov	r2, r6
  4083d6:	e70f      	b.n	4081f8 <__udivdi3+0x8c>
  4083d8:	459a      	cmp	sl, r3
  4083da:	d98d      	bls.n	4082f8 <__udivdi3+0x18c>
  4083dc:	f1ac 0c02 	sub.w	ip, ip, #2
  4083e0:	4423      	add	r3, r4
  4083e2:	e78a      	b.n	4082fa <__udivdi3+0x18e>
  4083e4:	45b9      	cmp	r9, r7
  4083e6:	d99a      	bls.n	40831e <__udivdi3+0x1b2>
  4083e8:	3d02      	subs	r5, #2
  4083ea:	4427      	add	r7, r4
  4083ec:	e798      	b.n	408320 <__udivdi3+0x1b4>
  4083ee:	4603      	mov	r3, r0
  4083f0:	e7de      	b.n	4083b0 <__udivdi3+0x244>
  4083f2:	4690      	mov	r8, r2
  4083f4:	e7c6      	b.n	408384 <__udivdi3+0x218>
  4083f6:	3802      	subs	r0, #2
  4083f8:	4421      	add	r1, r4
  4083fa:	e735      	b.n	408268 <__udivdi3+0xfc>

004083fc <p_uc_charset10x14>:
	...
  408418:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408428:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408438:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408448:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408458:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408468:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408478:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408488:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4084a0:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4084b0:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4084c0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4084d0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4084e0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4084f0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408500:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408510:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408528:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408538:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408548:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408558:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408568:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408578:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408588:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408598:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4085a8:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4085b8:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4085c8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4085d8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4085e8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4085f8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408608:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408618:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408628:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408638:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408648:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408658:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408668:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408678:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408688:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408698:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4086a8:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4086b8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4086c8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4086d8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4086e8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4086f8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408708:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408718:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408728:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408738:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408748:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408758:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408768:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408778:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408788:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408798:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4087a8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4087b8:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4087c8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4087d8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4087e8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4087f8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408808:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408818:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408828:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408838:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408848:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408858:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408868:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408878:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408888:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408898:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4088a8:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4088b8:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4088c8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4088d8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4088e8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4088f8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408908:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408918:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408928:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408938:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408948:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408958:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408968:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408978:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408988:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408998:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4089a8:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4089b8:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4089c8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4089d8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4089e8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4089f8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408a08:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408a18:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408a28:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408a38:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408a48:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408a58:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408a68:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408a78:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408a88:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408a98:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408aa8:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408ab8:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408ac8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408ad8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408ae8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408af8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408b08:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408b18:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408b28:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408b38:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408b48:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408b58:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408b68:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408b78:	fcff fcff 6554 7473 2065 5754 2049 4d49     ....Teste TWI IM
  408b88:	0055 0000 7245 6f72 5420 4957 0000 0000     U...Erro TWI....
  408b98:	2e25 6633 000a 0000 6341 6c65 6d28 2947     %.3f....Acel(mG)
  408ba8:	0a3a 3d78 2e25 6631 790a 253d 312e 0a66     :.x=%.1f.y=%.1f.
  408bb8:	3d7a 2e25 6631 590a 2058 203d 2e25 6633     z=%.1f.YX = %.3f
  408bc8:	0a0a 7947 6f72 4728 6172 7375 732f 3a29     ..Gyro(Graus/s):
  408bd8:	780a 253d 312e 0a66 3d79 2e25 6631 7a0a     .x=%.1f.y=%.1f.z
  408be8:	253d 312e 0066 0000                         =%.1f...

00408bf0 <atanhi>:
  408bf0:	6338 3eed 0fda 3f49 985e 3f7b 0fda 3fc9     8c.>..I?^.{?...?

00408c00 <atanlo>:
  408c00:	3769 31ac 2168 3322 0fb4 3314 2168 33a2     i7.1h!"3...3h!.3

00408c10 <_global_impure_ptr>:
  408c10:	00f0 2000 0043                              ... C.

00408c16 <blanks.6743>:
  408c16:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408c26 <zeroes.6744>:
  408c26:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408c36:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408c46:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408c56:	3000 3231 3433 3635 3837 6139 6362 6564     .0123456789abcde
  408c66:	0066 0030                                   f.0.

00408c6a <blanks.6701>:
  408c6a:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408c7a <zeroes.6702>:
  408c7a:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408c8a:	6e49 6966 696e 7974 4e00 4e61 5000 534f     Infinity.NaN.POS
  408c9a:	5849 2e00 0000                              IX....

00408ca0 <p05.5289>:
  408ca0:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408cb0 <__mprec_tens>:
  408cb0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408cc0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408cd0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408ce0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408cf0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408d00:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408d10:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408d20:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408d30:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408d40:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408d50:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408d60:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408d70:	9db4 79d9 7843 44ea                         ...yCx.D

00408d78 <__mprec_tinytens>:
  408d78:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  408d88:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  408d98:	6f43 64ac 0628 0ac8                         Co.d(...

00408da0 <__mprec_bigtens>:
  408da0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408db0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408dc0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408dc8 <blanks.6687>:
  408dc8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408dd8 <zeroes.6688>:
  408dd8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408de8 <_init>:
  408de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408dea:	bf00      	nop
  408dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408dee:	bc08      	pop	{r3}
  408df0:	469e      	mov	lr, r3
  408df2:	4770      	bx	lr

00408df4 <__init_array_start>:
  408df4:	00404849 	.word	0x00404849

00408df8 <__frame_dummy_init_array_entry>:
  408df8:	0040013d                                =.@.

00408dfc <_fini>:
  408dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408dfe:	bf00      	nop
  408e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e02:	bc08      	pop	{r3}
  408e04:	469e      	mov	lr, r3
  408e06:	4770      	bx	lr

00408e08 <__fini_array_start>:
  408e08:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <_impure_ptr>:
200000e8:	200000f0 00000000                       ... ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	00408c14 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <lc_ctype_charset>:
20000518:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000538 <__mb_cur_max>:
20000538:	00000001                                ....

2000053c <lc_message_charset>:
2000053c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000055c <lconv>:
2000055c:	00408c9d 00408c9e 00408c9e 00408c9e     ..@...@...@...@.
2000056c:	00408c9e 00408c9e 00408c9e 00408c9e     ..@...@...@...@.
2000057c:	00408c9e 00408c9e ffffffff ffffffff     ..@...@.........
2000058c:	ffffffff 0000ffff                       ........

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__malloc_trim_threshold>:
200009a0:	00020000                                ....

200009a4 <__wctomb>:
200009a4:	00407a45                                Ez@.
