
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.262962                       # Number of seconds simulated
sim_ticks                                262961843500                       # Number of ticks simulated
final_tick                               377418526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67102                       # Simulator instruction rate (inst/s)
host_op_rate                                   141068                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176452543                       # Simulator tick rate (ticks/s)
host_mem_usage                                2219396                       # Number of bytes of host memory used
host_seconds                                  1490.27                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     210229669                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             37696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          21536896                       # Number of bytes read from this memory
system.physmem.bytes_read::total             21574592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        37696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37696                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9537920                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9537920                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                589                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             336514                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                337103                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          149030                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               149030                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               143352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             81901221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82044572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          143352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             143352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36271118                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36271118                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36271118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              143352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            81901221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              118315690                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         320735                       # number of replacements
system.l2.tagsinuse                      16000.199370                       # Cycle average of tags in use
system.l2.total_refs                          1189008                       # Total number of references to valid blocks.
system.l2.sampled_refs                         337082                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.527355                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2353.312564                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              57.424928                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           13589.461877                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.143635                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003505                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.829435                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.976575                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               367128                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               551264                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  918392                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           326364                       # number of Writeback hits
system.l2.Writeback_hits::total                326364                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5543                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                367128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                556807                       # number of demand (read+write) hits
system.l2.demand_hits::total                   923935                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               367128                       # number of overall hits
system.l2.overall_hits::cpu.data               556807                       # number of overall hits
system.l2.overall_hits::total                  923935                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                589                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             280777                       # number of ReadReq misses
system.l2.ReadReq_misses::total                281366                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            55737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55737                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 589                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              336514                       # number of demand (read+write) misses
system.l2.demand_misses::total                 337103                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                589                       # number of overall misses
system.l2.overall_misses::cpu.data             336514                       # number of overall misses
system.l2.overall_misses::total                337103                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     30963000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  14773697500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14804660500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2913111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2913111000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      30963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   17686808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17717771500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     30963000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  17686808500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17717771500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           367717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           832041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1199758                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       326364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            326364                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          61280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61280                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            367717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            893321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1261038                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           367717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           893321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1261038                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.337456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234519                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.909546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909546                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.376700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267322                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.376700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267322                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52568.760611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52617.192648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52617.091262                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52265.299532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52265.299532                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52568.760611                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52558.908396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52558.925610                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52568.760611                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52558.908396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52558.925610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               149030                       # number of writebacks
system.l2.writebacks::total                    149030                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           589                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        280777                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           281366                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        55737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55737                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         336514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            337103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        336514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           337103                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     23759000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  11316158500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11339917500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2229485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2229485500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23759000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13545644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13569403000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23759000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13545644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13569403000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.337456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.234519                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.909546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909546                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.376700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.376700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267322                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40337.860781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40303.010930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40303.083884                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.098678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40000.098678                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40337.860781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40252.839406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40252.987959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40337.860781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40252.839406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40252.987959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                26585375                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26585375                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2269687                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17423205                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13899353                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.774950                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   47                       # Number of system calls
system.cpu.numCycles                        525923687                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27540343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104706647                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26585375                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13899353                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     115691680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4539374                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              349016869                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18630480                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          494518579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.438612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.817512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                381983772     77.24%     77.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8168061      1.65%     78.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                104366746     21.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            494518579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050550                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.199091                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                104652831                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             275794723                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  82694592                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              29106743                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2269687                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              215484875                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2269687                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                129231211                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               224049326                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            379                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40953334                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              98014641                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              213883527                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               49205603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           250741767                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             585782549                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        583796985                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1985564                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             245631886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5109875                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 47                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             47                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 145162893                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22662975                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10354627                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               296                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              158                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  211900208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 653                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 211647964                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             59978                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1245850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2663296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     494518579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.427988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.545419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           295893306     59.83%     59.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           185602582     37.53%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13022691      2.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       494518579                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                29176708     99.53%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                138885      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1925574      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             176174914     83.24%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              545258      0.26%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22651379     10.70%     95.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10350839      4.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              211647964                       # Type of FU issued
system.cpu.iq.rate                           0.402431                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    29315593                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.138511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          945549160                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         212395695                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    209759118                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1640917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             751016                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       751016                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              238148082                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  889901                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            15517                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       629545                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        40755                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2269687                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27606549                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               8094505                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           211900861                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1091859                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22662975                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10354627                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                5018243                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1392935                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       876752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2269687                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             210723384                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22245748                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            924579                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32570755                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26137864                       # Number of branches executed
system.cpu.iew.exec_stores                   10325007                       # Number of stores executed
system.cpu.iew.exec_rate                     0.400673                       # Inst execution rate
system.cpu.iew.wb_sent                      210544936                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     210510134                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  40875094                       # num instructions producing a value
system.cpu.iew.wb_consumers                  47032567                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.400267                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.869081                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1671189                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2269687                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    492248892                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.427080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.541125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    293865964     59.70%     59.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    186536187     37.89%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11846741      2.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    492248892                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              210229669                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32347301                       # Number of memory references committed
system.cpu.commit.loads                      22033429                       # Number of loads committed
system.cpu.commit.membars                         560                       # Number of memory barriers committed
system.cpu.commit.branches                   26137864                       # Number of branches committed
system.cpu.commit.fp_insts                     751016                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 208856018                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              11846741                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    692303009                       # The number of ROB reads
system.cpu.rob.rob_writes                   426071406                       # The number of ROB writes
system.cpu.timesIdled                         1063319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        31405108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     210229669                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               5.259237                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.259237                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.190142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.190142                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                495896550                       # number of integer regfile reads
system.cpu.int_regfile_writes               245266350                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1234548                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   617274                       # number of floating regfile writes
system.cpu.misc_regfile_reads                81875620                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 367464                       # number of replacements
system.cpu.icache.tagsinuse                248.081688                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18262749                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 367717                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  49.665229                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     248.081688                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.484535                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.484535                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18262749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18262749                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18262749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18262749                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18262749                       # number of overall hits
system.cpu.icache.overall_hits::total        18262749                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       367731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        367731                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       367731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         367731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       367731                       # number of overall misses
system.cpu.icache.overall_misses::total        367731                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4806045000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4806045000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4806045000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4806045000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4806045000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4806045000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18630480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18630480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18630480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18630480                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18630480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18630480                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019738                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019738                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019738                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019738                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019738                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13069.458381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13069.458381                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13069.458381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13069.458381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13069.458381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13069.458381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       367717                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       367717                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       367717                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       367717                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       367717                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       367717                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4069971000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4069971000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4069971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4069971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4069971000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4069971000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019737                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11068.215503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11068.215503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11068.215503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11068.215503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11068.215503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11068.215503                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 892809                       # number of replacements
system.cpu.dcache.tagsinuse                511.779399                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31597855                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 893321                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  35.371222                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           115238269000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.779399                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999569                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999569                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21345263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21345263                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10252592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10252592                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31597855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31597855                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31597855                       # number of overall hits
system.cpu.dcache.overall_hits::total        31597855                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       852310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        852310                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        61280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61280                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       913590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         913590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       913590                       # number of overall misses
system.cpu.dcache.overall_misses::total        913590                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  23064205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23064205500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3152418000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3152418000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  26216623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26216623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  26216623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26216623500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22197573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22197573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10313872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10313872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32511445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32511445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32511445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32511445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038397                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005942                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028101                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27060.817660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27060.817660                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51442.852480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51442.852480                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28696.268020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28696.268020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28696.268020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28696.268020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       326364                       # number of writebacks
system.cpu.dcache.writebacks::total            326364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20269                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        20269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        20269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20269                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       832041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       832041                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        61280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61280                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       893321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       893321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       893321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893321                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21119393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21119393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3029858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3029858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24149251500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24149251500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24149251500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24149251500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.037483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027477                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027477                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027477                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25382.635591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25382.635591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49442.852480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49442.852480                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27033.117435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27033.117435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27033.117435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27033.117435                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
