Line number: 
[612, 636]
Comment: 
This is a flip-flop circuit block for memory refresh and PLL lock signals. At every positive edge of UI_CLK, it captures the state of SELFREFRESH_MCB_MODE, SELFREFRESH_REQ (request), and PLL_LOCK signals. If a reset (RST) is applied, it sets all signals' flip-flop outputs to logic zero. In normal operation without reset, it creates three versions of each signal, delayed by one clock cycle, implementing a three-cycle pipelining scheme.