# ==============================================================================
# .gitignore for AXI Interconnect Hardware Design Project
# ==============================================================================
# Generated: December 5, 2025
# ==============================================================================

# ==============================================================================
# Build Outputs
# ==============================================================================
build/
*.out
*.exe
*.o
*.obj
*.elf
*.bin
*.hex.tmp
*.mem.tmp

# ==============================================================================
# Simulation Files
# ==============================================================================

# ModelSim
work/
*.wlf
*.vstf
*.wlft*
transcript
vsim.dbg
*.vcd
modelsim.ini
*.mpf.bak

# QuestaSim
*.qdb
*.qtl
*.qpg
_*

# VCS
csrc/
simv
simv.daidir/
ucli.key
*.vpd

# Vivado Simulator
xsim.dir/
*.jou
*.log
*.pb
*.wdb
xelab.*
xvlog.*

# ==============================================================================
# Synthesis Files
# ==============================================================================

# Quartus
*.rpt
*.summary
*.smsg
*.done
*.qws
db/
incremental_db/
*.sof
*.pof
*.jdi
*.pin
*.qsf.bak

# Vivado
*.bit
*.mcs
*.prm
*.ltx
*.debug
.Xil/
*.cache/
*.hw/
*.ip_user_files/
*.runs/

# Synplify
*.srr
*.srm
rev_*/

# ==============================================================================
# Waveform Files
# ==============================================================================
*.vcd
*.fst
*.ghw
*.lxt
*.lxt2
*.sav
*.evcd

# ==============================================================================
# Log Files
# ==============================================================================
*.log
*.rpt
*.summary
*.transcript

# ==============================================================================
# Backup Files
# ==============================================================================
*~
*.bak
*.old
*.orig
*.swp
*.swo
*#

# ==============================================================================
# OS Files
# ==============================================================================

# Windows
Thumbs.db
ehthumbs.db
Desktop.ini
$RECYCLE.BIN/
*.lnk

# macOS
.DS_Store
.AppleDouble
.LSOverride
._*

# Linux
*~
.directory

# ==============================================================================
# IDE Files
# ==============================================================================

# VS Code
.vscode/
*.code-workspace

# Eclipse
.project
.cproject
.settings/

# IntelliJ
.idea/
*.iml
*.iws
*.ipr

# Vim
*.swp
*.swo
*~
.netrwhist

# ==============================================================================
# Python (for scripts/tools)
# ==============================================================================
__pycache__/
*.py[cod]
*$py.class
*.so
.Python
venv/
env/
ENV/
.pytest_cache/
*.egg-info/
dist/
build/

# ==============================================================================
# Documentation Build
# ==============================================================================
docs/_build/
docs/.doctrees/
*.pdf.tmp

# ==============================================================================
# Temporary Files
# ==============================================================================
tmp/
temp/
*.tmp
*.temp

# ==============================================================================
# Archive Files (keep source only)
# ==============================================================================
*.zip
*.tar
*.tar.gz
*.rar
*.7z

# ==============================================================================
# Keep These (explicitly track)
# ==============================================================================
!.gitignore
!README.md
!LICENSE
!Makefile

# Keep hex files for test programs
!*.hex

# Keep constraint files
!*.xdc
!*.sdc
!*.pcf

# Keep scripts
!*.tcl
!*.sh
!*.bat
!*.ps1
!*.py

# ==============================================================================
# Project-Specific Ignores
# ==============================================================================

# Ignore generated netlists (keep source only)
synthesis/netlists/*.v
synthesis/netlists/*.vhd

# Ignore synthesis reports (regenerate as needed)
synthesis/reports/*.rpt

# Ignore old cores if archived
src/cores/*-archive/
src/cores/*-old/
src/cores/*-backup/

# ==============================================================================
# End of .gitignore
# ==============================================================================
