{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682457351239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682457351239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:15:51 2023 " "Processing started: Tue Apr 25 18:15:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682457351239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457351239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c topLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c topLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457351239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682457351855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682457351855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-arquitetura " "Found design unit 1: topLevel-arquitetura" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365655 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365655 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365660 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365662 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682457365662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457365662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682457365696 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OpCode topLevel.vhd(13) " "VHDL Signal Declaration warning at topLevel.vhd(13): used implicit default value for signal \"OpCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682457365696 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BancoReg\"" {  } { { "topLevel.vhd" "BancoReg" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457365720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "topLevel.vhd" "ULA" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457365721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "topLevel.vhd" "ROM" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457365724 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682457365724 "|topLevel|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "topLevel.vhd" "PC" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457365726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "topLevel.vhd" "incrementaPC" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457365736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[0\] GND " "Pin \"OpCode\[0\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[1\] GND " "Pin \"OpCode\[1\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[2\] GND " "Pin \"OpCode\[2\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[3\] GND " "Pin \"OpCode\[3\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[4\] GND " "Pin \"OpCode\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[5\] GND " "Pin \"OpCode\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682457366284 "|topLevel|OpCode[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682457366284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682457366462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682457366462 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[0\] " "No output dependent on input pin \"dadoEscrita\[0\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[1\] " "No output dependent on input pin \"dadoEscrita\[1\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[2\] " "No output dependent on input pin \"dadoEscrita\[2\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[3\] " "No output dependent on input pin \"dadoEscrita\[3\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[4\] " "No output dependent on input pin \"dadoEscrita\[4\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[5\] " "No output dependent on input pin \"dadoEscrita\[5\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[6\] " "No output dependent on input pin \"dadoEscrita\[6\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[7\] " "No output dependent on input pin \"dadoEscrita\[7\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[8\] " "No output dependent on input pin \"dadoEscrita\[8\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[9\] " "No output dependent on input pin \"dadoEscrita\[9\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[10\] " "No output dependent on input pin \"dadoEscrita\[10\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[11\] " "No output dependent on input pin \"dadoEscrita\[11\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[12\] " "No output dependent on input pin \"dadoEscrita\[12\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[13\] " "No output dependent on input pin \"dadoEscrita\[13\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[14\] " "No output dependent on input pin \"dadoEscrita\[14\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[15\] " "No output dependent on input pin \"dadoEscrita\[15\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[16\] " "No output dependent on input pin \"dadoEscrita\[16\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[17\] " "No output dependent on input pin \"dadoEscrita\[17\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[18\] " "No output dependent on input pin \"dadoEscrita\[18\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[19\] " "No output dependent on input pin \"dadoEscrita\[19\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[20\] " "No output dependent on input pin \"dadoEscrita\[20\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[21\] " "No output dependent on input pin \"dadoEscrita\[21\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[22\] " "No output dependent on input pin \"dadoEscrita\[22\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[23\] " "No output dependent on input pin \"dadoEscrita\[23\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[24\] " "No output dependent on input pin \"dadoEscrita\[24\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[25\] " "No output dependent on input pin \"dadoEscrita\[25\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[26\] " "No output dependent on input pin \"dadoEscrita\[26\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[27\] " "No output dependent on input pin \"dadoEscrita\[27\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[28\] " "No output dependent on input pin \"dadoEscrita\[28\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[29\] " "No output dependent on input pin \"dadoEscrita\[29\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[30\] " "No output dependent on input pin \"dadoEscrita\[30\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dadoEscrita\[31\] " "No output dependent on input pin \"dadoEscrita\[31\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6_Semestre/Descomp/Mips/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682457366521 "|topLevel|dadoEscrita[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682457366521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682457366526 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682457366526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682457366526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682457366569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:16:06 2023 " "Processing ended: Tue Apr 25 18:16:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682457366569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682457366569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682457366569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682457366569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682457397625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682457397625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:16:37 2023 " "Processing started: Tue Apr 25 18:16:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682457397625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682457397625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Mips -c topLevel --netlist_type=sgate " "Command: quartus_npp Mips -c topLevel --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682457397625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1682457398050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682457398080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:16:38 2023 " "Processing ended: Tue Apr 25 18:16:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682457398080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682457398080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682457398080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1682457398080 ""}
