#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul  7 21:29:29 2018
# Process ID: 13204
# Current directory: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chinook-ELE/ZynqWorkspace/NN_1.0/NN_1.0_2018_6_29'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top System_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_NN_1_0/System_NN_1_0.dcp' for cell 'System_i/NN_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_0/System_axi_timer_0_0.dcp' for cell 'System_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_1_0/System_axi_timer_1_0.dcp' for cell 'System_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.dcp' for cell 'System_i/axi_timer_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_rst_ps7_0_49M_0/System_rst_ps7_0_49M_0.dcp' for cell 'System_i/rst_ps7_0_49M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_xlconcat_0_0/System_xlconcat_0_0.dcp' for cell 'System_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_xlconstant_0_0/System_xlconstant_0_0.dcp' for cell 'System_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.dcp' for cell 'System_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_0/System_axi_timer_0_0.xdc] for cell 'System_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_0/System_axi_timer_0_0.xdc] for cell 'System_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_rst_ps7_0_49M_0/System_rst_ps7_0_49M_0_board.xdc] for cell 'System_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_rst_ps7_0_49M_0/System_rst_ps7_0_49M_0_board.xdc] for cell 'System_i/rst_ps7_0_49M/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_rst_ps7_0_49M_0/System_rst_ps7_0_49M_0.xdc] for cell 'System_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_rst_ps7_0_49M_0/System_rst_ps7_0_49M_0.xdc] for cell 'System_i/rst_ps7_0_49M/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_1_0/System_axi_timer_1_0.xdc] for cell 'System_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_1_0/System_axi_timer_1_0.xdc] for cell 'System_i/axi_timer_1/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc] for cell 'System_i/axi_timer_2/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc] for cell 'System_i/axi_timer_2/U0'
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/constrs_1/new/senstel_sys0.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.srcs/constrs_1/new/senstel_sys0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 19 instances

20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 696.977 ; gain = 421.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.829 . Memory (MB): peak = 704.293 ; gain = 7.316
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169d7b208

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 152 cells and removed 189 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14771fdfd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 675 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15a70bf05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 213 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15a70bf05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15a70bf05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1259.617 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11673a76a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1259.617 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9f79fae0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1259.617 ; gain = 562.641
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1259.617 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 577cd0b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1259.617 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6fe88171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e1915953

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e1915953

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.617 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e1915953

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1477fb093

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1477fb093

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa37ae27

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164220864

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164220864

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: edd2e7b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1be893302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1be893302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.617 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1be893302

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.617 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 146ef9ec2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 146ef9ec2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.715. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18b560746

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418
Phase 4.1 Post Commit Optimization | Checksum: 18b560746

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18b560746

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18b560746

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 276ef8168

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 276ef8168

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418
Ending Placer Task | Checksum: 1cee80f07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.035 ; gain = 22.418
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.035 ; gain = 22.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.629 . Memory (MB): peak = 1282.348 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1283.855 ; gain = 1.508
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1283.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1283.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d8775bbc ConstDB: 0 ShapeSum: f670b34b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: faf96854

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.066 ; gain = 135.520
Post Restoration Checksum: NetGraph: db4e6916 NumContArr: 1faaff3e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: faf96854

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.066 ; gain = 135.520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: faf96854

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.066 ; gain = 135.520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: faf96854

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.066 ; gain = 135.520
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b9133fea

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1433.227 ; gain = 146.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.832 | TNS=0.000  | WHS=-0.194 | THS=-98.356|

Phase 2 Router Initialization | Checksum: 11acabb8d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22db42455

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.307 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13238b770

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.307 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6fb1e91

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559
Phase 4 Rip-up And Reroute | Checksum: 1b6fb1e91

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19ee2039e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.422 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19ee2039e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19ee2039e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559
Phase 5 Delay and Skew Optimization | Checksum: 19ee2039e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c06cf93

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.422 | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15614480a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559
Phase 6 Post Hold Fix | Checksum: 15614480a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.22885 %
  Global Horizontal Routing Utilization  = 1.32074 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13daa6650

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13daa6650

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10bf58592

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.105 ; gain = 171.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.422 | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10bf58592

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.105 ; gain = 171.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.105 ; gain = 171.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1458.105 ; gain = 174.250
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.837 . Memory (MB): peak = 1458.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file System_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jul  7 21:31:41 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul  7 21:36:23 2018
# Process ID: 9920
# Current directory: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
Command: open_checkpoint System_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 226.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper_board.xdc]
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper_early.xdc]
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/.Xil/Vivado-9920-LAPTOP-GDRKMBCO/dcp1/System_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 641.539 ; gain = 6.457
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 641.539 ; gain = 6.457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 19 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 641.539 ; gain = 415.555
Command: write_bitstream -force System_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_MULT_ADD_BIAS/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[0].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[1].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[2].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[0].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[1].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[2].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].GEN_MULT_ADD[3].INST_INVERSION_ADD_j/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_BOTTOM_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_FIRST_ADD_TOP_NEURONS_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_SECOND_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_SECOND_LAYER[3].INST_THIRD_ADD_i/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[0].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[1].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[2].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[3].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[4].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[5].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[6].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: System_i/NN_1/U0/NN/GEN_FIRST_LAYER[7].INST_ADD/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings, 72 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio_NNip/nn_ip_addition/nn_ip_addition.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul  7 21:37:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1125.727 ; gain = 484.188
INFO: [Common 17-206] Exiting Vivado at Sat Jul  7 21:37:09 2018...
