/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write



enum {
  TYPE_I, TYPE_U, TYPE_S,
  TYPE_N, TYPE_J, TYPE_R, 
  TYPE_B, // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)

#define immS() do { \
  int32_t _imm = (BITS(i, 31, 25) << 5) | BITS(i, 11, 7); \
  *imm = SEXT(_imm, 12); \
} while(0)

#define immJ() do { \
  int32_t _imm = (BITS(i, 31, 31) << 20) | \
                 (BITS(i, 19, 12) << 12) | \
                 (BITS(i, 20, 20) << 11) | \
                 (BITS(i, 30, 21) << 1); \
  *imm = SEXT(_imm, 21); \
} while(0)

#define immB() do { \
  int32_t _imm = (BITS(i, 31, 31) << 12) | \
                 (BITS(i, 30, 25) << 5) | \
                 (BITS(i, 11, 8) << 1) | \
                 (BITS(i, 7, 7) << 11); \
  *imm = SEXT(_imm, 13); \
} while(0)


static void decode_operand(Decode *s, int *rd, int *rs_1, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst;
  int rs1 = BITS(i, 19, 15);
  *rs_1 = rs1;
  int rs2 = BITS(i, 24, 20);
  *rd     = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_J:                   immJ(); break;
    case TYPE_R: src1R(); src2R();         break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
}

static inline int csr_index(uint32_t imm) {
  switch (imm) {
    case 0x305: return 0;  // mtvec
    case 0x341: return 1;  // mepc
    case 0x342: return 2;  // mcause
    case 0x300: return 3;  // mstatus
    default:
      panic("Unsupported CSR: 0x%x", imm);
      return -1;
  }
}

static int decode_exec(Decode *s) {
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0; \
  int rs_1 = 0; \
  word_t src1 = 0, src2 = 0, imm = 0; \
  decode_operand(s, &rd, &rs_1, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(rd) = imm);

  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, R(rd) = s->pc + 4; s->dnpc = s->pc + imm);

  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw((src1 + imm) & 0XFFFFFFFE, 2, src2));


  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, if(src1 == src2) s->dnpc = s->pc + imm; );
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, if(src1 != src2) s->dnpc = s->pc + imm; );
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , B, if((int32_t)src1 < (int32_t)src2)  s->dnpc = s->pc + imm; );
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , B, if((int32_t)src1 >= (int32_t)src2)  s->dnpc = s->pc + imm; );
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , B, if(src1 >= src2)  s->dnpc = s->pc + imm; );
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, if(src1 < src2)  s->dnpc = s->pc + imm; );//

  INSTPAT("0000??? ????? 00000 000 00000 00011 11", fence  , I, );

  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(rd) = (int32_t)(int8_t)Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, R(rd) = Mr(src1 + imm, 2));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(rd) = Mr((src1 + imm) & 0XFFFFFFFC, 4));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(rd) = (int32_t)(int16_t)Mr((src1 + imm) & 0XFFFFFFFE, 2));


  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , I, s->dnpc = (src1 + imm) & 0xFFFFFFFE; R(rd) = s->pc + 4);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(rd) = (((uint32_t)src1 < (uint32_t)imm) ? 1 : 0));
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(rd) = src1 & imm);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(rd) = src1 ^ imm);
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(rd) = (int32_t)src1 >> (imm & 0x1f));
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(rd) = (uint32_t)src1 >> (imm & 0x1f));
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(rd) = (uint32_t)src1 << (imm & 0x1f));
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(rd) = (((int32_t)src1 < (int32_t)imm) ? 1 : 0));//
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = src1 | imm);//

  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(rd) = (((uint32_t)src1 < (uint32_t)src2) ? 1 : 0));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , R, R(rd) = (((int32_t)src1 < (int32_t)src2) ? 1 : 0));
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , R, R(rd) = src1 & src2 );
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , R, R(rd) = src1 ^ src2 );
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , R, R(rd) = src1 | src2 );
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , R, R(rd) = (uint32_t)src1 << (src2 & 0x1F) );
  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , R, R(rd) = src1 * src2 );
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = (uint32_t)(((int64_t)(int32_t)src1 * (int64_t)(int32_t)src2) >> 32));
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, R(rd) = (uint32_t)(((uint64_t)(uint32_t)src1 * (uint64_t)(uint32_t)src2) >> 32));
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, R(rd) = (uint32_t)(((int64_t)(int32_t)src1 * (uint64_t)(uint32_t)src2) >> 32));
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , R, R(rd) = (uint32_t)src1 >> (src2 & 0x1F) );//
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , R, R(rd) = (int32_t)src1 >> (src2 & 0x1F) );//
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , R, if ((int32_t)src2 == 0) {
                                                                  R(rd) = 0xFFFFFFFFu; // -1
                                                                } else if ((int32_t)src1 == 0x80000000u && (int32_t)src2 == -1) {
                                                                  R(rd) = 0x80000000u; // INT32_MIN
                                                                } else {
                                                                  R(rd) = (int32_t)src1 / (int32_t)src2;
                                                                });

  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , R, if ((int32_t)src2 == 0) {
                                                                  R(rd) = (uint32_t)src1; 
                                                                } else if ((int32_t)src1 == 0x80000000u && (int32_t)src2 == -1) {
                                                                  R(rd) = 0; // INT32_MIN
                                                                } else {
                                                                  R(rd) = (uint32_t)((int32_t)src1 % (int32_t)src2);
                                                                });
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , R, if ((uint32_t)src2 == 0) {
                                                                  R(rd) = (uint32_t)src1; 
                                                                } else {
                                                                  R(rd) = (uint32_t)src1 % (uint32_t)src2;
                                                                });
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , R, if ((uint32_t)src2 == 0) {
                                                                  R(rd) = 0xFFFFFFFFu; 
                                                                } else {
                                                                  R(rd) = (uint32_t)src1 / (uint32_t)src2;
                                                                });

  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw, I,
    int idx = csr_index(imm);
    uint32_t old_val = cpu.csr[idx];
    if (rs_1 != 0)
      cpu.csr[idx] = (uint32_t)src1;   
    R(rd) = old_val
  );

  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs  , I, 
    int idx = csr_index(imm);
    uint32_t old_val = cpu.csr[idx];
    if (rs_1 != 0)
      cpu.csr[idx] |= (uint32_t)src1;
    R(rd) = old_val
    );

  INSTPAT("??????? ????? ????? 011 ????? 11100 11", csrrc  , I, 
    int idx = csr_index(imm);
    uint32_t old_val = cpu.csr[idx];
    if (rs_1 != 0)
      cpu.csr[idx] &= ~src1; 
    R(rd) = old_val
  );
  
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , I, s->dnpc = isa_raise_intr(1,s->pc + 4));

  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret   , R, s->dnpc = cpu.csr[1]);

  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));





  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
