$date
	Sat Aug 09 02:11:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_verify_oai_mult $end
$var wire 12 ! e [11:0] $end
$var reg 12 " a [11:0] $end
$var reg 12 # b [11:0] $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & errors [31:0] $end
$scope module uut $end
$var wire 12 ' a [11:0] $end
$var wire 12 ( b [11:0] $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 12 ) e [11:0] $end
$var wire 12 * d_ext [11:0] $end
$var wire 12 + c_ext [11:0] $end
$upscope $end
$scope task check_output $end
$var reg 12 , expected_e [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b111111111111 (
b111111111111 '
b0 &
0%
0$
b111111111111 #
b111111111111 "
b0 !
$end
#10000
b111111111111 !
b111111111111 )
b111111111111 ,
b0 #
b0 (
#20000
b111111111111 #
b111111111111 (
b0 "
b0 '
#30000
b0 #
b0 (
#40000
b11110000 #
b11110000 (
b111100001111 "
b111100001111 '
#50000
b10110100101 #
b10110100101 (
b101001011010 "
b101001011010 '
#60000
b0 !
b0 )
b0 ,
b111111111111 #
b111111111111 (
b111111111111 "
b111111111111 '
b111111111111 *
1%
#70000
b111111111111 !
b111111111111 )
b111111111111 ,
b0 "
b0 '
#80000
b11110000 !
b11110000 )
b11110000 ,
b111100001111 "
b111100001111 '
#90000
b10110100101 !
b10110100101 )
b10110100101 ,
b101001011010 "
b101001011010 '
#100000
b0 !
b0 )
b0 ,
b111111111111 "
b111111111111 '
b0 *
0%
b111111111111 +
1$
#110000
b111111111111 !
b111111111111 )
b111111111111 ,
b0 #
b0 (
#120000
b11110000 !
b11110000 )
b11110000 ,
b111100001111 #
b111100001111 (
#130000
b10110100101 !
b10110100101 )
b10110100101 ,
b101001011010 #
b101001011010 (
#140000
b0 !
b0 )
b0 ,
b111111111111 #
b111111111111 (
b111111111111 *
1%
#150000
b0 #
b0 (
b0 "
b0 '
#160000
b10110100101 #
b10110100101 (
b101001011010 "
b101001011010 '
#190000
