Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 15:38:07 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611291434) to (Rev. 1611291537)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 14:35:02 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611291136) to (Rev. 1611291434)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_0'.


-Upgrade has added interface 'inStream' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'outStream' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_0'. These changes may impact your design.


-Upgrade has added port 'inStream_TDATA'

-Upgrade has added port 'inStream_TLAST'

-Upgrade has added port 'inStream_TREADY'

-Upgrade has added port 'inStream_TVALID'

-Upgrade has added port 'outStream_TDATA'

-Upgrade has added port 'outStream_TLAST'

-Upgrade has added port 'outStream_TREADY'

-Upgrade has added port 'outStream_TVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 11:36:39 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611290007) to (Rev. 1611291136)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 29 00:08:53 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_1 (xilinx.com:hls:adder:1.0) from (Rev. 1611280009) to (Rev. 1611290007)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_1'.


-Upgrade has removed interface 'inStream'

-Upgrade has removed interface 'outStream'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_1'. These changes may impact your design.


-Upgrade has removed port 'inStream_TDATA'

-Upgrade has removed port 'inStream_TLAST'

-Upgrade has removed port 'inStream_TREADY'

-Upgrade has removed port 'inStream_TVALID'

-Upgrade has removed port 'outStream_TDATA'

-Upgrade has removed port 'outStream_TLAST'

-Upgrade has removed port 'outStream_TREADY'

-Upgrade has removed port 'outStream_TVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 28 00:09:58 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_adder_0_1 (xilinx.com:hls:adder:1.0) from (Rev. 1611272218) to (Rev. 1611280009)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 21:35:58 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611271725) to (Rev. 1611272130)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_0'.


-Upgrade has removed interface 'ap_clk'

-Upgrade has removed interface 'ap_rst_n'

-Upgrade has removed interface 'inStream'

-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 'outStream'

-Upgrade has removed interface 's_axi_AXILiteS'

-Upgrade has added interface 'a' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'ap_return' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'b' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_0'. These changes may impact your design.


-Upgrade has removed port 'ap_clk'

-Upgrade has removed port 'ap_rst_n'

-Upgrade has removed port 'inStream_TDATA'

-Upgrade has removed port 'inStream_TLAST'

-Upgrade has removed port 'inStream_TREADY'

-Upgrade has removed port 'inStream_TVALID'

-Upgrade has removed port 'interrupt'

-Upgrade has removed port 'outStream_TDATA'

-Upgrade has removed port 'outStream_TLAST'

-Upgrade has removed port 'outStream_TREADY'

-Upgrade has removed port 'outStream_TVALID'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'

-Upgrade has added port 'a'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_return'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'b'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 17:25:27 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611271723) to (Rev. 1611271725)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_0'.


-Upgrade has removed interface 'inStream_V'

-Upgrade has added interface 'inStream' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_0'. These changes may impact your design.


-Upgrade has removed port 'inStream_V_TDATA'

-Upgrade has removed port 'inStream_V_TREADY'

-Upgrade has removed port 'inStream_V_TVALID'

-Upgrade has added port 'inStream_TDATA'

-Upgrade has added port 'inStream_TLAST'

-Upgrade has added port 'inStream_TREADY'

-Upgrade has added port 'inStream_TVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 17:23:24 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_0 (xilinx.com:hls:adder:1.0) from (Rev. 1611271632) to (Rev. 1611271723)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_0'.


-Upgrade has removed interface 'inStream'

-Upgrade has added interface 'inStream_V' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_0'. These changes may impact your design.


-Upgrade has removed port 'inStream_TDATA'

-Upgrade has removed port 'inStream_TDEST'

-Upgrade has removed port 'inStream_TID'

-Upgrade has removed port 'inStream_TKEEP'

-Upgrade has removed port 'inStream_TLAST'

-Upgrade has removed port 'inStream_TREADY'

-Upgrade has removed port 'inStream_TSTRB'

-Upgrade has removed port 'inStream_TUSER'

-Upgrade has removed port 'inStream_TVALID'

-Upgrade has removed port 'outStream_TDEST'

-Upgrade has removed port 'outStream_TID'

-Upgrade has removed port 'outStream_TKEEP'

-Upgrade has removed port 'outStream_TSTRB'

-Upgrade has removed port 'outStream_TUSER'

-Upgrade has added port 'inStream_V_TDATA'

-Upgrade has added port 'inStream_V_TREADY'

-Upgrade has added port 'inStream_V_TVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 16:32:29 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_3 (xilinx.com:hls:adder:1.0) from (Rev. 1611271612) to (Rev. 1611271632)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_3'. These changes may impact your design.


-Upgrade has added port 'inStream_TDEST'

-Upgrade has added port 'inStream_TID'

-Upgrade has added port 'inStream_TKEEP'

-Upgrade has added port 'inStream_TSTRB'

-Upgrade has added port 'inStream_TUSER'

-Upgrade has added port 'outStream_TDEST'

-Upgrade has added port 'outStream_TID'

-Upgrade has added port 'outStream_TKEEP'

-Upgrade has added port 'outStream_TSTRB'

-Upgrade has added port 'outStream_TUSER'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 16:13:03 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_3 (xilinx.com:hls:adder:1.0) from (Rev. 1611271554) to (Rev. 1611271612)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_3'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has removed interface 'inStream_V'

-Upgrade has added interface 'inStream' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_3'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'

-Upgrade has removed port 'inStream_V_TDATA'

-Upgrade has removed port 'inStream_V_TREADY'

-Upgrade has removed port 'inStream_V_TVALID'

-Upgrade has added port 'inStream_TDATA'

-Upgrade has added port 'inStream_TLAST'

-Upgrade has added port 'inStream_TREADY'

-Upgrade has added port 'inStream_TVALID'

-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 15:54:45 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_3 (xilinx.com:hls:adder:1.0) from (Rev. 1611271547) to (Rev. 1611271554)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_3'.


-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 's_axi_AXILiteS'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_3'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 15:47:46 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adder_0_3 (xilinx.com:hls:adder:1.0) from (Rev. 1611271545) to (Rev. 1611271547)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adder_0_3'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adder_0_3'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'

-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 27 15:46:13 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adder_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_adder_0_2 (xilinx.com:hls:adder:1.0) from (Rev. 1611271542) to (Rev. 1611271545)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 14 11:22:24 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_calcHash_0_0 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611132339) to (Rev. 1611141121)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_calcHash_0_0'.


-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_calcHash_0_0'. These changes may impact your design.


-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 13 23:42:50 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_calcHash_0_0 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611132130) to (Rev. 1611132339)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 13 21:36:53 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_calcHash_0_0 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611132059) to (Rev. 1611132130)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_calcHash_0_0'.


-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 's_axi_AXILiteS'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_calcHash_0_0'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 13 21:00:18 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_calcHash_0_4 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611131650) to (Rev. 1611132059)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_calcHash_0_4'.


-Upgrade has removed interface 'indicesStream_V'

-Upgrade has added interface 'indicesStream' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_calcHash_0_4'. These changes may impact your design.


-Upgrade has removed port 'indicesStream_V_TDATA'

-Upgrade has removed port 'indicesStream_V_TREADY'

-Upgrade has removed port 'indicesStream_V_TVALID'

-Upgrade has added port 'indicesStream_TDATA'

-Upgrade has added port 'indicesStream_TLAST'

-Upgrade has added port 'indicesStream_TREADY'

-Upgrade has added port 'indicesStream_TVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 13 16:51:48 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_calcHash_0_4 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611131559) to (Rev. 1611131650)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_calcHash_0_4'.


-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_calcHash_0_4'. These changes may impact your design.


-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 13 16:02:45 2016
| Host         : insujang-CALab-Linux running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_calcHash_0_3'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_calcHash_0_3 (xilinx.com:hls:calcHash:1.0) from (Rev. 1611131422) to (Rev. 1611131559)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_calcHash_0_3'.


-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 's_axi_AXILiteS'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_calcHash_0_3'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'


