// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/19/2024 21:06:29"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Tron (
	clk,
	reset,
	switches,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	clk;
input 	reset;
input 	[7:0] switches;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// VGA_HS	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Datapath|ALu|Mult0~8 ;
wire \Datapath|ALu|Mult0~9 ;
wire \Datapath|ALu|Mult0~10 ;
wire \Datapath|ALu|Mult0~11 ;
wire \Datapath|ALu|Mult0~12 ;
wire \Datapath|ALu|Mult0~13 ;
wire \Datapath|ALu|Mult0~14 ;
wire \Datapath|ALu|Mult0~15 ;
wire \Datapath|ALu|Mult0~16 ;
wire \Datapath|ALu|Mult0~17 ;
wire \Datapath|ALu|Mult0~18 ;
wire \Datapath|ALu|Mult0~19 ;
wire \Datapath|ALu|Mult0~20 ;
wire \Datapath|ALu|Mult0~21 ;
wire \Datapath|ALu|Mult0~22 ;
wire \Datapath|ALu|Mult0~23 ;
wire \Datapath|ALu|Mult0~24 ;
wire \Datapath|ALu|Mult0~25 ;
wire \Datapath|ALu|Mult0~26 ;
wire \Datapath|ALu|Mult0~27 ;
wire \Datapath|ALu|Mult0~28 ;
wire \Datapath|ALu|Mult0~29 ;
wire \Datapath|ALu|Mult0~30 ;
wire \Datapath|ALu|Mult0~31 ;
wire \Datapath|ALu|Mult0~32 ;
wire \Datapath|ALu|Mult0~33 ;
wire \Datapath|ALu|Mult0~34 ;
wire \Datapath|ALu|Mult0~35 ;
wire \Datapath|ALu|Mult0~36 ;
wire \Datapath|ALu|Mult0~37 ;
wire \Datapath|ALu|Mult0~38 ;
wire \Datapath|ALu|Mult0~39 ;
wire \Datapath|ALu|Mult0~40 ;
wire \Datapath|ALu|Mult0~41 ;
wire \Datapath|ALu|Mult0~42 ;
wire \Datapath|ALu|Mult0~43 ;
wire \Datapath|ALu|Mult0~44 ;
wire \Datapath|ALu|Mult0~45 ;
wire \Datapath|ALu|Mult0~46 ;
wire \Datapath|ALu|Mult0~47 ;
wire \Datapath|ALu|Mult0~48 ;
wire \Datapath|ALu|Mult0~49 ;
wire \Datapath|ALu|Mult0~50 ;
wire \Datapath|ALu|Mult0~51 ;
wire \Datapath|ALu|Mult0~52 ;
wire \Datapath|ALu|Mult0~53 ;
wire \Datapath|ALu|Mult0~54 ;
wire \Datapath|ALu|Mult0~55 ;
wire \clk~input_o ;
wire \enable~0_combout ;
wire \enable~q ;
wire \VGAControl|Add1~61_sumout ;
wire \VGAControl|LessThan6~1_combout ;
wire \VGAControl|LessThan6~0_combout ;
wire \VGAControl|Add1~22 ;
wire \VGAControl|Add1~25_sumout ;
wire \VGAControl|Add1~26 ;
wire \VGAControl|Add1~1_sumout ;
wire \VGAControl|Add1~2 ;
wire \VGAControl|Add1~5_sumout ;
wire \VGAControl|LessThan3~0_combout ;
wire \VGAControl|LessThan1~1_combout ;
wire \VGAControl|LessThan4~0_combout ;
wire \VGAControl|LessThan3~1_combout ;
wire \VGAControl|hCount[7]~0_combout ;
wire \VGAControl|LessThan5~0_combout ;
wire \reset~input_o ;
wire \VGAControl|hCount[7]~2_combout ;
wire \VGAControl|LessThan4~1_combout ;
wire \VGAControl|hCount[7]~1_combout ;
wire \VGAControl|Add1~62 ;
wire \VGAControl|Add1~57_sumout ;
wire \VGAControl|Add1~58 ;
wire \VGAControl|Add1~53_sumout ;
wire \VGAControl|Add1~54 ;
wire \VGAControl|Add1~49_sumout ;
wire \VGAControl|Add1~50 ;
wire \VGAControl|Add1~45_sumout ;
wire \VGAControl|Add1~46 ;
wire \VGAControl|Add1~33_sumout ;
wire \VGAControl|Add1~34 ;
wire \VGAControl|Add1~37_sumout ;
wire \VGAControl|Add1~38 ;
wire \VGAControl|Add1~41_sumout ;
wire \VGAControl|Add1~42 ;
wire \VGAControl|Add1~9_sumout ;
wire \VGAControl|Add1~10 ;
wire \VGAControl|Add1~13_sumout ;
wire \VGAControl|Add1~14 ;
wire \VGAControl|Add1~17_sumout ;
wire \VGAControl|Add1~18 ;
wire \VGAControl|Add1~29_sumout ;
wire \VGAControl|Add1~30 ;
wire \VGAControl|Add1~21_sumout ;
wire \VGAControl|LessThan1~0_combout ;
wire \VGAControl|hSync~0_combout ;
wire \VGAControl|hSync~q ;
wire \VGAControl|Add0~1_sumout ;
wire \VGAControl|vCount[2]~1_combout ;
wire \VGAControl|vCount[2]~2_combout ;
wire \VGAControl|LessThan1~2_combout ;
wire \VGAControl|Add0~34 ;
wire \VGAControl|Add0~37_sumout ;
wire \VGAControl|Add0~38 ;
wire \VGAControl|Add0~41_sumout ;
wire \VGAControl|Add0~42 ;
wire \VGAControl|Add0~17_sumout ;
wire \VGAControl|LessThan2~1_combout ;
wire \VGAControl|LessThan2~0_combout ;
wire \VGAControl|vCount[2]~3_combout ;
wire \VGAControl|vCount[2]~4_combout ;
wire \VGAControl|Add0~2 ;
wire \VGAControl|Add0~5_sumout ;
wire \VGAControl|Add0~6 ;
wire \VGAControl|Add0~45_sumout ;
wire \VGAControl|Add0~46 ;
wire \VGAControl|Add0~9_sumout ;
wire \VGAControl|Add0~10 ;
wire \VGAControl|Add0~61_sumout ;
wire \VGAControl|Add0~62 ;
wire \VGAControl|Add0~57_sumout ;
wire \VGAControl|Add0~58 ;
wire \VGAControl|Add0~53_sumout ;
wire \VGAControl|Add0~54 ;
wire \VGAControl|Add0~49_sumout ;
wire \VGAControl|Add0~50 ;
wire \VGAControl|Add0~13_sumout ;
wire \VGAControl|Add0~14 ;
wire \VGAControl|Add0~21_sumout ;
wire \VGAControl|Add0~22 ;
wire \VGAControl|Add0~25_sumout ;
wire \VGAControl|Add0~26 ;
wire \VGAControl|Add0~29_sumout ;
wire \VGAControl|Add0~30 ;
wire \VGAControl|Add0~33_sumout ;
wire \VGAControl|vCount[2]~0_combout ;
wire \VGAControl|LessThan0~0_combout ;
wire \VGAControl|LessThan0~1_combout ;
wire \VGAControl|vSync~q ;
wire \always1~0_combout ;
wire \VGAControl|bright~DUPLICATE_q ;
wire \VGAControl|bright~0_combout ;
wire \VGAControl|bright~1_combout ;
wire \VGAControl|bright~feeder_combout ;
wire \VGAControl|bright~q ;
wire \clk~inputCLKENA0_outclk ;
wire \Controller|Decoder1~0_combout ;
wire \InstructionDecoder|Equal0~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ;
wire \InstructionDecoder|regAddB[3]~0_combout ;
wire \InstructionDecoder|instructionOp[1]~0_combout ;
wire \InstructionDecoder|instructionOp[0]~2_combout ;
wire \Controller|Selector0~0_combout ;
wire \Controller|currentstate~1_combout ;
wire \Controller|currentstate~7_combout ;
wire \Controller|currentstate~8_combout ;
wire \Controller|WideOr19~0_combout ;
wire \Controller|Decoder1~4_combout ;
wire \Controller|WideOr19~1_combout ;
wire \Controller|Selector11~0_combout ;
wire \Controller|Selector11~1_combout ;
wire \InstructionDecoder|flagOp[0]~3_combout ;
wire \InstructionDecoder|flagOp[0]~1_combout ;
wire \InstructionDecoder|flagOp[3]~4_combout ;
wire \InstructionDecoder|flagOp[3]~5_combout ;
wire \Controller|Selector8~2_combout ;
wire \Datapath|extend|always0~0_combout ;
wire \Controller|busOp[2]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ;
wire \Controller|Selector10~2_combout ;
wire \Controller|Selector10~3_combout ;
wire \Controller|Selector10~0_combout ;
wire \Controller|Selector10~1_combout ;
wire \Datapath|regFile|RAM~385_combout ;
wire \Datapath|regFile|RAM~387_combout ;
wire \Datapath|regFile|RAM~25_q ;
wire \Datapath|regFile|RAM~391_combout ;
wire \Datapath|regFile|RAM~393_combout ;
wire \Datapath|regFile|RAM~89_q ;
wire \Datapath|regFile|RAM~402_combout ;
wire \Datapath|regFile|RAM~404_combout ;
wire \Datapath|regFile|RAM~217_q ;
wire \Datapath|regFile|RAM~397_combout ;
wire \Datapath|regFile|RAM~399_combout ;
wire \Datapath|regFile|RAM~153_q ;
wire \Datapath|regFile|RAM~321_combout ;
wire \Datapath|regFile|RAM~392_combout ;
wire \Datapath|regFile|RAM~73_q ;
wire \Datapath|regFile|RAM~386_combout ;
wire \Datapath|regFile|RAM~9_q ;
wire \Datapath|regFile|RAM~403_combout ;
wire \Datapath|regFile|RAM~201_q ;
wire \Datapath|regFile|RAM~137_q ;
wire \Datapath|regFile|RAM~320_combout ;
wire \Datapath|regFile|RAM~401_combout ;
wire \Datapath|regFile|RAM~185_q ;
wire \Datapath|regFile|RAM~121feeder_combout ;
wire \Datapath|regFile|RAM~394_combout ;
wire \Datapath|regFile|RAM~396_combout ;
wire \Datapath|regFile|RAM~121_q ;
wire \Datapath|regFile|RAM~57feeder_combout ;
wire \Datapath|regFile|RAM~388_combout ;
wire \Datapath|regFile|RAM~390_combout ;
wire \Datapath|regFile|RAM~57_q ;
wire \Datapath|regFile|RAM~249feeder_combout ;
wire \Datapath|regFile|RAM~406_combout ;
wire \Datapath|regFile|RAM~249DUPLICATE_q ;
wire \Datapath|regFile|RAM~323_combout ;
wire \Datapath|regFile|RAM~105feeder_combout ;
wire \Datapath|regFile|RAM~395_combout ;
wire \Datapath|regFile|RAM~105DUPLICATE_q ;
wire \Datapath|regFile|RAM~405_combout ;
wire \Datapath|regFile|RAM~233_q ;
wire \Datapath|regFile|RAM~169feeder_combout ;
wire \Datapath|regFile|RAM~400_combout ;
wire \Datapath|regFile|RAM~169DUPLICATE_q ;
wire \Datapath|regFile|RAM~41feeder_combout ;
wire \Datapath|regFile|RAM~389_combout ;
wire \Datapath|regFile|RAM~41_q ;
wire \Datapath|regFile|RAM~322_combout ;
wire \Datapath|regFile|RAM~324_combout ;
wire \Datapath|regFile|rd2[9]~3_combout ;
wire \Controller|Selector9~0_combout ;
wire \Controller|Selector15~0_combout ;
wire \Controller|Selector9~1_combout ;
wire \Controller|Selector9~2_combout ;
wire \Controller|Decoder1~2_combout ;
wire \Controller|Selector9~3_combout ;
wire \Controller|Selector9~4_combout ;
wire \Datapath|IMMmux|y[10]~5_combout ;
wire \Datapath|extend|always0~1_combout ;
wire \Controller|Selector8~7_combout ;
wire \Controller|Selector8~4_combout ;
wire \Controller|Selector8~8_combout ;
wire \Controller|Selector8~0_combout ;
wire \Controller|Selector8~1_combout ;
wire \Controller|Selector8~6_combout ;
wire \Datapath|IMMmux|y[10]~9_combout ;
wire \Controller|Decoder1~7_combout ;
wire \FetchDecoder|memData~3_combout ;
wire \switches[1]~input_o ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ;
wire \Datapath|regFile|RAM~225_q ;
wire \Datapath|regFile|RAM~161_q ;
wire \Datapath|regFile|RAM~97_q ;
wire \Datapath|regFile|RAM~33feeder_combout ;
wire \Datapath|regFile|RAM~33_q ;
wire \Datapath|regFile|RAM~273_combout ;
wire \Datapath|regFile|RAM~129_q ;
wire \Datapath|regFile|RAM~1_q ;
wire \Datapath|regFile|RAM~193_q ;
wire \Datapath|regFile|RAM~65_q ;
wire \Datapath|regFile|RAM~271_combout ;
wire \Datapath|regFile|RAM~49_q ;
wire \Datapath|regFile|RAM~177_q ;
wire \Datapath|regFile|RAM~113_q ;
wire \Datapath|regFile|RAM~241DUPLICATE_q ;
wire \Datapath|regFile|RAM~274_combout ;
wire \Datapath|regFile|RAM~209_q ;
wire \Datapath|regFile|RAM~81_q ;
wire \Datapath|regFile|RAM~145_q ;
wire \Datapath|regFile|RAM~17_q ;
wire \Datapath|regFile|RAM~272_combout ;
wire \Datapath|regFile|RAM~275_combout ;
wire \Datapath|bus|Mux14~2_combout ;
wire \Controller|Selector12~1_combout ;
wire \Controller|Selector12~0_combout ;
wire \Datapath|bus|Mux7~0_combout ;
wire \Datapath|bus|Mux14~5_combout ;
wire \FetchDecoder|memData~0_combout ;
wire \InstructionDecoder|regAddA[1]~5_combout ;
wire \Controller|Selector8~3_combout ;
wire \Controller|Selector8~5_combout ;
wire \Controller|Decoder1~3_combout ;
wire \Datapath|regFile|RAM~444_combout ;
wire \Datapath|regFile|RAM~421_combout ;
wire \Datapath|regFile|RAM~446_combout ;
wire \Datapath|regFile|RAM~422_combout ;
wire \Datapath|regFile|RAM~276_combout ;
wire \Datapath|regFile|RAM~49DUPLICATE_q ;
wire \Datapath|regFile|RAM~241_q ;
wire \Datapath|regFile|RAM~277_combout ;
wire \Datapath|regFile|RAM~278_combout ;
wire \Datapath|IMMmux|y[1]~0_combout ;
wire \Datapath|bus|Mux14~1_combout ;
wire \Datapath|regFile|rd2[1]~0_combout ;
wire \Controller|Selector13~0_combout ;
wire \Controller|Selector13~1_combout ;
wire \Controller|Selector14~0_combout ;
wire \Controller|Selector11~3_combout ;
wire \Controller|Selector11~2_combout ;
wire \Controller|Selector11~4_combout ;
wire \Datapath|IMMmux|y[1]~19_combout ;
wire \Controller|Selector11~5_combout ;
wire \Datapath|pc|Add0~17_sumout ;
wire \Datapath|pc|pcAddress~24_combout ;
wire \Controller|WideOr22~0_combout ;
wire \Controller|WideOr22~1_combout ;
wire \Datapath|pc|Add1~17_sumout ;
wire \Datapath|pc|pcAddress~21_combout ;
wire \Datapath|regFile|RAM~224_q ;
wire \Datapath|regFile|RAM~208_q ;
wire \Datapath|regFile|RAM~426_combout ;
wire \Datapath|regFile|RAM~192_q ;
wire \Datapath|regFile|RAM~447_combout ;
wire \Datapath|regFile|RAM~160_q ;
wire \Datapath|regFile|RAM~176_q ;
wire \Datapath|regFile|RAM~144_q ;
wire \Datapath|regFile|RAM~160DUPLICATE_q ;
wire \Datapath|regFile|RAM~425_combout ;
wire \Datapath|regFile|RAM~128_q ;
wire \Datapath|regFile|RAM~451_combout ;
wire \Datapath|regFile|RAM~96_q ;
wire \Datapath|regFile|RAM~80_q ;
wire \Datapath|regFile|RAM~112_q ;
wire \Datapath|regFile|RAM~424_combout ;
wire \Datapath|regFile|RAM~64_q ;
wire \Datapath|regFile|RAM~455_combout ;
wire \Datapath|regFile|RAM~32_q ;
wire \Datapath|regFile|RAM~32DUPLICATE_q ;
wire \Datapath|regFile|RAM~48_q ;
wire \Datapath|regFile|RAM~16feeder_combout ;
wire \Datapath|regFile|RAM~16DUPLICATE_q ;
wire \Datapath|regFile|RAM~423_combout ;
wire \Datapath|regFile|RAM~0_q ;
wire \Datapath|regFile|RAM~459_combout ;
wire \Datapath|regFile|RAM~314_combout ;
wire \Datapath|pc|pcAddress~25_combout ;
wire \Datapath|pc|pcAddress[15]~14_combout ;
wire \InstructionDecoder|flagOp[0]~2_combout ;
wire \InstructionDecoder|flagOp[1]~7_combout ;
wire \InstructionDecoder|Equal0~1_combout ;
wire \Datapath|pc|pcAddress[15]~15_combout ;
wire \Datapath|IMMmux|y[15]~26_combout ;
wire \Datapath|bus|Mux7~1_combout ;
wire \Datapath|bus|Mux15~0_combout ;
wire \Datapath|bus|Mux3~2_combout ;
wire \TopMultiplexer|y~2_combout ;
wire \TopMultiplexer|y~3_combout ;
wire \Datapath|regFile|RAM~162_q ;
wire \Datapath|regFile|RAM~130_q ;
wire \Datapath|regFile|RAM~178_q ;
wire \Datapath|regFile|RAM~146_q ;
wire \Datapath|regFile|RAM~317_combout ;
wire \Datapath|regFile|RAM~82_q ;
wire \Datapath|regFile|RAM~114_q ;
wire \Datapath|regFile|RAM~98_q ;
wire \Datapath|regFile|RAM~66_q ;
wire \Datapath|regFile|RAM~316_combout ;
wire \Datapath|regFile|RAM~2feeder_combout ;
wire \Datapath|regFile|RAM~2_q ;
wire \Datapath|regFile|RAM~18_q ;
wire \Datapath|regFile|RAM~34DUPLICATE_q ;
wire \Datapath|regFile|RAM~50feeder_combout ;
wire \Datapath|regFile|RAM~50DUPLICATE_q ;
wire \Datapath|regFile|RAM~315_combout ;
wire \Datapath|regFile|RAM~226DUPLICATE_q ;
wire \Datapath|regFile|RAM~210_q ;
wire \Datapath|regFile|RAM~194_q ;
wire \Datapath|regFile|RAM~242_q ;
wire \Datapath|regFile|RAM~318_combout ;
wire \Datapath|regFile|RAM~319_combout ;
wire \Datapath|regFile|rd2[2]~1_combout ;
wire \Datapath|IMMmux|y[15]~1_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ;
wire \Datapath|regFile|RAM~115_q ;
wire \Datapath|regFile|RAM~179DUPLICATE_q ;
wire \Datapath|regFile|RAM~51_q ;
wire \Datapath|regFile|RAM~243feeder_combout ;
wire \Datapath|regFile|RAM~243_q ;
wire \Datapath|regFile|RAM~281_combout ;
wire \Datapath|regFile|RAM~195feeder_combout ;
wire \Datapath|regFile|RAM~195_q ;
wire \Datapath|regFile|RAM~67feeder_combout ;
wire \Datapath|regFile|RAM~67_q ;
wire \Datapath|regFile|RAM~131feeder_combout ;
wire \Datapath|regFile|RAM~131DUPLICATE_q ;
wire \Datapath|regFile|RAM~3feeder_combout ;
wire \Datapath|regFile|RAM~3_q ;
wire \Datapath|regFile|RAM~407_combout ;
wire \Datapath|regFile|RAM~163_q ;
wire \Datapath|regFile|RAM~227_q ;
wire \Datapath|regFile|RAM~99_q ;
wire \Datapath|regFile|RAM~35feeder_combout ;
wire \Datapath|regFile|RAM~35DUPLICATE_q ;
wire \Datapath|regFile|RAM~280_combout ;
wire \Datapath|regFile|RAM~19feeder_combout ;
wire \Datapath|regFile|RAM~19_q ;
wire \Datapath|regFile|RAM~211feeder_combout ;
wire \Datapath|regFile|RAM~211DUPLICATE_q ;
wire \Datapath|regFile|RAM~147feeder_combout ;
wire \Datapath|regFile|RAM~147_q ;
wire \Datapath|regFile|RAM~83_q ;
wire \Datapath|regFile|RAM~443_combout ;
wire \Datapath|regFile|RAM~408_combout ;
wire \Datapath|regFile|RAM~282_combout ;
wire \Datapath|pc|Add1~18 ;
wire \Datapath|pc|Add1~14 ;
wire \Datapath|pc|Add1~21_sumout ;
wire \Datapath|pc|Add0~18 ;
wire \Datapath|pc|Add0~14 ;
wire \Datapath|pc|Add0~21_sumout ;
wire \Datapath|pc|pcAddress~26_combout ;
wire \Datapath|pc|pcAddress~27_combout ;
wire \Datapath|pc|Add1~22 ;
wire \Datapath|pc|Add1~25_sumout ;
wire \Datapath|pc|Add0~22 ;
wire \Datapath|pc|Add0~25_sumout ;
wire \Datapath|pc|pcAddress~28_combout ;
wire \Datapath|pc|pcAddress~29_combout ;
wire \TopMultiplexer|y~5_combout ;
wire \Datapath|pc|Add1~26 ;
wire \Datapath|pc|Add1~29_sumout ;
wire \Datapath|extend|extendedImmediate[4]~6_combout ;
wire \Datapath|extend|extendedImmediate[7]~1_combout ;
wire \Datapath|extend|extendedImmediate[4]~3_combout ;
wire \Datapath|extend|extendedImmediate[4]~4_combout ;
wire \Datapath|pc|Add0~26 ;
wire \Datapath|pc|Add0~29_sumout ;
wire \Datapath|pc|pcAddress~30_combout ;
wire \Datapath|pc|pcAddress~31_combout ;
wire \TopMultiplexer|y~6_combout ;
wire \Datapath|regFile|RAM~69DUPLICATE_q ;
wire \Datapath|regFile|RAM~197feeder_combout ;
wire \Datapath|regFile|RAM~197DUPLICATE_q ;
wire \Datapath|regFile|RAM~5feeder_combout ;
wire \Datapath|regFile|RAM~5DUPLICATE_q ;
wire \Datapath|regFile|RAM~133feeder_combout ;
wire \Datapath|regFile|RAM~133DUPLICATE_q ;
wire \Datapath|regFile|RAM~419_combout ;
wire \Datapath|regFile|RAM~117_q ;
wire \Datapath|regFile|RAM~181_q ;
wire \Datapath|regFile|RAM~53_q ;
wire \Datapath|regFile|RAM~245_q ;
wire \Datapath|regFile|RAM~285_combout ;
wire \Datapath|regFile|RAM~165_q ;
wire \Datapath|regFile|RAM~101feeder_combout ;
wire \Datapath|regFile|RAM~101_q ;
wire \Datapath|regFile|RAM~37feeder_combout ;
wire \Datapath|regFile|RAM~37_q ;
wire \Datapath|regFile|RAM~229DUPLICATE_q ;
wire \Datapath|regFile|RAM~284_combout ;
wire \Datapath|regFile|RAM~213_q ;
wire \Datapath|regFile|RAM~21feeder_combout ;
wire \Datapath|regFile|RAM~21_q ;
wire \Datapath|regFile|RAM~85DUPLICATE_q ;
wire \Datapath|regFile|RAM~149_q ;
wire \Datapath|regFile|RAM~445_combout ;
wire \Datapath|regFile|RAM~420_combout ;
wire \Datapath|regFile|RAM~286_combout ;
wire \Datapath|pc|Add1~30 ;
wire \Datapath|pc|Add1~33_sumout ;
wire \Datapath|extend|extendedImmediate[5]~5_combout ;
wire \Datapath|pc|Add0~30 ;
wire \Datapath|pc|Add0~33_sumout ;
wire \Datapath|pc|pcAddress~32_combout ;
wire \TopMultiplexer|y~7_combout ;
wire \Datapath|bus|Mux15~2_combout ;
wire \Datapath|regFile|RAM~86feeder_combout ;
wire \Datapath|regFile|RAM~86_q ;
wire \Datapath|regFile|RAM~70_q ;
wire \Datapath|regFile|RAM~118_q ;
wire \Datapath|regFile|RAM~102_q ;
wire \Datapath|regFile|RAM~351_combout ;
wire \Datapath|regFile|RAM~22_q ;
wire \Datapath|regFile|RAM~54DUPLICATE_q ;
wire \Datapath|regFile|RAM~6DUPLICATE_q ;
wire \Datapath|regFile|RAM~350_combout ;
wire \Datapath|regFile|RAM~214_q ;
wire \Datapath|regFile|RAM~198feeder_combout ;
wire \Datapath|regFile|RAM~198DUPLICATE_q ;
wire \Datapath|regFile|RAM~246feeder_combout ;
wire \Datapath|regFile|RAM~246_q ;
wire \Datapath|regFile|RAM~230feeder_combout ;
wire \Datapath|regFile|RAM~230_q ;
wire \Datapath|regFile|RAM~353_combout ;
wire \Datapath|regFile|RAM~166_q ;
wire \Datapath|regFile|RAM~134_q ;
wire \Datapath|regFile|RAM~182_q ;
wire \Datapath|regFile|RAM~150feeder_combout ;
wire \Datapath|regFile|RAM~150_q ;
wire \Datapath|regFile|RAM~352_combout ;
wire \Datapath|regFile|RAM~354_combout ;
wire \Datapath|regFile|rd2[6]~9_combout ;
wire \Datapath|pc|Add1~34 ;
wire \Datapath|pc|Add1~37_sumout ;
wire \InstructionDecoder|immediate~1_combout ;
wire \Datapath|extend|extendedImmediate[7]~7_combout ;
wire \Datapath|extend|extendedImmediate[4]~2_combout ;
wire \Datapath|pc|Add0~34 ;
wire \Datapath|pc|Add0~37_sumout ;
wire \Datapath|pc|pcAddress~33_combout ;
wire \Datapath|bus|Mux15~3_combout ;
wire \Datapath|IMMmux|y[6]~16_combout ;
wire \Datapath|IMMmux|y[6]~17_combout ;
wire \switches[6]~input_o ;
wire \Datapath|pc|Add0~38 ;
wire \Datapath|pc|Add0~41_sumout ;
wire \Datapath|regFile|RAM~183DUPLICATE_q ;
wire \Datapath|regFile|RAM~55_q ;
wire \Datapath|regFile|RAM~247_q ;
wire \Datapath|regFile|RAM~343_combout ;
wire \Datapath|regFile|RAM~71_q ;
wire \Datapath|regFile|RAM~7_q ;
wire \Datapath|regFile|RAM~135_q ;
wire \Datapath|regFile|RAM~199_q ;
wire \Datapath|regFile|RAM~340_combout ;
wire \Datapath|regFile|RAM~23_q ;
wire \Datapath|regFile|RAM~87_q ;
wire \Datapath|regFile|RAM~215_q ;
wire \Datapath|regFile|RAM~151_q ;
wire \Datapath|regFile|RAM~341_combout ;
wire \Datapath|regFile|RAM~103_q ;
wire \Datapath|regFile|RAM~231feeder_combout ;
wire \Datapath|regFile|RAM~231_q ;
wire \Datapath|regFile|RAM~167feeder_combout ;
wire \Datapath|regFile|RAM~167_q ;
wire \Datapath|regFile|RAM~39_q ;
wire \Datapath|regFile|RAM~342_combout ;
wire \Datapath|regFile|RAM~344_combout ;
wire \Datapath|regFile|rd2[7]~7_combout ;
wire \switches[7]~input_o ;
wire \FetchDecoder|memData~4_combout ;
wire \Datapath|IMMmux|y[7]~14_combout ;
wire \Datapath|IMMmux|y[7]~15_combout ;
wire \Datapath|IMMmux|y[7]~32_combout ;
wire \Datapath|IMMmux|y[6]~36_combout ;
wire \Datapath|IMMmux|y[5]~35_combout ;
wire \Datapath|IMMmux|y[4]~34_combout ;
wire \Datapath|IMMmux|y[3]~4_combout ;
wire \Datapath|IMMmux|y[3]~37_combout ;
wire \Datapath|regFile|rd2[3]~5_combout ;
wire \Datapath|IMMmux|y[2]~25_combout ;
wire \Datapath|ALu|Add0~2 ;
wire \Datapath|ALu|Add0~6 ;
wire \Datapath|ALu|Add0~42 ;
wire \Datapath|ALu|Add0~26 ;
wire \Datapath|ALu|Add0~30 ;
wire \Datapath|ALu|Add0~34 ;
wire \Datapath|ALu|Add0~17_sumout ;
wire \Datapath|bus|Mux8~1_combout ;
wire \Datapath|bus|Mux11~0_combout ;
wire \Datapath|IMMmux|y[4]~8_combout ;
wire \Datapath|IMMmux|y[5]~7_combout ;
wire \Datapath|shift|ShiftLeft0~1_combout ;
wire \Datapath|regFile|RAM~238_q ;
wire \Datapath|regFile|RAM~254_q ;
wire \Datapath|regFile|RAM~222feeder_combout ;
wire \Datapath|regFile|RAM~222DUPLICATE_q ;
wire \Datapath|regFile|RAM~206_q ;
wire \Datapath|regFile|RAM~373_combout ;
wire \Datapath|regFile|RAM~94_q ;
wire \Datapath|regFile|RAM~126feeder_combout ;
wire \Datapath|regFile|RAM~126_q ;
wire \Datapath|regFile|RAM~110feeder_combout ;
wire \Datapath|regFile|RAM~110_q ;
wire \Datapath|regFile|RAM~78feeder_combout ;
wire \Datapath|regFile|RAM~78_q ;
wire \Datapath|regFile|RAM~371_combout ;
wire \Datapath|regFile|RAM~62feeder_combout ;
wire \Datapath|regFile|RAM~62_q ;
wire \Datapath|regFile|RAM~30DUPLICATE_q ;
wire \Datapath|regFile|RAM~46_q ;
wire \Datapath|regFile|RAM~14feeder_combout ;
wire \Datapath|regFile|RAM~14_q ;
wire \Datapath|regFile|RAM~370_combout ;
wire \Datapath|regFile|RAM~190_q ;
wire \Datapath|regFile|RAM~158_q ;
wire \Datapath|regFile|RAM~142_q ;
wire \Datapath|regFile|RAM~372_combout ;
wire \Datapath|regFile|RAM~374_combout ;
wire \Datapath|regFile|rd2[14]~13_combout ;
wire \Datapath|bus|Mux3~9_combout ;
wire \Datapath|bus|Mux3~10_combout ;
wire \Datapath|IMMmux|y[14]~30_combout ;
wire \Datapath|IMMmux|y[0]~20_combout ;
wire \Datapath|bus|Mux3~3_combout ;
wire \Datapath|bus|Mux3~8_combout ;
wire \Datapath|bus|Mux1~5_combout ;
wire \Datapath|bus|Mux3~4_combout ;
wire \Datapath|pc|Add0~42 ;
wire \Datapath|pc|Add0~45_sumout ;
wire \Datapath|regFile|RAM~168_q ;
wire \Datapath|regFile|RAM~152_q ;
wire \Datapath|regFile|RAM~184_q ;
wire \Datapath|regFile|RAM~433_combout ;
wire \Datapath|regFile|RAM~136DUPLICATE_q ;
wire \Datapath|regFile|RAM~499_combout ;
wire \Datapath|regFile|RAM~40_q ;
wire \Datapath|regFile|RAM~24DUPLICATE_q ;
wire \Datapath|regFile|RAM~56_q ;
wire \Datapath|regFile|RAM~431_combout ;
wire \Datapath|regFile|RAM~8_q ;
wire \Datapath|regFile|RAM~507_combout ;
wire \Datapath|regFile|RAM~232feeder_combout ;
wire \Datapath|regFile|RAM~232_q ;
wire \Datapath|regFile|RAM~248feeder_combout ;
wire \Datapath|regFile|RAM~248_q ;
wire \Datapath|regFile|RAM~216feeder_combout ;
wire \Datapath|regFile|RAM~216_q ;
wire \Datapath|regFile|RAM~434_combout ;
wire \Datapath|regFile|RAM~200_q ;
wire \Datapath|regFile|RAM~495_combout ;
wire \Datapath|regFile|RAM~104_q ;
wire \Datapath|regFile|RAM~120feeder_combout ;
wire \Datapath|regFile|RAM~120_q ;
wire \Datapath|regFile|RAM~88DUPLICATE_q ;
wire \Datapath|regFile|RAM~432_combout ;
wire \Datapath|regFile|RAM~72feeder_combout ;
wire \Datapath|regFile|RAM~72_q ;
wire \Datapath|regFile|RAM~503_combout ;
wire \Datapath|regFile|RAM~283_combout ;
wire \Datapath|pc|Add1~38 ;
wire \Datapath|pc|Add1~42 ;
wire \Datapath|pc|Add1~45_sumout ;
wire \Datapath|pc|pcAddress~35_combout ;
wire \TopMultiplexer|y~10_combout ;
wire \TopMultiplexer|y~11_combout ;
wire \Datapath|bus|Mux5~1_combout ;
wire \~GND~combout ;
wire \Add0~30_cout ;
wire \Add0~22_cout ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~25_sumout ;
wire \BitGen|Add1~5_sumout ;
wire \Add0~26 ;
wire \Add0~33_sumout ;
wire \BitGen|Add0~1_sumout ;
wire \BitGen|Add1~6 ;
wire \BitGen|Add1~7 ;
wire \BitGen|Add1~9_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \BitGen|Add0~2 ;
wire \BitGen|Add0~5_sumout ;
wire \BitGen|Add1~10 ;
wire \BitGen|Add1~11 ;
wire \BitGen|Add1~13_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \BitGen|Add0~6 ;
wire \BitGen|Add0~9_sumout ;
wire \BitGen|Add1~14 ;
wire \BitGen|Add1~15 ;
wire \BitGen|Add1~17_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \BitGen|Add0~10 ;
wire \BitGen|Add0~13_sumout ;
wire \BitGen|Add1~18 ;
wire \BitGen|Add1~19 ;
wire \BitGen|Add1~21_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \BitGen|Add0~14 ;
wire \BitGen|Add0~17_sumout ;
wire \BitGen|Add1~22 ;
wire \BitGen|Add1~23 ;
wire \BitGen|Add1~25_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \BitGen|Add0~18 ;
wire \BitGen|Add0~21_sumout ;
wire \BitGen|Add1~26 ;
wire \BitGen|Add1~27 ;
wire \BitGen|Add1~29_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \BitGen|Add0~22 ;
wire \BitGen|Add0~25_sumout ;
wire \BitGen|Add1~30 ;
wire \BitGen|Add1~31 ;
wire \BitGen|Add1~33_sumout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[10]~14_combout ;
wire \FetchDecoder|memData~11_combout ;
wire \Datapath|IMMmux|y[10]~28_combout ;
wire \Datapath|bus|Mux5~6_combout ;
wire \Datapath|pc|Add1~46 ;
wire \Datapath|pc|Add1~50 ;
wire \Datapath|pc|Add1~53_sumout ;
wire \Datapath|pc|Add0~46 ;
wire \Datapath|pc|Add0~50 ;
wire \Datapath|pc|Add0~53_sumout ;
wire \Datapath|pc|pcAddress~37_combout ;
wire \Datapath|regFile|RAM~26_q ;
wire \Datapath|regFile|RAM~10_q ;
wire \Datapath|regFile|RAM~42_q ;
wire \Datapath|regFile|RAM~58_q ;
wire \Datapath|regFile|RAM~365_combout ;
wire \Datapath|regFile|RAM~218_q ;
wire \Datapath|regFile|RAM~234_q ;
wire \Datapath|regFile|RAM~202DUPLICATE_q ;
wire \Datapath|regFile|RAM~250DUPLICATE_q ;
wire \Datapath|regFile|RAM~368_combout ;
wire \Datapath|regFile|RAM~90_q ;
wire \Datapath|regFile|RAM~74_q ;
wire \Datapath|regFile|RAM~122DUPLICATE_q ;
wire \Datapath|regFile|RAM~106feeder_combout ;
wire \Datapath|regFile|RAM~106_q ;
wire \Datapath|regFile|RAM~366_combout ;
wire \Datapath|regFile|RAM~186_q ;
wire \Datapath|regFile|RAM~138_q ;
wire \Datapath|regFile|RAM~170DUPLICATE_q ;
wire \Datapath|regFile|RAM~154feeder_combout ;
wire \Datapath|regFile|RAM~154DUPLICATE_q ;
wire \Datapath|regFile|RAM~367_combout ;
wire \Datapath|regFile|RAM~369_combout ;
wire \Datapath|bus|Mux5~7_combout ;
wire \Datapath|regFile|rd2[10]~12_combout ;
wire \Datapath|IMMmux|y[10]~38_combout ;
wire \Datapath|IMMmux|y[9]~31_combout ;
wire \Datapath|IMMmux|y[8]~33_combout ;
wire \Datapath|ALu|Add0~18 ;
wire \Datapath|ALu|Add0~22 ;
wire \Datapath|ALu|Add0~14 ;
wire \Datapath|ALu|Add0~45_sumout ;
wire \Datapath|bus|Mux5~0_combout ;
wire \Datapath|shift|ShiftLeft0~0_combout ;
wire \Datapath|bus|Mux3~0_combout ;
wire \FetchDecoder|memData~14_combout ;
wire \Datapath|bus|Mux2~4_combout ;
wire \Datapath|regFile|RAM~157feeder_combout ;
wire \Datapath|regFile|RAM~157DUPLICATE_q ;
wire \Datapath|regFile|RAM~93_q ;
wire \Datapath|regFile|RAM~221_q ;
wire \Datapath|regFile|RAM~29DUPLICATE_q ;
wire \Datapath|regFile|RAM~381_combout ;
wire \Datapath|regFile|RAM~173feeder_combout ;
wire \Datapath|regFile|RAM~173_q ;
wire \Datapath|regFile|RAM~237DUPLICATE_q ;
wire \Datapath|regFile|RAM~45_q ;
wire \Datapath|regFile|RAM~109_q ;
wire \Datapath|regFile|RAM~382_combout ;
wire \Datapath|regFile|RAM~189DUPLICATE_q ;
wire \Datapath|regFile|RAM~61_q ;
wire \Datapath|regFile|RAM~125_q ;
wire \Datapath|regFile|RAM~253feeder_combout ;
wire \Datapath|regFile|RAM~253_q ;
wire \Datapath|regFile|RAM~383_combout ;
wire \Datapath|regFile|RAM~77feeder_combout ;
wire \Datapath|regFile|RAM~77DUPLICATE_q ;
wire \Datapath|regFile|RAM~13_q ;
wire \Datapath|regFile|RAM~141feeder_combout ;
wire \Datapath|regFile|RAM~141_q ;
wire \Datapath|regFile|RAM~205_q ;
wire \Datapath|regFile|RAM~380_combout ;
wire \Datapath|regFile|RAM~384_combout ;
wire \Datapath|regFile|rd2[13]~15_combout ;
wire \Datapath|bus|Mux2~5_combout ;
wire \Datapath|IMMmux|y[13]~41_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[12]~7_combout ;
wire \FetchDecoder|memData~13_combout ;
wire \Datapath|bus|Mux3~16_combout ;
wire \Datapath|bus|Mux3~17_combout ;
wire \Datapath|IMMmux|y[0]~18_combout ;
wire \Datapath|shift|ShiftLeft0~15_combout ;
wire \Datapath|IMMmux|y[7]~10_combout ;
wire \Datapath|IMMmux|y[6]~11_combout ;
wire \Datapath|shift|ShiftLeft0~4_combout ;
wire \Datapath|shift|ShiftLeft0~3_combout ;
wire \Datapath|shift|ShiftLeft0~17_combout ;
wire \Datapath|bus|Mux15~5_combout ;
wire \Datapath|bus|Mux3~14_combout ;
wire \Datapath|shift|ShiftLeft0~14_combout ;
wire \Datapath|IMMmux|y[0]~27_combout ;
wire \Datapath|bus|Mux3~7_combout ;
wire \Datapath|regFile|RAM~187_q ;
wire \Datapath|regFile|RAM~251_q ;
wire \Datapath|regFile|RAM~59_q ;
wire \Datapath|regFile|RAM~123DUPLICATE_q ;
wire \Datapath|regFile|RAM~363_combout ;
wire \Datapath|regFile|RAM~91_q ;
wire \Datapath|regFile|RAM~219_q ;
wire \Datapath|regFile|RAM~27_q ;
wire \Datapath|regFile|RAM~155_q ;
wire \Datapath|regFile|RAM~361_combout ;
wire \Datapath|regFile|RAM~203_q ;
wire \Datapath|regFile|RAM~75_q ;
wire \Datapath|regFile|RAM~139_q ;
wire \Datapath|regFile|RAM~11_q ;
wire \Datapath|regFile|RAM~360_combout ;
wire \Datapath|regFile|RAM~107feeder_combout ;
wire \Datapath|regFile|RAM~107_q ;
wire \Datapath|regFile|RAM~235feeder_combout ;
wire \Datapath|regFile|RAM~235_q ;
wire \Datapath|regFile|RAM~171feeder_combout ;
wire \Datapath|regFile|RAM~171_q ;
wire \Datapath|regFile|RAM~43feeder_combout ;
wire \Datapath|regFile|RAM~43DUPLICATE_q ;
wire \Datapath|regFile|RAM~362_combout ;
wire \Datapath|regFile|RAM~364_combout ;
wire \Datapath|regFile|rd2[11]~11_combout ;
wire \Datapath|bus|Mux3~6_combout ;
wire \Datapath|bus|Mux3~12_combout ;
wire \Datapath|bus|Mux3~13_combout ;
wire \Datapath|IMMmux|y[4]~23_combout ;
wire \Datapath|IMMmux|y[5]~24_combout ;
wire \Datapath|IMMmux|y[8]~22_combout ;
wire \Datapath|IMMmux|y[9]~21_combout ;
wire \Datapath|IMMmux|y[11]~13_combout ;
wire \Datapath|bus|Mux3~15_combout ;
wire \Datapath|IMMmux|y[12]~40_combout ;
wire \Datapath|IMMmux|y[11]~39_combout ;
wire \Datapath|ALu|Add0~46 ;
wire \Datapath|ALu|Add0~50 ;
wire \Datapath|ALu|Add0~53_sumout ;
wire \Datapath|bus|Mux3~11_combout ;
wire \Datapath|bus|Mux3~18_combout ;
wire \Datapath|regFile|RAM~92_q ;
wire \Datapath|regFile|RAM~76_q ;
wire \Datapath|regFile|RAM~108_q ;
wire \Datapath|regFile|RAM~124_q ;
wire \Datapath|regFile|RAM~376_combout ;
wire \Datapath|regFile|RAM~44feeder_combout ;
wire \Datapath|regFile|RAM~44DUPLICATE_q ;
wire \Datapath|regFile|RAM~60_q ;
wire \Datapath|regFile|RAM~12_q ;
wire \Datapath|regFile|RAM~28feeder_combout ;
wire \Datapath|regFile|RAM~28DUPLICATE_q ;
wire \Datapath|regFile|RAM~375_combout ;
wire \Datapath|regFile|RAM~236feeder_combout ;
wire \Datapath|regFile|RAM~236DUPLICATE_q ;
wire \Datapath|regFile|RAM~220_q ;
wire \Datapath|regFile|RAM~252_q ;
wire \Datapath|regFile|RAM~204_q ;
wire \Datapath|regFile|RAM~378_combout ;
wire \Datapath|regFile|RAM~156DUPLICATE_q ;
wire \Datapath|regFile|RAM~188feeder_combout ;
wire \Datapath|regFile|RAM~188_q ;
wire \Datapath|regFile|RAM~172_q ;
wire \Datapath|regFile|RAM~140_q ;
wire \Datapath|regFile|RAM~377_combout ;
wire \Datapath|regFile|RAM~379_combout ;
wire \Datapath|regFile|rd2[12]~14_combout ;
wire \Datapath|ALu|Add0~54 ;
wire \Datapath|ALu|Add0~57_sumout ;
wire \Datapath|bus|Mux2~0_combout ;
wire \Datapath|shift|ShiftLeft0~10_combout ;
wire \Datapath|bus|Mux2~1_combout ;
wire \Datapath|shift|ShiftLeft0~11_combout ;
wire \Datapath|shift|ShiftLeft0~8_combout ;
wire \Datapath|bus|Mux2~2_combout ;
wire \Datapath|bus|Mux2~3_combout ;
wire \Datapath|bus|Mux2~6_combout ;
wire \Datapath|regFile|RAM~237_q ;
wire \Datapath|regFile|RAM~269_combout ;
wire \Datapath|regFile|RAM~157_q ;
wire \Datapath|regFile|RAM~189_q ;
wire \Datapath|regFile|RAM~268_combout ;
wire \Datapath|regFile|RAM~29_q ;
wire \Datapath|regFile|RAM~266_combout ;
wire \Datapath|regFile|RAM~77_q ;
wire \Datapath|regFile|RAM~93DUPLICATE_q ;
wire \Datapath|regFile|RAM~267_combout ;
wire \Datapath|regFile|RAM~270_combout ;
wire \Datapath|IMMmux|y[13]~12_combout ;
wire \Datapath|shift|ShiftLeft0~5_combout ;
wire \Datapath|shift|ShiftLeft0~6_combout ;
wire \Datapath|shift|ShiftLeft0~7_combout ;
wire \Datapath|shift|ShiftLeft0~19_combout ;
wire \Datapath|bus|Mux7~4_combout ;
wire \Datapath|bus|Mux5~2_combout ;
wire \Datapath|bus|Mux7~5_combout ;
wire \Datapath|bus|Mux5~4_combout ;
wire \Datapath|shift|ShiftLeft0~16_combout ;
wire \Datapath|shift|ShiftLeft0~9_combout ;
wire \Datapath|bus|Mux5~3_combout ;
wire \Datapath|bus|Mux5~5_combout ;
wire \Datapath|bus|Mux5~8_combout ;
wire \Datapath|regFile|RAM~202_q ;
wire \Datapath|regFile|RAM~10DUPLICATE_q ;
wire \Datapath|regFile|RAM~409_combout ;
wire \Datapath|regFile|RAM~170_q ;
wire \Datapath|regFile|RAM~297_combout ;
wire \Datapath|regFile|RAM~122_q ;
wire \Datapath|regFile|RAM~186DUPLICATE_q ;
wire \Datapath|regFile|RAM~250_q ;
wire \Datapath|regFile|RAM~298_combout ;
wire \Datapath|regFile|RAM~154_q ;
wire \Datapath|regFile|RAM~296_combout ;
wire \Datapath|regFile|RAM~410_combout ;
wire \Datapath|regFile|RAM~299_combout ;
wire \TopMultiplexer|y~12_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[14]~4_combout ;
wire \FetchDecoder|memData~15_combout ;
wire \Datapath|bus|Mux1~4_combout ;
wire \Datapath|IMMmux|y[14]~42_combout ;
wire \Datapath|ALu|Add0~58 ;
wire \Datapath|ALu|Add0~61_sumout ;
wire \Datapath|bus|Mux1~0_combout ;
wire \Datapath|bus|Mux1~1_combout ;
wire \Datapath|bus|Mux1~2_combout ;
wire \Datapath|bus|Mux1~3_combout ;
wire \Datapath|bus|Mux1~6_combout ;
wire \Datapath|regFile|RAM~174_q ;
wire \Datapath|regFile|RAM~263_combout ;
wire \Datapath|regFile|RAM~222_q ;
wire \Datapath|regFile|RAM~238DUPLICATE_q ;
wire \Datapath|regFile|RAM~264_combout ;
wire \Datapath|regFile|RAM~262_combout ;
wire \Datapath|regFile|RAM~30_q ;
wire \Datapath|regFile|RAM~261_combout ;
wire \Datapath|regFile|RAM~265_combout ;
wire \Datapath|shift|ShiftLeft0~2_combout ;
wire \Datapath|bus|Mux3~1_combout ;
wire \Datapath|shift|ShiftLeft0~13_combout ;
wire \Datapath|shift|ShiftLeft0~12_combout ;
wire \Datapath|bus|Mux8~0_combout ;
wire \Datapath|bus|Mux8~2_combout ;
wire \Datapath|bus|Mux8~3_combout ;
wire \Datapath|regFile|RAM~119_q ;
wire \Datapath|regFile|RAM~183_q ;
wire \Datapath|regFile|RAM~306_combout ;
wire \Datapath|regFile|RAM~71DUPLICATE_q ;
wire \Datapath|regFile|RAM~417_combout ;
wire \Datapath|regFile|RAM~304_combout ;
wire \Datapath|regFile|RAM~418_combout ;
wire \Datapath|regFile|RAM~305_combout ;
wire \Datapath|regFile|RAM~307_combout ;
wire \Datapath|pc|Add1~41_sumout ;
wire \Datapath|pc|pcAddress~34_combout ;
wire \TopMultiplexer|y~9_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[6]~2_combout ;
wire \FetchDecoder|memData~8_combout ;
wire \Datapath|ALu|Add0~33_sumout ;
wire \Datapath|bus|Mux9~1_combout ;
wire \Datapath|bus|Mux9~0_combout ;
wire \Datapath|bus|Mux9~2_combout ;
wire \Datapath|bus|Mux9~3_combout ;
wire \Datapath|regFile|RAM~38_q ;
wire \Datapath|regFile|RAM~54_q ;
wire \Datapath|regFile|RAM~22DUPLICATE_q ;
wire \Datapath|regFile|RAM~435_combout ;
wire \Datapath|regFile|RAM~6_q ;
wire \Datapath|regFile|RAM~475_combout ;
wire \Datapath|regFile|RAM~437_combout ;
wire \Datapath|regFile|RAM~467_combout ;
wire \Datapath|regFile|RAM~214DUPLICATE_q ;
wire \Datapath|regFile|RAM~438_combout ;
wire \Datapath|regFile|RAM~198_q ;
wire \Datapath|regFile|RAM~463_combout ;
wire \Datapath|regFile|RAM~86DUPLICATE_q ;
wire \Datapath|regFile|RAM~436_combout ;
wire \Datapath|regFile|RAM~471_combout ;
wire \Datapath|regFile|RAM~308_combout ;
wire \TopMultiplexer|y~8_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[2]~10_combout ;
wire \switches[2]~input_o ;
wire \FetchDecoder|instruction~19_combout ;
wire \FetchDecoder|instruction~10_combout ;
wire \InstructionDecoder|immediate[2]~0_combout ;
wire \Datapath|IMMmux|y[2]~2_combout ;
wire \Datapath|IMMmux|y[2]~3_combout ;
wire \Datapath|ALu|Add0~5_sumout ;
wire \Datapath|bus|Mux13~0_combout ;
wire \FetchDecoder|memData~1_combout ;
wire \Datapath|bus|Mux13~1_combout ;
wire \Datapath|bus|Mux13~2_combout ;
wire \Datapath|bus|Mux15~1_combout ;
wire \Datapath|bus|Mux13~4_combout ;
wire \Datapath|bus|Mux13~3_combout ;
wire \Datapath|regFile|RAM~226_q ;
wire \Datapath|regFile|RAM~430_combout ;
wire \Datapath|regFile|RAM~511_combout ;
wire \Datapath|regFile|RAM~162DUPLICATE_q ;
wire \Datapath|regFile|RAM~429_combout ;
wire \Datapath|regFile|RAM~515_combout ;
wire \Datapath|regFile|RAM~34_q ;
wire \Datapath|regFile|RAM~50_q ;
wire \Datapath|regFile|RAM~427_combout ;
wire \Datapath|regFile|RAM~523_combout ;
wire \Datapath|regFile|RAM~428_combout ;
wire \Datapath|regFile|RAM~519_combout ;
wire \Datapath|regFile|RAM~279_combout ;
wire \TopMultiplexer|y~4_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[15]~1_combout ;
wire \FetchDecoder|memData~9_combout ;
wire \Datapath|bus|Mux0~4_combout ;
wire \Datapath|bus|Mux0~5_combout ;
wire \Datapath|bus|Mux0~0_combout ;
wire \Datapath|bus|Mux3~5_combout ;
wire \Datapath|shift|ShiftLeft0~18_combout ;
wire \Datapath|bus|Mux0~1_combout ;
wire \Datapath|bus|Mux0~2_combout ;
wire \Datapath|bus|Mux0~3_combout ;
wire \Datapath|bus|Mux0~6_combout ;
wire \Datapath|regFile|RAM~239_q ;
wire \Datapath|regFile|RAM~47feeder_combout ;
wire \Datapath|regFile|RAM~47_q ;
wire \Datapath|regFile|RAM~111feeder_combout ;
wire \Datapath|regFile|RAM~111_q ;
wire \Datapath|regFile|RAM~175DUPLICATE_q ;
wire \Datapath|regFile|RAM~357_combout ;
wire \Datapath|regFile|RAM~191_q ;
wire \Datapath|regFile|RAM~255DUPLICATE_q ;
wire \Datapath|regFile|RAM~63_q ;
wire \Datapath|regFile|RAM~127DUPLICATE_q ;
wire \Datapath|regFile|RAM~358_combout ;
wire \Datapath|regFile|RAM~207_q ;
wire \Datapath|regFile|RAM~79_q ;
wire \Datapath|regFile|RAM~15DUPLICATE_q ;
wire \Datapath|regFile|RAM~143feeder_combout ;
wire \Datapath|regFile|RAM~143_q ;
wire \Datapath|regFile|RAM~355_combout ;
wire \Datapath|regFile|RAM~159_q ;
wire \Datapath|regFile|RAM~95DUPLICATE_q ;
wire \Datapath|regFile|RAM~31_q ;
wire \Datapath|regFile|RAM~223_q ;
wire \Datapath|regFile|RAM~356_combout ;
wire \Datapath|regFile|RAM~359_combout ;
wire \Datapath|regFile|rd2[15]~10_combout ;
wire \Datapath|ALu|Add0~62 ;
wire \Datapath|ALu|Add0~37_sumout ;
wire \Controller|Selector15~2_combout ;
wire \Controller|WideOr14~0_combout ;
wire \Controller|Selector15~1_combout ;
wire \Datapath|ALu|Add0~38 ;
wire \Datapath|ALu|Add0~69_sumout ;
wire \Datapath|ALu|Add0~21_sumout ;
wire \Datapath|ALu|Add0~13_sumout ;
wire \Datapath|ALu|Equal0~0_combout ;
wire \Datapath|ALu|Add0~25_sumout ;
wire \Datapath|ALu|Add0~41_sumout ;
wire \Datapath|ALu|Add0~29_sumout ;
wire \Datapath|ALu|Add0~66_cout ;
wire \Datapath|ALu|Add0~9_sumout ;
wire \Datapath|ALu|Equal0~1_combout ;
wire \Datapath|ALu|Add0~49_sumout ;
wire \Datapath|ALu|Equal0~2_combout ;
wire \Datapath|ALu|Equal0~3_combout ;
wire \Datapath|pc|pcAddress[15]~10_combout ;
wire \Datapath|pc|pcAddress[15]~11_combout ;
wire \Datapath|pc|pcAddress[15]~1_combout ;
wire \Datapath|pc|pcAddress[15]~3_combout ;
wire \Datapath|pc|pcAddress[15]~6_combout ;
wire \Datapath|ALu|flagreg~0_combout ;
wire \Datapath|pc|pcAddress[15]~4_combout ;
wire \Datapath|pc|pcAddress[15]~5_combout ;
wire \Datapath|pc|pcAddress[15]~2_combout ;
wire \Datapath|pc|pcAddress[15]~40_combout ;
wire \Datapath|pc|pcAddress[15]~7_combout ;
wire \Datapath|pc|pcAddress[15]~16_combout ;
wire \Datapath|pc|pcAddress[15]~17_combout ;
wire \Datapath|bus|Mux15~4_combout ;
wire \Datapath|bus|Mux15~6_combout ;
wire \switches[0]~input_o ;
wire \FetchDecoder|memData~2_combout ;
wire \Datapath|bus|Mux15~7_combout ;
wire \Datapath|bus|Mux15~8_combout ;
wire \Datapath|bus|Mux15~9_combout ;
wire \Datapath|regFile|RAM~240_q ;
wire \Datapath|regFile|RAM~208DUPLICATE_q ;
wire \Datapath|regFile|RAM~312_combout ;
wire \Datapath|regFile|RAM~16_q ;
wire \Datapath|regFile|RAM~48DUPLICATE_q ;
wire \Datapath|regFile|RAM~309_combout ;
wire \Datapath|regFile|RAM~128DUPLICATE_q ;
wire \Datapath|regFile|RAM~311_combout ;
wire \Datapath|regFile|RAM~310_combout ;
wire \Datapath|regFile|RAM~313_combout ;
wire \Datapath|regFile|rd2[0]~2_combout ;
wire \Datapath|ALu|Add0~10 ;
wire \Datapath|ALu|Add0~1_sumout ;
wire \Datapath|bus|Mux14~0_combout ;
wire \Datapath|bus|Mux14~4_combout ;
wire \Datapath|bus|Mux14~3_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[1]~9_combout ;
wire \FetchDecoder|instruction~9_combout ;
wire \InstructionDecoder|regAddA[1]~2_combout ;
wire \Datapath|regFile|RAM~73DUPLICATE_q ;
wire \Datapath|regFile|RAM~411_combout ;
wire \Datapath|regFile|RAM~105_q ;
wire \Datapath|regFile|RAM~169_q ;
wire \Datapath|regFile|RAM~233DUPLICATE_q ;
wire \Datapath|regFile|RAM~301_combout ;
wire \Datapath|regFile|RAM~249_q ;
wire \Datapath|regFile|RAM~302_combout ;
wire \Datapath|regFile|RAM~300_combout ;
wire \Datapath|regFile|RAM~412_combout ;
wire \Datapath|regFile|RAM~303_combout ;
wire \Datapath|bus|Mux6~3_combout ;
wire \Datapath|bus|Mux6~4_combout ;
wire \Datapath|bus|Mux6~2_combout ;
wire \Datapath|bus|Mux7~3_combout ;
wire \Datapath|bus|Mux7~2_combout ;
wire \Datapath|bus|Mux6~0_combout ;
wire \Datapath|bus|Mux6~1_combout ;
wire \Datapath|bus|Mux6~5_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[9]~13_combout ;
wire \FetchDecoder|instruction~13_combout ;
wire \InstructionDecoder|regAddB[1]~5_combout ;
wire \Datapath|regFile|RAM~19DUPLICATE_q ;
wire \Datapath|regFile|RAM~211_q ;
wire \Datapath|regFile|RAM~147DUPLICATE_q ;
wire \Datapath|regFile|RAM~331_combout ;
wire \Datapath|regFile|RAM~131_q ;
wire \Datapath|regFile|RAM~3DUPLICATE_q ;
wire \Datapath|regFile|RAM~330_combout ;
wire \Datapath|regFile|RAM~99DUPLICATE_q ;
wire \Datapath|regFile|RAM~35_q ;
wire \Datapath|regFile|RAM~163DUPLICATE_q ;
wire \Datapath|regFile|RAM~332_combout ;
wire \Datapath|regFile|RAM~51DUPLICATE_q ;
wire \Datapath|regFile|RAM~179_q ;
wire \Datapath|regFile|RAM~243DUPLICATE_q ;
wire \Datapath|regFile|RAM~333_combout ;
wire \Datapath|regFile|RAM~334_combout ;
wire \Datapath|bus|Mux12~2_combout ;
wire \switches[3]~input_o ;
wire \FetchDecoder|memData~10_combout ;
wire \Datapath|bus|Mux12~1_combout ;
wire \Datapath|bus|Mux12~0_combout ;
wire \Datapath|bus|Mux12~4_combout ;
wire \Datapath|bus|Mux12~3_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[3]~11_combout ;
wire \FetchDecoder|instruction~20_combout ;
wire \FetchDecoder|instruction~11_combout ;
wire \Datapath|extend|extendedImmediate~0_combout ;
wire \Datapath|IMMmux|y[10]~6_combout ;
wire \Datapath|IMMmux|y[12]~29_combout ;
wire \Datapath|ALu|LessThan0~11_combout ;
wire \Datapath|ALu|LessThan0~10_combout ;
wire \Datapath|ALu|LessThan0~2_combout ;
wire \Datapath|ALu|LessThan0~3_combout ;
wire \Datapath|ALu|LessThan0~5_combout ;
wire \Datapath|ALu|LessThan0~0_combout ;
wire \Datapath|ALu|LessThan0~4_combout ;
wire \Datapath|ALu|LessThan0~1_combout ;
wire \Datapath|ALu|LessThan0~6_combout ;
wire \Datapath|ALu|LessThan0~8_combout ;
wire \Datapath|ALu|LessThan0~7_combout ;
wire \Datapath|ALu|LessThan0~9_combout ;
wire \Datapath|ALu|LessThan0~12_combout ;
wire \Datapath|pc|pcAddress[15]~8_combout ;
wire \Datapath|pc|pcAddress[15]~20_combout ;
wire \Datapath|pc|Add1~13_sumout ;
wire \Datapath|pc|Add0~13_sumout ;
wire \Datapath|pc|pcAddress~22_combout ;
wire \Datapath|pc|pcAddress~23_combout ;
wire \exmem|Equal0~11_combout ;
wire \exmem|Equal0~10_combout ;
wire \exmem|Equal0~5_combout ;
wire \exmem|Equal0~13_combout ;
wire \exmem|Equal0~2_combout ;
wire \exmem|Equal0~1_combout ;
wire \Datapath|regFile|RAM~255_q ;
wire \Datapath|regFile|RAM~259_combout ;
wire \Datapath|regFile|RAM~175_q ;
wire \Datapath|regFile|RAM~191DUPLICATE_q ;
wire \Datapath|regFile|RAM~258_combout ;
wire \Datapath|regFile|RAM~127_q ;
wire \Datapath|regFile|RAM~95_q ;
wire \Datapath|regFile|RAM~79DUPLICATE_q ;
wire \Datapath|regFile|RAM~257_combout ;
wire \exmem|Equal0~8_combout ;
wire \exmem|Equal0~9_combout ;
wire \exmem|Equal0~4_combout ;
wire \exmem|Equal0~6_combout ;
wire \FetchDecoder|instruction~14_combout ;
wire \InstructionDecoder|regAddB[2]~2_combout ;
wire \Datapath|regFile|RAM~88_q ;
wire \Datapath|regFile|RAM~346_combout ;
wire \Datapath|regFile|RAM~348_combout ;
wire \Datapath|regFile|RAM~136_q ;
wire \Datapath|regFile|RAM~347_combout ;
wire \Datapath|regFile|RAM~24_q ;
wire \Datapath|regFile|RAM~8DUPLICATE_q ;
wire \Datapath|regFile|RAM~345_combout ;
wire \Datapath|regFile|RAM~349_combout ;
wire \Datapath|regFile|rd2[8]~8_combout ;
wire \Datapath|bus|Mux7~6_combout ;
wire \FetchDecoder|memData~5_combout ;
wire \Datapath|bus|Mux7~9_combout ;
wire \Datapath|bus|Mux7~10_combout ;
wire \Datapath|bus|Mux7~8_combout ;
wire \Datapath|bus|Mux7~7_combout ;
wire \Datapath|bus|Mux7~11_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[8]~12_combout ;
wire \FetchDecoder|instruction~12_combout ;
wire \InstructionDecoder|regAddB[0]~4_combout ;
wire \Datapath|regFile|RAM~398_combout ;
wire \Datapath|regFile|RAM~139DUPLICATE_q ;
wire \Datapath|regFile|RAM~203DUPLICATE_q ;
wire \Datapath|regFile|RAM~415_combout ;
wire \Datapath|regFile|RAM~43_q ;
wire \Datapath|regFile|RAM~235DUPLICATE_q ;
wire \Datapath|regFile|RAM~107DUPLICATE_q ;
wire \Datapath|regFile|RAM~293_combout ;
wire \Datapath|regFile|RAM~292_combout ;
wire \Datapath|regFile|RAM~416_combout ;
wire \Datapath|regFile|RAM~123_q ;
wire \Datapath|regFile|RAM~187DUPLICATE_q ;
wire \Datapath|regFile|RAM~294_combout ;
wire \Datapath|regFile|RAM~295_combout ;
wire \Datapath|pc|Add0~54 ;
wire \Datapath|pc|Add0~57_sumout ;
wire \Datapath|pc|Add1~54 ;
wire \Datapath|pc|Add1~57_sumout ;
wire \Datapath|pc|pcAddress~38_combout ;
wire \Datapath|bus|Mux4~5_combout ;
wire \FetchDecoder|memData~12_combout ;
wire \Datapath|bus|Mux4~4_combout ;
wire \Datapath|bus|Mux4~0_combout ;
wire \Datapath|bus|Mux4~2_combout ;
wire \Datapath|bus|Mux4~1_combout ;
wire \Datapath|bus|Mux4~3_combout ;
wire \Datapath|bus|Mux4~6_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[11]~15_combout ;
wire \FetchDecoder|instruction~15_combout ;
wire \InstructionDecoder|regAddB[3]~3_combout ;
wire \Datapath|regFile|RAM~84_q ;
wire \Datapath|regFile|RAM~68feeder_combout ;
wire \Datapath|regFile|RAM~68DUPLICATE_q ;
wire \Datapath|regFile|RAM~100feeder_combout ;
wire \Datapath|regFile|RAM~100DUPLICATE_q ;
wire \Datapath|regFile|RAM~116feeder_combout ;
wire \Datapath|regFile|RAM~116_q ;
wire \Datapath|regFile|RAM~336_combout ;
wire \Datapath|regFile|RAM~164_q ;
wire \Datapath|regFile|RAM~180_q ;
wire \Datapath|regFile|RAM~132_q ;
wire \Datapath|regFile|RAM~148_q ;
wire \Datapath|regFile|RAM~337_combout ;
wire \Datapath|regFile|RAM~20_q ;
wire \Datapath|regFile|RAM~52feeder_combout ;
wire \Datapath|regFile|RAM~52_q ;
wire \Datapath|regFile|RAM~36feeder_combout ;
wire \Datapath|regFile|RAM~36DUPLICATE_q ;
wire \Datapath|regFile|RAM~4_q ;
wire \Datapath|regFile|RAM~335_combout ;
wire \Datapath|regFile|RAM~212_q ;
wire \Datapath|regFile|RAM~196_q ;
wire \Datapath|regFile|RAM~228_q ;
wire \Datapath|regFile|RAM~244feeder_combout ;
wire \Datapath|regFile|RAM~244_q ;
wire \Datapath|regFile|RAM~338_combout ;
wire \Datapath|regFile|RAM~339_combout ;
wire \Datapath|regFile|rd2[4]~6_combout ;
wire \switches[4]~input_o ;
wire \FetchDecoder|memData~6_combout ;
wire \Datapath|bus|Mux11~2_combout ;
wire \Datapath|bus|Mux11~1_combout ;
wire \Datapath|bus|Mux11~3_combout ;
wire \Datapath|bus|Mux11~4_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[4]~5_combout ;
wire \FetchDecoder|instruction~5_combout ;
wire \InstructionDecoder|regAddA[1]~0_combout ;
wire \InstructionDecoder|regAddA[0]~1_combout ;
wire \Datapath|regFile|RAM~15_q ;
wire \Datapath|regFile|RAM~256_combout ;
wire \Datapath|regFile|RAM~260_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ;
wire \exmem|dataOut1[13]~8_combout ;
wire \FetchDecoder|instruction~8_combout ;
wire \InstructionDecoder|regAddB[3]~1_combout ;
wire \Datapath|regFile|WideOr1~combout ;
wire \Datapath|regFile|RAM~85_q ;
wire \Datapath|regFile|RAM~326_combout ;
wire \Datapath|regFile|RAM~229_q ;
wire \Datapath|regFile|RAM~101DUPLICATE_q ;
wire \Datapath|regFile|RAM~327_combout ;
wire \Datapath|regFile|RAM~328_combout ;
wire \Datapath|regFile|RAM~133_q ;
wire \Datapath|regFile|RAM~197_q ;
wire \Datapath|regFile|RAM~5_q ;
wire \Datapath|regFile|RAM~69_q ;
wire \Datapath|regFile|RAM~325_combout ;
wire \Datapath|regFile|RAM~329_combout ;
wire \Datapath|regFile|rd2[5]~4_combout ;
wire \switches[5]~input_o ;
wire \FetchDecoder|memData~7_combout ;
wire \Datapath|bus|Mux10~1_combout ;
wire \Datapath|bus|Mux10~0_combout ;
wire \Datapath|bus|Mux10~2_combout ;
wire \Datapath|bus|Mux10~3_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[5]~6_combout ;
wire \FetchDecoder|instruction~6_combout ;
wire \InstructionDecoder|flagOp[0]~0_combout ;
wire \InstructionDecoder|flagOp[2]~6_combout ;
wire \Datapath|pc|pcAddress[15]~9_combout ;
wire \Datapath|pc|pcAddress[15]~12_combout ;
wire \Datapath|pc|Add1~58 ;
wire \Datapath|pc|Add1~61_sumout ;
wire \Datapath|pc|Add0~58 ;
wire \Datapath|pc|Add0~61_sumout ;
wire \Datapath|pc|pcAddress~39_combout ;
wire \Datapath|pc|Add1~62 ;
wire \Datapath|pc|Add1~9_sumout ;
wire \Datapath|pc|Add0~62 ;
wire \Datapath|pc|Add0~9_sumout ;
wire \Datapath|pc|pcAddress~19_combout ;
wire \Datapath|pc|Add1~10 ;
wire \Datapath|pc|Add1~5_sumout ;
wire \Datapath|pc|Add0~10 ;
wire \Datapath|pc|Add0~5_sumout ;
wire \Datapath|pc|pcAddress~18_combout ;
wire \TopMultiplexer|y~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[7]~3_combout ;
wire \FetchDecoder|instruction~18_combout ;
wire \FetchDecoder|instruction~3_combout ;
wire \InstructionDecoder|regAddA[3]~4_combout ;
wire \Datapath|regFile|RAM~100_q ;
wire \Datapath|regFile|RAM~116DUPLICATE_q ;
wire \Datapath|regFile|RAM~440_combout ;
wire \Datapath|regFile|RAM~68_q ;
wire \Datapath|regFile|RAM~487_combout ;
wire \Datapath|regFile|RAM~442_combout ;
wire \Datapath|regFile|RAM~479_combout ;
wire \Datapath|regFile|RAM~164DUPLICATE_q ;
wire \Datapath|regFile|RAM~148DUPLICATE_q ;
wire \Datapath|regFile|RAM~441_combout ;
wire \Datapath|regFile|RAM~483_combout ;
wire \Datapath|regFile|RAM~36_q ;
wire \Datapath|regFile|RAM~20DUPLICATE_q ;
wire \Datapath|regFile|RAM~439_combout ;
wire \Datapath|regFile|RAM~491_combout ;
wire \Datapath|regFile|RAM~287_combout ;
wire \exmem|Equal0~12_combout ;
wire \exmem|Equal0~3_combout ;
wire \FetchDecoder|instruction~16_combout ;
wire \FetchDecoder|instruction~4_combout ;
wire \InstructionDecoder|regAddA[1]~6_combout ;
wire \InstructionDecoder|regAddA[2]~3_combout ;
wire \Datapath|regFile|RAM~188DUPLICATE_q ;
wire \Datapath|regFile|RAM~290_combout ;
wire \Datapath|regFile|RAM~413_combout ;
wire \Datapath|regFile|RAM~236_q ;
wire \Datapath|regFile|RAM~44_q ;
wire \Datapath|regFile|RAM~289_combout ;
wire \Datapath|regFile|RAM~156_q ;
wire \Datapath|regFile|RAM~28_q ;
wire \Datapath|regFile|RAM~288_combout ;
wire \Datapath|regFile|RAM~414_combout ;
wire \Datapath|regFile|RAM~291_combout ;
wire \TopMultiplexer|y~14_combout ;
wire \exmem|Equal0~7_combout ;
wire \FetchDecoder|instruction~1_combout ;
wire \InstructionDecoder|instructionOp[0]~3_combout ;
wire \Datapath|pc|Add0~49_sumout ;
wire \Datapath|pc|Add1~49_sumout ;
wire \Datapath|pc|pcAddress~36_combout ;
wire \exmem|Equal0~0_combout ;
wire \FetchDecoder|instruction~7_combout ;
wire \Controller|currentstate~0_combout ;
wire \Controller|WideOr0~2_combout ;
wire \Controller|WideOr0~1_combout ;
wire \Controller|WideOr0~0_combout ;
wire \Controller|WideOr0~3_combout ;
wire \Controller|currentstate~15_combout ;
wire \Controller|currentstate~2_combout ;
wire \Controller|currentstate~13_combout ;
wire \Controller|currentstate~14_combout ;
wire \Controller|Decoder1~5_combout ;
wire \Controller|Decoder1~6_combout ;
wire \Datapath|pc|Add1~6 ;
wire \Datapath|pc|Add1~1_sumout ;
wire \Datapath|pc|Add0~6 ;
wire \Datapath|pc|Add0~1_sumout ;
wire \Datapath|pc|pcAddress~13_combout ;
wire \TopMultiplexer|y~15_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ;
wire \exmem|dataOut1[0]~0_combout ;
wire \FetchDecoder|instruction~0_combout ;
wire \Datapath|regFile|WideOr0~combout ;
wire \TopMultiplexer|y~13_combout ;
wire \FetchDecoder|instruction~17_combout ;
wire \FetchDecoder|instruction~2_combout ;
wire \InstructionDecoder|instructionOp[2]~1_combout ;
wire \Controller|Selector5~1_combout ;
wire \Controller|Selector5~0_combout ;
wire \Controller|Selector5~2_combout ;
wire \Controller|currentstate~3_combout ;
wire \Controller|currentstate~4_combout ;
wire \Controller|currentstate~5_combout ;
wire \Controller|currentstate[1]~6_combout ;
wire \Controller|currentstate~9_combout ;
wire \Controller|Selector1~0_combout ;
wire \Controller|Selector1~1_combout ;
wire \Controller|Selector1~2_combout ;
wire \Controller|currentstate~10_combout ;
wire \Datapath|pc|pcAddress[15]~0_combout ;
wire \Controller|currentstate~16_combout ;
wire \Controller|Decoder1~1_combout ;
wire \Controller|currentstate~11_combout ;
wire \Controller|currentstate~12_combout ;
wire \TopMultiplexer|y~1_combout ;
wire \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \BitGen|Add0~26 ;
wire \BitGen|Add0~30 ;
wire \BitGen|Add0~33_sumout ;
wire \BitGen|Add0~29_sumout ;
wire \BitGen|Add1~34 ;
wire \BitGen|Add1~35 ;
wire \BitGen|Add1~38 ;
wire \BitGen|Add1~39 ;
wire \BitGen|Add1~41_sumout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \BitGen|Add1~37_sumout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ;
wire \BitGen|Add1~42 ;
wire \BitGen|Add1~43 ;
wire \BitGen|Add1~1_sumout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ;
wire \BitGen|Equal17~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ;
wire \BitGen|Equal17~2_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ;
wire \BitGen|Equal17~1_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ;
wire \BitGen|Equal17~3_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ;
wire \BitGen|Equal17~4_combout ;
wire \BitGen|Equal17~5_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ;
wire \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \BitGen|VGA_R[0]~0_combout ;
wire \BitGen|Equal18~0_combout ;
wire \BitGen|Equal19~0_combout ;
wire \BitGen|VGA_R[2]~1_combout ;
wire \BitGen|VGA_G[1]~0_combout ;
wire \BitGen|VGA_G[5]~1_combout ;
wire \BitGen|VGA_B[0]~0_combout ;
wire \BitGen|VGA_B[1]~1_combout ;
wire [2:0] \exmem|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \VGAControl|vCount ;
wire [2:0] \exmem|ram_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \VGAControl|hCount ;
wire [15:0] \Datapath|pc|pcAddress ;
wire [16:0] \Datapath|ALu|resmul ;
wire [4:0] \Datapath|ALu|flagreg ;
wire [7:0] \Controller|currentstate ;
wire [16:0] \Datapath|ALu|resxor ;

wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [63:0] \Datapath|ALu|Mult0~mac_RESULTA_bus ;

assign \exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Datapath|ALu|resmul [0] = \Datapath|ALu|Mult0~mac_RESULTA_bus [0];
assign \Datapath|ALu|resmul [1] = \Datapath|ALu|Mult0~mac_RESULTA_bus [1];
assign \Datapath|ALu|resmul [2] = \Datapath|ALu|Mult0~mac_RESULTA_bus [2];
assign \Datapath|ALu|resmul [3] = \Datapath|ALu|Mult0~mac_RESULTA_bus [3];
assign \Datapath|ALu|resmul [4] = \Datapath|ALu|Mult0~mac_RESULTA_bus [4];
assign \Datapath|ALu|resmul [5] = \Datapath|ALu|Mult0~mac_RESULTA_bus [5];
assign \Datapath|ALu|resmul [6] = \Datapath|ALu|Mult0~mac_RESULTA_bus [6];
assign \Datapath|ALu|resmul [7] = \Datapath|ALu|Mult0~mac_RESULTA_bus [7];
assign \Datapath|ALu|resmul [8] = \Datapath|ALu|Mult0~mac_RESULTA_bus [8];
assign \Datapath|ALu|resmul [9] = \Datapath|ALu|Mult0~mac_RESULTA_bus [9];
assign \Datapath|ALu|resmul [10] = \Datapath|ALu|Mult0~mac_RESULTA_bus [10];
assign \Datapath|ALu|resmul [11] = \Datapath|ALu|Mult0~mac_RESULTA_bus [11];
assign \Datapath|ALu|resmul [12] = \Datapath|ALu|Mult0~mac_RESULTA_bus [12];
assign \Datapath|ALu|resmul [13] = \Datapath|ALu|Mult0~mac_RESULTA_bus [13];
assign \Datapath|ALu|resmul [14] = \Datapath|ALu|Mult0~mac_RESULTA_bus [14];
assign \Datapath|ALu|resmul [15] = \Datapath|ALu|Mult0~mac_RESULTA_bus [15];
assign \Datapath|ALu|Mult0~8  = \Datapath|ALu|Mult0~mac_RESULTA_bus [16];
assign \Datapath|ALu|Mult0~9  = \Datapath|ALu|Mult0~mac_RESULTA_bus [17];
assign \Datapath|ALu|Mult0~10  = \Datapath|ALu|Mult0~mac_RESULTA_bus [18];
assign \Datapath|ALu|Mult0~11  = \Datapath|ALu|Mult0~mac_RESULTA_bus [19];
assign \Datapath|ALu|Mult0~12  = \Datapath|ALu|Mult0~mac_RESULTA_bus [20];
assign \Datapath|ALu|Mult0~13  = \Datapath|ALu|Mult0~mac_RESULTA_bus [21];
assign \Datapath|ALu|Mult0~14  = \Datapath|ALu|Mult0~mac_RESULTA_bus [22];
assign \Datapath|ALu|Mult0~15  = \Datapath|ALu|Mult0~mac_RESULTA_bus [23];
assign \Datapath|ALu|Mult0~16  = \Datapath|ALu|Mult0~mac_RESULTA_bus [24];
assign \Datapath|ALu|Mult0~17  = \Datapath|ALu|Mult0~mac_RESULTA_bus [25];
assign \Datapath|ALu|Mult0~18  = \Datapath|ALu|Mult0~mac_RESULTA_bus [26];
assign \Datapath|ALu|Mult0~19  = \Datapath|ALu|Mult0~mac_RESULTA_bus [27];
assign \Datapath|ALu|Mult0~20  = \Datapath|ALu|Mult0~mac_RESULTA_bus [28];
assign \Datapath|ALu|Mult0~21  = \Datapath|ALu|Mult0~mac_RESULTA_bus [29];
assign \Datapath|ALu|Mult0~22  = \Datapath|ALu|Mult0~mac_RESULTA_bus [30];
assign \Datapath|ALu|Mult0~23  = \Datapath|ALu|Mult0~mac_RESULTA_bus [31];
assign \Datapath|ALu|Mult0~24  = \Datapath|ALu|Mult0~mac_RESULTA_bus [32];
assign \Datapath|ALu|Mult0~25  = \Datapath|ALu|Mult0~mac_RESULTA_bus [33];
assign \Datapath|ALu|Mult0~26  = \Datapath|ALu|Mult0~mac_RESULTA_bus [34];
assign \Datapath|ALu|Mult0~27  = \Datapath|ALu|Mult0~mac_RESULTA_bus [35];
assign \Datapath|ALu|Mult0~28  = \Datapath|ALu|Mult0~mac_RESULTA_bus [36];
assign \Datapath|ALu|Mult0~29  = \Datapath|ALu|Mult0~mac_RESULTA_bus [37];
assign \Datapath|ALu|Mult0~30  = \Datapath|ALu|Mult0~mac_RESULTA_bus [38];
assign \Datapath|ALu|Mult0~31  = \Datapath|ALu|Mult0~mac_RESULTA_bus [39];
assign \Datapath|ALu|Mult0~32  = \Datapath|ALu|Mult0~mac_RESULTA_bus [40];
assign \Datapath|ALu|Mult0~33  = \Datapath|ALu|Mult0~mac_RESULTA_bus [41];
assign \Datapath|ALu|Mult0~34  = \Datapath|ALu|Mult0~mac_RESULTA_bus [42];
assign \Datapath|ALu|Mult0~35  = \Datapath|ALu|Mult0~mac_RESULTA_bus [43];
assign \Datapath|ALu|Mult0~36  = \Datapath|ALu|Mult0~mac_RESULTA_bus [44];
assign \Datapath|ALu|Mult0~37  = \Datapath|ALu|Mult0~mac_RESULTA_bus [45];
assign \Datapath|ALu|Mult0~38  = \Datapath|ALu|Mult0~mac_RESULTA_bus [46];
assign \Datapath|ALu|Mult0~39  = \Datapath|ALu|Mult0~mac_RESULTA_bus [47];
assign \Datapath|ALu|Mult0~40  = \Datapath|ALu|Mult0~mac_RESULTA_bus [48];
assign \Datapath|ALu|Mult0~41  = \Datapath|ALu|Mult0~mac_RESULTA_bus [49];
assign \Datapath|ALu|Mult0~42  = \Datapath|ALu|Mult0~mac_RESULTA_bus [50];
assign \Datapath|ALu|Mult0~43  = \Datapath|ALu|Mult0~mac_RESULTA_bus [51];
assign \Datapath|ALu|Mult0~44  = \Datapath|ALu|Mult0~mac_RESULTA_bus [52];
assign \Datapath|ALu|Mult0~45  = \Datapath|ALu|Mult0~mac_RESULTA_bus [53];
assign \Datapath|ALu|Mult0~46  = \Datapath|ALu|Mult0~mac_RESULTA_bus [54];
assign \Datapath|ALu|Mult0~47  = \Datapath|ALu|Mult0~mac_RESULTA_bus [55];
assign \Datapath|ALu|Mult0~48  = \Datapath|ALu|Mult0~mac_RESULTA_bus [56];
assign \Datapath|ALu|Mult0~49  = \Datapath|ALu|Mult0~mac_RESULTA_bus [57];
assign \Datapath|ALu|Mult0~50  = \Datapath|ALu|Mult0~mac_RESULTA_bus [58];
assign \Datapath|ALu|Mult0~51  = \Datapath|ALu|Mult0~mac_RESULTA_bus [59];
assign \Datapath|ALu|Mult0~52  = \Datapath|ALu|Mult0~mac_RESULTA_bus [60];
assign \Datapath|ALu|Mult0~53  = \Datapath|ALu|Mult0~mac_RESULTA_bus [61];
assign \Datapath|ALu|Mult0~54  = \Datapath|ALu|Mult0~mac_RESULTA_bus [62];
assign \Datapath|ALu|Mult0~55  = \Datapath|ALu|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGAControl|hSync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGAControl|vSync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \VGA_CLK~output (
	.i(\enable~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(!\always1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGAControl|bright~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\BitGen|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\BitGen|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\BitGen|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\BitGen|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\BitGen|VGA_G[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\BitGen|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\BitGen|VGA_G[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\BitGen|VGA_R[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\BitGen|VGA_G[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\BitGen|VGA_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\BitGen|VGA_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\BitGen|VGA_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\BitGen|VGA_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\BitGen|VGA_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\BitGen|VGA_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\BitGen|VGA_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\BitGen|VGA_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \enable~0 (
// Equation(s):
// \enable~0_combout  = ( !\enable~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable~0 .extended_lut = "off";
defparam \enable~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas enable(
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\enable~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable.is_wysiwyg = "true";
defparam enable.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \VGAControl|Add1~61 (
// Equation(s):
// \VGAControl|Add1~61_sumout  = SUM(( \VGAControl|hCount [0] ) + ( VCC ) + ( !VCC ))
// \VGAControl|Add1~62  = CARRY(( \VGAControl|hCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~61_sumout ),
	.cout(\VGAControl|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~61 .extended_lut = "off";
defparam \VGAControl|Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGAControl|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \VGAControl|LessThan6~1 (
// Equation(s):
// \VGAControl|LessThan6~1_combout  = ( \VGAControl|hCount [4] & ( (\VGAControl|hCount [2] & (\VGAControl|hCount [3] & (\VGAControl|hCount [0] & \VGAControl|hCount [1]))) ) )

	.dataa(!\VGAControl|hCount [2]),
	.datab(!\VGAControl|hCount [3]),
	.datac(!\VGAControl|hCount [0]),
	.datad(!\VGAControl|hCount [1]),
	.datae(gnd),
	.dataf(!\VGAControl|hCount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan6~1 .extended_lut = "off";
defparam \VGAControl|LessThan6~1 .lut_mask = 64'h0000000000010001;
defparam \VGAControl|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \VGAControl|LessThan6~0 (
// Equation(s):
// \VGAControl|LessThan6~0_combout  = ( !\VGAControl|hCount [7] & ( !\VGAControl|hCount [5] & ( !\VGAControl|hCount [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [6]),
	.datad(gnd),
	.datae(!\VGAControl|hCount [7]),
	.dataf(!\VGAControl|hCount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan6~0 .extended_lut = "off";
defparam \VGAControl|LessThan6~0 .lut_mask = 64'hF0F0000000000000;
defparam \VGAControl|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \VGAControl|Add1~21 (
// Equation(s):
// \VGAControl|Add1~21_sumout  = SUM(( \VGAControl|hCount [12] ) + ( GND ) + ( \VGAControl|Add1~30  ))
// \VGAControl|Add1~22  = CARRY(( \VGAControl|hCount [12] ) + ( GND ) + ( \VGAControl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~21_sumout ),
	.cout(\VGAControl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~21 .extended_lut = "off";
defparam \VGAControl|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \VGAControl|Add1~25 (
// Equation(s):
// \VGAControl|Add1~25_sumout  = SUM(( \VGAControl|hCount [13] ) + ( GND ) + ( \VGAControl|Add1~22  ))
// \VGAControl|Add1~26  = CARRY(( \VGAControl|hCount [13] ) + ( GND ) + ( \VGAControl|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~25_sumout ),
	.cout(\VGAControl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~25 .extended_lut = "off";
defparam \VGAControl|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \VGAControl|Add1~1 (
// Equation(s):
// \VGAControl|Add1~1_sumout  = SUM(( \VGAControl|hCount [14] ) + ( GND ) + ( \VGAControl|Add1~26  ))
// \VGAControl|Add1~2  = CARRY(( \VGAControl|hCount [14] ) + ( GND ) + ( \VGAControl|Add1~26  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~1_sumout ),
	.cout(\VGAControl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~1 .extended_lut = "off";
defparam \VGAControl|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \VGAControl|hCount[14] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[14] .is_wysiwyg = "true";
defparam \VGAControl|hCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \VGAControl|Add1~5 (
// Equation(s):
// \VGAControl|Add1~5_sumout  = SUM(( \VGAControl|hCount [15] ) + ( GND ) + ( \VGAControl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~5 .extended_lut = "off";
defparam \VGAControl|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \VGAControl|hCount[15] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[15] .is_wysiwyg = "true";
defparam \VGAControl|hCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \VGAControl|LessThan3~0 (
// Equation(s):
// \VGAControl|LessThan3~0_combout  = ( !\VGAControl|hCount [14] & ( !\VGAControl|hCount [15] ) )

	.dataa(!\VGAControl|hCount [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGAControl|hCount [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan3~0 .extended_lut = "off";
defparam \VGAControl|LessThan3~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \VGAControl|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \VGAControl|LessThan1~1 (
// Equation(s):
// \VGAControl|LessThan1~1_combout  = ( \VGAControl|hCount [6] & ( (!\VGAControl|hCount [5] & !\VGAControl|hCount [7]) ) ) # ( !\VGAControl|hCount [6] & ( !\VGAControl|hCount [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [5]),
	.datad(!\VGAControl|hCount [7]),
	.datae(gnd),
	.dataf(!\VGAControl|hCount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan1~1 .extended_lut = "off";
defparam \VGAControl|LessThan1~1 .lut_mask = 64'hFF00FF00F000F000;
defparam \VGAControl|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \VGAControl|LessThan4~0 (
// Equation(s):
// \VGAControl|LessThan4~0_combout  = ( \VGAControl|hCount [7] & ( \VGAControl|hCount [6] & ( (\VGAControl|hCount [9] & \VGAControl|hCount [8]) ) ) ) # ( !\VGAControl|hCount [7] & ( \VGAControl|hCount [6] & ( (\VGAControl|hCount [9] & \VGAControl|hCount [8]) 
// ) ) ) # ( \VGAControl|hCount [7] & ( !\VGAControl|hCount [6] & ( (\VGAControl|hCount [9] & \VGAControl|hCount [8]) ) ) ) # ( !\VGAControl|hCount [7] & ( !\VGAControl|hCount [6] & ( (\VGAControl|hCount [9] & (\VGAControl|hCount [8] & ((\VGAControl|hCount 
// [4]) # (\VGAControl|hCount [5])))) ) ) )

	.dataa(!\VGAControl|hCount [5]),
	.datab(!\VGAControl|hCount [4]),
	.datac(!\VGAControl|hCount [9]),
	.datad(!\VGAControl|hCount [8]),
	.datae(!\VGAControl|hCount [7]),
	.dataf(!\VGAControl|hCount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan4~0 .extended_lut = "off";
defparam \VGAControl|LessThan4~0 .lut_mask = 64'h0007000F000F000F;
defparam \VGAControl|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \VGAControl|LessThan3~1 (
// Equation(s):
// \VGAControl|LessThan3~1_combout  = ( \VGAControl|hCount [5] & ( \VGAControl|hCount [4] & ( \VGAControl|hCount [7] ) ) ) # ( !\VGAControl|hCount [5] & ( \VGAControl|hCount [4] & ( \VGAControl|hCount [7] ) ) ) # ( \VGAControl|hCount [5] & ( 
// !\VGAControl|hCount [4] & ( \VGAControl|hCount [7] ) ) ) # ( !\VGAControl|hCount [5] & ( !\VGAControl|hCount [4] & ( (\VGAControl|hCount [6] & \VGAControl|hCount [7]) ) ) )

	.dataa(!\VGAControl|hCount [6]),
	.datab(gnd),
	.datac(!\VGAControl|hCount [7]),
	.datad(gnd),
	.datae(!\VGAControl|hCount [5]),
	.dataf(!\VGAControl|hCount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan3~1 .extended_lut = "off";
defparam \VGAControl|LessThan3~1 .lut_mask = 64'h05050F0F0F0F0F0F;
defparam \VGAControl|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \VGAControl|hCount[7]~0 (
// Equation(s):
// \VGAControl|hCount[7]~0_combout  = ( \VGAControl|LessThan3~1_combout  & ( \VGAControl|LessThan1~0_combout  & ( (!\VGAControl|LessThan3~0_combout  & (((!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )))) # 
// (\VGAControl|LessThan3~0_combout  & (((!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )) # (\VGAControl|LessThan1~1_combout ))) ) ) ) # ( !\VGAControl|LessThan3~1_combout  & ( \VGAControl|LessThan1~0_combout  & ( 
// ((!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )) # (\VGAControl|LessThan3~0_combout ) ) ) ) # ( \VGAControl|LessThan3~1_combout  & ( !\VGAControl|LessThan1~0_combout  & ( (!\VGAControl|LessThan4~0_combout  & 
// \VGAControl|LessThan4~1_combout ) ) ) ) # ( !\VGAControl|LessThan3~1_combout  & ( !\VGAControl|LessThan1~0_combout  & ( (!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout ) ) ) )

	.dataa(!\VGAControl|LessThan3~0_combout ),
	.datab(!\VGAControl|LessThan1~1_combout ),
	.datac(!\VGAControl|LessThan4~0_combout ),
	.datad(!\VGAControl|LessThan4~1_combout ),
	.datae(!\VGAControl|LessThan3~1_combout ),
	.dataf(!\VGAControl|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|hCount[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|hCount[7]~0 .extended_lut = "off";
defparam \VGAControl|hCount[7]~0 .lut_mask = 64'h00F000F055F511F1;
defparam \VGAControl|hCount[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \VGAControl|LessThan5~0 (
// Equation(s):
// \VGAControl|LessThan5~0_combout  = ( \VGAControl|LessThan4~1_combout  & ( \VGAControl|LessThan6~0_combout  ) ) # ( \VGAControl|LessThan4~1_combout  & ( !\VGAControl|LessThan6~0_combout  & ( (!\VGAControl|hCount [9]) # (!\VGAControl|hCount [8]) ) ) )

	.dataa(!\VGAControl|hCount [9]),
	.datab(!\VGAControl|hCount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGAControl|LessThan4~1_combout ),
	.dataf(!\VGAControl|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan5~0 .extended_lut = "off";
defparam \VGAControl|LessThan5~0 .lut_mask = 64'h0000EEEE0000FFFF;
defparam \VGAControl|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \VGAControl|hCount[7]~2 (
// Equation(s):
// \VGAControl|hCount[7]~2_combout  = ( \reset~input_o  & ( (\VGAControl|LessThan5~0_combout ) # (\VGAControl|hCount[7]~0_combout ) ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(!\VGAControl|hCount[7]~0_combout ),
	.datac(!\VGAControl|LessThan5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|hCount[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|hCount[7]~2 .extended_lut = "off";
defparam \VGAControl|hCount[7]~2 .lut_mask = 64'hFFFFFFFF3F3F3F3F;
defparam \VGAControl|hCount[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \VGAControl|hCount[13] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[13] .is_wysiwyg = "true";
defparam \VGAControl|hCount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \VGAControl|LessThan4~1 (
// Equation(s):
// \VGAControl|LessThan4~1_combout  = ( !\VGAControl|hCount [15] & ( !\VGAControl|hCount [14] & ( (!\VGAControl|hCount [12] & (!\VGAControl|hCount [13] & (!\VGAControl|hCount [11] & !\VGAControl|hCount [10]))) ) ) )

	.dataa(!\VGAControl|hCount [12]),
	.datab(!\VGAControl|hCount [13]),
	.datac(!\VGAControl|hCount [11]),
	.datad(!\VGAControl|hCount [10]),
	.datae(!\VGAControl|hCount [15]),
	.dataf(!\VGAControl|hCount [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan4~1 .extended_lut = "off";
defparam \VGAControl|LessThan4~1 .lut_mask = 64'h8000000000000000;
defparam \VGAControl|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \VGAControl|hCount[7]~1 (
// Equation(s):
// \VGAControl|hCount[7]~1_combout  = ( \VGAControl|LessThan4~1_combout  & ( !\VGAControl|hCount[7]~0_combout  & ( (\VGAControl|hCount [9] & (\VGAControl|hCount [8] & ((!\VGAControl|LessThan6~0_combout ) # (\VGAControl|LessThan6~1_combout )))) ) ) ) # ( 
// !\VGAControl|LessThan4~1_combout  & ( !\VGAControl|hCount[7]~0_combout  ) )

	.dataa(!\VGAControl|hCount [9]),
	.datab(!\VGAControl|LessThan6~1_combout ),
	.datac(!\VGAControl|LessThan6~0_combout ),
	.datad(!\VGAControl|hCount [8]),
	.datae(!\VGAControl|LessThan4~1_combout ),
	.dataf(!\VGAControl|hCount[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|hCount[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|hCount[7]~1 .extended_lut = "off";
defparam \VGAControl|hCount[7]~1 .lut_mask = 64'hFFFF005100000000;
defparam \VGAControl|hCount[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \VGAControl|hCount[0] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[0] .is_wysiwyg = "true";
defparam \VGAControl|hCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \VGAControl|Add1~57 (
// Equation(s):
// \VGAControl|Add1~57_sumout  = SUM(( \VGAControl|hCount [1] ) + ( GND ) + ( \VGAControl|Add1~62  ))
// \VGAControl|Add1~58  = CARRY(( \VGAControl|hCount [1] ) + ( GND ) + ( \VGAControl|Add1~62  ))

	.dataa(!\VGAControl|hCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~57_sumout ),
	.cout(\VGAControl|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~57 .extended_lut = "off";
defparam \VGAControl|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \VGAControl|hCount[1] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[1] .is_wysiwyg = "true";
defparam \VGAControl|hCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \VGAControl|Add1~53 (
// Equation(s):
// \VGAControl|Add1~53_sumout  = SUM(( \VGAControl|hCount [2] ) + ( GND ) + ( \VGAControl|Add1~58  ))
// \VGAControl|Add1~54  = CARRY(( \VGAControl|hCount [2] ) + ( GND ) + ( \VGAControl|Add1~58  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~53_sumout ),
	.cout(\VGAControl|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~53 .extended_lut = "off";
defparam \VGAControl|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \VGAControl|hCount[2] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[2] .is_wysiwyg = "true";
defparam \VGAControl|hCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \VGAControl|Add1~49 (
// Equation(s):
// \VGAControl|Add1~49_sumout  = SUM(( \VGAControl|hCount [3] ) + ( GND ) + ( \VGAControl|Add1~54  ))
// \VGAControl|Add1~50  = CARRY(( \VGAControl|hCount [3] ) + ( GND ) + ( \VGAControl|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~49_sumout ),
	.cout(\VGAControl|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~49 .extended_lut = "off";
defparam \VGAControl|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \VGAControl|hCount[3] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[3] .is_wysiwyg = "true";
defparam \VGAControl|hCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \VGAControl|Add1~45 (
// Equation(s):
// \VGAControl|Add1~45_sumout  = SUM(( \VGAControl|hCount [4] ) + ( GND ) + ( \VGAControl|Add1~50  ))
// \VGAControl|Add1~46  = CARRY(( \VGAControl|hCount [4] ) + ( GND ) + ( \VGAControl|Add1~50  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~45_sumout ),
	.cout(\VGAControl|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~45 .extended_lut = "off";
defparam \VGAControl|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \VGAControl|hCount[4] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[4] .is_wysiwyg = "true";
defparam \VGAControl|hCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \VGAControl|Add1~33 (
// Equation(s):
// \VGAControl|Add1~33_sumout  = SUM(( \VGAControl|hCount [5] ) + ( GND ) + ( \VGAControl|Add1~46  ))
// \VGAControl|Add1~34  = CARRY(( \VGAControl|hCount [5] ) + ( GND ) + ( \VGAControl|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~33_sumout ),
	.cout(\VGAControl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~33 .extended_lut = "off";
defparam \VGAControl|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \VGAControl|hCount[5] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[5] .is_wysiwyg = "true";
defparam \VGAControl|hCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \VGAControl|Add1~37 (
// Equation(s):
// \VGAControl|Add1~37_sumout  = SUM(( \VGAControl|hCount [6] ) + ( GND ) + ( \VGAControl|Add1~34  ))
// \VGAControl|Add1~38  = CARRY(( \VGAControl|hCount [6] ) + ( GND ) + ( \VGAControl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~37_sumout ),
	.cout(\VGAControl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~37 .extended_lut = "off";
defparam \VGAControl|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \VGAControl|hCount[6] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[6] .is_wysiwyg = "true";
defparam \VGAControl|hCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \VGAControl|Add1~41 (
// Equation(s):
// \VGAControl|Add1~41_sumout  = SUM(( \VGAControl|hCount [7] ) + ( GND ) + ( \VGAControl|Add1~38  ))
// \VGAControl|Add1~42  = CARRY(( \VGAControl|hCount [7] ) + ( GND ) + ( \VGAControl|Add1~38  ))

	.dataa(!\VGAControl|hCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~41_sumout ),
	.cout(\VGAControl|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~41 .extended_lut = "off";
defparam \VGAControl|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \VGAControl|hCount[7] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[7] .is_wysiwyg = "true";
defparam \VGAControl|hCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \VGAControl|Add1~9 (
// Equation(s):
// \VGAControl|Add1~9_sumout  = SUM(( \VGAControl|hCount [8] ) + ( GND ) + ( \VGAControl|Add1~42  ))
// \VGAControl|Add1~10  = CARRY(( \VGAControl|hCount [8] ) + ( GND ) + ( \VGAControl|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~9_sumout ),
	.cout(\VGAControl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~9 .extended_lut = "off";
defparam \VGAControl|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \VGAControl|hCount[8] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[8] .is_wysiwyg = "true";
defparam \VGAControl|hCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \VGAControl|Add1~13 (
// Equation(s):
// \VGAControl|Add1~13_sumout  = SUM(( \VGAControl|hCount [9] ) + ( GND ) + ( \VGAControl|Add1~10  ))
// \VGAControl|Add1~14  = CARRY(( \VGAControl|hCount [9] ) + ( GND ) + ( \VGAControl|Add1~10  ))

	.dataa(!\VGAControl|hCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~13_sumout ),
	.cout(\VGAControl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~13 .extended_lut = "off";
defparam \VGAControl|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \VGAControl|hCount[9] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[9] .is_wysiwyg = "true";
defparam \VGAControl|hCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \VGAControl|Add1~17 (
// Equation(s):
// \VGAControl|Add1~17_sumout  = SUM(( \VGAControl|hCount [10] ) + ( GND ) + ( \VGAControl|Add1~14  ))
// \VGAControl|Add1~18  = CARRY(( \VGAControl|hCount [10] ) + ( GND ) + ( \VGAControl|Add1~14  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~17_sumout ),
	.cout(\VGAControl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~17 .extended_lut = "off";
defparam \VGAControl|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \VGAControl|hCount[10] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[10] .is_wysiwyg = "true";
defparam \VGAControl|hCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \VGAControl|Add1~29 (
// Equation(s):
// \VGAControl|Add1~29_sumout  = SUM(( \VGAControl|hCount [11] ) + ( GND ) + ( \VGAControl|Add1~18  ))
// \VGAControl|Add1~30  = CARRY(( \VGAControl|hCount [11] ) + ( GND ) + ( \VGAControl|Add1~18  ))

	.dataa(!\VGAControl|hCount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add1~29_sumout ),
	.cout(\VGAControl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add1~29 .extended_lut = "off";
defparam \VGAControl|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \VGAControl|hCount[11] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[11] .is_wysiwyg = "true";
defparam \VGAControl|hCount[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \VGAControl|hCount[12] (
	.clk(\enable~q ),
	.d(\VGAControl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|hCount[7]~1_combout ),
	.sload(gnd),
	.ena(\VGAControl|hCount[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hCount[12] .is_wysiwyg = "true";
defparam \VGAControl|hCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \VGAControl|LessThan1~0 (
// Equation(s):
// \VGAControl|LessThan1~0_combout  = ( !\VGAControl|hCount [9] & ( !\VGAControl|hCount [8] & ( (!\VGAControl|hCount [12] & (!\VGAControl|hCount [13] & (!\VGAControl|hCount [10] & !\VGAControl|hCount [11]))) ) ) )

	.dataa(!\VGAControl|hCount [12]),
	.datab(!\VGAControl|hCount [13]),
	.datac(!\VGAControl|hCount [10]),
	.datad(!\VGAControl|hCount [11]),
	.datae(!\VGAControl|hCount [9]),
	.dataf(!\VGAControl|hCount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan1~0 .extended_lut = "off";
defparam \VGAControl|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \VGAControl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \VGAControl|hSync~0 (
// Equation(s):
// \VGAControl|hSync~0_combout  = ( \VGAControl|LessThan3~0_combout  & ( \VGAControl|LessThan1~1_combout  & ( (!\VGAControl|LessThan1~0_combout  & \VGAControl|hSync~q ) ) ) ) # ( !\VGAControl|LessThan3~0_combout  & ( \VGAControl|LessThan1~1_combout  & ( 
// \VGAControl|hSync~q  ) ) ) # ( \VGAControl|LessThan3~0_combout  & ( !\VGAControl|LessThan1~1_combout  & ( ((\VGAControl|LessThan1~0_combout  & !\VGAControl|LessThan3~1_combout )) # (\VGAControl|hSync~q ) ) ) ) # ( !\VGAControl|LessThan3~0_combout  & ( 
// !\VGAControl|LessThan1~1_combout  & ( \VGAControl|hSync~q  ) ) )

	.dataa(!\VGAControl|LessThan1~0_combout ),
	.datab(!\VGAControl|LessThan3~1_combout ),
	.datac(!\VGAControl|hSync~q ),
	.datad(gnd),
	.datae(!\VGAControl|LessThan3~0_combout ),
	.dataf(!\VGAControl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|hSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|hSync~0 .extended_lut = "off";
defparam \VGAControl|hSync~0 .lut_mask = 64'h0F0F4F4F0F0F0A0A;
defparam \VGAControl|hSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \VGAControl|hSync (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\VGAControl|hSync~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|hSync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|hSync .is_wysiwyg = "true";
defparam \VGAControl|hSync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \VGAControl|Add0~1 (
// Equation(s):
// \VGAControl|Add0~1_sumout  = SUM(( \VGAControl|vCount [0] ) + ( VCC ) + ( !VCC ))
// \VGAControl|Add0~2  = CARRY(( \VGAControl|vCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~1_sumout ),
	.cout(\VGAControl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~1 .extended_lut = "off";
defparam \VGAControl|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGAControl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \VGAControl|vCount[2]~1 (
// Equation(s):
// \VGAControl|vCount[2]~1_combout  = ( \VGAControl|LessThan6~1_combout  & ( \VGAControl|LessThan6~0_combout  & ( (\VGAControl|hCount [9] & (\VGAControl|LessThan4~1_combout  & \VGAControl|hCount [8])) ) ) )

	.dataa(!\VGAControl|hCount [9]),
	.datab(!\VGAControl|LessThan4~1_combout ),
	.datac(!\VGAControl|hCount [8]),
	.datad(gnd),
	.datae(!\VGAControl|LessThan6~1_combout ),
	.dataf(!\VGAControl|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|vCount[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|vCount[2]~1 .extended_lut = "off";
defparam \VGAControl|vCount[2]~1 .lut_mask = 64'h0000000000000101;
defparam \VGAControl|vCount[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \VGAControl|vCount[2]~2 (
// Equation(s):
// \VGAControl|vCount[2]~2_combout  = (!\VGAControl|vCount[2]~1_combout ) # (\VGAControl|hCount[7]~0_combout )

	.dataa(!\VGAControl|vCount[2]~1_combout ),
	.datab(!\VGAControl|hCount[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|vCount[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|vCount[2]~2 .extended_lut = "off";
defparam \VGAControl|vCount[2]~2 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \VGAControl|vCount[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \VGAControl|LessThan1~2 (
// Equation(s):
// \VGAControl|LessThan1~2_combout  = ( \VGAControl|LessThan3~0_combout  & ( \VGAControl|LessThan1~1_combout  & ( \VGAControl|LessThan1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\VGAControl|LessThan3~0_combout ),
	.dataf(!\VGAControl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan1~2 .extended_lut = "off";
defparam \VGAControl|LessThan1~2 .lut_mask = 64'h0000000000000F0F;
defparam \VGAControl|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \VGAControl|Add0~33 (
// Equation(s):
// \VGAControl|Add0~33_sumout  = SUM(( \VGAControl|vCount [12] ) + ( GND ) + ( \VGAControl|Add0~30  ))
// \VGAControl|Add0~34  = CARRY(( \VGAControl|vCount [12] ) + ( GND ) + ( \VGAControl|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~33_sumout ),
	.cout(\VGAControl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~33 .extended_lut = "off";
defparam \VGAControl|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \VGAControl|Add0~37 (
// Equation(s):
// \VGAControl|Add0~37_sumout  = SUM(( \VGAControl|vCount [13] ) + ( GND ) + ( \VGAControl|Add0~34  ))
// \VGAControl|Add0~38  = CARRY(( \VGAControl|vCount [13] ) + ( GND ) + ( \VGAControl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~37_sumout ),
	.cout(\VGAControl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~37 .extended_lut = "off";
defparam \VGAControl|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \VGAControl|vCount[13] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[13] .is_wysiwyg = "true";
defparam \VGAControl|vCount[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \VGAControl|Add0~41 (
// Equation(s):
// \VGAControl|Add0~41_sumout  = SUM(( \VGAControl|vCount [14] ) + ( GND ) + ( \VGAControl|Add0~38  ))
// \VGAControl|Add0~42  = CARRY(( \VGAControl|vCount [14] ) + ( GND ) + ( \VGAControl|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~41_sumout ),
	.cout(\VGAControl|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~41 .extended_lut = "off";
defparam \VGAControl|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \VGAControl|vCount[14] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[14] .is_wysiwyg = "true";
defparam \VGAControl|vCount[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \VGAControl|Add0~17 (
// Equation(s):
// \VGAControl|Add0~17_sumout  = SUM(( \VGAControl|vCount [15] ) + ( GND ) + ( \VGAControl|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~17 .extended_lut = "off";
defparam \VGAControl|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \VGAControl|vCount[15] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[15] .is_wysiwyg = "true";
defparam \VGAControl|vCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \VGAControl|LessThan2~1 (
// Equation(s):
// \VGAControl|LessThan2~1_combout  = ( \VGAControl|vCount [6] & ( (\VGAControl|vCount [7] & \VGAControl|vCount [8]) ) )

	.dataa(gnd),
	.datab(!\VGAControl|vCount [7]),
	.datac(!\VGAControl|vCount [8]),
	.datad(gnd),
	.datae(!\VGAControl|vCount [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan2~1 .extended_lut = "off";
defparam \VGAControl|LessThan2~1 .lut_mask = 64'h0000030300000303;
defparam \VGAControl|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \VGAControl|LessThan2~0 (
// Equation(s):
// \VGAControl|LessThan2~0_combout  = ( \VGAControl|vCount [1] & ( \VGAControl|vCount [0] & ( (\VGAControl|vCount [2] & (\VGAControl|vCount [3] & \VGAControl|vCount [4])) ) ) )

	.dataa(!\VGAControl|vCount [2]),
	.datab(!\VGAControl|vCount [3]),
	.datac(!\VGAControl|vCount [4]),
	.datad(gnd),
	.datae(!\VGAControl|vCount [1]),
	.dataf(!\VGAControl|vCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan2~0 .extended_lut = "off";
defparam \VGAControl|LessThan2~0 .lut_mask = 64'h0000000000000101;
defparam \VGAControl|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \VGAControl|vCount[2]~3 (
// Equation(s):
// \VGAControl|vCount[2]~3_combout  = ( \VGAControl|vCount[2]~0_combout  & ( (!\VGAControl|vCount [15] & ((!\VGAControl|LessThan2~1_combout ) # ((!\VGAControl|vCount [5] & !\VGAControl|LessThan2~0_combout )))) ) )

	.dataa(!\VGAControl|vCount [15]),
	.datab(!\VGAControl|LessThan2~1_combout ),
	.datac(!\VGAControl|vCount [5]),
	.datad(!\VGAControl|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\VGAControl|vCount[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|vCount[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|vCount[2]~3 .extended_lut = "off";
defparam \VGAControl|vCount[2]~3 .lut_mask = 64'h00000000A888A888;
defparam \VGAControl|vCount[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \VGAControl|vCount[2]~4 (
// Equation(s):
// \VGAControl|vCount[2]~4_combout  = ( \VGAControl|vCount[2]~3_combout  & ( (!\reset~input_o ) # ((\VGAControl|vCount[2]~1_combout  & !\VGAControl|hCount[7]~0_combout )) ) ) # ( !\VGAControl|vCount[2]~3_combout  & ( ((!\reset~input_o ) # 
// ((\VGAControl|vCount[2]~1_combout  & !\VGAControl|hCount[7]~0_combout ))) # (\VGAControl|LessThan1~2_combout ) ) )

	.dataa(!\VGAControl|vCount[2]~1_combout ),
	.datab(!\VGAControl|hCount[7]~0_combout ),
	.datac(!\VGAControl|LessThan1~2_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\VGAControl|vCount[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|vCount[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|vCount[2]~4 .extended_lut = "off";
defparam \VGAControl|vCount[2]~4 .lut_mask = 64'hFF4FFF4FFF44FF44;
defparam \VGAControl|vCount[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \VGAControl|vCount[0] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[0] .is_wysiwyg = "true";
defparam \VGAControl|vCount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \VGAControl|Add0~5 (
// Equation(s):
// \VGAControl|Add0~5_sumout  = SUM(( \VGAControl|vCount [1] ) + ( GND ) + ( \VGAControl|Add0~2  ))
// \VGAControl|Add0~6  = CARRY(( \VGAControl|vCount [1] ) + ( GND ) + ( \VGAControl|Add0~2  ))

	.dataa(!\VGAControl|vCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~5_sumout ),
	.cout(\VGAControl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~5 .extended_lut = "off";
defparam \VGAControl|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \VGAControl|vCount[1] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[1] .is_wysiwyg = "true";
defparam \VGAControl|vCount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \VGAControl|Add0~45 (
// Equation(s):
// \VGAControl|Add0~45_sumout  = SUM(( \VGAControl|vCount [2] ) + ( GND ) + ( \VGAControl|Add0~6  ))
// \VGAControl|Add0~46  = CARRY(( \VGAControl|vCount [2] ) + ( GND ) + ( \VGAControl|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~45_sumout ),
	.cout(\VGAControl|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~45 .extended_lut = "off";
defparam \VGAControl|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \VGAControl|vCount[2] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\VGAControl|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(vcc),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[2] .is_wysiwyg = "true";
defparam \VGAControl|vCount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \VGAControl|Add0~9 (
// Equation(s):
// \VGAControl|Add0~9_sumout  = SUM(( \VGAControl|vCount [3] ) + ( GND ) + ( \VGAControl|Add0~46  ))
// \VGAControl|Add0~10  = CARRY(( \VGAControl|vCount [3] ) + ( GND ) + ( \VGAControl|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~9_sumout ),
	.cout(\VGAControl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~9 .extended_lut = "off";
defparam \VGAControl|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \VGAControl|vCount[3] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[3] .is_wysiwyg = "true";
defparam \VGAControl|vCount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \VGAControl|Add0~61 (
// Equation(s):
// \VGAControl|Add0~61_sumout  = SUM(( \VGAControl|vCount [4] ) + ( GND ) + ( \VGAControl|Add0~10  ))
// \VGAControl|Add0~62  = CARRY(( \VGAControl|vCount [4] ) + ( GND ) + ( \VGAControl|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~61_sumout ),
	.cout(\VGAControl|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~61 .extended_lut = "off";
defparam \VGAControl|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \VGAControl|vCount[4] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[4] .is_wysiwyg = "true";
defparam \VGAControl|vCount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \VGAControl|Add0~57 (
// Equation(s):
// \VGAControl|Add0~57_sumout  = SUM(( \VGAControl|vCount [5] ) + ( GND ) + ( \VGAControl|Add0~62  ))
// \VGAControl|Add0~58  = CARRY(( \VGAControl|vCount [5] ) + ( GND ) + ( \VGAControl|Add0~62  ))

	.dataa(!\VGAControl|vCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~57_sumout ),
	.cout(\VGAControl|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~57 .extended_lut = "off";
defparam \VGAControl|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \VGAControl|vCount[5] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\VGAControl|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(vcc),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[5] .is_wysiwyg = "true";
defparam \VGAControl|vCount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \VGAControl|Add0~53 (
// Equation(s):
// \VGAControl|Add0~53_sumout  = SUM(( \VGAControl|vCount [6] ) + ( GND ) + ( \VGAControl|Add0~58  ))
// \VGAControl|Add0~54  = CARRY(( \VGAControl|vCount [6] ) + ( GND ) + ( \VGAControl|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~53_sumout ),
	.cout(\VGAControl|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~53 .extended_lut = "off";
defparam \VGAControl|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \VGAControl|vCount[6] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[6] .is_wysiwyg = "true";
defparam \VGAControl|vCount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \VGAControl|Add0~49 (
// Equation(s):
// \VGAControl|Add0~49_sumout  = SUM(( \VGAControl|vCount [7] ) + ( GND ) + ( \VGAControl|Add0~54  ))
// \VGAControl|Add0~50  = CARRY(( \VGAControl|vCount [7] ) + ( GND ) + ( \VGAControl|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~49_sumout ),
	.cout(\VGAControl|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~49 .extended_lut = "off";
defparam \VGAControl|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \VGAControl|vCount[7] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\VGAControl|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(vcc),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[7] .is_wysiwyg = "true";
defparam \VGAControl|vCount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \VGAControl|Add0~13 (
// Equation(s):
// \VGAControl|Add0~13_sumout  = SUM(( \VGAControl|vCount [8] ) + ( GND ) + ( \VGAControl|Add0~50  ))
// \VGAControl|Add0~14  = CARRY(( \VGAControl|vCount [8] ) + ( GND ) + ( \VGAControl|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|vCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~13_sumout ),
	.cout(\VGAControl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~13 .extended_lut = "off";
defparam \VGAControl|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGAControl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \VGAControl|vCount[8] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[8] .is_wysiwyg = "true";
defparam \VGAControl|vCount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \VGAControl|Add0~21 (
// Equation(s):
// \VGAControl|Add0~21_sumout  = SUM(( \VGAControl|vCount [9] ) + ( GND ) + ( \VGAControl|Add0~14  ))
// \VGAControl|Add0~22  = CARRY(( \VGAControl|vCount [9] ) + ( GND ) + ( \VGAControl|Add0~14  ))

	.dataa(!\VGAControl|vCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~21_sumout ),
	.cout(\VGAControl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~21 .extended_lut = "off";
defparam \VGAControl|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \VGAControl|vCount[9] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[9] .is_wysiwyg = "true";
defparam \VGAControl|vCount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \VGAControl|Add0~25 (
// Equation(s):
// \VGAControl|Add0~25_sumout  = SUM(( \VGAControl|vCount [10] ) + ( GND ) + ( \VGAControl|Add0~22  ))
// \VGAControl|Add0~26  = CARRY(( \VGAControl|vCount [10] ) + ( GND ) + ( \VGAControl|Add0~22  ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~25_sumout ),
	.cout(\VGAControl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~25 .extended_lut = "off";
defparam \VGAControl|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGAControl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \VGAControl|vCount[10] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[10] .is_wysiwyg = "true";
defparam \VGAControl|vCount[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \VGAControl|Add0~29 (
// Equation(s):
// \VGAControl|Add0~29_sumout  = SUM(( \VGAControl|vCount [11] ) + ( GND ) + ( \VGAControl|Add0~26  ))
// \VGAControl|Add0~30  = CARRY(( \VGAControl|vCount [11] ) + ( GND ) + ( \VGAControl|Add0~26  ))

	.dataa(!\VGAControl|vCount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGAControl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGAControl|Add0~29_sumout ),
	.cout(\VGAControl|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGAControl|Add0~29 .extended_lut = "off";
defparam \VGAControl|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGAControl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \VGAControl|vCount[11] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[11] .is_wysiwyg = "true";
defparam \VGAControl|vCount[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \VGAControl|vCount[12] (
	.clk(\enable~q ),
	.d(\VGAControl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGAControl|vCount[2]~2_combout ),
	.sload(gnd),
	.ena(\VGAControl|vCount[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vCount[12] .is_wysiwyg = "true";
defparam \VGAControl|vCount[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \VGAControl|vCount[2]~0 (
// Equation(s):
// \VGAControl|vCount[2]~0_combout  = ( !\VGAControl|vCount [9] & ( !\VGAControl|vCount [10] & ( (!\VGAControl|vCount [12] & (!\VGAControl|vCount [13] & (!\VGAControl|vCount [14] & !\VGAControl|vCount [11]))) ) ) )

	.dataa(!\VGAControl|vCount [12]),
	.datab(!\VGAControl|vCount [13]),
	.datac(!\VGAControl|vCount [14]),
	.datad(!\VGAControl|vCount [11]),
	.datae(!\VGAControl|vCount [9]),
	.dataf(!\VGAControl|vCount [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|vCount[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|vCount[2]~0 .extended_lut = "off";
defparam \VGAControl|vCount[2]~0 .lut_mask = 64'h8000000000000000;
defparam \VGAControl|vCount[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \VGAControl|LessThan0~0 (
// Equation(s):
// \VGAControl|LessThan0~0_combout  = ( !\VGAControl|vCount [7] & ( !\VGAControl|vCount [2] & ( (!\VGAControl|vCount [5] & (!\VGAControl|vCount [4] & !\VGAControl|vCount [6])) ) ) )

	.dataa(!\VGAControl|vCount [5]),
	.datab(!\VGAControl|vCount [4]),
	.datac(!\VGAControl|vCount [6]),
	.datad(gnd),
	.datae(!\VGAControl|vCount [7]),
	.dataf(!\VGAControl|vCount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan0~0 .extended_lut = "off";
defparam \VGAControl|LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \VGAControl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \VGAControl|LessThan0~1 (
// Equation(s):
// \VGAControl|LessThan0~1_combout  = ( \VGAControl|LessThan0~0_combout  & ( \VGAControl|vCount [15] ) ) # ( !\VGAControl|LessThan0~0_combout  & ( \VGAControl|vCount [15] ) ) # ( \VGAControl|LessThan0~0_combout  & ( !\VGAControl|vCount [15] & ( 
// (!\VGAControl|vCount[2]~0_combout ) # (((\VGAControl|vCount [1]) # (\VGAControl|vCount [3])) # (\VGAControl|vCount [8])) ) ) ) # ( !\VGAControl|LessThan0~0_combout  & ( !\VGAControl|vCount [15] ) )

	.dataa(!\VGAControl|vCount[2]~0_combout ),
	.datab(!\VGAControl|vCount [8]),
	.datac(!\VGAControl|vCount [3]),
	.datad(!\VGAControl|vCount [1]),
	.datae(!\VGAControl|LessThan0~0_combout ),
	.dataf(!\VGAControl|vCount [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|LessThan0~1 .extended_lut = "off";
defparam \VGAControl|LessThan0~1 .lut_mask = 64'hFFFFBFFFFFFFFFFF;
defparam \VGAControl|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \VGAControl|vSync (
	.clk(\enable~q ),
	.d(\VGAControl|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|vSync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|vSync .is_wysiwyg = "true";
defparam \VGAControl|vSync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !\VGAControl|vSync~q  & ( \VGAControl|hSync~q  ) ) # ( \VGAControl|vSync~q  & ( !\VGAControl|hSync~q  ) ) # ( !\VGAControl|vSync~q  & ( !\VGAControl|hSync~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGAControl|vSync~q ),
	.dataf(!\VGAControl|hSync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N52
dffeas \VGAControl|bright~DUPLICATE (
	.clk(\enable~q ),
	.d(\VGAControl|bright~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|bright~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|bright~DUPLICATE .is_wysiwyg = "true";
defparam \VGAControl|bright~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \VGAControl|bright~0 (
// Equation(s):
// \VGAControl|bright~0_combout  = ( \VGAControl|LessThan1~1_combout  & ( \VGAControl|LessThan1~0_combout  ) ) # ( !\VGAControl|LessThan1~1_combout  & ( (\VGAControl|LessThan1~0_combout  & !\VGAControl|LessThan3~1_combout ) ) )

	.dataa(!\VGAControl|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\VGAControl|LessThan3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGAControl|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|bright~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|bright~0 .extended_lut = "off";
defparam \VGAControl|bright~0 .lut_mask = 64'h5050505055555555;
defparam \VGAControl|bright~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \VGAControl|bright~1 (
// Equation(s):
// \VGAControl|bright~1_combout  = ( \VGAControl|LessThan3~0_combout  & ( \VGAControl|LessThan5~0_combout  & ( (!\VGAControl|bright~0_combout  & (!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )) ) ) ) # ( 
// !\VGAControl|LessThan3~0_combout  & ( \VGAControl|LessThan5~0_combout  & ( (!\VGAControl|bright~0_combout  & (!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )) ) ) ) # ( \VGAControl|LessThan3~0_combout  & ( 
// !\VGAControl|LessThan5~0_combout  & ( (!\VGAControl|bright~0_combout  & (((!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout )) # (\VGAControl|bright~DUPLICATE_q ))) ) ) ) # ( !\VGAControl|LessThan3~0_combout  & ( 
// !\VGAControl|LessThan5~0_combout  & ( ((!\VGAControl|bright~0_combout  & (!\VGAControl|LessThan4~0_combout  & \VGAControl|LessThan4~1_combout ))) # (\VGAControl|bright~DUPLICATE_q ) ) ) )

	.dataa(!\VGAControl|bright~DUPLICATE_q ),
	.datab(!\VGAControl|bright~0_combout ),
	.datac(!\VGAControl|LessThan4~0_combout ),
	.datad(!\VGAControl|LessThan4~1_combout ),
	.datae(!\VGAControl|LessThan3~0_combout ),
	.dataf(!\VGAControl|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|bright~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|bright~1 .extended_lut = "off";
defparam \VGAControl|bright~1 .lut_mask = 64'h55D544C400C000C0;
defparam \VGAControl|bright~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \VGAControl|bright~feeder (
// Equation(s):
// \VGAControl|bright~feeder_combout  = ( \VGAControl|bright~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGAControl|bright~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGAControl|bright~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGAControl|bright~feeder .extended_lut = "off";
defparam \VGAControl|bright~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGAControl|bright~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N53
dffeas \VGAControl|bright (
	.clk(\enable~q ),
	.d(\VGAControl|bright~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAControl|bright~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAControl|bright .is_wysiwyg = "true";
defparam \VGAControl|bright .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \Controller|Decoder1~0 (
// Equation(s):
// \Controller|Decoder1~0_combout  = ( \Datapath|pc|pcAddress[15]~0_combout  & ( (!\Controller|currentstate [2] & !\Controller|currentstate [3]) ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~0 .extended_lut = "off";
defparam \Controller|Decoder1~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Controller|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \InstructionDecoder|Equal0~0 (
// Equation(s):
// \InstructionDecoder|Equal0~0_combout  = ( !\FetchDecoder|instruction~7_combout  & ( !\FetchDecoder|instruction~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|Equal0~0 .extended_lut = "off";
defparam \InstructionDecoder|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \InstructionDecoder|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout  = ( \Datapath|regFile|RAM~260_combout  & ( (\Controller|Decoder1~1_combout  & (!\Datapath|regFile|WideOr0~combout  & (\Controller|Decoder1~0_combout  & \Controller|currentstate [6]))) ) ) 
// # ( !\Datapath|regFile|RAM~260_combout  & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & \Controller|currentstate [6])) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~0_combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .lut_mask = 64'h0005000500040004;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout  = (!\TopMultiplexer|y~1_combout  & (\TopMultiplexer|y~0_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ))

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \InstructionDecoder|regAddB[3]~0 (
// Equation(s):
// \InstructionDecoder|regAddB[3]~0_combout  = ( \FetchDecoder|instruction~3_combout  & ( (!\FetchDecoder|instruction~6_combout  & (!\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~5_combout  & !\FetchDecoder|instruction~2_combout ))) ) ) 
// # ( !\FetchDecoder|instruction~3_combout  & ( (!\FetchDecoder|instruction~6_combout  & (!\FetchDecoder|instruction~1_combout  & !\FetchDecoder|instruction~5_combout )) ) )

	.dataa(!\FetchDecoder|instruction~6_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~5_combout ),
	.datad(!\FetchDecoder|instruction~2_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[3]~0 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[3]~0 .lut_mask = 64'h8080808080008000;
defparam \InstructionDecoder|regAddB[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \InstructionDecoder|instructionOp[1]~0 (
// Equation(s):
// \InstructionDecoder|instructionOp[1]~0_combout  = ( \FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~6_combout  & (!\FetchDecoder|instruction~1_combout  & !\FetchDecoder|instruction~7_combout )) 
// ) ) ) # ( !\FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~6_combout  & !\FetchDecoder|instruction~7_combout ) ) ) )

	.dataa(!\FetchDecoder|instruction~6_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|instructionOp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|instructionOp[1]~0 .extended_lut = "off";
defparam \InstructionDecoder|instructionOp[1]~0 .lut_mask = 64'h5050404000000000;
defparam \InstructionDecoder|instructionOp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \InstructionDecoder|instructionOp[0]~2 (
// Equation(s):
// \InstructionDecoder|instructionOp[0]~2_combout  = ( \FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~8_combout  & (!\FetchDecoder|instruction~7_combout  & \FetchDecoder|instruction~5_combout ))) 
// ) ) # ( !\FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~8_combout  & (!\FetchDecoder|instruction~7_combout  & \FetchDecoder|instruction~5_combout )) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(!\FetchDecoder|instruction~5_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|instructionOp[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|instructionOp[0]~2 .extended_lut = "off";
defparam \InstructionDecoder|instructionOp[0]~2 .lut_mask = 64'h00C000C000800080;
defparam \InstructionDecoder|instructionOp[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \Controller|Selector0~0 (
// Equation(s):
// \Controller|Selector0~0_combout  = ( \InstructionDecoder|instructionOp[2]~1_combout  & ( \InstructionDecoder|instructionOp[0]~2_combout  & ( (\InstructionDecoder|instructionOp[1]~0_combout  & ((!\FetchDecoder|instruction~4_combout ) # 
// (!\FetchDecoder|instruction~1_combout ))) ) ) ) # ( !\InstructionDecoder|instructionOp[2]~1_combout  & ( \InstructionDecoder|instructionOp[0]~2_combout  & ( (!\InstructionDecoder|instructionOp[1]~0_combout  & (!\FetchDecoder|instruction~4_combout  & 
// (\FetchDecoder|instruction~1_combout  & !\Controller|currentstate~0_combout ))) # (\InstructionDecoder|instructionOp[1]~0_combout  & (!\FetchDecoder|instruction~4_combout  $ ((!\FetchDecoder|instruction~1_combout )))) ) ) ) # ( 
// \InstructionDecoder|instructionOp[2]~1_combout  & ( !\InstructionDecoder|instructionOp[0]~2_combout  & ( (!\FetchDecoder|instruction~1_combout  & (\InstructionDecoder|instructionOp[1]~0_combout  & ((!\Controller|currentstate~0_combout ) # 
// (\FetchDecoder|instruction~4_combout )))) # (\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~4_combout  & ((!\Controller|currentstate~0_combout ) # (\InstructionDecoder|instructionOp[1]~0_combout )))) ) ) ) # ( 
// !\InstructionDecoder|instructionOp[2]~1_combout  & ( !\InstructionDecoder|instructionOp[0]~2_combout  & ( (!\FetchDecoder|instruction~4_combout  & ((!\Controller|currentstate~0_combout  & ((\FetchDecoder|instruction~1_combout ))) # 
// (\Controller|currentstate~0_combout  & (\InstructionDecoder|instructionOp[1]~0_combout )))) # (\FetchDecoder|instruction~4_combout  & (\InstructionDecoder|instructionOp[1]~0_combout  & (!\FetchDecoder|instruction~1_combout ))) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\Controller|currentstate~0_combout ),
	.datae(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.dataf(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector0~0 .extended_lut = "off";
defparam \Controller|Selector0~0 .lut_mask = 64'h1C545C141C145454;
defparam \Controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \Controller|currentstate~1 (
// Equation(s):
// \Controller|currentstate~1_combout  = (!\Controller|currentstate [3] & \Controller|currentstate [6])

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~1 .extended_lut = "off";
defparam \Controller|currentstate~1 .lut_mask = 64'h2222222222222222;
defparam \Controller|currentstate~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \Controller|currentstate~7 (
// Equation(s):
// \Controller|currentstate~7_combout  = ( \Controller|Decoder1~1_combout  & ( \Controller|currentstate~1_combout  ) ) # ( !\Controller|Decoder1~1_combout  & ( \Controller|currentstate~1_combout  & ( \Controller|currentstate~2_combout  ) ) )

	.dataa(!\Controller|currentstate~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|Decoder1~1_combout ),
	.dataf(!\Controller|currentstate~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~7 .extended_lut = "off";
defparam \Controller|currentstate~7 .lut_mask = 64'h000000005555FFFF;
defparam \Controller|currentstate~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \Controller|currentstate~8 (
// Equation(s):
// \Controller|currentstate~8_combout  = ( \reset~input_o  & ( \Datapath|pc|pcAddress[15]~0_combout  & ( ((\Controller|currentstate[1]~6_combout  & (\InstructionDecoder|Equal0~0_combout  & \Controller|Selector0~0_combout ))) # 
// (\Controller|currentstate~7_combout ) ) ) )

	.dataa(!\Controller|currentstate[1]~6_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Controller|Selector0~0_combout ),
	.datad(!\Controller|currentstate~7_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~8 .extended_lut = "off";
defparam \Controller|currentstate~8 .lut_mask = 64'h00000000000001FF;
defparam \Controller|currentstate~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \Controller|currentstate[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|currentstate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[1] .is_wysiwyg = "true";
defparam \Controller|currentstate[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \Controller|WideOr19~0 (
// Equation(s):
// \Controller|WideOr19~0_combout  = (\Controller|currentstate [3] & (\Controller|currentstate [1] & ((!\Controller|currentstate [2]) # (!\Controller|currentstate [0]))))

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [1]),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr19~0 .extended_lut = "off";
defparam \Controller|WideOr19~0 .lut_mask = 64'h0504050405040504;
defparam \Controller|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \Controller|Decoder1~4 (
// Equation(s):
// \Controller|Decoder1~4_combout  = (!\Controller|currentstate [4] & !\Controller|currentstate [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|currentstate [4]),
	.datad(!\Controller|currentstate [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~4 .extended_lut = "off";
defparam \Controller|Decoder1~4 .lut_mask = 64'hF000F000F000F000;
defparam \Controller|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \Controller|WideOr19~1 (
// Equation(s):
// \Controller|WideOr19~1_combout  = ( \Controller|Decoder1~0_combout  & ( (\Controller|Decoder1~4_combout  & ((!\Controller|currentstate [6] & (\Controller|currentstate [7] & \Controller|WideOr19~0_combout )) # (\Controller|currentstate [6] & 
// (!\Controller|currentstate [7])))) ) ) # ( !\Controller|Decoder1~0_combout  & ( (!\Controller|currentstate [6] & (\Controller|currentstate [7] & (\Controller|WideOr19~0_combout  & \Controller|Decoder1~4_combout ))) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|currentstate [7]),
	.datac(!\Controller|WideOr19~0_combout ),
	.datad(!\Controller|Decoder1~4_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr19~1 .extended_lut = "off";
defparam \Controller|WideOr19~1 .lut_mask = 64'h0002000200460046;
defparam \Controller|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \Controller|Selector11~0 (
// Equation(s):
// \Controller|Selector11~0_combout  = ( \Controller|currentstate [6] & ( \Controller|currentstate [2] ) ) # ( !\Controller|currentstate [6] & ( \Controller|currentstate [2] ) ) # ( \Controller|currentstate [6] & ( !\Controller|currentstate [2] ) ) # ( 
// !\Controller|currentstate [6] & ( !\Controller|currentstate [2] & ( (!\Controller|currentstate [3]) # (((!\Controller|currentstate [7]) # (\Controller|currentstate [1])) # (\Controller|currentstate [4])) ) ) )

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [4]),
	.datac(!\Controller|currentstate [7]),
	.datad(!\Controller|currentstate [1]),
	.datae(!\Controller|currentstate [6]),
	.dataf(!\Controller|currentstate [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~0 .extended_lut = "off";
defparam \Controller|Selector11~0 .lut_mask = 64'hFBFFFFFFFFFFFFFF;
defparam \Controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \Controller|Selector11~1 (
// Equation(s):
// \Controller|Selector11~1_combout  = ( !\Controller|Selector11~0_combout  & ( !\Controller|currentstate [5] ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~1 .extended_lut = "off";
defparam \Controller|Selector11~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Controller|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N8
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\TopMultiplexer|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \InstructionDecoder|flagOp[0]~3 (
// Equation(s):
// \InstructionDecoder|flagOp[0]~3_combout  = ( \FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~5_combout  & ( !\FetchDecoder|instruction~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~6_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[0]~3 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[0]~3 .lut_mask = 64'h0000F0F000000000;
defparam \InstructionDecoder|flagOp[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \InstructionDecoder|flagOp[0]~1 (
// Equation(s):
// \InstructionDecoder|flagOp[0]~1_combout  = ( \FetchDecoder|instruction~3_combout  & ( (!\FetchDecoder|instruction~2_combout  & (!\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout ))) ) )

	.dataa(!\FetchDecoder|instruction~2_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\FetchDecoder|instruction~7_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[0]~1 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[0]~1 .lut_mask = 64'h0000000080008000;
defparam \InstructionDecoder|flagOp[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N21
cyclonev_lcell_comb \InstructionDecoder|flagOp[3]~4 (
// Equation(s):
// \InstructionDecoder|flagOp[3]~4_combout  = ( !\FetchDecoder|instruction~8_combout  & ( (!\FetchDecoder|instruction~7_combout  & ((\FetchDecoder|instruction~4_combout ) # (\FetchDecoder|instruction~1_combout ))) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[3]~4 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[3]~4 .lut_mask = 64'h7070000070700000;
defparam \InstructionDecoder|flagOp[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N36
cyclonev_lcell_comb \InstructionDecoder|flagOp[3]~5 (
// Equation(s):
// \InstructionDecoder|flagOp[3]~5_combout  = ( \InstructionDecoder|flagOp[3]~4_combout  & ( \FetchDecoder|instruction~15_combout  & ( (!\InstructionDecoder|regAddB[3]~0_combout  & (((\InstructionDecoder|flagOp[0]~3_combout  & 
// \InstructionDecoder|flagOp[0]~1_combout )) # (\InstructionDecoder|regAddB[3]~1_combout ))) # (\InstructionDecoder|regAddB[3]~0_combout  & (\InstructionDecoder|flagOp[0]~3_combout  & ((\InstructionDecoder|flagOp[0]~1_combout )))) ) ) ) # ( 
// \InstructionDecoder|flagOp[3]~4_combout  & ( !\FetchDecoder|instruction~15_combout  & ( (\InstructionDecoder|flagOp[0]~3_combout  & \InstructionDecoder|flagOp[0]~1_combout ) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~3_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datad(!\InstructionDecoder|flagOp[0]~1_combout ),
	.datae(!\InstructionDecoder|flagOp[3]~4_combout ),
	.dataf(!\FetchDecoder|instruction~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[3]~5 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[3]~5 .lut_mask = 64'h0000003300000A3B;
defparam \InstructionDecoder|flagOp[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \Controller|Selector8~2 (
// Equation(s):
// \Controller|Selector8~2_combout  = ( !\FetchDecoder|instruction~4_combout  & ( (\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout )) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~2 .extended_lut = "off";
defparam \Controller|Selector8~2 .lut_mask = 64'h4040404000000000;
defparam \Controller|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \Datapath|extend|always0~0 (
// Equation(s):
// \Datapath|extend|always0~0_combout  = ( !\FetchDecoder|instruction~3_combout  & ( (!\FetchDecoder|instruction~2_combout  & !\FetchDecoder|instruction~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~2_combout ),
	.datad(!\FetchDecoder|instruction~6_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|always0~0 .extended_lut = "off";
defparam \Datapath|extend|always0~0 .lut_mask = 64'hF000F00000000000;
defparam \Datapath|extend|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \Controller|busOp[2]~0 (
// Equation(s):
// \Controller|busOp[2]~0_combout  = ( \Controller|currentstate [3] & ( \Controller|Decoder1~1_combout  & ( (!\Controller|currentstate [1] & (\Controller|currentstate [6] & (\Controller|currentstate [2] & !\Controller|currentstate [0]))) ) ) ) # ( 
// !\Controller|currentstate [3] & ( \Controller|Decoder1~1_combout  & ( (!\Controller|currentstate [1] & (\Controller|currentstate [6] & (!\Controller|currentstate [2] & !\Controller|currentstate [0]))) ) ) )

	.dataa(!\Controller|currentstate [1]),
	.datab(!\Controller|currentstate [6]),
	.datac(!\Controller|currentstate [2]),
	.datad(!\Controller|currentstate [0]),
	.datae(!\Controller|currentstate [3]),
	.dataf(!\Controller|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|busOp[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|busOp[2]~0 .extended_lut = "off";
defparam \Controller|busOp[2]~0 .lut_mask = 64'h0000000020000200;
defparam \Controller|busOp[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout  = ( !\TopMultiplexer|y~0_combout  & ( \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  & ( !\TopMultiplexer|y~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TopMultiplexer|y~1_combout ),
	.datad(gnd),
	.datae(!\TopMultiplexer|y~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1 .lut_mask = 64'h00000000F0F00000;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \Controller|Selector10~2 (
// Equation(s):
// \Controller|Selector10~2_combout  = ( \FetchDecoder|instruction~1_combout  & ( (\FetchDecoder|instruction~7_combout  & \FetchDecoder|instruction~8_combout ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector10~2 .extended_lut = "off";
defparam \Controller|Selector10~2 .lut_mask = 64'h0000000003030303;
defparam \Controller|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \Controller|Selector10~3 (
// Equation(s):
// \Controller|Selector10~3_combout  = ( !\FetchDecoder|instruction~4_combout  & ( \Controller|currentstate [0] & ( \Controller|Selector10~2_combout  ) ) ) # ( !\FetchDecoder|instruction~4_combout  & ( !\Controller|currentstate [0] & ( 
// (\FetchDecoder|instruction~6_combout  & (\InstructionDecoder|flagOp[0]~1_combout  & \FetchDecoder|instruction~5_combout )) ) ) )

	.dataa(!\FetchDecoder|instruction~6_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~1_combout ),
	.datac(!\Controller|Selector10~2_combout ),
	.datad(!\FetchDecoder|instruction~5_combout ),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\Controller|currentstate [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector10~3 .extended_lut = "off";
defparam \Controller|Selector10~3 .lut_mask = 64'h001100000F0F0000;
defparam \Controller|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \Controller|Selector10~0 (
// Equation(s):
// \Controller|Selector10~0_combout  = ( \Controller|currentstate [1] & ( (!\Controller|currentstate [6] & (\Controller|currentstate [7] & ((!\Controller|currentstate [0]) # (!\Controller|currentstate [2])))) ) ) # ( !\Controller|currentstate [1] & ( 
// (!\Controller|currentstate [0] & (\Controller|currentstate [2] & (\Controller|currentstate [6] & !\Controller|currentstate [7]))) ) )

	.dataa(!\Controller|currentstate [0]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Controller|currentstate [7]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector10~0 .extended_lut = "off";
defparam \Controller|Selector10~0 .lut_mask = 64'h0200020000E000E0;
defparam \Controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \Controller|Selector10~1 (
// Equation(s):
// \Controller|Selector10~1_combout  = ( \Controller|currentstate [5] & ( (\Controller|currentstate [4] & \Controller|Decoder1~5_combout ) ) ) # ( !\Controller|currentstate [5] & ( (!\Controller|currentstate [4] & (\Controller|currentstate [3] & 
// \Controller|Selector10~0_combout )) ) )

	.dataa(!\Controller|currentstate [4]),
	.datab(!\Controller|Decoder1~5_combout ),
	.datac(!\Controller|currentstate [3]),
	.datad(!\Controller|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|currentstate [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector10~1 .extended_lut = "off";
defparam \Controller|Selector10~1 .lut_mask = 64'h000A000A11111111;
defparam \Controller|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~385 (
// Equation(s):
// \Datapath|regFile|RAM~385_combout  = ( \InstructionDecoder|regAddB[3]~0_combout  & ( (!\FetchDecoder|instruction~15_combout  & (!\FetchDecoder|instruction~14_combout  & !\FetchDecoder|instruction~13_combout )) ) ) # ( 
// !\InstructionDecoder|regAddB[3]~0_combout  & ( ((!\FetchDecoder|instruction~15_combout  & (!\FetchDecoder|instruction~14_combout  & !\FetchDecoder|instruction~13_combout ))) # (\InstructionDecoder|regAddB[3]~1_combout ) ) )

	.dataa(!\FetchDecoder|instruction~15_combout ),
	.datab(!\FetchDecoder|instruction~14_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datad(!\FetchDecoder|instruction~13_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~385 .extended_lut = "off";
defparam \Datapath|regFile|RAM~385 .lut_mask = 64'h8F0F8F0F88008800;
defparam \Datapath|regFile|RAM~385 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~387 (
// Equation(s):
// \Datapath|regFile|RAM~387_combout  = ( \Datapath|regFile|RAM~385_combout  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # (\Controller|Selector11~1_combout  & 
// (!\Controller|Selector10~3_combout )))) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~385_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~387 .extended_lut = "off";
defparam \Datapath|regFile|RAM~387 .lut_mask = 64'h0000000004540454;
defparam \Datapath|regFile|RAM~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N14
dffeas \Datapath|regFile|RAM~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~25 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~391 (
// Equation(s):
// \Datapath|regFile|RAM~391_combout  = (!\FetchDecoder|instruction~15_combout  & (\FetchDecoder|instruction~14_combout  & ((!\InstructionDecoder|regAddB[3]~1_combout ) # (\InstructionDecoder|regAddB[3]~0_combout ))))

	.dataa(!\FetchDecoder|instruction~15_combout ),
	.datab(!\FetchDecoder|instruction~14_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~391 .extended_lut = "off";
defparam \Datapath|regFile|RAM~391 .lut_mask = 64'h2202220222022202;
defparam \Datapath|regFile|RAM~391 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~393 (
// Equation(s):
// \Datapath|regFile|RAM~393_combout  = ( \InstructionDecoder|regAddB[0]~4_combout  & ( \Datapath|regFile|RAM~391_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\Controller|Selector11~1_combout  & (\Controller|Selector10~1_combout )) # 
// (\Controller|Selector11~1_combout  & ((!\Controller|Selector10~3_combout ))))) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\Controller|Selector10~1_combout ),
	.datad(!\Controller|Selector10~3_combout ),
	.datae(!\InstructionDecoder|regAddB[0]~4_combout ),
	.dataf(!\Datapath|regFile|RAM~391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~393 .extended_lut = "off";
defparam \Datapath|regFile|RAM~393 .lut_mask = 64'h0000000000004C08;
defparam \Datapath|regFile|RAM~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N20
dffeas \Datapath|regFile|RAM~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~89 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~402 (
// Equation(s):
// \Datapath|regFile|RAM~402_combout  = ( \FetchDecoder|instruction~14_combout  & ( \InstructionDecoder|regAddB[3]~0_combout  & ( \FetchDecoder|instruction~15_combout  ) ) ) # ( \FetchDecoder|instruction~14_combout  & ( 
// !\InstructionDecoder|regAddB[3]~0_combout  & ( (!\InstructionDecoder|regAddB[3]~1_combout  & \FetchDecoder|instruction~15_combout ) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~15_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~14_combout ),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~402 .extended_lut = "off";
defparam \Datapath|regFile|RAM~402 .lut_mask = 64'h00000A0A00000F0F;
defparam \Datapath|regFile|RAM~402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~404 (
// Equation(s):
// \Datapath|regFile|RAM~404_combout  = ( \Datapath|regFile|RAM~402_combout  & ( \InstructionDecoder|regAddB[0]~4_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # 
// (\Controller|Selector11~1_combout  & (!\Controller|Selector10~3_combout )))) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\Controller|Selector10~3_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(!\Datapath|regFile|RAM~402_combout ),
	.dataf(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~404 .extended_lut = "off";
defparam \Datapath|regFile|RAM~404 .lut_mask = 64'h00000000000040C8;
defparam \Datapath|regFile|RAM~404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N22
dffeas \Datapath|regFile|RAM~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~217 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~397 (
// Equation(s):
// \Datapath|regFile|RAM~397_combout  = ( !\FetchDecoder|instruction~14_combout  & ( (\FetchDecoder|instruction~15_combout  & ((!\InstructionDecoder|regAddB[3]~1_combout ) # (\InstructionDecoder|regAddB[3]~0_combout ))) ) )

	.dataa(!\FetchDecoder|instruction~15_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datae(!\FetchDecoder|instruction~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~397 .extended_lut = "off";
defparam \Datapath|regFile|RAM~397 .lut_mask = 64'h5505000055050000;
defparam \Datapath|regFile|RAM~397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~399 (
// Equation(s):
// \Datapath|regFile|RAM~399_combout  = ( \InstructionDecoder|regAddB[0]~4_combout  & ( !\InstructionDecoder|regAddB[1]~5_combout  & ( (\Datapath|regFile|RAM~397_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # 
// (\Controller|Selector11~1_combout  & (!\Controller|Selector10~3_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~397_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\Controller|Selector10~1_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\InstructionDecoder|regAddB[0]~4_combout ),
	.dataf(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~399 .extended_lut = "off";
defparam \Datapath|regFile|RAM~399 .lut_mask = 64'h0000054400000000;
defparam \Datapath|regFile|RAM~399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N46
dffeas \Datapath|regFile|RAM~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~153 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~153 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~321 (
// Equation(s):
// \Datapath|regFile|RAM~321_combout  = ( \Datapath|regFile|RAM~217_q  & ( \Datapath|regFile|RAM~153_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~89_q )))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~217_q  & ( \Datapath|regFile|RAM~153_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~25_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~89_q )))) ) ) ) # ( \Datapath|regFile|RAM~217_q  & ( !\Datapath|regFile|RAM~153_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~25_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~89_q )) # (\InstructionDecoder|regAddB[3]~3_combout ))) ) ) 
// ) # ( !\Datapath|regFile|RAM~217_q  & ( !\Datapath|regFile|RAM~153_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~89_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~25_q ),
	.datad(!\Datapath|regFile|RAM~89_q ),
	.datae(!\Datapath|regFile|RAM~217_q ),
	.dataf(!\Datapath|regFile|RAM~153_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~321 .extended_lut = "off";
defparam \Datapath|regFile|RAM~321 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Datapath|regFile|RAM~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~392 (
// Equation(s):
// \Datapath|regFile|RAM~392_combout  = ( \Controller|Selector10~3_combout  & ( \Datapath|regFile|RAM~391_combout  & ( (\Controller|Selector10~1_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (!\Controller|Selector11~1_combout  & 
// !\InstructionDecoder|regAddB[1]~5_combout ))) ) ) ) # ( !\Controller|Selector10~3_combout  & ( \Datapath|regFile|RAM~391_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((\Controller|Selector11~1_combout ) # (\Controller|Selector10~1_combout )))) ) ) )

	.dataa(!\Controller|Selector10~1_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Controller|Selector10~3_combout ),
	.dataf(!\Datapath|regFile|RAM~391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~392 .extended_lut = "off";
defparam \Datapath|regFile|RAM~392 .lut_mask = 64'h000000004C004000;
defparam \Datapath|regFile|RAM~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \Datapath|regFile|RAM~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~73 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~386 (
// Equation(s):
// \Datapath|regFile|RAM~386_combout  = ( \Controller|Selector11~1_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (!\Controller|Selector10~3_combout  & \Datapath|regFile|RAM~385_combout )) ) ) # ( !\Controller|Selector11~1_combout  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~385_combout  & \Controller|Selector10~1_combout )) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\Datapath|regFile|RAM~385_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~386 .extended_lut = "off";
defparam \Datapath|regFile|RAM~386 .lut_mask = 64'h000A000A08080808;
defparam \Datapath|regFile|RAM~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \Datapath|regFile|RAM~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~9 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~403 (
// Equation(s):
// \Datapath|regFile|RAM~403_combout  = ( \Controller|Selector10~3_combout  & ( \Datapath|regFile|RAM~402_combout  & ( (\Controller|Selector10~1_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & 
// !\Controller|Selector11~1_combout ))) ) ) ) # ( !\Controller|Selector10~3_combout  & ( \Datapath|regFile|RAM~402_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & ((\Controller|Selector11~1_combout ) 
// # (\Controller|Selector10~1_combout )))) ) ) )

	.dataa(!\Controller|Selector10~1_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Controller|Selector10~3_combout ),
	.dataf(!\Datapath|regFile|RAM~402_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~403 .extended_lut = "off";
defparam \Datapath|regFile|RAM~403 .lut_mask = 64'h0000000040C04000;
defparam \Datapath|regFile|RAM~403 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N53
dffeas \Datapath|regFile|RAM~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~201 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N35
dffeas \Datapath|regFile|RAM~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~137 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~320 (
// Equation(s):
// \Datapath|regFile|RAM~320_combout  = ( \Datapath|regFile|RAM~201_q  & ( \Datapath|regFile|RAM~137_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~9_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~73_q ))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~201_q  & ( \Datapath|regFile|RAM~137_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout ) # 
// (\Datapath|regFile|RAM~9_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~73_q  & ((!\InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( \Datapath|regFile|RAM~201_q  & ( !\Datapath|regFile|RAM~137_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~9_q  & !\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~73_q ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~201_q  & ( !\Datapath|regFile|RAM~137_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~9_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~73_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~73_q ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~9_q ),
	.datad(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datae(!\Datapath|regFile|RAM~201_q ),
	.dataf(!\Datapath|regFile|RAM~137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~320 .extended_lut = "off";
defparam \Datapath|regFile|RAM~320 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Datapath|regFile|RAM~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~401 (
// Equation(s):
// \Datapath|regFile|RAM~401_combout  = ( \Datapath|regFile|RAM~397_combout  & ( \InstructionDecoder|regAddB[1]~5_combout  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\Controller|Selector11~1_combout  & (\Controller|Selector10~1_combout )) # 
// (\Controller|Selector11~1_combout  & ((!\Controller|Selector10~3_combout ))))) ) ) )

	.dataa(!\Controller|Selector10~1_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|regFile|RAM~397_combout ),
	.dataf(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~401 .extended_lut = "off";
defparam \Datapath|regFile|RAM~401 .lut_mask = 64'h000000000000050C;
defparam \Datapath|regFile|RAM~401 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \Datapath|regFile|RAM~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~185 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~121feeder (
// Equation(s):
// \Datapath|regFile|RAM~121feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~121feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~394 (
// Equation(s):
// \Datapath|regFile|RAM~394_combout  = ( \InstructionDecoder|regAddB[3]~0_combout  & ( (\FetchDecoder|instruction~13_combout  & \FetchDecoder|instruction~14_combout ) ) ) # ( !\InstructionDecoder|regAddB[3]~0_combout  & ( 
// (!\InstructionDecoder|regAddB[3]~1_combout  & (\FetchDecoder|instruction~13_combout  & \FetchDecoder|instruction~14_combout )) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~13_combout ),
	.datad(!\FetchDecoder|instruction~14_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~394 .extended_lut = "off";
defparam \Datapath|regFile|RAM~394 .lut_mask = 64'h000A000A000F000F;
defparam \Datapath|regFile|RAM~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~396 (
// Equation(s):
// \Datapath|regFile|RAM~396_combout  = ( !\InstructionDecoder|regAddB[3]~3_combout  & ( \InstructionDecoder|regAddB[0]~4_combout  & ( (\Datapath|regFile|RAM~394_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # 
// (\Controller|Selector11~1_combout  & (!\Controller|Selector10~3_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~394_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Selector10~3_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(!\InstructionDecoder|regAddB[3]~3_combout ),
	.dataf(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~396 .extended_lut = "off";
defparam \Datapath|regFile|RAM~396 .lut_mask = 64'h0000000010540000;
defparam \Datapath|regFile|RAM~396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N8
dffeas \Datapath|regFile|RAM~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~121 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~57feeder (
// Equation(s):
// \Datapath|regFile|RAM~57feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~57feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~388 (
// Equation(s):
// \Datapath|regFile|RAM~388_combout  = ( !\FetchDecoder|instruction~15_combout  & ( \InstructionDecoder|regAddB[3]~1_combout  & ( (\FetchDecoder|instruction~13_combout  & (!\FetchDecoder|instruction~14_combout  & \InstructionDecoder|regAddB[3]~0_combout )) 
// ) ) ) # ( !\FetchDecoder|instruction~15_combout  & ( !\InstructionDecoder|regAddB[3]~1_combout  & ( (\FetchDecoder|instruction~13_combout  & !\FetchDecoder|instruction~14_combout ) ) ) )

	.dataa(!\FetchDecoder|instruction~13_combout ),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~14_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datae(!\FetchDecoder|instruction~15_combout ),
	.dataf(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~388 .extended_lut = "off";
defparam \Datapath|regFile|RAM~388 .lut_mask = 64'h5050000000500000;
defparam \Datapath|regFile|RAM~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~390 (
// Equation(s):
// \Datapath|regFile|RAM~390_combout  = ( \Controller|Selector11~1_combout  & ( (\InstructionDecoder|regAddB[0]~4_combout  & (!\Controller|Selector10~3_combout  & \Datapath|regFile|RAM~388_combout )) ) ) # ( !\Controller|Selector11~1_combout  & ( 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Controller|Selector10~1_combout  & \Datapath|regFile|RAM~388_combout )) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Controller|Selector10~1_combout ),
	.datac(!\Controller|Selector10~3_combout ),
	.datad(!\Datapath|regFile|RAM~388_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~390 .extended_lut = "off";
defparam \Datapath|regFile|RAM~390 .lut_mask = 64'h0011001100500050;
defparam \Datapath|regFile|RAM~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \Datapath|regFile|RAM~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~57 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~249feeder (
// Equation(s):
// \Datapath|regFile|RAM~249feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~249feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~249feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~406 (
// Equation(s):
// \Datapath|regFile|RAM~406_combout  = ( \InstructionDecoder|regAddB[3]~3_combout  & ( \Datapath|regFile|RAM~394_combout  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\Controller|Selector11~1_combout  & (\Controller|Selector10~1_combout )) # 
// (\Controller|Selector11~1_combout  & ((!\Controller|Selector10~3_combout ))))) ) ) )

	.dataa(!\Controller|Selector10~1_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\InstructionDecoder|regAddB[3]~3_combout ),
	.dataf(!\Datapath|regFile|RAM~394_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~406 .extended_lut = "off";
defparam \Datapath|regFile|RAM~406 .lut_mask = 64'h000000000000005C;
defparam \Datapath|regFile|RAM~406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N52
dffeas \Datapath|regFile|RAM~249DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~249DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~249DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~249DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~323 (
// Equation(s):
// \Datapath|regFile|RAM~323_combout  = ( \Datapath|regFile|RAM~57_q  & ( \Datapath|regFile|RAM~249DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~121_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~185_q ))) ) ) ) # ( !\Datapath|regFile|RAM~57_q  & ( \Datapath|regFile|RAM~249DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  
// & (((\InstructionDecoder|regAddB[2]~2_combout  & \Datapath|regFile|RAM~121_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~185_q ))) ) ) ) # ( \Datapath|regFile|RAM~57_q  & ( 
// !\Datapath|regFile|RAM~249DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~121_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~185_q  & 
// (!\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~57_q  & ( !\Datapath|regFile|RAM~249DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout  & \Datapath|regFile|RAM~121_q 
// )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~185_q  & (!\InstructionDecoder|regAddB[2]~2_combout ))) ) ) )

	.dataa(!\Datapath|regFile|RAM~185_q ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datad(!\Datapath|regFile|RAM~121_q ),
	.datae(!\Datapath|regFile|RAM~57_q ),
	.dataf(!\Datapath|regFile|RAM~249DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~323 .extended_lut = "off";
defparam \Datapath|regFile|RAM~323 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Datapath|regFile|RAM~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~105feeder (
// Equation(s):
// \Datapath|regFile|RAM~105feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~105feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~395 (
// Equation(s):
// \Datapath|regFile|RAM~395_combout  = ( !\InstructionDecoder|regAddB[3]~3_combout  & ( \Datapath|regFile|RAM~394_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # 
// (\Controller|Selector11~1_combout  & (!\Controller|Selector10~3_combout )))) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Controller|Selector10~3_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(!\InstructionDecoder|regAddB[3]~3_combout ),
	.dataf(!\Datapath|regFile|RAM~394_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~395 .extended_lut = "off";
defparam \Datapath|regFile|RAM~395 .lut_mask = 64'h0000000040C80000;
defparam \Datapath|regFile|RAM~395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N56
dffeas \Datapath|regFile|RAM~105DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~105DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~105DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~105DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~405 (
// Equation(s):
// \Datapath|regFile|RAM~405_combout  = ( !\InstructionDecoder|regAddB[0]~4_combout  & ( \InstructionDecoder|regAddB[3]~3_combout  & ( (\Datapath|regFile|RAM~394_combout  & ((!\Controller|Selector11~1_combout  & (\Controller|Selector10~1_combout )) # 
// (\Controller|Selector11~1_combout  & ((!\Controller|Selector10~3_combout ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~394_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Selector10~1_combout ),
	.datad(!\Controller|Selector10~3_combout ),
	.datae(!\InstructionDecoder|regAddB[0]~4_combout ),
	.dataf(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~405 .extended_lut = "off";
defparam \Datapath|regFile|RAM~405 .lut_mask = 64'h0000000015040000;
defparam \Datapath|regFile|RAM~405 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \Datapath|regFile|RAM~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~233 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~233 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~169feeder (
// Equation(s):
// \Datapath|regFile|RAM~169feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~169feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~400 (
// Equation(s):
// \Datapath|regFile|RAM~400_combout  = ( \InstructionDecoder|regAddB[1]~5_combout  & ( !\InstructionDecoder|regAddB[0]~4_combout  & ( (\Datapath|regFile|RAM~397_combout  & ((!\Controller|Selector11~1_combout  & ((\Controller|Selector10~1_combout ))) # 
// (\Controller|Selector11~1_combout  & (!\Controller|Selector10~3_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~397_combout ),
	.datab(!\Controller|Selector10~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Controller|Selector10~1_combout ),
	.datae(!\InstructionDecoder|regAddB[1]~5_combout ),
	.dataf(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~400 .extended_lut = "off";
defparam \Datapath|regFile|RAM~400 .lut_mask = 64'h0000045400000000;
defparam \Datapath|regFile|RAM~400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N55
dffeas \Datapath|regFile|RAM~169DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~169DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~169DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~169DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~41feeder (
// Equation(s):
// \Datapath|regFile|RAM~41feeder_combout  = ( \Datapath|bus|Mux6~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~41feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~389 (
// Equation(s):
// \Datapath|regFile|RAM~389_combout  = ( \Controller|Selector11~1_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (!\Controller|Selector10~3_combout  & \Datapath|regFile|RAM~388_combout )) ) ) # ( !\Controller|Selector11~1_combout  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (\Controller|Selector10~1_combout  & \Datapath|regFile|RAM~388_combout )) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Controller|Selector10~1_combout ),
	.datac(!\Controller|Selector10~3_combout ),
	.datad(!\Datapath|regFile|RAM~388_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~389 .extended_lut = "off";
defparam \Datapath|regFile|RAM~389 .lut_mask = 64'h0022002200A000A0;
defparam \Datapath|regFile|RAM~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \Datapath|regFile|RAM~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~41 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~322 (
// Equation(s):
// \Datapath|regFile|RAM~322_combout  = ( \Datapath|regFile|RAM~169DUPLICATE_q  & ( \Datapath|regFile|RAM~41_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~105DUPLICATE_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~233_q )))) ) ) ) # ( !\Datapath|regFile|RAM~169DUPLICATE_q  & ( \Datapath|regFile|RAM~41_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout 
// )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~105DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~233_q ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~169DUPLICATE_q  & ( !\Datapath|regFile|RAM~41_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~105DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~233_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~169DUPLICATE_q  & ( !\Datapath|regFile|RAM~41_q  & 
// ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~105DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~233_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~105DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~233_q ),
	.datae(!\Datapath|regFile|RAM~169DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~322 .extended_lut = "off";
defparam \Datapath|regFile|RAM~322 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~324 (
// Equation(s):
// \Datapath|regFile|RAM~324_combout  = ( \Datapath|regFile|RAM~323_combout  & ( \Datapath|regFile|RAM~322_combout  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~320_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~321_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~323_combout  & ( \Datapath|regFile|RAM~322_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~320_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~321_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~323_combout  & ( !\Datapath|regFile|RAM~322_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~320_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~321_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~323_combout  & ( !\Datapath|regFile|RAM~322_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~320_combout ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~321_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~321_combout ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Datapath|regFile|RAM~320_combout ),
	.datae(!\Datapath|regFile|RAM~323_combout ),
	.dataf(!\Datapath|regFile|RAM~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~324 .extended_lut = "off";
defparam \Datapath|regFile|RAM~324 .lut_mask = 64'h02A207A752F257F7;
defparam \Datapath|regFile|RAM~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \Datapath|regFile|rd2[9]~3 (
// Equation(s):
// \Datapath|regFile|rd2[9]~3_combout  = ( \Datapath|regFile|RAM~324_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[9]~3 .extended_lut = "off";
defparam \Datapath|regFile|rd2[9]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \Controller|Selector9~0 (
// Equation(s):
// \Controller|Selector9~0_combout  = (\FetchDecoder|instruction~7_combout  & (\FetchDecoder|instruction~1_combout  & (\FetchDecoder|instruction~4_combout  & \Controller|currentstate [0])))

	.dataa(!\FetchDecoder|instruction~7_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~4_combout ),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector9~0 .extended_lut = "off";
defparam \Controller|Selector9~0 .lut_mask = 64'h0001000100010001;
defparam \Controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \Controller|Selector15~0 (
// Equation(s):
// \Controller|Selector15~0_combout  = (!\FetchDecoder|instruction~4_combout  & (!\Controller|currentstate [0] & !\FetchDecoder|instruction~1_combout ))

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\Controller|currentstate [0]),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector15~0 .extended_lut = "off";
defparam \Controller|Selector15~0 .lut_mask = 64'hC000C000C000C000;
defparam \Controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \Controller|Selector9~1 (
// Equation(s):
// \Controller|Selector9~1_combout  = ( \InstructionDecoder|instructionOp[2]~1_combout  & ( \Controller|Selector15~0_combout  & ( (\Controller|currentstate~0_combout  & (!\InstructionDecoder|instructionOp[1]~0_combout  & (!\FetchDecoder|instruction~7_combout 
//  & \InstructionDecoder|instructionOp[0]~2_combout ))) ) ) )

	.dataa(!\Controller|currentstate~0_combout ),
	.datab(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datae(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.dataf(!\Controller|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector9~1 .extended_lut = "off";
defparam \Controller|Selector9~1 .lut_mask = 64'h0000000000000040;
defparam \Controller|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \Controller|Selector9~2 (
// Equation(s):
// \Controller|Selector9~2_combout  = ( \Controller|Decoder1~5_combout  & ( (\Controller|currentstate [5] & \Controller|currentstate [4]) ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate [5]),
	.datac(!\Controller|currentstate [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector9~2 .extended_lut = "off";
defparam \Controller|Selector9~2 .lut_mask = 64'h0000000003030303;
defparam \Controller|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \Controller|Decoder1~2 (
// Equation(s):
// \Controller|Decoder1~2_combout  = ( !\Controller|currentstate [6] & ( \Controller|currentstate [1] & ( (\Controller|currentstate [7] & (!\Controller|currentstate [5] & (\Controller|currentstate [3] & !\Controller|currentstate [4]))) ) ) )

	.dataa(!\Controller|currentstate [7]),
	.datab(!\Controller|currentstate [5]),
	.datac(!\Controller|currentstate [3]),
	.datad(!\Controller|currentstate [4]),
	.datae(!\Controller|currentstate [6]),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~2 .extended_lut = "off";
defparam \Controller|Decoder1~2 .lut_mask = 64'h0000000004000000;
defparam \Controller|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \Controller|Selector9~3 (
// Equation(s):
// \Controller|Selector9~3_combout  = ( \Controller|Decoder1~2_combout  & ( (!\Controller|currentstate [0] & \Controller|currentstate [2]) ) )

	.dataa(!\Controller|currentstate [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|currentstate [2]),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector9~3 .extended_lut = "off";
defparam \Controller|Selector9~3 .lut_mask = 64'h0000000000AA00AA;
defparam \Controller|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \Controller|Selector9~4 (
// Equation(s):
// \Controller|Selector9~4_combout  = ( \Controller|Selector9~3_combout  & ( \Controller|Selector11~1_combout  & ( ((!\Controller|Selector9~0_combout  & !\Controller|Selector9~1_combout )) # (\FetchDecoder|instruction~8_combout ) ) ) ) # ( 
// !\Controller|Selector9~3_combout  & ( \Controller|Selector11~1_combout  & ( ((!\Controller|Selector9~0_combout  & !\Controller|Selector9~1_combout )) # (\FetchDecoder|instruction~8_combout ) ) ) ) # ( !\Controller|Selector9~3_combout  & ( 
// !\Controller|Selector11~1_combout  & ( !\Controller|Selector9~2_combout  ) ) )

	.dataa(!\FetchDecoder|instruction~8_combout ),
	.datab(!\Controller|Selector9~0_combout ),
	.datac(!\Controller|Selector9~1_combout ),
	.datad(!\Controller|Selector9~2_combout ),
	.datae(!\Controller|Selector9~3_combout ),
	.dataf(!\Controller|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector9~4 .extended_lut = "off";
defparam \Controller|Selector9~4 .lut_mask = 64'hFF000000D5D5D5D5;
defparam \Controller|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N27
cyclonev_lcell_comb \Datapath|IMMmux|y[10]~5 (
// Equation(s):
// \Datapath|IMMmux|y[10]~5_combout  = ( \FetchDecoder|instruction~4_combout  & ( \FetchDecoder|instruction~3_combout  & ( ((\FetchDecoder|instruction~7_combout ) # (\FetchDecoder|instruction~8_combout )) # (\FetchDecoder|instruction~1_combout ) ) ) ) # ( 
// !\FetchDecoder|instruction~4_combout  & ( \FetchDecoder|instruction~3_combout  & ( (\FetchDecoder|instruction~7_combout ) # (\FetchDecoder|instruction~8_combout ) ) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[10]~5 .extended_lut = "off";
defparam \Datapath|IMMmux|y[10]~5 .lut_mask = 64'h000000003F3F7F7F;
defparam \Datapath|IMMmux|y[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \Datapath|extend|always0~1 (
// Equation(s):
// \Datapath|extend|always0~1_combout  = ( \FetchDecoder|instruction~4_combout  & ( \FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~1_combout  & !\FetchDecoder|instruction~7_combout ) ) ) ) # ( !\FetchDecoder|instruction~4_combout  & ( 
// \FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~1_combout  & \FetchDecoder|instruction~7_combout ) ) ) ) # ( \FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~8_combout  & ( !\FetchDecoder|instruction~1_combout  $ 
// (!\FetchDecoder|instruction~7_combout ) ) ) ) # ( !\FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~1_combout  & \FetchDecoder|instruction~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\FetchDecoder|instruction~7_combout ),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|always0~1 .extended_lut = "off";
defparam \Datapath|extend|always0~1 .lut_mask = 64'h000F0FF0000F0F00;
defparam \Datapath|extend|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \Controller|Selector8~7 (
// Equation(s):
// \Controller|Selector8~7_combout  = ( \Controller|currentstate [1] & ( (\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~8_combout  & (!\FetchDecoder|instruction~7_combout  & !\FetchDecoder|instruction~4_combout ))) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(!\FetchDecoder|instruction~4_combout ),
	.datae(gnd),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~7 .extended_lut = "off";
defparam \Controller|Selector8~7 .lut_mask = 64'h0000000040004000;
defparam \Controller|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \Controller|Selector8~4 (
// Equation(s):
// \Controller|Selector8~4_combout  = ( !\Controller|currentstate [4] & ( (!\Controller|currentstate [6] & (\Controller|currentstate [3] & (!\Controller|currentstate [2] & !\Controller|currentstate [5]))) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|currentstate [3]),
	.datac(!\Controller|currentstate [2]),
	.datad(!\Controller|currentstate [5]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~4 .extended_lut = "off";
defparam \Controller|Selector8~4 .lut_mask = 64'h2000200000000000;
defparam \Controller|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \Controller|Selector8~8 (
// Equation(s):
// \Controller|Selector8~8_combout  = ( \Controller|Selector8~7_combout  & ( \Controller|Selector8~4_combout  & ( ((!\InstructionDecoder|instructionOp[2]~1_combout  & (!\InstructionDecoder|instructionOp[1]~0_combout  & !\Controller|currentstate~0_combout ))) 
// # (\Controller|currentstate [0]) ) ) ) # ( !\Controller|Selector8~7_combout  & ( \Controller|Selector8~4_combout  & ( \Controller|currentstate [0] ) ) )

	.dataa(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datab(!\Controller|currentstate [0]),
	.datac(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datad(!\Controller|currentstate~0_combout ),
	.datae(!\Controller|Selector8~7_combout ),
	.dataf(!\Controller|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~8 .extended_lut = "off";
defparam \Controller|Selector8~8 .lut_mask = 64'h000000003333B333;
defparam \Controller|Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \Controller|Selector8~0 (
// Equation(s):
// \Controller|Selector8~0_combout  = ( \Controller|currentstate [4] & ( \Controller|currentstate [5] ) ) # ( !\Controller|currentstate [4] & ( !\Controller|currentstate [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|currentstate [5]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~0 .extended_lut = "off";
defparam \Controller|Selector8~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \Controller|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \Controller|Selector8~1 (
// Equation(s):
// \Controller|Selector8~1_combout  = ( !\Controller|currentstate [1] & ( (\Controller|currentstate [6] & (!\Controller|currentstate [3] & (\Controller|currentstate [2] & !\Controller|currentstate [0]))) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|currentstate [3]),
	.datac(!\Controller|currentstate [2]),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~1 .extended_lut = "off";
defparam \Controller|Selector8~1 .lut_mask = 64'h0400040000000000;
defparam \Controller|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \Controller|Selector8~6 (
// Equation(s):
// \Controller|Selector8~6_combout  = ( \Controller|Selector8~1_combout  & ( \Controller|Selector8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~6 .extended_lut = "off";
defparam \Controller|Selector8~6 .lut_mask = 64'h0000000000FF00FF;
defparam \Controller|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \Datapath|IMMmux|y[10]~9 (
// Equation(s):
// \Datapath|IMMmux|y[10]~9_combout  = ( \Controller|Selector8~8_combout  & ( \Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & ((!\Datapath|extend|always0~1_combout  & (\Datapath|extend|extendedImmediate~0_combout )) # 
// (\Datapath|extend|always0~1_combout  & ((\Datapath|IMMmux|y[10]~5_combout ))))) ) ) ) # ( !\Controller|Selector8~8_combout  & ( \Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & ((!\Datapath|extend|always0~1_combout  & 
// (\Datapath|extend|extendedImmediate~0_combout )) # (\Datapath|extend|always0~1_combout  & ((\Datapath|IMMmux|y[10]~5_combout ))))) ) ) ) # ( \Controller|Selector8~8_combout  & ( !\Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & 
// ((!\Datapath|extend|always0~1_combout  & (\Datapath|extend|extendedImmediate~0_combout )) # (\Datapath|extend|always0~1_combout  & ((\Datapath|IMMmux|y[10]~5_combout ))))) ) ) )

	.dataa(!\Datapath|extend|extendedImmediate~0_combout ),
	.datab(!\Controller|currentstate [7]),
	.datac(!\Datapath|IMMmux|y[10]~5_combout ),
	.datad(!\Datapath|extend|always0~1_combout ),
	.datae(!\Controller|Selector8~8_combout ),
	.dataf(!\Controller|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[10]~9 .extended_lut = "off";
defparam \Datapath|IMMmux|y[10]~9 .lut_mask = 64'h0000110311031103;
defparam \Datapath|IMMmux|y[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Controller|Decoder1~7 (
// Equation(s):
// \Controller|Decoder1~7_combout  = ( !\Controller|currentstate [6] & ( \Controller|Decoder1~1_combout  & ( \Controller|Decoder1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\Controller|currentstate [6]),
	.dataf(!\Controller|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~7 .extended_lut = "off";
defparam \Controller|Decoder1~7 .lut_mask = 64'h000000000F0F0000;
defparam \Controller|Decoder1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \FetchDecoder|memData~3 (
// Equation(s):
// \FetchDecoder|memData~3_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~3_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~3_combout  ) ) ) # ( 
// \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[9]~13_combout  & !\exmem|Equal0~7_combout ) ) ) ) # ( !\exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[9]~13_combout  ) ) )

	.dataa(!\exmem|dataOut1[9]~13_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(gnd),
	.datad(!\FetchDecoder|memData~3_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~3 .extended_lut = "off";
defparam \FetchDecoder|memData~3 .lut_mask = 64'h5555444400FF00FF;
defparam \FetchDecoder|memData~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N39
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout  = ( \TopMultiplexer|y~1_combout  & ( \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  & ( !\TopMultiplexer|y~0_combout  ) ) )

	.dataa(!\TopMultiplexer|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\TopMultiplexer|y~1_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .lut_mask = 64'h000000000000AAAA;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \Datapath|regFile|RAM~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~225 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \Datapath|regFile|RAM~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~161 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \Datapath|regFile|RAM~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~97 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~33feeder (
// Equation(s):
// \Datapath|regFile|RAM~33feeder_combout  = ( \Datapath|bus|Mux14~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~33feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N47
dffeas \Datapath|regFile|RAM~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~33 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~273 (
// Equation(s):
// \Datapath|regFile|RAM~273_combout  = ( \Datapath|regFile|RAM~97_q  & ( \Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~161_q ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~225_q ))) ) ) ) # ( !\Datapath|regFile|RAM~97_q  & ( \Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # 
// ((\Datapath|regFile|RAM~161_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~225_q ))) ) ) ) # ( \Datapath|regFile|RAM~97_q  & ( !\Datapath|regFile|RAM~33_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~161_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~225_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~97_q  & ( !\Datapath|regFile|RAM~33_q  & ( (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~161_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~225_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~225_q ),
	.datad(!\Datapath|regFile|RAM~161_q ),
	.datae(!\Datapath|regFile|RAM~97_q ),
	.dataf(!\Datapath|regFile|RAM~33_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~273 .extended_lut = "off";
defparam \Datapath|regFile|RAM~273 .lut_mask = 64'h0123456789ABCDEF;
defparam \Datapath|regFile|RAM~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N59
dffeas \Datapath|regFile|RAM~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~129 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \Datapath|regFile|RAM~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~1 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N58
dffeas \Datapath|regFile|RAM~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~193 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \Datapath|regFile|RAM~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~65 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~271 (
// Equation(s):
// \Datapath|regFile|RAM~271_combout  = ( \Datapath|regFile|RAM~193_q  & ( \Datapath|regFile|RAM~65_q  & ( ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~129_q ))) # (\InstructionDecoder|regAddB[2]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~193_q  & ( \Datapath|regFile|RAM~65_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~1_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~129_q ))) ) ) ) # ( \Datapath|regFile|RAM~193_q  & ( !\Datapath|regFile|RAM~65_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~1_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~129_q )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~193_q  & ( !\Datapath|regFile|RAM~65_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~129_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~129_q ),
	.datad(!\Datapath|regFile|RAM~1_q ),
	.datae(!\Datapath|regFile|RAM~193_q ),
	.dataf(!\Datapath|regFile|RAM~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~271 .extended_lut = "off";
defparam \Datapath|regFile|RAM~271 .lut_mask = 64'h048C159D26AE37BF;
defparam \Datapath|regFile|RAM~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N10
dffeas \Datapath|regFile|RAM~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~49 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \Datapath|regFile|RAM~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~177 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \Datapath|regFile|RAM~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~113 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N16
dffeas \Datapath|regFile|RAM~241DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~241DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~241DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~241DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~274 (
// Equation(s):
// \Datapath|regFile|RAM~274_combout  = ( \Datapath|regFile|RAM~113_q  & ( \Datapath|regFile|RAM~241DUPLICATE_q  & ( ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~49_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~177_q )))) # (\InstructionDecoder|regAddB[2]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~113_q  & ( \Datapath|regFile|RAM~241DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~49_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~177_q ))))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout 
// )))) ) ) ) # ( \Datapath|regFile|RAM~113_q  & ( !\Datapath|regFile|RAM~241DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~49_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~177_q ))))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~113_q  & ( 
// !\Datapath|regFile|RAM~241DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~49_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~177_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~49_q ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~177_q ),
	.datad(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datae(!\Datapath|regFile|RAM~113_q ),
	.dataf(!\Datapath|regFile|RAM~241DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~274 .extended_lut = "off";
defparam \Datapath|regFile|RAM~274 .lut_mask = 64'h440C770C443F773F;
defparam \Datapath|regFile|RAM~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N8
dffeas \Datapath|regFile|RAM~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~209 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N56
dffeas \Datapath|regFile|RAM~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~81 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N38
dffeas \Datapath|regFile|RAM~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~145 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N41
dffeas \Datapath|regFile|RAM~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~17 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~272 (
// Equation(s):
// \Datapath|regFile|RAM~272_combout  = ( \Datapath|regFile|RAM~145_q  & ( \Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~81_q ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~209_q ))) ) ) ) # ( !\Datapath|regFile|RAM~145_q  & ( \Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~81_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~209_q )))) ) ) ) # ( \Datapath|regFile|RAM~145_q  & ( 
// !\Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~81_q ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~209_q )))) ) ) ) # ( !\Datapath|regFile|RAM~145_q  & ( !\Datapath|regFile|RAM~17_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~81_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~209_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~209_q ),
	.datad(!\Datapath|regFile|RAM~81_q ),
	.datae(!\Datapath|regFile|RAM~145_q ),
	.dataf(!\Datapath|regFile|RAM~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~272 .extended_lut = "off";
defparam \Datapath|regFile|RAM~272 .lut_mask = 64'h0145236789CDABEF;
defparam \Datapath|regFile|RAM~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~275 (
// Equation(s):
// \Datapath|regFile|RAM~275_combout  = ( \Datapath|regFile|RAM~274_combout  & ( \Datapath|regFile|RAM~272_combout  & ( ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~271_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~273_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~274_combout  & ( \Datapath|regFile|RAM~272_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (((\Datapath|regFile|RAM~271_combout )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~273_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~274_combout  & ( !\Datapath|regFile|RAM~272_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~271_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout 
//  & (((\Datapath|regFile|RAM~273_combout )) # (\InstructionDecoder|regAddB[0]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~274_combout  & ( !\Datapath|regFile|RAM~272_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~271_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~273_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~273_combout ),
	.datad(!\Datapath|regFile|RAM~271_combout ),
	.datae(!\Datapath|regFile|RAM~274_combout ),
	.dataf(!\Datapath|regFile|RAM~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~275 .extended_lut = "off";
defparam \Datapath|regFile|RAM~275 .lut_mask = 64'h048C159D26AE37BF;
defparam \Datapath|regFile|RAM~275 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \Datapath|bus|Mux14~2 (
// Equation(s):
// \Datapath|bus|Mux14~2_combout  = ( \Controller|Selector9~4_combout  & ( \Controller|busOp[2]~0_combout  & ( (!\Controller|WideOr19~1_combout  & (\Datapath|pc|pcAddress [1])) # (\Controller|WideOr19~1_combout  & (((!\Datapath|regFile|WideOr1~combout  & 
// \Datapath|regFile|RAM~275_combout )))) ) ) )

	.dataa(!\Datapath|pc|pcAddress [1]),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(!\Datapath|regFile|RAM~275_combout ),
	.datae(!\Controller|Selector9~4_combout ),
	.dataf(!\Controller|busOp[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~2 .extended_lut = "off";
defparam \Datapath|bus|Mux14~2 .lut_mask = 64'h0000000000004474;
defparam \Datapath|bus|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \Controller|Selector12~1 (
// Equation(s):
// \Controller|Selector12~1_combout  = ( \FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~1_combout  & (\FetchDecoder|instruction~4_combout  & \Controller|currentstate [0])) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\Controller|currentstate [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector12~1 .extended_lut = "off";
defparam \Controller|Selector12~1 .lut_mask = 64'h0000000001010101;
defparam \Controller|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \Controller|Selector12~0 (
// Equation(s):
// \Controller|Selector12~0_combout  = ( \Controller|Selector15~0_combout  & ( !\FetchDecoder|instruction~8_combout  & ( (!\InstructionDecoder|instructionOp[0]~2_combout  & (\InstructionDecoder|instructionOp[2]~1_combout  & 
// (\Controller|currentstate~0_combout  & \InstructionDecoder|instructionOp[1]~0_combout ))) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datab(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datac(!\Controller|currentstate~0_combout ),
	.datad(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datae(!\Controller|Selector15~0_combout ),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector12~0 .extended_lut = "off";
defparam \Controller|Selector12~0 .lut_mask = 64'h0000000200000000;
defparam \Controller|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \Datapath|bus|Mux7~0 (
// Equation(s):
// \Datapath|bus|Mux7~0_combout  = ( \Controller|Selector11~1_combout  & ( (!\FetchDecoder|instruction~7_combout  & ((\Controller|Selector12~0_combout ) # (\Controller|Selector12~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\Controller|Selector12~1_combout ),
	.datad(!\Controller|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~0 .extended_lut = "off";
defparam \Datapath|bus|Mux7~0 .lut_mask = 64'h000000000CCC0CCC;
defparam \Datapath|bus|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \Datapath|bus|Mux14~5 (
// Equation(s):
// \Datapath|bus|Mux14~5_combout  = ( !\Datapath|bus|Mux7~0_combout  & ( \Controller|Selector9~4_combout  & ( !\Controller|WideOr19~1_combout  ) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|bus|Mux7~0_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~5 .extended_lut = "off";
defparam \Datapath|bus|Mux14~5 .lut_mask = 64'h00000000AAAA0000;
defparam \Datapath|bus|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
cyclonev_lcell_comb \FetchDecoder|memData~0 (
// Equation(s):
// \FetchDecoder|memData~0_combout  = ( \switches[1]~input_o  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~0_combout  ) ) ) # ( !\switches[1]~input_o  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~0_combout  ) ) ) # ( 
// \switches[1]~input_o  & ( !\Controller|Decoder1~7_combout  & ( ((\exmem|Equal0~6_combout  & \exmem|Equal0~7_combout )) # (\exmem|dataOut1[1]~9_combout ) ) ) ) # ( !\switches[1]~input_o  & ( !\Controller|Decoder1~7_combout  & ( 
// (\exmem|dataOut1[1]~9_combout  & ((!\exmem|Equal0~6_combout ) # (!\exmem|Equal0~7_combout ))) ) ) )

	.dataa(!\exmem|Equal0~6_combout ),
	.datab(!\FetchDecoder|memData~0_combout ),
	.datac(!\exmem|dataOut1[1]~9_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\switches[1]~input_o ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~0 .extended_lut = "off";
defparam \FetchDecoder|memData~0 .lut_mask = 64'h0F0A0F5F33333333;
defparam \FetchDecoder|memData~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \InstructionDecoder|regAddA[1]~5 (
// Equation(s):
// \InstructionDecoder|regAddA[1]~5_combout  = (\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[1]~5 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[1]~5 .lut_mask = 64'h0055005500550055;
defparam \InstructionDecoder|regAddA[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \Controller|Selector8~3 (
// Equation(s):
// \Controller|Selector8~3_combout  = ( !\Controller|currentstate [0] & ( \Controller|currentstate [1] & ( (((!\Controller|Selector8~2_combout ) # (\InstructionDecoder|instructionOp[1]~0_combout )) # (\Controller|currentstate~0_combout )) # 
// (\InstructionDecoder|instructionOp[2]~1_combout ) ) ) ) # ( !\Controller|currentstate [0] & ( !\Controller|currentstate [1] ) )

	.dataa(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datab(!\Controller|currentstate~0_combout ),
	.datac(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datad(!\Controller|Selector8~2_combout ),
	.datae(!\Controller|currentstate [0]),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~3 .extended_lut = "off";
defparam \Controller|Selector8~3 .lut_mask = 64'hFFFF0000FF7F0000;
defparam \Controller|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \Controller|Selector8~5 (
// Equation(s):
// \Controller|Selector8~5_combout  = ( \Controller|Selector8~1_combout  & ( (\Controller|currentstate [7] & (((\Controller|Selector8~4_combout  & !\Controller|Selector8~3_combout )) # (\Controller|Selector8~0_combout ))) ) ) # ( 
// !\Controller|Selector8~1_combout  & ( (\Controller|Selector8~4_combout  & (\Controller|currentstate [7] & !\Controller|Selector8~3_combout )) ) )

	.dataa(!\Controller|Selector8~4_combout ),
	.datab(!\Controller|currentstate [7]),
	.datac(!\Controller|Selector8~3_combout ),
	.datad(!\Controller|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector8~5 .extended_lut = "off";
defparam \Controller|Selector8~5 .lut_mask = 64'h1010101010331033;
defparam \Controller|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \Controller|Decoder1~3 (
// Equation(s):
// \Controller|Decoder1~3_combout  = ( !\Controller|currentstate [2] & ( (\Controller|currentstate [0] & \Controller|Decoder1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate [0]),
	.datac(gnd),
	.datad(!\Controller|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\Controller|currentstate [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~3 .extended_lut = "off";
defparam \Controller|Decoder1~3 .lut_mask = 64'h0033003300000000;
defparam \Controller|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~444 (
// Equation(s):
// \Datapath|regFile|RAM~444_combout  = ( !\FetchDecoder|instruction~5_combout  & ( (!\FetchDecoder|instruction~6_combout  & (!\FetchDecoder|instruction~4_combout  & (!\FetchDecoder|instruction~3_combout  & \FetchDecoder|instruction~2_combout ))) ) )

	.dataa(!\FetchDecoder|instruction~6_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~3_combout ),
	.datad(!\FetchDecoder|instruction~2_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~444 .extended_lut = "off";
defparam \Datapath|regFile|RAM~444 .lut_mask = 64'h0080008000000000;
defparam \Datapath|regFile|RAM~444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~421 (
// Equation(s):
// \Datapath|regFile|RAM~421_combout  = ( \Datapath|regFile|RAM~193_q  & ( \Datapath|regFile|RAM~65_q  & ( ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (\Datapath|regFile|RAM~129_q ))) # (\InstructionDecoder|regAddA[2]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~193_q  & ( \Datapath|regFile|RAM~65_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~129_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~193_q  & ( 
// !\Datapath|regFile|RAM~65_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~129_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~193_q  & ( !\Datapath|regFile|RAM~65_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~1_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~129_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\Datapath|regFile|RAM~129_q ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~1_q ),
	.datae(!\Datapath|regFile|RAM~193_q ),
	.dataf(!\Datapath|regFile|RAM~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~421 .extended_lut = "off";
defparam \Datapath|regFile|RAM~421 .lut_mask = 64'h02A207A752F257F7;
defparam \Datapath|regFile|RAM~421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~446 (
// Equation(s):
// \Datapath|regFile|RAM~446_combout  = ( \Datapath|regFile|RAM~209_q  & ( \Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~81_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout )) # (\Datapath|regFile|RAM~145_q ))) ) ) ) # ( !\Datapath|regFile|RAM~209_q  & ( \Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (((!\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~81_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~145_q  & ((!\InstructionDecoder|regAddA[2]~3_combout )))) ) ) ) # ( \Datapath|regFile|RAM~209_q  & ( 
// !\Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~81_q  & \InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout )) # 
// (\Datapath|regFile|RAM~145_q ))) ) ) ) # ( !\Datapath|regFile|RAM~209_q  & ( !\Datapath|regFile|RAM~17_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~81_q  & \InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~145_q  & ((!\InstructionDecoder|regAddA[2]~3_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~145_q ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~81_q ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~209_q ),
	.dataf(!\Datapath|regFile|RAM~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~446 .extended_lut = "off";
defparam \Datapath|regFile|RAM~446 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Datapath|regFile|RAM~446 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~422 (
// Equation(s):
// \Datapath|regFile|RAM~422_combout  = ( \Datapath|regFile|RAM~421_combout  & ( \Datapath|regFile|RAM~446_combout  & ( (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~421_combout  & ( \Datapath|regFile|RAM~446_combout  & ( !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout 
// ) # (\Datapath|regFile|RAM~444_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~421_combout  & ( !\Datapath|regFile|RAM~446_combout  & ( (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # (\Datapath|regFile|RAM~444_combout 
// ))) ) ) ) # ( !\Datapath|regFile|RAM~421_combout  & ( !\Datapath|regFile|RAM~446_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~444_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\Datapath|regFile|RAM~421_combout ),
	.dataf(!\Datapath|regFile|RAM~446_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~422 .extended_lut = "off";
defparam \Datapath|regFile|RAM~422 .lut_mask = 64'hCCEF00AFCC630023;
defparam \Datapath|regFile|RAM~422 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~276 (
// Equation(s):
// \Datapath|regFile|RAM~276_combout  = ( \Datapath|regFile|RAM~225_q  & ( \Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~97_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~161_q )) # (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~225_q  & ( \Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~97_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~161_q ))) ) ) ) # ( \Datapath|regFile|RAM~225_q  & ( 
// !\Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~97_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~161_q )) # 
// (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~225_q  & ( !\Datapath|regFile|RAM~33_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~97_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~161_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~161_q ),
	.datad(!\Datapath|regFile|RAM~97_q ),
	.datae(!\Datapath|regFile|RAM~225_q ),
	.dataf(!\Datapath|regFile|RAM~33_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~276 .extended_lut = "off";
defparam \Datapath|regFile|RAM~276 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \Datapath|regFile|RAM~49DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~49DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~49DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~49DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \Datapath|regFile|RAM~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~241 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~277 (
// Equation(s):
// \Datapath|regFile|RAM~277_combout  = ( \Datapath|regFile|RAM~177_q  & ( \Datapath|regFile|RAM~241_q  & ( ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~49DUPLICATE_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~113_q ))) # (\InstructionDecoder|regAddA[3]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~177_q  & ( \Datapath|regFile|RAM~241_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((\Datapath|regFile|RAM~49DUPLICATE_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~113_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout )) ) ) ) # ( \Datapath|regFile|RAM~177_q  & 
// ( !\Datapath|regFile|RAM~241_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~49DUPLICATE_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~113_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout )) ) ) ) # ( !\Datapath|regFile|RAM~177_q  & ( !\Datapath|regFile|RAM~241_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~49DUPLICATE_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~113_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~113_q ),
	.datad(!\Datapath|regFile|RAM~49DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~177_q ),
	.dataf(!\Datapath|regFile|RAM~241_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~277 .extended_lut = "off";
defparam \Datapath|regFile|RAM~277 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|regFile|RAM~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~278 (
// Equation(s):
// \Datapath|regFile|RAM~278_combout  = ( \Datapath|regFile|RAM~276_combout  & ( \Datapath|regFile|RAM~277_combout  & ( ((!\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~421_combout ))) # (\FetchDecoder|instruction~0_combout  & 
// (!\Datapath|regFile|RAM~422_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~276_combout  & ( \Datapath|regFile|RAM~277_combout  & ( (!\FetchDecoder|instruction~0_combout  & 
// (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~421_combout )))) # (\FetchDecoder|instruction~0_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  $ ((\Datapath|regFile|RAM~422_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~276_combout  & ( !\Datapath|regFile|RAM~277_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~421_combout )) # (\InstructionDecoder|regAddA[1]~2_combout ))) # (\FetchDecoder|instruction~0_combout  & 
// (((!\Datapath|regFile|RAM~422_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~276_combout  & ( !\Datapath|regFile|RAM~277_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\FetchDecoder|instruction~0_combout  & 
// ((\Datapath|regFile|RAM~421_combout ))) # (\FetchDecoder|instruction~0_combout  & (!\Datapath|regFile|RAM~422_combout )))) ) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~422_combout ),
	.datad(!\Datapath|regFile|RAM~421_combout ),
	.datae(!\Datapath|regFile|RAM~276_combout ),
	.dataf(!\Datapath|regFile|RAM~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~278 .extended_lut = "off";
defparam \Datapath|regFile|RAM~278 .lut_mask = 64'h40C872FA41C973FB;
defparam \Datapath|regFile|RAM~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \Datapath|IMMmux|y[1]~0 (
// Equation(s):
// \Datapath|IMMmux|y[1]~0_combout  = ( \FetchDecoder|instruction~9_combout  & ( \Datapath|regFile|RAM~278_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # 
// (\Controller|Selector8~5_combout  & ((!\InstructionDecoder|regAddA[1]~5_combout ))))) ) ) ) # ( !\FetchDecoder|instruction~9_combout  & ( \Datapath|regFile|RAM~278_combout  & ( (\Datapath|regFile|WideOr0~combout  & (!\Controller|Selector8~5_combout  & 
// !\Controller|Decoder1~3_combout )) ) ) ) # ( \FetchDecoder|instruction~9_combout  & ( !\Datapath|regFile|RAM~278_combout  & ( (!\InstructionDecoder|regAddA[1]~5_combout  & (\Controller|Selector8~5_combout  & !\Controller|Decoder1~3_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\InstructionDecoder|regAddA[1]~5_combout ),
	.datac(!\Controller|Selector8~5_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\FetchDecoder|instruction~9_combout ),
	.dataf(!\Datapath|regFile|RAM~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[1]~0 .extended_lut = "off";
defparam \Datapath|IMMmux|y[1]~0 .lut_mask = 64'h00000C0050005C00;
defparam \Datapath|IMMmux|y[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \Datapath|bus|Mux14~1 (
// Equation(s):
// \Datapath|bus|Mux14~1_combout  = ( !\Controller|Selector9~4_combout  & ( (!\Controller|WideOr19~1_combout  & ((\Datapath|IMMmux|y[1]~0_combout ))) # (\Controller|WideOr19~1_combout  & (\FetchDecoder|memData~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\FetchDecoder|memData~0_combout ),
	.datad(!\Datapath|IMMmux|y[1]~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~1 .extended_lut = "off";
defparam \Datapath|bus|Mux14~1 .lut_mask = 64'h03CF03CF00000000;
defparam \Datapath|bus|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \Datapath|regFile|rd2[1]~0 (
// Equation(s):
// \Datapath|regFile|rd2[1]~0_combout  = ( \Datapath|regFile|RAM~275_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[1]~0 .extended_lut = "off";
defparam \Datapath|regFile|rd2[1]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Datapath|regFile|rd2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \Controller|Selector13~0 (
// Equation(s):
// \Controller|Selector13~0_combout  = ( !\FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~1_combout  & (!\InstructionDecoder|instructionOp[2]~1_combout  & !\Controller|currentstate~0_combout )) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datad(!\Controller|currentstate~0_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector13~0 .extended_lut = "off";
defparam \Controller|Selector13~0 .lut_mask = 64'hA000A00000000000;
defparam \Controller|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \Controller|Selector13~1 (
// Equation(s):
// \Controller|Selector13~1_combout  = ( \InstructionDecoder|instructionOp[1]~0_combout  & ( (\Controller|Selector13~0_combout  & ((!\Controller|currentstate [0]) # (\FetchDecoder|instruction~8_combout ))) ) ) # ( 
// !\InstructionDecoder|instructionOp[1]~0_combout  & ( (\FetchDecoder|instruction~8_combout  & (\Controller|Selector13~0_combout  & \Controller|currentstate [0])) ) )

	.dataa(!\FetchDecoder|instruction~8_combout ),
	.datab(gnd),
	.datac(!\Controller|Selector13~0_combout ),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector13~1 .extended_lut = "off";
defparam \Controller|Selector13~1 .lut_mask = 64'h000500050F050F05;
defparam \Controller|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \Controller|Selector14~0 (
// Equation(s):
// \Controller|Selector14~0_combout  = ( \Controller|Selector13~0_combout  & ( (!\Controller|currentstate [0] & ((\InstructionDecoder|instructionOp[0]~2_combout ))) # (\Controller|currentstate [0] & (\FetchDecoder|instruction~7_combout )) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(!\Controller|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector14~0 .extended_lut = "off";
defparam \Controller|Selector14~0 .lut_mask = 64'h000000000F330F33;
defparam \Controller|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \Controller|Selector11~3 (
// Equation(s):
// \Controller|Selector11~3_combout  = ( \InstructionDecoder|Equal0~0_combout  & ( \FetchDecoder|instruction~2_combout  ) )

	.dataa(!\FetchDecoder|instruction~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\InstructionDecoder|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~3 .extended_lut = "off";
defparam \Controller|Selector11~3 .lut_mask = 64'h0000555500005555;
defparam \Controller|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \Controller|Selector11~2 (
// Equation(s):
// \Controller|Selector11~2_combout  = ( \Controller|currentstate~0_combout  & ( (!\FetchDecoder|instruction~1_combout  & (((\InstructionDecoder|instructionOp[0]~2_combout  & !\Controller|currentstate [0])))) # (\FetchDecoder|instruction~1_combout  & 
// (\FetchDecoder|instruction~7_combout  & ((\Controller|currentstate [0])))) ) ) # ( !\Controller|currentstate~0_combout  & ( (\FetchDecoder|instruction~7_combout  & (\FetchDecoder|instruction~1_combout  & \Controller|currentstate [0])) ) )

	.dataa(!\FetchDecoder|instruction~7_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(!\Controller|currentstate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~2 .extended_lut = "off";
defparam \Controller|Selector11~2 .lut_mask = 64'h001100110C110C11;
defparam \Controller|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \Controller|Selector11~4 (
// Equation(s):
// \Controller|Selector11~4_combout  = ( \Controller|Selector11~2_combout  & ( (!\FetchDecoder|instruction~4_combout  & !\Controller|Selector11~3_combout ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\Controller|Selector11~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~4 .extended_lut = "off";
defparam \Controller|Selector11~4 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Controller|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \Datapath|IMMmux|y[1]~19 (
// Equation(s):
// \Datapath|IMMmux|y[1]~19_combout  = ( \Datapath|regFile|RAM~278_combout  & ( (!\Controller|Selector8~5_combout  & (((\Datapath|regFile|WideOr0~combout )))) # (\Controller|Selector8~5_combout  & (\FetchDecoder|instruction~9_combout  & 
// (!\InstructionDecoder|regAddA[1]~5_combout ))) ) ) # ( !\Datapath|regFile|RAM~278_combout  & ( (\Controller|Selector8~5_combout  & (\FetchDecoder|instruction~9_combout  & !\InstructionDecoder|regAddA[1]~5_combout )) ) )

	.dataa(!\Controller|Selector8~5_combout ),
	.datab(!\FetchDecoder|instruction~9_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~5_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[1]~19 .extended_lut = "off";
defparam \Datapath|IMMmux|y[1]~19 .lut_mask = 64'h1010101010BA10BA;
defparam \Datapath|IMMmux|y[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \Controller|Selector11~5 (
// Equation(s):
// \Controller|Selector11~5_combout  = ( !\FetchDecoder|instruction~4_combout  & ( !\Controller|Selector11~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|Selector11~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector11~5 .extended_lut = "off";
defparam \Controller|Selector11~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \Controller|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Datapath|pc|Add0~17 (
// Equation(s):
// \Datapath|pc|Add0~17_sumout  = SUM(( \Datapath|pc|pcAddress [0] ) + ( (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( !VCC ))
// \Datapath|pc|Add0~18  = CARRY(( \Datapath|pc|pcAddress [0] ) + ( (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( !VCC ))

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\Datapath|pc|pcAddress [0]),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~17_sumout ),
	.cout(\Datapath|pc|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~17 .extended_lut = "off";
defparam \Datapath|pc|Add0~17 .lut_mask = 64'h0000FF40000000FF;
defparam \Datapath|pc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \Datapath|pc|pcAddress~24 (
// Equation(s):
// \Datapath|pc|pcAddress~24_combout  = ( \Datapath|pc|Add0~17_sumout  & ( (\Controller|Decoder1~4_combout  & \Controller|Decoder1~5_combout ) ) )

	.dataa(!\Controller|Decoder1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~24 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~24 .lut_mask = 64'h0000000000550055;
defparam \Datapath|pc|pcAddress~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \Controller|WideOr22~0 (
// Equation(s):
// \Controller|WideOr22~0_combout  = ( \Controller|currentstate [1] & ( (\Controller|currentstate [7] & !\Controller|currentstate [6]) ) ) # ( !\Controller|currentstate [1] & ( (!\Controller|currentstate [2] & (((\Controller|currentstate [7] & 
// !\Controller|currentstate [6])))) # (\Controller|currentstate [2] & (!\Controller|currentstate [0] & (!\Controller|currentstate [7] & \Controller|currentstate [6]))) ) )

	.dataa(!\Controller|currentstate [0]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [7]),
	.datad(!\Controller|currentstate [6]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr22~0 .extended_lut = "off";
defparam \Controller|WideOr22~0 .lut_mask = 64'h0C200C200F000F00;
defparam \Controller|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \Controller|WideOr22~1 (
// Equation(s):
// \Controller|WideOr22~1_combout  = ( \Controller|WideOr22~0_combout  & ( (\Controller|currentstate [3] & \Controller|Decoder1~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate [3]),
	.datac(!\Controller|Decoder1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|WideOr22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr22~1 .extended_lut = "off";
defparam \Controller|WideOr22~1 .lut_mask = 64'h0000000003030303;
defparam \Controller|WideOr22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N0
cyclonev_lcell_comb \Datapath|pc|Add1~17 (
// Equation(s):
// \Datapath|pc|Add1~17_sumout  = SUM(( \Datapath|pc|pcAddress [0] ) + ( VCC ) + ( !VCC ))
// \Datapath|pc|Add1~18  = CARRY(( \Datapath|pc|pcAddress [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~17_sumout ),
	.cout(\Datapath|pc|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~17 .extended_lut = "off";
defparam \Datapath|pc|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \Datapath|pc|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \Datapath|pc|pcAddress~21 (
// Equation(s):
// \Datapath|pc|pcAddress~21_combout  = (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~5_combout ) # (!\Controller|Decoder1~4_combout )))

	.dataa(!\Controller|Decoder1~5_combout ),
	.datab(gnd),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|Decoder1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~21 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~21 .lut_mask = 64'h0F0A0F0A0F0A0F0A;
defparam \Datapath|pc|pcAddress~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N38
dffeas \Datapath|regFile|RAM~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~224 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \Datapath|regFile|RAM~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~208 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~426 (
// Equation(s):
// \Datapath|regFile|RAM~426_combout  = ( \Datapath|regFile|RAM~208_q  & ( \Datapath|regFile|RAM~240_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # 
// (\Datapath|regFile|RAM~224_q )) ) ) ) # ( !\Datapath|regFile|RAM~208_q  & ( \Datapath|regFile|RAM~240_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # (\Datapath|regFile|RAM~224_q ))) ) ) ) # ( \Datapath|regFile|RAM~208_q  & ( !\Datapath|regFile|RAM~240_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~224_q  & ((!\InstructionDecoder|Equal0~0_combout ) # (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~208_q  & ( !\Datapath|regFile|RAM~240_q  & ( 
// (!\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~224_q )))) # (\InstructionDecoder|Equal0~0_combout  & (!\InstructionDecoder|regAddA[1]~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~224_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~224_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\Datapath|regFile|RAM~208_q ),
	.dataf(!\Datapath|regFile|RAM~240_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~426 .extended_lut = "off";
defparam \Datapath|regFile|RAM~426 .lut_mask = 64'hCF8ACFCECF9BCFDF;
defparam \Datapath|regFile|RAM~426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N2
dffeas \Datapath|regFile|RAM~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~192 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~447 (
// Equation(s):
// \Datapath|regFile|RAM~447_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~192_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & 
// (\Datapath|regFile|RAM~192_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~192_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~426_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~224_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~224_q )) # 
// (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~224_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~426_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Datapath|regFile|RAM~224_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~426_combout ),
	.datag(!\Datapath|regFile|RAM~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~447 .extended_lut = "on";
defparam \Datapath|regFile|RAM~447 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \Datapath|regFile|RAM~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~160 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \Datapath|regFile|RAM~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~176 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \Datapath|regFile|RAM~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~144 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \Datapath|regFile|RAM~160DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~160DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~160DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~160DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~425 (
// Equation(s):
// \Datapath|regFile|RAM~425_combout  = ( \Datapath|regFile|RAM~144_q  & ( \Datapath|regFile|RAM~160DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout ) # 
// (\Datapath|regFile|RAM~176_q ))) ) ) ) # ( !\Datapath|regFile|RAM~144_q  & ( \Datapath|regFile|RAM~160DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # ((\Datapath|regFile|RAM~176_q  & 
// \InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( \Datapath|regFile|RAM~144_q  & ( !\Datapath|regFile|RAM~160DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & 
// (\InstructionDecoder|Equal0~0_combout  & \Datapath|regFile|RAM~176_q ))) ) ) ) # ( !\Datapath|regFile|RAM~144_q  & ( !\Datapath|regFile|RAM~160DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )))) 
// # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ))) # (\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~176_q  & \InstructionDecoder|regAddA[1]~2_combout 
// )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~176_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~144_q ),
	.dataf(!\Datapath|regFile|RAM~160DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~425 .extended_lut = "off";
defparam \Datapath|regFile|RAM~425 .lut_mask = 64'hEE01FF01EEEFFFEF;
defparam \Datapath|regFile|RAM~425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \Datapath|regFile|RAM~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~128 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~451 (
// Equation(s):
// \Datapath|regFile|RAM~451_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~128_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  
// & (\Datapath|regFile|RAM~128_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~128_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~425_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~160_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~160_q )) # 
// (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~160_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~425_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~160_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~425_combout ),
	.datag(!\Datapath|regFile|RAM~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~451 .extended_lut = "on";
defparam \Datapath|regFile|RAM~451 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N53
dffeas \Datapath|regFile|RAM~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~96 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N32
dffeas \Datapath|regFile|RAM~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~80 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N46
dffeas \Datapath|regFile|RAM~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~112 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~424 (
// Equation(s):
// \Datapath|regFile|RAM~424_combout  = ( \InstructionDecoder|regAddA[1]~2_combout  & ( \Datapath|regFile|RAM~112_q  & ( ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~96_q ) ) ) ) # ( 
// !\InstructionDecoder|regAddA[1]~2_combout  & ( \Datapath|regFile|RAM~112_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # (\Datapath|regFile|RAM~80_q )) ) ) ) # ( \InstructionDecoder|regAddA[1]~2_combout  & 
// ( !\Datapath|regFile|RAM~112_q  & ( (\Datapath|regFile|RAM~96_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # (!\InstructionDecoder|Equal0~0_combout ))) ) ) ) # ( !\InstructionDecoder|regAddA[1]~2_combout  & ( !\Datapath|regFile|RAM~112_q  & ( 
// (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # (\Datapath|regFile|RAM~80_q )) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~80_q ),
	.datad(!\Datapath|regFile|RAM~96_q ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~424 .extended_lut = "off";
defparam \Datapath|regFile|RAM~424 .lut_mask = 64'hEFEF00EEEFEF11FF;
defparam \Datapath|regFile|RAM~424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N56
dffeas \Datapath|regFile|RAM~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~64 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~455 (
// Equation(s):
// \Datapath|regFile|RAM~455_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~64_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~64_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~64_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~424_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~96_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~96_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~96_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~424_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~96_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~424_combout ),
	.datag(!\Datapath|regFile|RAM~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~455 .extended_lut = "on";
defparam \Datapath|regFile|RAM~455 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~455 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \Datapath|regFile|RAM~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~32 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \Datapath|regFile|RAM~32DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~32DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~32DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~32DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas \Datapath|regFile|RAM~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~48 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~16feeder (
// Equation(s):
// \Datapath|regFile|RAM~16feeder_combout  = ( \Datapath|bus|Mux15~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~16feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \Datapath|regFile|RAM~16DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~16DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~16DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~16DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~423 (
// Equation(s):
// \Datapath|regFile|RAM~423_combout  = ( \Datapath|regFile|RAM~48_q  & ( \Datapath|regFile|RAM~16DUPLICATE_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ))) # 
// (\Datapath|regFile|RAM~32DUPLICATE_q ) ) ) ) # ( !\Datapath|regFile|RAM~48_q  & ( \Datapath|regFile|RAM~16DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~32DUPLICATE_q  & ((!\InstructionDecoder|Equal0~0_combout ) # 
// (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~48_q  & ( !\Datapath|regFile|RAM~16DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # 
// ((!\InstructionDecoder|regAddA[1]~0_combout )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # (\Datapath|regFile|RAM~32DUPLICATE_q ))) ) ) ) # ( 
// !\Datapath|regFile|RAM~48_q  & ( !\Datapath|regFile|RAM~16DUPLICATE_q  & ( (!\InstructionDecoder|Equal0~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )) # (\Datapath|regFile|RAM~32DUPLICATE_q ))) # (\InstructionDecoder|Equal0~0_combout  & 
// (!\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~32DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\Datapath|regFile|RAM~32DUPLICATE_q ),
	.datac(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~48_q ),
	.dataf(!\Datapath|regFile|RAM~16DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~423 .extended_lut = "off";
defparam \Datapath|regFile|RAM~423 .lut_mask = 64'hFA32FA37FF32FF37;
defparam \Datapath|regFile|RAM~423 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N38
dffeas \Datapath|regFile|RAM~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~0 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~459 (
// Equation(s):
// \Datapath|regFile|RAM~459_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~0_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & 
// (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~423_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~32_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~32_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~32_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~423_combout ))))))) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~32_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~423_combout ),
	.datag(!\Datapath|regFile|RAM~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~459 .extended_lut = "on";
defparam \Datapath|regFile|RAM~459 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~459 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~314 (
// Equation(s):
// \Datapath|regFile|RAM~314_combout  = ( \Datapath|regFile|RAM~455_combout  & ( \Datapath|regFile|RAM~459_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~451_combout ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~447_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~455_combout  & ( \Datapath|regFile|RAM~459_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~451_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~447_combout  & ((\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~455_combout  & ( !\Datapath|regFile|RAM~459_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~451_combout  & \InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  
// & (((!\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~447_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~455_combout  & ( !\Datapath|regFile|RAM~459_combout  & ( (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~451_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~447_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~447_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~451_combout ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~455_combout ),
	.dataf(!\Datapath|regFile|RAM~459_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~314 .extended_lut = "off";
defparam \Datapath|regFile|RAM~314 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Datapath|regFile|RAM~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \Datapath|pc|pcAddress~25 (
// Equation(s):
// \Datapath|pc|pcAddress~25_combout  = ( \Datapath|pc|pcAddress~21_combout  & ( \Datapath|regFile|RAM~314_combout  & ( ((!\Datapath|pc|pcAddress[15]~20_combout  & !\Controller|WideOr22~1_combout )) # (\Datapath|pc|Add1~17_sumout ) ) ) ) # ( 
// !\Datapath|pc|pcAddress~21_combout  & ( \Datapath|regFile|RAM~314_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & ((!\Controller|WideOr22~1_combout  & (\Datapath|pc|pcAddress~24_combout )) # (\Controller|WideOr22~1_combout  & 
// ((\Datapath|pc|Add1~17_sumout ))))) # (\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|Add1~17_sumout )))) ) ) ) # ( \Datapath|pc|pcAddress~21_combout  & ( !\Datapath|regFile|RAM~314_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & 
// ((!\Controller|WideOr22~1_combout  & (\Datapath|pc|pcAddress~24_combout )) # (\Controller|WideOr22~1_combout  & ((\Datapath|pc|Add1~17_sumout ))))) # (\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|Add1~17_sumout )))) ) ) ) # ( 
// !\Datapath|pc|pcAddress~21_combout  & ( !\Datapath|regFile|RAM~314_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & ((!\Controller|WideOr22~1_combout  & (\Datapath|pc|pcAddress~24_combout )) # (\Controller|WideOr22~1_combout  & 
// ((\Datapath|pc|Add1~17_sumout ))))) # (\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|Add1~17_sumout )))) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~20_combout ),
	.datab(!\Datapath|pc|pcAddress~24_combout ),
	.datac(!\Controller|WideOr22~1_combout ),
	.datad(!\Datapath|pc|Add1~17_sumout ),
	.datae(!\Datapath|pc|pcAddress~21_combout ),
	.dataf(!\Datapath|regFile|RAM~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~25 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~25 .lut_mask = 64'h207F207F207FA0FF;
defparam \Datapath|pc|pcAddress~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~14 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~14_combout  = ( !\Controller|currentstate [2] & ( (\Datapath|pc|pcAddress[15]~0_combout  & (\Controller|Decoder1~1_combout  & (\Controller|currentstate [6] & \Controller|currentstate [3]))) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datab(!\Controller|Decoder1~1_combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Controller|currentstate [3]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~14 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~14 .lut_mask = 64'h0001000100000000;
defparam \Datapath|pc|pcAddress[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N24
cyclonev_lcell_comb \InstructionDecoder|flagOp[0]~2 (
// Equation(s):
// \InstructionDecoder|flagOp[0]~2_combout  = ( \InstructionDecoder|flagOp[0]~1_combout  & ( \FetchDecoder|instruction~12_combout  & ( (\FetchDecoder|instruction~4_combout  & (\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddB[3]~0_combout ) # (\InstructionDecoder|flagOp[0]~0_combout )))) ) ) ) # ( !\InstructionDecoder|flagOp[0]~1_combout  & ( \FetchDecoder|instruction~12_combout  & ( (\FetchDecoder|instruction~4_combout  & 
// (!\InstructionDecoder|regAddB[3]~0_combout  & \InstructionDecoder|Equal0~0_combout )) ) ) ) # ( \InstructionDecoder|flagOp[0]~1_combout  & ( !\FetchDecoder|instruction~12_combout  & ( (\InstructionDecoder|flagOp[0]~0_combout  & 
// (\FetchDecoder|instruction~4_combout  & \InstructionDecoder|Equal0~0_combout )) ) ) )

	.dataa(!\InstructionDecoder|flagOp[0]~0_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|flagOp[0]~1_combout ),
	.dataf(!\FetchDecoder|instruction~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[0]~2 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[0]~2 .lut_mask = 64'h0000001100300031;
defparam \InstructionDecoder|flagOp[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N27
cyclonev_lcell_comb \InstructionDecoder|flagOp[1]~7 (
// Equation(s):
// \InstructionDecoder|flagOp[1]~7_combout  = ( \InstructionDecoder|flagOp[0]~1_combout  & ( \FetchDecoder|instruction~13_combout  & ( (\FetchDecoder|instruction~4_combout  & (\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddB[3]~0_combout ) # (\InstructionDecoder|flagOp[0]~0_combout )))) ) ) ) # ( !\InstructionDecoder|flagOp[0]~1_combout  & ( \FetchDecoder|instruction~13_combout  & ( (\FetchDecoder|instruction~4_combout  & 
// (\InstructionDecoder|Equal0~0_combout  & !\InstructionDecoder|regAddB[3]~0_combout )) ) ) ) # ( \InstructionDecoder|flagOp[0]~1_combout  & ( !\FetchDecoder|instruction~13_combout  & ( (\InstructionDecoder|flagOp[0]~0_combout  & 
// (\FetchDecoder|instruction~4_combout  & \InstructionDecoder|Equal0~0_combout )) ) ) )

	.dataa(!\InstructionDecoder|flagOp[0]~0_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datae(!\InstructionDecoder|flagOp[0]~1_combout ),
	.dataf(!\FetchDecoder|instruction~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[1]~7 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[1]~7 .lut_mask = 64'h0000010103000301;
defparam \InstructionDecoder|flagOp[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N33
cyclonev_lcell_comb \InstructionDecoder|Equal0~1 (
// Equation(s):
// \InstructionDecoder|Equal0~1_combout  = ( !\FetchDecoder|instruction~8_combout  & ( (!\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~4_combout  & !\FetchDecoder|instruction~7_combout )) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|Equal0~1 .extended_lut = "off";
defparam \InstructionDecoder|Equal0~1 .lut_mask = 64'h8080000080800000;
defparam \InstructionDecoder|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N39
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~15 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~15_combout  = ( !\InstructionDecoder|Equal0~1_combout  & ( (\InstructionDecoder|flagOp[3]~5_combout  & (\InstructionDecoder|flagOp[0]~2_combout  & (\InstructionDecoder|flagOp[2]~6_combout  & 
// \InstructionDecoder|flagOp[1]~7_combout ))) ) )

	.dataa(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datac(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datad(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~15 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~15 .lut_mask = 64'h0001000100000000;
defparam \Datapath|pc|pcAddress[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N51
cyclonev_lcell_comb \Datapath|IMMmux|y[15]~26 (
// Equation(s):
// \Datapath|IMMmux|y[15]~26_combout  = ( !\Controller|Decoder1~3_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout  & ((\Datapath|regFile|RAM~260_combout )))) # (\Controller|Selector8~5_combout  & 
// (((\Datapath|IMMmux|y[10]~6_combout )))) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Datapath|regFile|RAM~260_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[15]~26 .extended_lut = "off";
defparam \Datapath|IMMmux|y[15]~26 .lut_mask = 64'h0533053300000000;
defparam \Datapath|IMMmux|y[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \Datapath|bus|Mux7~1 (
// Equation(s):
// \Datapath|bus|Mux7~1_combout  = ( \Datapath|bus|Mux7~0_combout  & ( !\Controller|WideOr19~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~1 .extended_lut = "off";
defparam \Datapath|bus|Mux7~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Datapath|bus|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \Datapath|bus|Mux15~0 (
// Equation(s):
// \Datapath|bus|Mux15~0_combout  = ( \Datapath|bus|Mux7~0_combout  & ( (!\Controller|WideOr19~1_combout  & ((\Controller|Selector13~1_combout ) # (\Controller|Selector14~0_combout ))) ) ) # ( !\Datapath|bus|Mux7~0_combout  & ( 
// !\Controller|WideOr19~1_combout  ) )

	.dataa(!\Controller|Selector14~0_combout ),
	.datab(!\Controller|Selector13~1_combout ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~0 .extended_lut = "off";
defparam \Datapath|bus|Mux15~0 .lut_mask = 64'hF0F0F0F070707070;
defparam \Datapath|bus|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \Datapath|bus|Mux3~2 (
// Equation(s):
// \Datapath|bus|Mux3~2_combout  = ( !\Datapath|bus|Mux7~1_combout  & ( \Datapath|bus|Mux15~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|bus|Mux7~1_combout ),
	.dataf(!\Datapath|bus|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~2 .extended_lut = "off";
defparam \Datapath|bus|Mux3~2 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|bus|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \TopMultiplexer|y~2 (
// Equation(s):
// \TopMultiplexer|y~2_combout  = ( \Datapath|regFile|RAM~314_combout  & ( \Datapath|pc|pcAddress [0] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~314_combout  & ( \Datapath|pc|pcAddress [0] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~314_combout  & ( !\Datapath|pc|pcAddress [0] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|regFile|RAM~314_combout ),
	.dataf(!\Datapath|pc|pcAddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~2 .extended_lut = "off";
defparam \TopMultiplexer|y~2 .lut_mask = 64'h000000EF101010FF;
defparam \TopMultiplexer|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \TopMultiplexer|y~3 (
// Equation(s):
// \TopMultiplexer|y~3_combout  = ( \Datapath|regFile|RAM~278_combout  & ( \Datapath|pc|pcAddress [1] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~278_combout  & ( \Datapath|pc|pcAddress [1] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~278_combout  & ( !\Datapath|pc|pcAddress [1] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|regFile|RAM~278_combout ),
	.dataf(!\Datapath|pc|pcAddress [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~3 .extended_lut = "off";
defparam \TopMultiplexer|y~3 .lut_mask = 64'h00000E0F11001F0F;
defparam \TopMultiplexer|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N32
dffeas \Datapath|regFile|RAM~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~162 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \Datapath|regFile|RAM~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~130 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \Datapath|regFile|RAM~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~178 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N49
dffeas \Datapath|regFile|RAM~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~146 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~317 (
// Equation(s):
// \Datapath|regFile|RAM~317_combout  = ( \Datapath|regFile|RAM~178_q  & ( \Datapath|regFile|RAM~146_q  & ( ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~130_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~162_q ))) # (\InstructionDecoder|regAddB[0]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~178_q  & ( \Datapath|regFile|RAM~146_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout ) # 
// (\Datapath|regFile|RAM~130_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~162_q  & ((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~178_q  & ( !\Datapath|regFile|RAM~146_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~130_q  & !\InstructionDecoder|regAddB[0]~4_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~162_q ))) 
// ) ) ) # ( !\Datapath|regFile|RAM~178_q  & ( !\Datapath|regFile|RAM~146_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~130_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~162_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~162_q ),
	.datac(!\Datapath|regFile|RAM~130_q ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\Datapath|regFile|RAM~178_q ),
	.dataf(!\Datapath|regFile|RAM~146_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~317 .extended_lut = "off";
defparam \Datapath|regFile|RAM~317 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Datapath|regFile|RAM~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N14
dffeas \Datapath|regFile|RAM~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~82 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N53
dffeas \Datapath|regFile|RAM~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~114 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N5
dffeas \Datapath|regFile|RAM~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~98 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N23
dffeas \Datapath|regFile|RAM~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~66 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~316 (
// Equation(s):
// \Datapath|regFile|RAM~316_combout  = ( \Datapath|regFile|RAM~98_q  & ( \Datapath|regFile|RAM~66_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~82_q )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~114_q )))) ) ) ) # ( !\Datapath|regFile|RAM~98_q  & ( \Datapath|regFile|RAM~66_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )) # 
// (\Datapath|regFile|RAM~82_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~114_q  & \InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~98_q  & ( !\Datapath|regFile|RAM~66_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~82_q  & ((\InstructionDecoder|regAddB[0]~4_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~114_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~98_q  & ( !\Datapath|regFile|RAM~66_q  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~82_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// ((\Datapath|regFile|RAM~114_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~82_q ),
	.datac(!\Datapath|regFile|RAM~114_q ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\Datapath|regFile|RAM~98_q ),
	.dataf(!\Datapath|regFile|RAM~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~316 .extended_lut = "off";
defparam \Datapath|regFile|RAM~316 .lut_mask = 64'h00275527AA27FF27;
defparam \Datapath|regFile|RAM~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~2feeder (
// Equation(s):
// \Datapath|regFile|RAM~2feeder_combout  = ( \Datapath|bus|Mux13~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~2feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N28
dffeas \Datapath|regFile|RAM~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~2 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N26
dffeas \Datapath|regFile|RAM~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~18 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \Datapath|regFile|RAM~34DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~34DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~34DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~34DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~50feeder (
// Equation(s):
// \Datapath|regFile|RAM~50feeder_combout  = ( \Datapath|bus|Mux13~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~50feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \Datapath|regFile|RAM~50DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~50DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~50DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~50DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~315 (
// Equation(s):
// \Datapath|regFile|RAM~315_combout  = ( \Datapath|regFile|RAM~34DUPLICATE_q  & ( \Datapath|regFile|RAM~50DUPLICATE_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~18_q )))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~34DUPLICATE_q  & ( \Datapath|regFile|RAM~50DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~18_q ))))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) ) ) 
// ) # ( \Datapath|regFile|RAM~34DUPLICATE_q  & ( !\Datapath|regFile|RAM~50DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|regAddB[0]~4_combout 
//  & ((\Datapath|regFile|RAM~18_q ))))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( !\Datapath|regFile|RAM~34DUPLICATE_q  & ( !\Datapath|regFile|RAM~50DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~18_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~2_q ),
	.datad(!\Datapath|regFile|RAM~18_q ),
	.datae(!\Datapath|regFile|RAM~34DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~50DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~315 .extended_lut = "off";
defparam \Datapath|regFile|RAM~315 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Datapath|regFile|RAM~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \Datapath|regFile|RAM~226DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~226DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~226DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~226DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \Datapath|regFile|RAM~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~210 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N23
dffeas \Datapath|regFile|RAM~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~194 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N46
dffeas \Datapath|regFile|RAM~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~242 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~242 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~318 (
// Equation(s):
// \Datapath|regFile|RAM~318_combout  = ( \Datapath|regFile|RAM~194_q  & ( \Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~226DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~210_q )))) ) ) ) # ( !\Datapath|regFile|RAM~194_q  & ( \Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~226DUPLICATE_q  & ((\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~210_q )))) ) ) ) # ( \Datapath|regFile|RAM~194_q 
//  & ( !\Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~226DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~210_q  
// & !\InstructionDecoder|regAddB[1]~5_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~194_q  & ( !\Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~226DUPLICATE_q  & 
// ((\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~210_q  & !\InstructionDecoder|regAddB[1]~5_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~226DUPLICATE_q ),
	.datac(!\Datapath|regFile|RAM~210_q ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~194_q ),
	.dataf(!\Datapath|regFile|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~318 .extended_lut = "off";
defparam \Datapath|regFile|RAM~318 .lut_mask = 64'h0522AF220577AF77;
defparam \Datapath|regFile|RAM~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~319 (
// Equation(s):
// \Datapath|regFile|RAM~319_combout  = ( \Datapath|regFile|RAM~315_combout  & ( \Datapath|regFile|RAM~318_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~316_combout )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~317_combout )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~315_combout  & ( \Datapath|regFile|RAM~318_combout  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~316_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~317_combout )) # 
// (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( \Datapath|regFile|RAM~315_combout  & ( !\Datapath|regFile|RAM~318_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # 
// ((\Datapath|regFile|RAM~316_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~317_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~315_combout  & ( 
// !\Datapath|regFile|RAM~318_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~316_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~317_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~317_combout ),
	.datad(!\Datapath|regFile|RAM~316_combout ),
	.datae(!\Datapath|regFile|RAM~315_combout ),
	.dataf(!\Datapath|regFile|RAM~318_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~319 .extended_lut = "off";
defparam \Datapath|regFile|RAM~319 .lut_mask = 64'h04268CAE15379DBF;
defparam \Datapath|regFile|RAM~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \Datapath|regFile|rd2[2]~1 (
// Equation(s):
// \Datapath|regFile|rd2[2]~1_combout  = ( \Datapath|regFile|RAM~319_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[2]~1 .extended_lut = "off";
defparam \Datapath|regFile|rd2[2]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \Datapath|IMMmux|y[15]~1 (
// Equation(s):
// \Datapath|IMMmux|y[15]~1_combout  = ( \Controller|Selector8~0_combout  & ( \Controller|Selector8~4_combout  & ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|currentstate [7]) # ((!\Controller|Selector8~1_combout  & \Controller|Selector8~3_combout 
// )))) ) ) ) # ( !\Controller|Selector8~0_combout  & ( \Controller|Selector8~4_combout  & ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|currentstate [7]) # (\Controller|Selector8~3_combout ))) ) ) ) # ( \Controller|Selector8~0_combout  & ( 
// !\Controller|Selector8~4_combout  & ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Selector8~1_combout ) # (!\Controller|currentstate [7]))) ) ) ) # ( !\Controller|Selector8~0_combout  & ( !\Controller|Selector8~4_combout  & ( 
// \Datapath|regFile|WideOr0~combout  ) ) )

	.dataa(!\Controller|Selector8~1_combout ),
	.datab(!\Controller|currentstate [7]),
	.datac(!\Controller|Selector8~3_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Controller|Selector8~0_combout ),
	.dataf(!\Controller|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[15]~1 .extended_lut = "off";
defparam \Datapath|IMMmux|y[15]~1 .lut_mask = 64'h00FF00EE00CF00CE;
defparam \Datapath|IMMmux|y[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout  = (\TopMultiplexer|y~1_combout  & (!\TopMultiplexer|y~0_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ))

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~0_combout ),
	.datac(gnd),
	.datad(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .lut_mask = 64'h0044004400440044;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N29
dffeas \Datapath|regFile|RAM~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~115 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N37
dffeas \Datapath|regFile|RAM~179DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~179DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~179DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~179DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N47
dffeas \Datapath|regFile|RAM~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~51 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~243feeder (
// Equation(s):
// \Datapath|regFile|RAM~243feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~243feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N29
dffeas \Datapath|regFile|RAM~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~243 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~281 (
// Equation(s):
// \Datapath|regFile|RAM~281_combout  = ( \Datapath|regFile|RAM~51_q  & ( \Datapath|regFile|RAM~243_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~179DUPLICATE_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~115_q ))) ) ) ) # ( !\Datapath|regFile|RAM~51_q  & ( \Datapath|regFile|RAM~243_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\Datapath|regFile|RAM~179DUPLICATE_q  & \InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~115_q ))) ) ) ) # ( \Datapath|regFile|RAM~51_q  
// & ( !\Datapath|regFile|RAM~243_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~179DUPLICATE_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~115_q  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~51_q  & ( !\Datapath|regFile|RAM~243_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~179DUPLICATE_q  & \InstructionDecoder|regAddA[3]~4_combout 
// )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~115_q  & ((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~115_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~179DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~51_q ),
	.dataf(!\Datapath|regFile|RAM~243_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~281 .extended_lut = "off";
defparam \Datapath|regFile|RAM~281 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Datapath|regFile|RAM~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~195feeder (
// Equation(s):
// \Datapath|regFile|RAM~195feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~195feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \Datapath|regFile|RAM~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~195 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~67feeder (
// Equation(s):
// \Datapath|regFile|RAM~67feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~67feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \Datapath|regFile|RAM~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~67 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~131feeder (
// Equation(s):
// \Datapath|regFile|RAM~131feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~131feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N43
dffeas \Datapath|regFile|RAM~131DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~131DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~131DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~131DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~3feeder (
// Equation(s):
// \Datapath|regFile|RAM~3feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~3feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N19
dffeas \Datapath|regFile|RAM~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~3 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~407 (
// Equation(s):
// \Datapath|regFile|RAM~407_combout  = ( \Datapath|regFile|RAM~131DUPLICATE_q  & ( \Datapath|regFile|RAM~3_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout ) # ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~67_q ))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~195_q ))) ) ) ) # ( !\Datapath|regFile|RAM~131DUPLICATE_q  & ( \Datapath|regFile|RAM~3_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout )) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~67_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~195_q )))) ) ) ) # ( \Datapath|regFile|RAM~131DUPLICATE_q  & 
// ( !\Datapath|regFile|RAM~3_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~67_q ))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~195_q )))) ) ) ) # ( !\Datapath|regFile|RAM~131DUPLICATE_q  & ( !\Datapath|regFile|RAM~3_q  & ( (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~67_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~195_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~195_q ),
	.datad(!\Datapath|regFile|RAM~67_q ),
	.datae(!\Datapath|regFile|RAM~131DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~407 .extended_lut = "off";
defparam \Datapath|regFile|RAM~407 .lut_mask = 64'h0145236789CDABEF;
defparam \Datapath|regFile|RAM~407 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \Datapath|regFile|RAM~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~163 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \Datapath|regFile|RAM~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~227 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N55
dffeas \Datapath|regFile|RAM~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~99 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~35feeder (
// Equation(s):
// \Datapath|regFile|RAM~35feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~35feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \Datapath|regFile|RAM~35DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~35DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~35DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~35DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~280 (
// Equation(s):
// \Datapath|regFile|RAM~280_combout  = ( \Datapath|regFile|RAM~99_q  & ( \Datapath|regFile|RAM~35DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~163_q )) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~227_q )))) ) ) ) # ( !\Datapath|regFile|RAM~99_q  & ( \Datapath|regFile|RAM~35DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout 
// )) # (\Datapath|regFile|RAM~163_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~227_q )))) ) ) ) # ( \Datapath|regFile|RAM~99_q  & ( !\Datapath|regFile|RAM~35DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~163_q  & (\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~227_q )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~99_q  & ( !\Datapath|regFile|RAM~35DUPLICATE_q  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~163_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((\Datapath|regFile|RAM~227_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~163_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~227_q ),
	.datae(!\Datapath|regFile|RAM~99_q ),
	.dataf(!\Datapath|regFile|RAM~35DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~280 .extended_lut = "off";
defparam \Datapath|regFile|RAM~280 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Datapath|regFile|RAM~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~19feeder (
// Equation(s):
// \Datapath|regFile|RAM~19feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~19feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \Datapath|regFile|RAM~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~19 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~211feeder (
// Equation(s):
// \Datapath|regFile|RAM~211feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~211feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \Datapath|regFile|RAM~211DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~211DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~211DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~211DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~147feeder (
// Equation(s):
// \Datapath|regFile|RAM~147feeder_combout  = ( \Datapath|bus|Mux12~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~147feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \Datapath|regFile|RAM~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~147 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \Datapath|regFile|RAM~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~83 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~443 (
// Equation(s):
// \Datapath|regFile|RAM~443_combout  = ( \Datapath|regFile|RAM~147_q  & ( \Datapath|regFile|RAM~83_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~19_q ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~211DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~147_q  & ( \Datapath|regFile|RAM~83_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout 
//  & (\Datapath|regFile|RAM~19_q  & (!\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~211DUPLICATE_q )))) ) ) ) # ( 
// \Datapath|regFile|RAM~147_q  & ( !\Datapath|regFile|RAM~83_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~19_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~211DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~147_q  & ( !\Datapath|regFile|RAM~83_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~19_q  & 
// (!\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~211DUPLICATE_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~19_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~211DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~147_q ),
	.dataf(!\Datapath|regFile|RAM~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~443 .extended_lut = "off";
defparam \Datapath|regFile|RAM~443 .lut_mask = 64'h40434C4F70737C7F;
defparam \Datapath|regFile|RAM~443 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~408 (
// Equation(s):
// \Datapath|regFile|RAM~408_combout  = ( \Datapath|regFile|RAM~407_combout  & ( \Datapath|regFile|RAM~443_combout  & ( (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~407_combout  & ( \Datapath|regFile|RAM~443_combout  & ( !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout 
// ) # (\Datapath|regFile|RAM~444_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~407_combout  & ( !\Datapath|regFile|RAM~443_combout  & ( (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # (\Datapath|regFile|RAM~444_combout 
// ))) ) ) ) # ( !\Datapath|regFile|RAM~407_combout  & ( !\Datapath|regFile|RAM~443_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\Datapath|regFile|RAM~444_combout ),
	.datae(!\Datapath|regFile|RAM~407_combout ),
	.dataf(!\Datapath|regFile|RAM~443_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~408 .extended_lut = "off";
defparam \Datapath|regFile|RAM~408 .lut_mask = 64'hBABB30339A991011;
defparam \Datapath|regFile|RAM~408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~282 (
// Equation(s):
// \Datapath|regFile|RAM~282_combout  = ( \Datapath|regFile|RAM~280_combout  & ( \Datapath|regFile|RAM~408_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~407_combout )) # (\InstructionDecoder|regAddA[1]~2_combout ))) # 
// (\FetchDecoder|instruction~0_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~281_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~280_combout  & ( \Datapath|regFile|RAM~408_combout  & ( (!\FetchDecoder|instruction~0_combout  & 
// (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~407_combout )))) # (\FetchDecoder|instruction~0_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~281_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~280_combout  & ( !\Datapath|regFile|RAM~408_combout  & ( ((\Datapath|regFile|RAM~407_combout ) # (\InstructionDecoder|regAddA[1]~2_combout )) # (\FetchDecoder|instruction~0_combout ) ) ) ) # ( !\Datapath|regFile|RAM~280_combout  & ( 
// !\Datapath|regFile|RAM~408_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~407_combout ) # (\FetchDecoder|instruction~0_combout ))) ) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~281_combout ),
	.datad(!\Datapath|regFile|RAM~407_combout ),
	.datae(!\Datapath|regFile|RAM~280_combout ),
	.dataf(!\Datapath|regFile|RAM~408_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~282 .extended_lut = "off";
defparam \Datapath|regFile|RAM~282 .lut_mask = 64'h44CC77FF018923AB;
defparam \Datapath|regFile|RAM~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N3
cyclonev_lcell_comb \Datapath|pc|Add1~13 (
// Equation(s):
// \Datapath|pc|Add1~13_sumout  = SUM(( \Datapath|pc|pcAddress [1] ) + ( GND ) + ( \Datapath|pc|Add1~18  ))
// \Datapath|pc|Add1~14  = CARRY(( \Datapath|pc|pcAddress [1] ) + ( GND ) + ( \Datapath|pc|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~13_sumout ),
	.cout(\Datapath|pc|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~13 .extended_lut = "off";
defparam \Datapath|pc|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \Datapath|pc|Add1~21 (
// Equation(s):
// \Datapath|pc|Add1~21_sumout  = SUM(( \Datapath|pc|pcAddress [2] ) + ( GND ) + ( \Datapath|pc|Add1~14  ))
// \Datapath|pc|Add1~22  = CARRY(( \Datapath|pc|pcAddress [2] ) + ( GND ) + ( \Datapath|pc|Add1~14  ))

	.dataa(gnd),
	.datab(!\Datapath|pc|pcAddress [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~21_sumout ),
	.cout(\Datapath|pc|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~21 .extended_lut = "off";
defparam \Datapath|pc|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath|pc|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \Datapath|pc|Add0~13 (
// Equation(s):
// \Datapath|pc|Add0~13_sumout  = SUM(( \Datapath|pc|pcAddress [1] ) + ( (\FetchDecoder|instruction~9_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( 
// \Datapath|pc|Add0~18  ))
// \Datapath|pc|Add0~14  = CARRY(( \Datapath|pc|pcAddress [1] ) + ( (\FetchDecoder|instruction~9_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( 
// \Datapath|pc|Add0~18  ))

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\Datapath|pc|pcAddress [1]),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~9_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~13_sumout ),
	.cout(\Datapath|pc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~13 .extended_lut = "off";
defparam \Datapath|pc|Add0~13 .lut_mask = 64'h0000FF40000000FF;
defparam \Datapath|pc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \Datapath|pc|Add0~21 (
// Equation(s):
// \Datapath|pc|Add0~21_sumout  = SUM(( \InstructionDecoder|immediate[2]~0_combout  ) + ( \Datapath|pc|pcAddress [2] ) + ( \Datapath|pc|Add0~14  ))
// \Datapath|pc|Add0~22  = CARRY(( \InstructionDecoder|immediate[2]~0_combout  ) + ( \Datapath|pc|pcAddress [2] ) + ( \Datapath|pc|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionDecoder|immediate[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [2]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~21_sumout ),
	.cout(\Datapath|pc|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~21 .extended_lut = "off";
defparam \Datapath|pc|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \Datapath|pc|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \Datapath|pc|pcAddress~26 (
// Equation(s):
// \Datapath|pc|pcAddress~26_combout  = (\Controller|Decoder1~4_combout  & (\Datapath|pc|Add0~21_sumout  & \Controller|Decoder1~5_combout ))

	.dataa(!\Controller|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\Datapath|pc|Add0~21_sumout ),
	.datad(!\Controller|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~26 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~26 .lut_mask = 64'h0005000500050005;
defparam \Datapath|pc|pcAddress~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \Datapath|pc|pcAddress~27 (
// Equation(s):
// \Datapath|pc|pcAddress~27_combout  = ( \Datapath|pc|pcAddress[15]~20_combout  & ( \Datapath|regFile|RAM~279_combout  & ( \Datapath|pc|Add1~21_sumout  ) ) ) # ( !\Datapath|pc|pcAddress[15]~20_combout  & ( \Datapath|regFile|RAM~279_combout  & ( 
// (!\Controller|WideOr22~1_combout  & (((\Datapath|pc|pcAddress~26_combout )) # (\Datapath|pc|pcAddress~21_combout ))) # (\Controller|WideOr22~1_combout  & (((\Datapath|pc|Add1~21_sumout )))) ) ) ) # ( \Datapath|pc|pcAddress[15]~20_combout  & ( 
// !\Datapath|regFile|RAM~279_combout  & ( \Datapath|pc|Add1~21_sumout  ) ) ) # ( !\Datapath|pc|pcAddress[15]~20_combout  & ( !\Datapath|regFile|RAM~279_combout  & ( (!\Controller|WideOr22~1_combout  & ((\Datapath|pc|pcAddress~26_combout ))) # 
// (\Controller|WideOr22~1_combout  & (\Datapath|pc|Add1~21_sumout )) ) ) )

	.dataa(!\Datapath|pc|pcAddress~21_combout ),
	.datab(!\Datapath|pc|Add1~21_sumout ),
	.datac(!\Controller|WideOr22~1_combout ),
	.datad(!\Datapath|pc|pcAddress~26_combout ),
	.datae(!\Datapath|pc|pcAddress[15]~20_combout ),
	.dataf(!\Datapath|regFile|RAM~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~27 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~27 .lut_mask = 64'h03F3333353F33333;
defparam \Datapath|pc|pcAddress~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \Datapath|pc|pcAddress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[2] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N9
cyclonev_lcell_comb \Datapath|pc|Add1~25 (
// Equation(s):
// \Datapath|pc|Add1~25_sumout  = SUM(( \Datapath|pc|pcAddress [3] ) + ( GND ) + ( \Datapath|pc|Add1~22  ))
// \Datapath|pc|Add1~26  = CARRY(( \Datapath|pc|pcAddress [3] ) + ( GND ) + ( \Datapath|pc|Add1~22  ))

	.dataa(!\Datapath|pc|pcAddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~25_sumout ),
	.cout(\Datapath|pc|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~25 .extended_lut = "off";
defparam \Datapath|pc|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath|pc|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \Datapath|pc|Add0~25 (
// Equation(s):
// \Datapath|pc|Add0~25_sumout  = SUM(( \Datapath|pc|pcAddress [3] ) + ( (\FetchDecoder|instruction~11_combout  & (((!\InstructionDecoder|regAddA[1]~0_combout ) # (\FetchDecoder|instruction~7_combout )) # (\FetchDecoder|instruction~8_combout ))) ) + ( 
// \Datapath|pc|Add0~22  ))
// \Datapath|pc|Add0~26  = CARRY(( \Datapath|pc|pcAddress [3] ) + ( (\FetchDecoder|instruction~11_combout  & (((!\InstructionDecoder|regAddA[1]~0_combout ) # (\FetchDecoder|instruction~7_combout )) # (\FetchDecoder|instruction~8_combout ))) ) + ( 
// \Datapath|pc|Add0~22  ))

	.dataa(!\FetchDecoder|instruction~11_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(!\Datapath|pc|pcAddress [3]),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~25_sumout ),
	.cout(\Datapath|pc|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~25 .extended_lut = "off";
defparam \Datapath|pc|Add0~25 .lut_mask = 64'h0000AAEA000000FF;
defparam \Datapath|pc|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
cyclonev_lcell_comb \Datapath|pc|pcAddress~28 (
// Equation(s):
// \Datapath|pc|pcAddress~28_combout  = ( \Datapath|pc|Add0~25_sumout  & ( (\Controller|Decoder1~4_combout  & \Controller|Decoder1~5_combout ) ) )

	.dataa(!\Controller|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\Controller|Decoder1~5_combout ),
	.datad(gnd),
	.datae(!\Datapath|pc|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~28 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~28 .lut_mask = 64'h0000050500000505;
defparam \Datapath|pc|pcAddress~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \Datapath|pc|pcAddress~29 (
// Equation(s):
// \Datapath|pc|pcAddress~29_combout  = ( \Controller|WideOr22~1_combout  & ( \Datapath|pc|pcAddress~28_combout  & ( \Datapath|pc|Add1~25_sumout  ) ) ) # ( !\Controller|WideOr22~1_combout  & ( \Datapath|pc|pcAddress~28_combout  & ( 
// (!\Datapath|pc|pcAddress[15]~20_combout ) # (\Datapath|pc|Add1~25_sumout ) ) ) ) # ( \Controller|WideOr22~1_combout  & ( !\Datapath|pc|pcAddress~28_combout  & ( \Datapath|pc|Add1~25_sumout  ) ) ) # ( !\Controller|WideOr22~1_combout  & ( 
// !\Datapath|pc|pcAddress~28_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|pcAddress~21_combout  & \Datapath|regFile|RAM~282_combout )))) # (\Datapath|pc|pcAddress[15]~20_combout  & (\Datapath|pc|Add1~25_sumout )) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~20_combout ),
	.datab(!\Datapath|pc|Add1~25_sumout ),
	.datac(!\Datapath|pc|pcAddress~21_combout ),
	.datad(!\Datapath|regFile|RAM~282_combout ),
	.datae(!\Controller|WideOr22~1_combout ),
	.dataf(!\Datapath|pc|pcAddress~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~29 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~29 .lut_mask = 64'h111B3333BBBB3333;
defparam \Datapath|pc|pcAddress~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \Datapath|pc|pcAddress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[3] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \TopMultiplexer|y~5 (
// Equation(s):
// \TopMultiplexer|y~5_combout  = ( \Datapath|regFile|RAM~282_combout  & ( \Datapath|pc|pcAddress [3] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~282_combout  & ( \Datapath|pc|pcAddress [3] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~282_combout  & ( !\Datapath|pc|pcAddress [3] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~0_combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|regFile|RAM~282_combout ),
	.dataf(!\Datapath|pc|pcAddress [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~5 .extended_lut = "off";
defparam \TopMultiplexer|y~5 .lut_mask = 64'h0000323305003733;
defparam \TopMultiplexer|y~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N12
cyclonev_lcell_comb \Datapath|pc|Add1~29 (
// Equation(s):
// \Datapath|pc|Add1~29_sumout  = SUM(( \Datapath|pc|pcAddress [4] ) + ( GND ) + ( \Datapath|pc|Add1~26  ))
// \Datapath|pc|Add1~30  = CARRY(( \Datapath|pc|pcAddress [4] ) + ( GND ) + ( \Datapath|pc|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~29_sumout ),
	.cout(\Datapath|pc|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~29 .extended_lut = "off";
defparam \Datapath|pc|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[4]~6 (
// Equation(s):
// \Datapath|extend|extendedImmediate[4]~6_combout  = ( \FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~1_combout  ) ) # ( !\FetchDecoder|instruction~4_combout  & ( ((!\FetchDecoder|instruction~1_combout ) # 
// ((!\Datapath|extend|always0~0_combout ) # (\FetchDecoder|instruction~8_combout ))) # (\FetchDecoder|instruction~7_combout ) ) )

	.dataa(!\FetchDecoder|instruction~7_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\Datapath|extend|always0~0_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[4]~6 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[4]~6 .lut_mask = 64'hFFDFFFDFCCCCCCCC;
defparam \Datapath|extend|extendedImmediate[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[7]~1 (
// Equation(s):
// \Datapath|extend|extendedImmediate[7]~1_combout  = ( !\Datapath|extend|always0~1_combout  & ( \FetchDecoder|instruction~11_combout  & ( (\Datapath|extend|always0~0_combout  & (\Controller|Selector8~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # 
// (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\Datapath|extend|always0~0_combout ),
	.datac(!\Controller|Selector8~2_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\Datapath|extend|always0~1_combout ),
	.dataf(!\FetchDecoder|instruction~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[7]~1 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[7]~1 .lut_mask = 64'h0000000003020000;
defparam \Datapath|extend|extendedImmediate[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[4]~3 (
// Equation(s):
// \Datapath|extend|extendedImmediate[4]~3_combout  = ( \FetchDecoder|instruction~5_combout  & ( (!\Datapath|extend|always0~0_combout ) # ((!\Controller|Selector8~2_combout ) # (\Datapath|extend|always0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath|extend|always0~0_combout ),
	.datac(!\Controller|Selector8~2_combout ),
	.datad(!\Datapath|extend|always0~1_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[4]~3 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[4]~3 .lut_mask = 64'h00000000FCFFFCFF;
defparam \Datapath|extend|extendedImmediate[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[4]~4 (
// Equation(s):
// \Datapath|extend|extendedImmediate[4]~4_combout  = ( \Datapath|extend|extendedImmediate[4]~3_combout  ) # ( !\Datapath|extend|extendedImmediate[4]~3_combout  & ( \Datapath|extend|extendedImmediate[7]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|extend|extendedImmediate[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[4]~4 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[4]~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Datapath|extend|extendedImmediate[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \Datapath|pc|Add0~29 (
// Equation(s):
// \Datapath|pc|Add0~29_sumout  = SUM(( (\Datapath|extend|extendedImmediate[4]~4_combout  & ((!\Datapath|extend|extendedImmediate[4]~6_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( 
// \Datapath|pc|pcAddress [4] ) + ( \Datapath|pc|Add0~26  ))
// \Datapath|pc|Add0~30  = CARRY(( (\Datapath|extend|extendedImmediate[4]~4_combout  & ((!\Datapath|extend|extendedImmediate[4]~6_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( \Datapath|pc|pcAddress [4] 
// ) + ( \Datapath|pc|Add0~26  ))

	.dataa(!\Datapath|extend|extendedImmediate[4]~6_combout ),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\Datapath|extend|extendedImmediate[4]~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [4]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~29_sumout ),
	.cout(\Datapath|pc|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~29 .extended_lut = "off";
defparam \Datapath|pc|Add0~29 .lut_mask = 64'h0000FF00000000BF;
defparam \Datapath|pc|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \Datapath|pc|pcAddress~30 (
// Equation(s):
// \Datapath|pc|pcAddress~30_combout  = ( \Controller|Decoder1~5_combout  & ( (\Controller|Decoder1~4_combout  & \Datapath|pc|Add0~29_sumout ) ) )

	.dataa(!\Controller|Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\Datapath|pc|Add0~29_sumout ),
	.datad(gnd),
	.datae(!\Controller|Decoder1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~30 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~30 .lut_mask = 64'h0000050500000505;
defparam \Datapath|pc|pcAddress~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \Datapath|pc|pcAddress~31 (
// Equation(s):
// \Datapath|pc|pcAddress~31_combout  = ( \Datapath|pc|pcAddress~21_combout  & ( \Datapath|pc|pcAddress~30_combout  & ( ((!\Datapath|pc|pcAddress[15]~20_combout  & !\Controller|WideOr22~1_combout )) # (\Datapath|pc|Add1~29_sumout ) ) ) ) # ( 
// !\Datapath|pc|pcAddress~21_combout  & ( \Datapath|pc|pcAddress~30_combout  & ( ((!\Datapath|pc|pcAddress[15]~20_combout  & !\Controller|WideOr22~1_combout )) # (\Datapath|pc|Add1~29_sumout ) ) ) ) # ( \Datapath|pc|pcAddress~21_combout  & ( 
// !\Datapath|pc|pcAddress~30_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & ((!\Controller|WideOr22~1_combout  & (\Datapath|regFile|RAM~287_combout )) # (\Controller|WideOr22~1_combout  & ((\Datapath|pc|Add1~29_sumout ))))) # 
// (\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|Add1~29_sumout )))) ) ) ) # ( !\Datapath|pc|pcAddress~21_combout  & ( !\Datapath|pc|pcAddress~30_combout  & ( (\Datapath|pc|Add1~29_sumout  & ((\Controller|WideOr22~1_combout ) # 
// (\Datapath|pc|pcAddress[15]~20_combout ))) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~20_combout ),
	.datab(!\Datapath|regFile|RAM~287_combout ),
	.datac(!\Controller|WideOr22~1_combout ),
	.datad(!\Datapath|pc|Add1~29_sumout ),
	.datae(!\Datapath|pc|pcAddress~21_combout ),
	.dataf(!\Datapath|pc|pcAddress~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~31 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~31 .lut_mask = 64'h005F207FA0FFA0FF;
defparam \Datapath|pc|pcAddress~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \Datapath|pc|pcAddress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[4] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \TopMultiplexer|y~6 (
// Equation(s):
// \TopMultiplexer|y~6_combout  = ( \Datapath|regFile|RAM~287_combout  & ( \Datapath|pc|pcAddress [4] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~287_combout  & ( \Datapath|pc|pcAddress [4] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~287_combout  & ( !\Datapath|pc|pcAddress [4] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|regFile|RAM~287_combout ),
	.dataf(!\Datapath|pc|pcAddress [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~6 .extended_lut = "off";
defparam \TopMultiplexer|y~6 .lut_mask = 64'h000000EF101010FF;
defparam \TopMultiplexer|y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N2
dffeas \Datapath|regFile|RAM~69DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~69DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~69DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~69DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~197feeder (
// Equation(s):
// \Datapath|regFile|RAM~197feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~197feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N52
dffeas \Datapath|regFile|RAM~197DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~197DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~197DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~197DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~5feeder (
// Equation(s):
// \Datapath|regFile|RAM~5feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~5feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N55
dffeas \Datapath|regFile|RAM~5DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~5DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~5DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~5DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~133feeder (
// Equation(s):
// \Datapath|regFile|RAM~133feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~133feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas \Datapath|regFile|RAM~133DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~133DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~133DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~133DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~419 (
// Equation(s):
// \Datapath|regFile|RAM~419_combout  = ( \Datapath|regFile|RAM~5DUPLICATE_q  & ( \Datapath|regFile|RAM~133DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout ) # ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~69DUPLICATE_q )) 
// # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~197DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~5DUPLICATE_q  & ( \Datapath|regFile|RAM~133DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~69DUPLICATE_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~197DUPLICATE_q ))))) ) ) ) # ( \Datapath|regFile|RAM~5DUPLICATE_q  & ( !\Datapath|regFile|RAM~133DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~69DUPLICATE_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~197DUPLICATE_q ))))) ) ) ) # ( 
// !\Datapath|regFile|RAM~5DUPLICATE_q  & ( !\Datapath|regFile|RAM~133DUPLICATE_q  & ( (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~69DUPLICATE_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~197DUPLICATE_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~69DUPLICATE_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~197DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~5DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~133DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~419 .extended_lut = "off";
defparam \Datapath|regFile|RAM~419 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Datapath|regFile|RAM~419 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \Datapath|regFile|RAM~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~117 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N2
dffeas \Datapath|regFile|RAM~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~181 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N44
dffeas \Datapath|regFile|RAM~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~53 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N50
dffeas \Datapath|regFile|RAM~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~245 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~285 (
// Equation(s):
// \Datapath|regFile|RAM~285_combout  = ( \Datapath|regFile|RAM~53_q  & ( \Datapath|regFile|RAM~245_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~181_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~117_q ))) ) ) ) # ( !\Datapath|regFile|RAM~53_q  & ( \Datapath|regFile|RAM~245_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\Datapath|regFile|RAM~181_q  & \InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~117_q ))) ) ) ) # ( \Datapath|regFile|RAM~53_q  & ( 
// !\Datapath|regFile|RAM~245_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~181_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~117_q  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~53_q  & ( !\Datapath|regFile|RAM~245_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~181_q  & \InstructionDecoder|regAddA[3]~4_combout )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~117_q  & ((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~117_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~181_q ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~53_q ),
	.dataf(!\Datapath|regFile|RAM~245_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~285 .extended_lut = "off";
defparam \Datapath|regFile|RAM~285 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Datapath|regFile|RAM~285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N35
dffeas \Datapath|regFile|RAM~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~165 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~101feeder (
// Equation(s):
// \Datapath|regFile|RAM~101feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~101feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \Datapath|regFile|RAM~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~101 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~37feeder (
// Equation(s):
// \Datapath|regFile|RAM~37feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~37feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \Datapath|regFile|RAM~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~37 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N49
dffeas \Datapath|regFile|RAM~229DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~229DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~229DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~229DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~284 (
// Equation(s):
// \Datapath|regFile|RAM~284_combout  = ( \Datapath|regFile|RAM~37_q  & ( \Datapath|regFile|RAM~229DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~165_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~101_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~37_q  & ( \Datapath|regFile|RAM~229DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  
// & (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~165_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~101_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( \Datapath|regFile|RAM~37_q  & ( 
// !\Datapath|regFile|RAM~229DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~165_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~101_q )))) ) ) ) # ( !\Datapath|regFile|RAM~37_q  & ( !\Datapath|regFile|RAM~229DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  
// & (\Datapath|regFile|RAM~165_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~101_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~165_q ),
	.datad(!\Datapath|regFile|RAM~101_q ),
	.datae(!\Datapath|regFile|RAM~37_q ),
	.dataf(!\Datapath|regFile|RAM~229DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~284 .extended_lut = "off";
defparam \Datapath|regFile|RAM~284 .lut_mask = 64'h02468ACE13579BDF;
defparam \Datapath|regFile|RAM~284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N14
dffeas \Datapath|regFile|RAM~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~213 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~21feeder (
// Equation(s):
// \Datapath|regFile|RAM~21feeder_combout  = ( \Datapath|bus|Mux10~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~21feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \Datapath|regFile|RAM~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~21 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N40
dffeas \Datapath|regFile|RAM~85DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~85DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~85DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~85DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N29
dffeas \Datapath|regFile|RAM~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~149 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~445 (
// Equation(s):
// \Datapath|regFile|RAM~445_combout  = ( \Datapath|regFile|RAM~85DUPLICATE_q  & ( \Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~21_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~213_q ))) ) ) ) # ( !\Datapath|regFile|RAM~85DUPLICATE_q  & ( \Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout 
//  & (((\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~21_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~213_q  & ((\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~85DUPLICATE_q  & ( !\Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~21_q  & !\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (((!\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~213_q ))) ) ) ) # ( !\Datapath|regFile|RAM~85DUPLICATE_q  & ( !\Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~21_q  & 
// !\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~213_q  & ((\InstructionDecoder|regAddA[3]~4_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\Datapath|regFile|RAM~213_q ),
	.datac(!\Datapath|regFile|RAM~21_q ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~85DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~149_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~445_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~445 .extended_lut = "off";
defparam \Datapath|regFile|RAM~445 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Datapath|regFile|RAM~445 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~420 (
// Equation(s):
// \Datapath|regFile|RAM~420_combout  = ( \Datapath|regFile|RAM~419_combout  & ( \Datapath|regFile|RAM~445_combout  & ( (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~419_combout  & ( \Datapath|regFile|RAM~445_combout  & ( !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout 
// ) # (\Datapath|regFile|RAM~444_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~419_combout  & ( !\Datapath|regFile|RAM~445_combout  & ( (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # (\Datapath|regFile|RAM~444_combout 
// ))) ) ) ) # ( !\Datapath|regFile|RAM~419_combout  & ( !\Datapath|regFile|RAM~445_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # 
// (\Datapath|regFile|RAM~444_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\Datapath|regFile|RAM~444_combout ),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\Datapath|regFile|RAM~419_combout ),
	.dataf(!\Datapath|regFile|RAM~445_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~420 .extended_lut = "off";
defparam \Datapath|regFile|RAM~420 .lut_mask = 64'hAAFB00F3AA590051;
defparam \Datapath|regFile|RAM~420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~286 (
// Equation(s):
// \Datapath|regFile|RAM~286_combout  = ( \Datapath|regFile|RAM~284_combout  & ( \Datapath|regFile|RAM~420_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\InstructionDecoder|regAddA[1]~2_combout )) # (\Datapath|regFile|RAM~419_combout ))) # 
// (\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~285_combout  & \InstructionDecoder|regAddA[1]~2_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~284_combout  & ( \Datapath|regFile|RAM~420_combout  & ( (!\FetchDecoder|instruction~0_combout  & 
// (\Datapath|regFile|RAM~419_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout )))) # (\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~285_combout  & \InstructionDecoder|regAddA[1]~2_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~284_combout  & ( !\Datapath|regFile|RAM~420_combout  & ( ((\InstructionDecoder|regAddA[1]~2_combout ) # (\FetchDecoder|instruction~0_combout )) # (\Datapath|regFile|RAM~419_combout ) ) ) ) # ( !\Datapath|regFile|RAM~284_combout  & ( 
// !\Datapath|regFile|RAM~420_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((\FetchDecoder|instruction~0_combout ) # (\Datapath|regFile|RAM~419_combout ))) ) ) )

	.dataa(!\Datapath|regFile|RAM~419_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~285_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~284_combout ),
	.dataf(!\Datapath|regFile|RAM~420_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~286 .extended_lut = "off";
defparam \Datapath|regFile|RAM~286 .lut_mask = 64'h770077FF440344CF;
defparam \Datapath|regFile|RAM~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N15
cyclonev_lcell_comb \Datapath|pc|Add1~33 (
// Equation(s):
// \Datapath|pc|Add1~33_sumout  = SUM(( \Datapath|pc|pcAddress [5] ) + ( GND ) + ( \Datapath|pc|Add1~30  ))
// \Datapath|pc|Add1~34  = CARRY(( \Datapath|pc|pcAddress [5] ) + ( GND ) + ( \Datapath|pc|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~33_sumout ),
	.cout(\Datapath|pc|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~33 .extended_lut = "off";
defparam \Datapath|pc|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[5]~5 (
// Equation(s):
// \Datapath|extend|extendedImmediate[5]~5_combout  = ( \Datapath|extend|extendedImmediate[7]~1_combout  ) # ( !\Datapath|extend|extendedImmediate[7]~1_combout  & ( \FetchDecoder|instruction~6_combout  ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[5]~5 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[5]~5 .lut_mask = 64'h33333333FFFFFFFF;
defparam \Datapath|extend|extendedImmediate[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \Datapath|pc|Add0~33 (
// Equation(s):
// \Datapath|pc|Add0~33_sumout  = SUM(( (\Datapath|extend|extendedImmediate[5]~5_combout  & ((!\Datapath|extend|extendedImmediate[4]~6_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( 
// \Datapath|pc|pcAddress [5] ) + ( \Datapath|pc|Add0~30  ))
// \Datapath|pc|Add0~34  = CARRY(( (\Datapath|extend|extendedImmediate[5]~5_combout  & ((!\Datapath|extend|extendedImmediate[4]~6_combout ) # ((\FetchDecoder|instruction~8_combout ) # (\FetchDecoder|instruction~7_combout )))) ) + ( \Datapath|pc|pcAddress [5] 
// ) + ( \Datapath|pc|Add0~30  ))

	.dataa(!\Datapath|extend|extendedImmediate[4]~6_combout ),
	.datab(!\FetchDecoder|instruction~7_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\Datapath|extend|extendedImmediate[5]~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [5]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~33_sumout ),
	.cout(\Datapath|pc|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~33 .extended_lut = "off";
defparam \Datapath|pc|Add0~33 .lut_mask = 64'h0000FF00000000BF;
defparam \Datapath|pc|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \Datapath|pc|pcAddress~32 (
// Equation(s):
// \Datapath|pc|pcAddress~32_combout  = ( \Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|RAM~286_combout )) # (\Controller|Decoder1~6_combout  & 
// ((\Datapath|pc|Add0~33_sumout ))) ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (\Controller|Decoder1~6_combout  & \Datapath|pc|Add0~33_sumout ) ) ) ) # ( \Datapath|regFile|WideOr0~combout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~33_sumout  ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~33_sumout  ) ) )

	.dataa(!\Datapath|pc|Add1~33_sumout ),
	.datab(!\Datapath|regFile|RAM~286_combout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|pc|Add0~33_sumout ),
	.datae(!\Datapath|regFile|WideOr0~combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~32 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~32 .lut_mask = 64'h55555555000F303F;
defparam \Datapath|pc|pcAddress~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N38
dffeas \Datapath|pc|pcAddress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[5] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N57
cyclonev_lcell_comb \TopMultiplexer|y~7 (
// Equation(s):
// \TopMultiplexer|y~7_combout  = ( \Datapath|regFile|RAM~286_combout  & ( \Datapath|pc|pcAddress [5] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~286_combout  & ( \Datapath|pc|pcAddress [5] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~286_combout  & ( !\Datapath|pc|pcAddress [5] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|regFile|RAM~286_combout ),
	.dataf(!\Datapath|pc|pcAddress [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~7 .extended_lut = "off";
defparam \TopMultiplexer|y~7 .lut_mask = 64'h00000E0F11001F0F;
defparam \TopMultiplexer|y~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N48
cyclonev_lcell_comb \Datapath|bus|Mux15~2 (
// Equation(s):
// \Datapath|bus|Mux15~2_combout  = ( \Controller|WideOr19~1_combout  & ( \Controller|busOp[2]~0_combout  ) ) # ( !\Controller|WideOr19~1_combout  & ( (\Controller|busOp[2]~0_combout  & !\Controller|Selector9~4_combout ) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(gnd),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~2 .extended_lut = "off";
defparam \Datapath|bus|Mux15~2 .lut_mask = 64'h5050505055555555;
defparam \Datapath|bus|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~86feeder (
// Equation(s):
// \Datapath|regFile|RAM~86feeder_combout  = ( \Datapath|bus|Mux9~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~86feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \Datapath|regFile|RAM~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~86 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \Datapath|regFile|RAM~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~70 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \Datapath|regFile|RAM~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~118 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \Datapath|regFile|RAM~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~102 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~351 (
// Equation(s):
// \Datapath|regFile|RAM~351_combout  = ( \Datapath|regFile|RAM~118_q  & ( \Datapath|regFile|RAM~102_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~70_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~86_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~118_q  & ( \Datapath|regFile|RAM~102_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~70_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~86_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~118_q  & ( 
// !\Datapath|regFile|RAM~102_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~70_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~86_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~118_q  & ( !\Datapath|regFile|RAM~102_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~70_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~86_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~86_q ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Datapath|regFile|RAM~70_q ),
	.datae(!\Datapath|regFile|RAM~118_q ),
	.dataf(!\Datapath|regFile|RAM~102_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~351 .extended_lut = "off";
defparam \Datapath|regFile|RAM~351 .lut_mask = 64'h02A207A752F257F7;
defparam \Datapath|regFile|RAM~351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \Datapath|regFile|RAM~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~22 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N13
dffeas \Datapath|regFile|RAM~54DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~54DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~54DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~54DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N50
dffeas \Datapath|regFile|RAM~6DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~6DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~6DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~6DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~350 (
// Equation(s):
// \Datapath|regFile|RAM~350_combout  = ( \Datapath|regFile|RAM~54DUPLICATE_q  & ( \Datapath|regFile|RAM~6DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~22_q ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~38_q )))) ) ) ) # ( !\Datapath|regFile|RAM~54DUPLICATE_q  & ( \Datapath|regFile|RAM~6DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~22_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~38_q  & !\InstructionDecoder|regAddB[0]~4_combout )))) 
// ) ) ) # ( \Datapath|regFile|RAM~54DUPLICATE_q  & ( !\Datapath|regFile|RAM~6DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~22_q  & ((\InstructionDecoder|regAddB[0]~4_combout )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~38_q )))) ) ) ) # ( !\Datapath|regFile|RAM~54DUPLICATE_q  & ( !\Datapath|regFile|RAM~6DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~22_q  & ((\InstructionDecoder|regAddB[0]~4_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~38_q  & !\InstructionDecoder|regAddB[0]~4_combout )))) ) ) 
// )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~22_q ),
	.datac(!\Datapath|regFile|RAM~38_q ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\Datapath|regFile|RAM~54DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~6DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~350 .extended_lut = "off";
defparam \Datapath|regFile|RAM~350 .lut_mask = 64'h05220577AF22AF77;
defparam \Datapath|regFile|RAM~350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N41
dffeas \Datapath|regFile|RAM~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~214 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~198feeder (
// Equation(s):
// \Datapath|regFile|RAM~198feeder_combout  = ( \Datapath|bus|Mux9~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~198feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N1
dffeas \Datapath|regFile|RAM~198DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~198DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~198DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~198DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~246feeder (
// Equation(s):
// \Datapath|regFile|RAM~246feeder_combout  = ( \Datapath|bus|Mux9~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~246feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~246feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \Datapath|regFile|RAM~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~246 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~230feeder (
// Equation(s):
// \Datapath|regFile|RAM~230feeder_combout  = ( \Datapath|bus|Mux9~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~230feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N53
dffeas \Datapath|regFile|RAM~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~230 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~353 (
// Equation(s):
// \Datapath|regFile|RAM~353_combout  = ( \Datapath|regFile|RAM~246_q  & ( \Datapath|regFile|RAM~230_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~198DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~214_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~246_q  & ( \Datapath|regFile|RAM~230_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~198DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~214_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( \Datapath|regFile|RAM~246_q  
// & ( !\Datapath|regFile|RAM~230_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~198DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~214_q )))) 
// # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( !\Datapath|regFile|RAM~246_q  & ( !\Datapath|regFile|RAM~230_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~198DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~214_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~214_q ),
	.datad(!\Datapath|regFile|RAM~198DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~246_q ),
	.dataf(!\Datapath|regFile|RAM~230_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~353 .extended_lut = "off";
defparam \Datapath|regFile|RAM~353 .lut_mask = 64'h028A139B46CE57DF;
defparam \Datapath|regFile|RAM~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N44
dffeas \Datapath|regFile|RAM~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~166 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \Datapath|regFile|RAM~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~134 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \Datapath|regFile|RAM~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~182 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~150feeder (
// Equation(s):
// \Datapath|regFile|RAM~150feeder_combout  = ( \Datapath|bus|Mux9~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~150feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N40
dffeas \Datapath|regFile|RAM~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~150 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~352 (
// Equation(s):
// \Datapath|regFile|RAM~352_combout  = ( \Datapath|regFile|RAM~182_q  & ( \Datapath|regFile|RAM~150_q  & ( ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~134_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~166_q ))) # (\InstructionDecoder|regAddB[0]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~182_q  & ( \Datapath|regFile|RAM~150_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~134_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~166_q ))) ) ) ) # ( \Datapath|regFile|RAM~182_q  & ( !\Datapath|regFile|RAM~150_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~134_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~166_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) 
// ) ) ) # ( !\Datapath|regFile|RAM~182_q  & ( !\Datapath|regFile|RAM~150_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~134_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~166_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~166_q ),
	.datad(!\Datapath|regFile|RAM~134_q ),
	.datae(!\Datapath|regFile|RAM~182_q ),
	.dataf(!\Datapath|regFile|RAM~150_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~352 .extended_lut = "off";
defparam \Datapath|regFile|RAM~352 .lut_mask = 64'h048C159D26AE37BF;
defparam \Datapath|regFile|RAM~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~354 (
// Equation(s):
// \Datapath|regFile|RAM~354_combout  = ( \Datapath|regFile|RAM~353_combout  & ( \Datapath|regFile|RAM~352_combout  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~350_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~351_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~353_combout  & ( \Datapath|regFile|RAM~352_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~350_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~351_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (!\InstructionDecoder|regAddB[2]~2_combout )) ) ) ) # ( \Datapath|regFile|RAM~353_combout  & ( !\Datapath|regFile|RAM~352_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~350_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~351_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout )) ) ) ) # ( 
// !\Datapath|regFile|RAM~353_combout  & ( !\Datapath|regFile|RAM~352_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~350_combout ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~351_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~351_combout ),
	.datad(!\Datapath|regFile|RAM~350_combout ),
	.datae(!\Datapath|regFile|RAM~353_combout ),
	.dataf(!\Datapath|regFile|RAM~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~354 .extended_lut = "off";
defparam \Datapath|regFile|RAM~354 .lut_mask = 64'h028A139B46CE57DF;
defparam \Datapath|regFile|RAM~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \Datapath|regFile|rd2[6]~9 (
// Equation(s):
// \Datapath|regFile|rd2[6]~9_combout  = ( !\Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~354_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Datapath|regFile|RAM~354_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[6]~9 .extended_lut = "off";
defparam \Datapath|regFile|rd2[6]~9 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|regFile|rd2[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N18
cyclonev_lcell_comb \Datapath|pc|Add1~37 (
// Equation(s):
// \Datapath|pc|Add1~37_sumout  = SUM(( \Datapath|pc|pcAddress [6] ) + ( GND ) + ( \Datapath|pc|Add1~34  ))
// \Datapath|pc|Add1~38  = CARRY(( \Datapath|pc|pcAddress [6] ) + ( GND ) + ( \Datapath|pc|Add1~34  ))

	.dataa(gnd),
	.datab(!\Datapath|pc|pcAddress [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~37_sumout ),
	.cout(\Datapath|pc|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~37 .extended_lut = "off";
defparam \Datapath|pc|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Datapath|pc|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \InstructionDecoder|immediate~1 (
// Equation(s):
// \InstructionDecoder|immediate~1_combout  = ( \InstructionDecoder|Equal0~0_combout  & ( (\FetchDecoder|instruction~11_combout  & !\InstructionDecoder|regAddA[1]~0_combout ) ) ) # ( !\InstructionDecoder|Equal0~0_combout  & ( 
// \FetchDecoder|instruction~11_combout  ) )

	.dataa(!\FetchDecoder|instruction~11_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\InstructionDecoder|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|immediate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|immediate~1 .extended_lut = "off";
defparam \InstructionDecoder|immediate~1 .lut_mask = 64'h5555555550505050;
defparam \InstructionDecoder|immediate~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[7]~7 (
// Equation(s):
// \Datapath|extend|extendedImmediate[7]~7_combout  = ( \Controller|Selector8~2_combout  & ( (\Datapath|extend|always0~0_combout  & !\Datapath|extend|always0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Datapath|extend|always0~0_combout ),
	.datac(gnd),
	.datad(!\Datapath|extend|always0~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[7]~7 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[7]~7 .lut_mask = 64'h0000000033003300;
defparam \Datapath|extend|extendedImmediate[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \Datapath|extend|extendedImmediate[4]~2 (
// Equation(s):
// \Datapath|extend|extendedImmediate[4]~2_combout  = ( !\FetchDecoder|instruction~1_combout  & ( \FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout ) ) ) ) # ( 
// \FetchDecoder|instruction~1_combout  & ( !\FetchDecoder|instruction~4_combout  & ( (!\Datapath|extend|always0~0_combout  & (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout )) ) ) ) # ( !\FetchDecoder|instruction~1_combout  & ( 
// !\FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Datapath|extend|always0~0_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\FetchDecoder|instruction~7_combout ),
	.datae(!\FetchDecoder|instruction~1_combout ),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate[4]~2 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate[4]~2 .lut_mask = 64'hF000C000F0000000;
defparam \Datapath|extend|extendedImmediate[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \Datapath|pc|Add0~37 (
// Equation(s):
// \Datapath|pc|Add0~37_sumout  = SUM(( \Datapath|pc|pcAddress [6] ) + ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & ((!\Datapath|extend|extendedImmediate[7]~7_combout  & ((\FetchDecoder|instruction~2_combout ))) # 
// (\Datapath|extend|extendedImmediate[7]~7_combout  & (\InstructionDecoder|immediate~1_combout )))) ) + ( \Datapath|pc|Add0~34  ))
// \Datapath|pc|Add0~38  = CARRY(( \Datapath|pc|pcAddress [6] ) + ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & ((!\Datapath|extend|extendedImmediate[7]~7_combout  & ((\FetchDecoder|instruction~2_combout ))) # 
// (\Datapath|extend|extendedImmediate[7]~7_combout  & (\InstructionDecoder|immediate~1_combout )))) ) + ( \Datapath|pc|Add0~34  ))

	.dataa(!\InstructionDecoder|immediate~1_combout ),
	.datab(!\Datapath|extend|extendedImmediate[7]~7_combout ),
	.datac(!\FetchDecoder|instruction~2_combout ),
	.datad(!\Datapath|pc|pcAddress [6]),
	.datae(gnd),
	.dataf(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~37_sumout ),
	.cout(\Datapath|pc|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~37 .extended_lut = "off";
defparam \Datapath|pc|Add0~37 .lut_mask = 64'h0000E2FF000000FF;
defparam \Datapath|pc|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \Datapath|pc|pcAddress~33 (
// Equation(s):
// \Datapath|pc|pcAddress~33_combout  = ( \Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|RAM~308_combout )) # (\Controller|Decoder1~6_combout  & 
// ((\Datapath|pc|Add0~37_sumout ))) ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (\Controller|Decoder1~6_combout  & \Datapath|pc|Add0~37_sumout ) ) ) ) # ( \Datapath|regFile|WideOr0~combout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~37_sumout  ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~37_sumout  ) ) )

	.dataa(!\Datapath|regFile|RAM~308_combout ),
	.datab(!\Datapath|pc|Add1~37_sumout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|pc|Add0~37_sumout ),
	.datae(!\Datapath|regFile|WideOr0~combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~33 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~33 .lut_mask = 64'h33333333000F505F;
defparam \Datapath|pc|pcAddress~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \Datapath|pc|pcAddress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[6] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N51
cyclonev_lcell_comb \Datapath|bus|Mux15~3 (
// Equation(s):
// \Datapath|bus|Mux15~3_combout  = (\Controller|busOp[2]~0_combout  & ((!\Controller|WideOr19~1_combout ) # (!\Controller|Selector9~4_combout )))

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(gnd),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~3 .extended_lut = "off";
defparam \Datapath|bus|Mux15~3 .lut_mask = 64'h5544554455445544;
defparam \Datapath|bus|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \Datapath|IMMmux|y[6]~16 (
// Equation(s):
// \Datapath|IMMmux|y[6]~16_combout  = (!\FetchDecoder|instruction~2_combout  & !\Datapath|extend|extendedImmediate[7]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~2_combout ),
	.datad(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[6]~16 .extended_lut = "off";
defparam \Datapath|IMMmux|y[6]~16 .lut_mask = 64'hF000F000F000F000;
defparam \Datapath|IMMmux|y[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \Datapath|IMMmux|y[6]~17 (
// Equation(s):
// \Datapath|IMMmux|y[6]~17_combout  = ( !\Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~308_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & 
// (((!\Datapath|extend|extendedImmediate[4]~2_combout  & !\Datapath|IMMmux|y[6]~16_combout )))) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~308_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// (!\Datapath|IMMmux|y[6]~16_combout  & \Controller|Selector8~5_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datac(!\Datapath|IMMmux|y[6]~16_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[6]~17 .extended_lut = "off";
defparam \Datapath|IMMmux|y[6]~17 .lut_mask = 64'h00C0000055C00000;
defparam \Datapath|IMMmux|y[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y12_N29
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\TopMultiplexer|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \Datapath|pc|Add0~41 (
// Equation(s):
// \Datapath|pc|Add0~41_sumout  = SUM(( (!\Datapath|extend|extendedImmediate[7]~7_combout  & (((\FetchDecoder|instruction~3_combout  & !\InstructionDecoder|instructionOp[0]~3_combout )))) # (\Datapath|extend|extendedImmediate[7]~7_combout  & 
// (\InstructionDecoder|immediate~1_combout )) ) + ( \Datapath|pc|pcAddress [7] ) + ( \Datapath|pc|Add0~38  ))
// \Datapath|pc|Add0~42  = CARRY(( (!\Datapath|extend|extendedImmediate[7]~7_combout  & (((\FetchDecoder|instruction~3_combout  & !\InstructionDecoder|instructionOp[0]~3_combout )))) # (\Datapath|extend|extendedImmediate[7]~7_combout  & 
// (\InstructionDecoder|immediate~1_combout )) ) + ( \Datapath|pc|pcAddress [7] ) + ( \Datapath|pc|Add0~38  ))

	.dataa(!\InstructionDecoder|immediate~1_combout ),
	.datab(!\Datapath|extend|extendedImmediate[7]~7_combout ),
	.datac(!\FetchDecoder|instruction~3_combout ),
	.datad(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [7]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~41_sumout ),
	.cout(\Datapath|pc|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~41 .extended_lut = "off";
defparam \Datapath|pc|Add0~41 .lut_mask = 64'h0000FF0000001D11;
defparam \Datapath|pc|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N8
dffeas \Datapath|regFile|RAM~183DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~183DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~183DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~183DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \Datapath|regFile|RAM~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~55 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N28
dffeas \Datapath|regFile|RAM~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~247 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~343 (
// Equation(s):
// \Datapath|regFile|RAM~343_combout  = ( \Datapath|regFile|RAM~55_q  & ( \Datapath|regFile|RAM~247_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~119_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~183DUPLICATE_q ))) ) ) ) # ( !\Datapath|regFile|RAM~55_q  & ( \Datapath|regFile|RAM~247_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  
// & (((\InstructionDecoder|regAddB[2]~2_combout  & \Datapath|regFile|RAM~119_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~183DUPLICATE_q ))) ) ) ) # ( 
// \Datapath|regFile|RAM~55_q  & ( !\Datapath|regFile|RAM~247_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~119_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~183DUPLICATE_q  & (!\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~55_q  & ( !\Datapath|regFile|RAM~247_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout  
// & \Datapath|regFile|RAM~119_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~183DUPLICATE_q  & (!\InstructionDecoder|regAddB[2]~2_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~183DUPLICATE_q ),
	.datac(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datad(!\Datapath|regFile|RAM~119_q ),
	.datae(!\Datapath|regFile|RAM~55_q ),
	.dataf(!\Datapath|regFile|RAM~247_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~343 .extended_lut = "off";
defparam \Datapath|regFile|RAM~343 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Datapath|regFile|RAM~343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N56
dffeas \Datapath|regFile|RAM~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~71 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \Datapath|regFile|RAM~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~7 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N59
dffeas \Datapath|regFile|RAM~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~135 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N32
dffeas \Datapath|regFile|RAM~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~199 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~340 (
// Equation(s):
// \Datapath|regFile|RAM~340_combout  = ( \Datapath|regFile|RAM~135_q  & ( \Datapath|regFile|RAM~199_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~7_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~71_q ))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~135_q  & ( \Datapath|regFile|RAM~199_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~7_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~71_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~135_q  & ( 
// !\Datapath|regFile|RAM~199_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~7_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~71_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~135_q  & ( !\Datapath|regFile|RAM~199_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~7_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~71_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~71_q ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datad(!\Datapath|regFile|RAM~7_q ),
	.datae(!\Datapath|regFile|RAM~135_q ),
	.dataf(!\Datapath|regFile|RAM~199_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~340 .extended_lut = "off";
defparam \Datapath|regFile|RAM~340 .lut_mask = 64'h04C434F407C737F7;
defparam \Datapath|regFile|RAM~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N38
dffeas \Datapath|regFile|RAM~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~23 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N35
dffeas \Datapath|regFile|RAM~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~87 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \Datapath|regFile|RAM~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~215 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N10
dffeas \Datapath|regFile|RAM~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~151 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~341 (
// Equation(s):
// \Datapath|regFile|RAM~341_combout  = ( \Datapath|regFile|RAM~215_q  & ( \Datapath|regFile|RAM~151_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~23_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~87_q )))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~215_q  & ( \Datapath|regFile|RAM~151_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~23_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~87_q ))))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~215_q  & ( 
// !\Datapath|regFile|RAM~151_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~23_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~87_q ))))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~215_q  & ( !\Datapath|regFile|RAM~151_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~23_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~87_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~23_q ),
	.datac(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datad(!\Datapath|regFile|RAM~87_q ),
	.datae(!\Datapath|regFile|RAM~215_q ),
	.dataf(!\Datapath|regFile|RAM~151_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~341 .extended_lut = "off";
defparam \Datapath|regFile|RAM~341 .lut_mask = 64'h202A252F707A757F;
defparam \Datapath|regFile|RAM~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N43
dffeas \Datapath|regFile|RAM~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~103 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~231feeder (
// Equation(s):
// \Datapath|regFile|RAM~231feeder_combout  = ( \Datapath|bus|Mux8~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~231feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N32
dffeas \Datapath|regFile|RAM~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~231 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~167feeder (
// Equation(s):
// \Datapath|regFile|RAM~167feeder_combout  = ( \Datapath|bus|Mux8~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~167feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \Datapath|regFile|RAM~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~167 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \Datapath|regFile|RAM~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~39 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~342 (
// Equation(s):
// \Datapath|regFile|RAM~342_combout  = ( \Datapath|regFile|RAM~167_q  & ( \Datapath|regFile|RAM~39_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~103_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~231_q )))) ) ) ) # ( !\Datapath|regFile|RAM~167_q  & ( \Datapath|regFile|RAM~39_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )) # 
// (\Datapath|regFile|RAM~103_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~231_q  & \InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~167_q  & ( !\Datapath|regFile|RAM~39_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~103_q  & ((\InstructionDecoder|regAddB[2]~2_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~231_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~167_q  & ( !\Datapath|regFile|RAM~39_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~103_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~231_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~103_q ),
	.datac(!\Datapath|regFile|RAM~231_q ),
	.datad(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datae(!\Datapath|regFile|RAM~167_q ),
	.dataf(!\Datapath|regFile|RAM~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~342 .extended_lut = "off";
defparam \Datapath|regFile|RAM~342 .lut_mask = 64'h00275527AA27FF27;
defparam \Datapath|regFile|RAM~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~344 (
// Equation(s):
// \Datapath|regFile|RAM~344_combout  = ( \Datapath|regFile|RAM~341_combout  & ( \Datapath|regFile|RAM~342_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~340_combout )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~343_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~341_combout  & ( \Datapath|regFile|RAM~342_combout  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~340_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # 
// ((\Datapath|regFile|RAM~343_combout )))) ) ) ) # ( \Datapath|regFile|RAM~341_combout  & ( !\Datapath|regFile|RAM~342_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~340_combout )) # 
// (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~343_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~341_combout  & ( 
// !\Datapath|regFile|RAM~342_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~340_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~343_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~343_combout ),
	.datad(!\Datapath|regFile|RAM~340_combout ),
	.datae(!\Datapath|regFile|RAM~341_combout ),
	.dataf(!\Datapath|regFile|RAM~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~344 .extended_lut = "off";
defparam \Datapath|regFile|RAM~344 .lut_mask = 64'h018923AB45CD67EF;
defparam \Datapath|regFile|RAM~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \Datapath|regFile|rd2[7]~7 (
// Equation(s):
// \Datapath|regFile|rd2[7]~7_combout  = ( \Datapath|regFile|RAM~344_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[7]~7 .extended_lut = "off";
defparam \Datapath|regFile|rd2[7]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Datapath|regFile|rd2[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \FetchDecoder|memData~4 (
// Equation(s):
// \FetchDecoder|memData~4_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~4_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~4_combout  ) ) ) # ( 
// \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (!\exmem|Equal0~7_combout  & (\exmem|dataOut1[7]~3_combout )) # (\exmem|Equal0~7_combout  & ((\switches[7]~input_o ))) ) ) ) # ( !\exmem|Equal0~6_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[7]~3_combout  ) ) )

	.dataa(!\exmem|dataOut1[7]~3_combout ),
	.datab(!\switches[7]~input_o ),
	.datac(!\FetchDecoder|memData~4_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~4 .extended_lut = "off";
defparam \FetchDecoder|memData~4 .lut_mask = 64'h555555330F0F0F0F;
defparam \FetchDecoder|memData~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \Datapath|IMMmux|y[7]~14 (
// Equation(s):
// \Datapath|IMMmux|y[7]~14_combout  = ( !\Datapath|IMMmux|y[10]~5_combout  & ( !\Datapath|extend|extendedImmediate[7]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[10]~5_combout ),
	.dataf(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[7]~14 .extended_lut = "off";
defparam \Datapath|IMMmux|y[7]~14 .lut_mask = 64'hFFFF000000000000;
defparam \Datapath|IMMmux|y[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N51
cyclonev_lcell_comb \Datapath|IMMmux|y[7]~15 (
// Equation(s):
// \Datapath|IMMmux|y[7]~15_combout  = ( \Datapath|regFile|RAM~307_combout  & ( \Controller|Selector8~5_combout  & ( (!\Controller|Decoder1~3_combout  & !\Datapath|IMMmux|y[7]~14_combout ) ) ) ) # ( !\Datapath|regFile|RAM~307_combout  & ( 
// \Controller|Selector8~5_combout  & ( (!\Controller|Decoder1~3_combout  & !\Datapath|IMMmux|y[7]~14_combout ) ) ) ) # ( \Datapath|regFile|RAM~307_combout  & ( !\Controller|Selector8~5_combout  & ( (\Datapath|regFile|WideOr0~combout  & 
// !\Controller|Decoder1~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|IMMmux|y[7]~14_combout ),
	.datae(!\Datapath|regFile|RAM~307_combout ),
	.dataf(!\Controller|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[7]~15 .extended_lut = "off";
defparam \Datapath|IMMmux|y[7]~15 .lut_mask = 64'h00003030F000F000;
defparam \Datapath|IMMmux|y[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N42
cyclonev_lcell_comb \Datapath|IMMmux|y[7]~32 (
// Equation(s):
// \Datapath|IMMmux|y[7]~32_combout  = ( \Datapath|regFile|RAM~307_combout  & ( \Controller|Selector8~5_combout  & ( !\Datapath|IMMmux|y[7]~14_combout  ) ) ) # ( !\Datapath|regFile|RAM~307_combout  & ( \Controller|Selector8~5_combout  & ( 
// !\Datapath|IMMmux|y[7]~14_combout  ) ) ) # ( \Datapath|regFile|RAM~307_combout  & ( !\Controller|Selector8~5_combout  & ( \Datapath|regFile|WideOr0~combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|IMMmux|y[7]~14_combout ),
	.datad(gnd),
	.datae(!\Datapath|regFile|RAM~307_combout ),
	.dataf(!\Controller|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[7]~32 .extended_lut = "off";
defparam \Datapath|IMMmux|y[7]~32 .lut_mask = 64'h00003333F0F0F0F0;
defparam \Datapath|IMMmux|y[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \Datapath|IMMmux|y[6]~36 (
// Equation(s):
// \Datapath|IMMmux|y[6]~36_combout  = ( \Datapath|regFile|RAM~308_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & (((!\Datapath|IMMmux|y[6]~16_combout  & 
// !\Datapath|extend|extendedImmediate[4]~2_combout )))) ) ) # ( !\Datapath|regFile|RAM~308_combout  & ( (\Controller|Selector8~5_combout  & (!\Datapath|IMMmux|y[6]~16_combout  & !\Datapath|extend|extendedImmediate[4]~2_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\Datapath|IMMmux|y[6]~16_combout ),
	.datad(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[6]~36 .extended_lut = "off";
defparam \Datapath|IMMmux|y[6]~36 .lut_mask = 64'h3000300074447444;
defparam \Datapath|IMMmux|y[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \Datapath|IMMmux|y[5]~35 (
// Equation(s):
// \Datapath|IMMmux|y[5]~35_combout  = ( \Datapath|extend|extendedImmediate[4]~2_combout  & ( \Datapath|regFile|RAM~286_combout  & ( (\Datapath|regFile|WideOr0~combout  & !\Controller|Selector8~5_combout ) ) ) ) # ( 
// !\Datapath|extend|extendedImmediate[4]~2_combout  & ( \Datapath|regFile|RAM~286_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|extend|extendedImmediate[5]~5_combout 
// ))) ) ) ) # ( !\Datapath|extend|extendedImmediate[4]~2_combout  & ( !\Datapath|regFile|RAM~286_combout  & ( (\Controller|Selector8~5_combout  & \Datapath|extend|extendedImmediate[5]~5_combout ) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\Datapath|extend|extendedImmediate[5]~5_combout ),
	.datad(gnd),
	.datae(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[5]~35 .extended_lut = "off";
defparam \Datapath|IMMmux|y[5]~35 .lut_mask = 64'h0303000047474444;
defparam \Datapath|IMMmux|y[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \Datapath|IMMmux|y[4]~34 (
// Equation(s):
// \Datapath|IMMmux|y[4]~34_combout  = ( \Datapath|regFile|RAM~287_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & (((!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// \Datapath|extend|extendedImmediate[4]~4_combout )))) ) ) # ( !\Datapath|regFile|RAM~287_combout  & ( (\Controller|Selector8~5_combout  & (!\Datapath|extend|extendedImmediate[4]~2_combout  & \Datapath|extend|extendedImmediate[4]~4_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datad(!\Datapath|extend|extendedImmediate[4]~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[4]~34 .extended_lut = "off";
defparam \Datapath|IMMmux|y[4]~34 .lut_mask = 64'h0030003044744474;
defparam \Datapath|IMMmux|y[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \Datapath|IMMmux|y[3]~4 (
// Equation(s):
// \Datapath|IMMmux|y[3]~4_combout  = ( \Controller|currentstate [7] & ( \InstructionDecoder|immediate~1_combout  & ( (!\Controller|Selector8~1_combout  & (!\Controller|Selector8~3_combout  & ((\Controller|Selector8~4_combout )))) # 
// (\Controller|Selector8~1_combout  & (((!\Controller|Selector8~3_combout  & \Controller|Selector8~4_combout )) # (\Controller|Selector8~0_combout ))) ) ) )

	.dataa(!\Controller|Selector8~1_combout ),
	.datab(!\Controller|Selector8~3_combout ),
	.datac(!\Controller|Selector8~0_combout ),
	.datad(!\Controller|Selector8~4_combout ),
	.datae(!\Controller|currentstate [7]),
	.dataf(!\InstructionDecoder|immediate~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[3]~4 .extended_lut = "off";
defparam \Datapath|IMMmux|y[3]~4 .lut_mask = 64'h00000000000005CD;
defparam \Datapath|IMMmux|y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \Datapath|IMMmux|y[3]~37 (
// Equation(s):
// \Datapath|IMMmux|y[3]~37_combout  = ( \Datapath|IMMmux|y[3]~4_combout  & ( \Datapath|regFile|RAM~282_combout  ) ) # ( !\Datapath|IMMmux|y[3]~4_combout  & ( \Datapath|regFile|RAM~282_combout  & ( \Datapath|IMMmux|y[15]~1_combout  ) ) ) # ( 
// \Datapath|IMMmux|y[3]~4_combout  & ( !\Datapath|regFile|RAM~282_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[3]~4_combout ),
	.dataf(!\Datapath|regFile|RAM~282_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[3]~37 .extended_lut = "off";
defparam \Datapath|IMMmux|y[3]~37 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \Datapath|IMMmux|y[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \Datapath|regFile|rd2[3]~5 (
// Equation(s):
// \Datapath|regFile|rd2[3]~5_combout  = ( \Datapath|regFile|RAM~334_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~334_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[3]~5 .extended_lut = "off";
defparam \Datapath|regFile|rd2[3]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \Datapath|IMMmux|y[2]~25 (
// Equation(s):
// \Datapath|IMMmux|y[2]~25_combout  = ( \Datapath|IMMmux|y[2]~2_combout  & ( \Datapath|regFile|RAM~279_combout  ) ) # ( !\Datapath|IMMmux|y[2]~2_combout  & ( \Datapath|regFile|RAM~279_combout  & ( \Datapath|IMMmux|y[15]~1_combout  ) ) ) # ( 
// \Datapath|IMMmux|y[2]~2_combout  & ( !\Datapath|regFile|RAM~279_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[2]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[2]~25 .extended_lut = "off";
defparam \Datapath|IMMmux|y[2]~25 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \Datapath|IMMmux|y[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \Datapath|ALu|Add0~1 (
// Equation(s):
// \Datapath|ALu|Add0~1_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[1]~19_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[1]~19_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[1]~0_combout  ) + ( \Datapath|ALu|Add0~10  ))
// \Datapath|ALu|Add0~2  = CARRY(( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[1]~19_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[1]~19_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[1]~0_combout  ) + ( \Datapath|ALu|Add0~10  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|IMMmux|y[1]~19_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[1]~0_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~1_sumout ),
	.cout(\Datapath|ALu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~1 .extended_lut = "off";
defparam \Datapath|ALu|Add0~1 .lut_mask = 64'h0000FF00000011E1;
defparam \Datapath|ALu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \Datapath|ALu|Add0~5 (
// Equation(s):
// \Datapath|ALu|Add0~5_sumout  = SUM(( \Datapath|regFile|rd2[2]~1_combout  ) + ( (!\Controller|Selector11~4_combout  & (((\Datapath|IMMmux|y[2]~25_combout  & !\Controller|Decoder1~3_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[2]~25_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~2  ))
// \Datapath|ALu|Add0~6  = CARRY(( \Datapath|regFile|rd2[2]~1_combout  ) + ( (!\Controller|Selector11~4_combout  & (((\Datapath|IMMmux|y[2]~25_combout  & !\Controller|Decoder1~3_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[2]~25_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~2  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Datapath|IMMmux|y[2]~25_combout ),
	.datad(!\Datapath|regFile|rd2[2]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~3_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~5_sumout ),
	.cout(\Datapath|ALu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~5 .extended_lut = "off";
defparam \Datapath|ALu|Add0~5 .lut_mask = 64'h0000E1EE000000FF;
defparam \Datapath|ALu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \Datapath|ALu|Add0~41 (
// Equation(s):
// \Datapath|ALu|Add0~41_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (((\Datapath|IMMmux|y[3]~37_combout )) # (\Controller|Decoder1~3_combout ))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Controller|Decoder1~3_combout  & !\Datapath|IMMmux|y[3]~37_combout ))))) ) + ( \Datapath|regFile|rd2[3]~5_combout  ) + ( \Datapath|ALu|Add0~6  ))
// \Datapath|ALu|Add0~42  = CARRY(( (!\Controller|Selector11~4_combout  & (((\Datapath|IMMmux|y[3]~37_combout )) # (\Controller|Decoder1~3_combout ))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Controller|Decoder1~3_combout  & !\Datapath|IMMmux|y[3]~37_combout ))))) ) + ( \Datapath|regFile|rd2[3]~5_combout  ) + ( \Datapath|ALu|Add0~6  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[3]~37_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[3]~5_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~41_sumout ),
	.cout(\Datapath|ALu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~41 .extended_lut = "off";
defparam \Datapath|ALu|Add0~41 .lut_mask = 64'h0000FF00000036FA;
defparam \Datapath|ALu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \Datapath|ALu|Add0~25 (
// Equation(s):
// \Datapath|ALu|Add0~25_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[4]~34_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[4]~34_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[4]~6_combout  ) + ( \Datapath|ALu|Add0~42  ))
// \Datapath|ALu|Add0~26  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[4]~34_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[4]~34_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[4]~6_combout  ) + ( \Datapath|ALu|Add0~42  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[4]~34_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[4]~6_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~25_sumout ),
	.cout(\Datapath|ALu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~25 .extended_lut = "off";
defparam \Datapath|ALu|Add0~25 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \Datapath|ALu|Add0~29 (
// Equation(s):
// \Datapath|ALu|Add0~29_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[5]~35_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[5]~35_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[5]~4_combout  ) + ( \Datapath|ALu|Add0~26  ))
// \Datapath|ALu|Add0~30  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[5]~35_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[5]~35_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[5]~4_combout  ) + ( \Datapath|ALu|Add0~26  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[5]~35_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[5]~4_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~29_sumout ),
	.cout(\Datapath|ALu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~29 .extended_lut = "off";
defparam \Datapath|ALu|Add0~29 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \Datapath|ALu|Add0~33 (
// Equation(s):
// \Datapath|ALu|Add0~33_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[6]~36_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[6]~36_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[6]~9_combout  ) + ( \Datapath|ALu|Add0~30  ))
// \Datapath|ALu|Add0~34  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[6]~36_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[6]~36_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[6]~9_combout  ) + ( \Datapath|ALu|Add0~30  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[6]~36_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[6]~9_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~33_sumout ),
	.cout(\Datapath|ALu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~33 .extended_lut = "off";
defparam \Datapath|ALu|Add0~33 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \Datapath|ALu|Add0~17 (
// Equation(s):
// \Datapath|ALu|Add0~17_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[7]~32_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[7]~32_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[7]~7_combout  ) + ( \Datapath|ALu|Add0~34  ))
// \Datapath|ALu|Add0~18  = CARRY(( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[7]~32_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[7]~32_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[7]~7_combout  ) + ( \Datapath|ALu|Add0~34  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|IMMmux|y[7]~32_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[7]~7_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~17_sumout ),
	.cout(\Datapath|ALu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~17 .extended_lut = "off";
defparam \Datapath|ALu|Add0~17 .lut_mask = 64'h0000FF00000011E1;
defparam \Datapath|ALu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \Datapath|bus|Mux8~1 (
// Equation(s):
// \Datapath|bus|Mux8~1_combout  = ( \Datapath|IMMmux|y[7]~15_combout  & ( \Datapath|ALu|Add0~17_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Datapath|regFile|rd2[7]~7_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[7]~15_combout  & ( \Datapath|ALu|Add0~17_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|regFile|rd2[7]~7_combout )))) ) ) ) # ( \Datapath|IMMmux|y[7]~15_combout  & ( !\Datapath|ALu|Add0~17_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Controller|Selector14~0_combout ) # (!\Datapath|regFile|rd2[7]~7_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[7]~15_combout  & ( !\Datapath|ALu|Add0~17_sumout  & ( (\Datapath|regFile|rd2[7]~7_combout  & (\Controller|Selector11~1_combout  & 
// \Controller|Selector13~1_combout )) ) ) )

	.dataa(!\Controller|Selector14~0_combout ),
	.datab(!\Datapath|regFile|rd2[7]~7_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Controller|Selector13~1_combout ),
	.datae(!\Datapath|IMMmux|y[7]~15_combout ),
	.dataf(!\Datapath|ALu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux8~1 .extended_lut = "off";
defparam \Datapath|bus|Mux8~1 .lut_mask = 64'h0003010EFAF3FBFE;
defparam \Datapath|bus|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \Datapath|bus|Mux11~0 (
// Equation(s):
// \Datapath|bus|Mux11~0_combout  = ( \Controller|Selector9~4_combout  & ( (!\Controller|WideOr19~1_combout  & !\Datapath|bus|Mux7~0_combout ) ) ) # ( !\Controller|Selector9~4_combout  & ( \Controller|WideOr19~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|bus|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux11~0 .extended_lut = "off";
defparam \Datapath|bus|Mux11~0 .lut_mask = 64'h0F0F0F0FF000F000;
defparam \Datapath|bus|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \Datapath|IMMmux|y[4]~8 (
// Equation(s):
// \Datapath|IMMmux|y[4]~8_combout  = ( \Datapath|extend|extendedImmediate[7]~1_combout  & ( \Controller|Selector8~6_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & \Controller|currentstate [7]) ) ) ) # ( 
// !\Datapath|extend|extendedImmediate[7]~1_combout  & ( \Controller|Selector8~6_combout  & ( (\Datapath|extend|extendedImmediate[4]~3_combout  & (!\Datapath|extend|extendedImmediate[4]~2_combout  & \Controller|currentstate [7])) ) ) ) # ( 
// \Datapath|extend|extendedImmediate[7]~1_combout  & ( !\Controller|Selector8~6_combout  & ( (\Controller|Selector8~8_combout  & (!\Datapath|extend|extendedImmediate[4]~2_combout  & \Controller|currentstate [7])) ) ) ) # ( 
// !\Datapath|extend|extendedImmediate[7]~1_combout  & ( !\Controller|Selector8~6_combout  & ( (\Datapath|extend|extendedImmediate[4]~3_combout  & (\Controller|Selector8~8_combout  & (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// \Controller|currentstate [7]))) ) ) )

	.dataa(!\Datapath|extend|extendedImmediate[4]~3_combout ),
	.datab(!\Controller|Selector8~8_combout ),
	.datac(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datad(!\Controller|currentstate [7]),
	.datae(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.dataf(!\Controller|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[4]~8 .extended_lut = "off";
defparam \Datapath|IMMmux|y[4]~8 .lut_mask = 64'h00100030005000F0;
defparam \Datapath|IMMmux|y[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Datapath|IMMmux|y[5]~7 (
// Equation(s):
// \Datapath|IMMmux|y[5]~7_combout  = ( \FetchDecoder|instruction~6_combout  & ( \Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & (\Controller|currentstate [7] & ((\Controller|Selector8~8_combout ) # 
// (\Controller|Selector8~6_combout )))) ) ) ) # ( !\FetchDecoder|instruction~6_combout  & ( \Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & (\Controller|currentstate [7] & 
// ((\Controller|Selector8~8_combout ) # (\Controller|Selector8~6_combout )))) ) ) ) # ( \FetchDecoder|instruction~6_combout  & ( !\Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// (\Controller|currentstate [7] & ((\Controller|Selector8~8_combout ) # (\Controller|Selector8~6_combout )))) ) ) )

	.dataa(!\Controller|Selector8~6_combout ),
	.datab(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datac(!\Controller|currentstate [7]),
	.datad(!\Controller|Selector8~8_combout ),
	.datae(!\FetchDecoder|instruction~6_combout ),
	.dataf(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[5]~7 .extended_lut = "off";
defparam \Datapath|IMMmux|y[5]~7 .lut_mask = 64'h0000040C040C040C;
defparam \Datapath|IMMmux|y[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~1 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~1_combout  = ( \Datapath|IMMmux|y[4]~8_combout  & ( \Datapath|IMMmux|y[5]~7_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|IMMmux|y[4]~8_combout  & ( \Datapath|IMMmux|y[5]~7_combout  & ( 
// !\Controller|Decoder1~3_combout  ) ) ) # ( \Datapath|IMMmux|y[4]~8_combout  & ( !\Datapath|IMMmux|y[5]~7_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|IMMmux|y[4]~8_combout  & ( !\Datapath|IMMmux|y[5]~7_combout  & ( 
// (\Datapath|IMMmux|y[15]~1_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|regFile|RAM~287_combout ) # (\Datapath|regFile|RAM~286_combout )))) ) ) )

	.dataa(!\Datapath|IMMmux|y[15]~1_combout ),
	.datab(!\Datapath|regFile|RAM~286_combout ),
	.datac(!\Datapath|regFile|RAM~287_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|IMMmux|y[4]~8_combout ),
	.dataf(!\Datapath|IMMmux|y[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~1 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~1 .lut_mask = 64'h1500FF00FF00FF00;
defparam \Datapath|shift|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N44
dffeas \Datapath|regFile|RAM~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~238 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N37
dffeas \Datapath|regFile|RAM~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~254 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~222feeder (
// Equation(s):
// \Datapath|regFile|RAM~222feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~222feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N13
dffeas \Datapath|regFile|RAM~222DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~222DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~222DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~222DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N50
dffeas \Datapath|regFile|RAM~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~206 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~373 (
// Equation(s):
// \Datapath|regFile|RAM~373_combout  = ( \Datapath|regFile|RAM~222DUPLICATE_q  & ( \Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~238_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~254_q )))) ) ) ) # ( !\Datapath|regFile|RAM~222DUPLICATE_q  & ( \Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout 
// )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~238_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~222DUPLICATE_q  & ( !\Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~238_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~222DUPLICATE_q  & ( !\Datapath|regFile|RAM~206_q  & ( 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~238_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~238_q ),
	.datad(!\Datapath|regFile|RAM~254_q ),
	.datae(!\Datapath|regFile|RAM~222DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~206_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~373 .extended_lut = "off";
defparam \Datapath|regFile|RAM~373 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N14
dffeas \Datapath|regFile|RAM~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~94 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~126feeder (
// Equation(s):
// \Datapath|regFile|RAM~126feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~126feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N52
dffeas \Datapath|regFile|RAM~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~126 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~110feeder (
// Equation(s):
// \Datapath|regFile|RAM~110feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~110feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N38
dffeas \Datapath|regFile|RAM~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~110 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~78feeder (
// Equation(s):
// \Datapath|regFile|RAM~78feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~78feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \Datapath|regFile|RAM~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~78 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~371 (
// Equation(s):
// \Datapath|regFile|RAM~371_combout  = ( \Datapath|regFile|RAM~110_q  & ( \Datapath|regFile|RAM~78_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~94_q )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~126_q )))) ) ) ) # ( !\Datapath|regFile|RAM~110_q  & ( \Datapath|regFile|RAM~78_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout )))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~94_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~126_q ))))) ) ) ) # ( \Datapath|regFile|RAM~110_q  & ( 
// !\Datapath|regFile|RAM~78_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~94_q )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~126_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~110_q  & ( !\Datapath|regFile|RAM~78_q  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~94_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~126_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~94_q ),
	.datac(!\Datapath|regFile|RAM~126_q ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~110_q ),
	.dataf(!\Datapath|regFile|RAM~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~371 .extended_lut = "off";
defparam \Datapath|regFile|RAM~371 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Datapath|regFile|RAM~371 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~62feeder (
// Equation(s):
// \Datapath|regFile|RAM~62feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~62feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N4
dffeas \Datapath|regFile|RAM~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~62 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \Datapath|regFile|RAM~30DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~30DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~30DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~30DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \Datapath|regFile|RAM~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~46 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~14feeder (
// Equation(s):
// \Datapath|regFile|RAM~14feeder_combout  = ( \Datapath|bus|Mux1~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~14feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N14
dffeas \Datapath|regFile|RAM~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~14 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~370 (
// Equation(s):
// \Datapath|regFile|RAM~370_combout  = ( \Datapath|regFile|RAM~46_q  & ( \Datapath|regFile|RAM~14_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~30DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~62_q ))) ) ) ) # ( !\Datapath|regFile|RAM~46_q  & ( \Datapath|regFile|RAM~14_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # 
// ((\Datapath|regFile|RAM~30DUPLICATE_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~62_q ))) ) ) ) # ( \Datapath|regFile|RAM~46_q  & ( !\Datapath|regFile|RAM~14_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~30DUPLICATE_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # 
// ((\Datapath|regFile|RAM~62_q )))) ) ) ) # ( !\Datapath|regFile|RAM~46_q  & ( !\Datapath|regFile|RAM~14_q  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~30DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~62_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~62_q ),
	.datad(!\Datapath|regFile|RAM~30DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~46_q ),
	.dataf(!\Datapath|regFile|RAM~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~370 .extended_lut = "off";
defparam \Datapath|regFile|RAM~370 .lut_mask = 64'h0123456789ABCDEF;
defparam \Datapath|regFile|RAM~370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N53
dffeas \Datapath|regFile|RAM~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~190 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N2
dffeas \Datapath|regFile|RAM~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~158 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N10
dffeas \Datapath|regFile|RAM~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~142 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~372 (
// Equation(s):
// \Datapath|regFile|RAM~372_combout  = ( \Datapath|regFile|RAM~158_q  & ( \Datapath|regFile|RAM~142_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~174_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~190_q )))) ) ) ) # ( !\Datapath|regFile|RAM~158_q  & ( \Datapath|regFile|RAM~142_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~174_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~190_q ))))) ) ) ) # ( \Datapath|regFile|RAM~158_q  & ( 
// !\Datapath|regFile|RAM~142_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~174_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~190_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~158_q  & ( !\Datapath|regFile|RAM~142_q  & ( (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~174_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~190_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~174_q ),
	.datad(!\Datapath|regFile|RAM~190_q ),
	.datae(!\Datapath|regFile|RAM~158_q ),
	.dataf(!\Datapath|regFile|RAM~142_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~372 .extended_lut = "off";
defparam \Datapath|regFile|RAM~372 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~374 (
// Equation(s):
// \Datapath|regFile|RAM~374_combout  = ( \Datapath|regFile|RAM~370_combout  & ( \Datapath|regFile|RAM~372_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~371_combout ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~373_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~370_combout  & ( \Datapath|regFile|RAM~372_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// (((\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~371_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~373_combout )))) ) ) ) # ( \Datapath|regFile|RAM~370_combout  & ( !\Datapath|regFile|RAM~372_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~371_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~373_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~370_combout  & ( !\Datapath|regFile|RAM~372_combout  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~371_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout 
//  & (\Datapath|regFile|RAM~373_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\Datapath|regFile|RAM~373_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datad(!\Datapath|regFile|RAM~371_combout ),
	.datae(!\Datapath|regFile|RAM~370_combout ),
	.dataf(!\Datapath|regFile|RAM~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~374 .extended_lut = "off";
defparam \Datapath|regFile|RAM~374 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Datapath|regFile|RAM~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \Datapath|regFile|rd2[14]~13 (
// Equation(s):
// \Datapath|regFile|rd2[14]~13_combout  = ( \Datapath|regFile|RAM~374_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~374_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[14]~13 .extended_lut = "off";
defparam \Datapath|regFile|rd2[14]~13 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \Datapath|bus|Mux3~9 (
// Equation(s):
// \Datapath|bus|Mux3~9_combout  = ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & !\Controller|WideOr19~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~9 .extended_lut = "off";
defparam \Datapath|bus|Mux3~9 .lut_mask = 64'h0000000030303030;
defparam \Datapath|bus|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \Datapath|bus|Mux3~10 (
// Equation(s):
// \Datapath|bus|Mux3~10_combout  = ( !\Controller|busOp[2]~0_combout  & ( (!\Controller|WideOr19~1_combout  & !\Controller|Selector9~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(gnd),
	.dataf(!\Controller|busOp[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~10 .extended_lut = "off";
defparam \Datapath|bus|Mux3~10 .lut_mask = 64'hF000F00000000000;
defparam \Datapath|bus|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \Datapath|IMMmux|y[14]~30 (
// Equation(s):
// \Datapath|IMMmux|y[14]~30_combout  = ( \Datapath|regFile|RAM~265_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & ((\Datapath|regFile|WideOr0~combout ))) # (\Controller|Selector8~5_combout  & 
// (\Datapath|IMMmux|y[10]~6_combout )))) ) ) # ( !\Datapath|regFile|RAM~265_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & (!\Controller|Decoder1~3_combout  & \Controller|Selector8~5_combout )) ) )

	.dataa(!\Datapath|IMMmux|y[10]~6_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[14]~30 .extended_lut = "off";
defparam \Datapath|IMMmux|y[14]~30 .lut_mask = 64'h0050005030503050;
defparam \Datapath|IMMmux|y[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \Datapath|IMMmux|y[0]~20 (
// Equation(s):
// \Datapath|IMMmux|y[0]~20_combout  = ( \Datapath|regFile|RAM~314_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & (((!\InstructionDecoder|regAddA[1]~5_combout  & 
// \FetchDecoder|instruction~0_combout )))) ) ) # ( !\Datapath|regFile|RAM~314_combout  & ( (\Controller|Selector8~5_combout  & (!\InstructionDecoder|regAddA[1]~5_combout  & \FetchDecoder|instruction~0_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~5_combout ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[0]~20 .extended_lut = "off";
defparam \Datapath|IMMmux|y[0]~20 .lut_mask = 64'h0030003044744474;
defparam \Datapath|IMMmux|y[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N57
cyclonev_lcell_comb \Datapath|bus|Mux3~3 (
// Equation(s):
// \Datapath|bus|Mux3~3_combout  = ( !\Datapath|IMMmux|y[0]~20_combout  & ( (!\Datapath|IMMmux|y[2]~25_combout  & !\Datapath|IMMmux|y[1]~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|IMMmux|y[2]~25_combout ),
	.datad(!\Datapath|IMMmux|y[1]~19_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~3 .extended_lut = "off";
defparam \Datapath|bus|Mux3~3 .lut_mask = 64'hF000F00000000000;
defparam \Datapath|bus|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \Datapath|bus|Mux3~8 (
// Equation(s):
// \Datapath|bus|Mux3~8_combout  = ( \Datapath|bus|Mux3~1_combout  & ( (\Controller|WideOr19~1_combout  & (\Controller|Selector9~4_combout  & ((\Datapath|bus|Mux3~3_combout ) # (\Controller|busOp[2]~0_combout )))) ) ) # ( !\Datapath|bus|Mux3~1_combout  & ( 
// (\Controller|WideOr19~1_combout  & (\Controller|busOp[2]~0_combout  & \Controller|Selector9~4_combout )) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Datapath|bus|Mux3~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~8 .extended_lut = "off";
defparam \Datapath|bus|Mux3~8 .lut_mask = 64'h0101010101050105;
defparam \Datapath|bus|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \Datapath|bus|Mux1~5 (
// Equation(s):
// \Datapath|bus|Mux1~5_combout  = ( \Datapath|IMMmux|y[14]~30_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[14]~13_combout  & (!\Datapath|bus|Mux3~10_combout  & ((!\Datapath|pc|pcAddress [14]) # (!\Datapath|bus|Mux3~9_combout )))) ) 
// ) ) # ( !\Datapath|IMMmux|y[14]~30_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[14]~13_combout  & ((!\Datapath|pc|pcAddress [14]) # (!\Datapath|bus|Mux3~9_combout ))) ) ) ) # ( \Datapath|IMMmux|y[14]~30_combout  & ( 
// !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|bus|Mux3~10_combout  & ((!\Datapath|pc|pcAddress [14]) # (!\Datapath|bus|Mux3~9_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[14]~30_combout  & ( !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|pc|pcAddress [14]) 
// # (!\Datapath|bus|Mux3~9_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[14]~13_combout ),
	.datab(!\Datapath|pc|pcAddress [14]),
	.datac(!\Datapath|bus|Mux3~9_combout ),
	.datad(!\Datapath|bus|Mux3~10_combout ),
	.datae(!\Datapath|IMMmux|y[14]~30_combout ),
	.dataf(!\Datapath|bus|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~5 .extended_lut = "off";
defparam \Datapath|bus|Mux1~5 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \Datapath|bus|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \Datapath|bus|Mux3~4 (
// Equation(s):
// \Datapath|bus|Mux3~4_combout  = ( \Datapath|bus|Mux3~1_combout  & ( (!\Controller|busOp[2]~0_combout  & (\Controller|Selector9~4_combout  & ((!\Controller|WideOr19~1_combout ) # (!\Datapath|bus|Mux3~3_combout )))) ) ) # ( !\Datapath|bus|Mux3~1_combout  & 
// ( (!\Controller|busOp[2]~0_combout  & \Controller|Selector9~4_combout ) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Datapath|bus|Mux3~3_combout ),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~4 .extended_lut = "off";
defparam \Datapath|bus|Mux3~4 .lut_mask = 64'h00CC00CC00C800C8;
defparam \Datapath|bus|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \Datapath|pc|Add0~45 (
// Equation(s):
// \Datapath|pc|Add0~45_sumout  = SUM(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|pcAddress [8] ) + ( \Datapath|pc|Add0~42  ))
// \Datapath|pc|Add0~46  = CARRY(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & ((\FetchDecoder|instruction~3_combout 
// )))) ) + ( \Datapath|pc|pcAddress [8] ) + ( \Datapath|pc|Add0~42  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [8]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~45_sumout ),
	.cout(\Datapath|pc|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~45 .extended_lut = "off";
defparam \Datapath|pc|Add0~45 .lut_mask = 64'h0000FF0000000C2E;
defparam \Datapath|pc|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \Datapath|regFile|RAM~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~168 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \Datapath|regFile|RAM~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~152 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \Datapath|regFile|RAM~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~184 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~433 (
// Equation(s):
// \Datapath|regFile|RAM~433_combout  = ( \Datapath|regFile|RAM~152_q  & ( \Datapath|regFile|RAM~184_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ))) # 
// (\Datapath|regFile|RAM~168_q ) ) ) ) # ( !\Datapath|regFile|RAM~152_q  & ( \Datapath|regFile|RAM~184_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # (\Datapath|regFile|RAM~168_q ))) ) ) ) # ( \Datapath|regFile|RAM~152_q  & ( !\Datapath|regFile|RAM~184_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~168_q  & ((!\InstructionDecoder|Equal0~0_combout ) # (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~152_q  & ( !\Datapath|regFile|RAM~184_q  & ( 
// (!\InstructionDecoder|Equal0~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~168_q )))) # (\InstructionDecoder|Equal0~0_combout  & (!\InstructionDecoder|regAddA[1]~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~168_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Datapath|regFile|RAM~168_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~152_q ),
	.dataf(!\Datapath|regFile|RAM~184_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~433 .extended_lut = "off";
defparam \Datapath|regFile|RAM~433 .lut_mask = 64'hEE0EFF0EEE1FFF1F;
defparam \Datapath|regFile|RAM~433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \Datapath|regFile|RAM~136DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~136DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~136DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~136DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~499 (
// Equation(s):
// \Datapath|regFile|RAM~499_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~136DUPLICATE_q )))) # (\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~136DUPLICATE_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~136DUPLICATE_q )) # 
// (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~433_combout ))))))) ) ) # ( \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~168_q )))) # (\InstructionDecoder|Equal0~0_combout 
//  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~168_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~168_q )) # (\FetchDecoder|instruction~0_combout  & 
// ((\Datapath|regFile|RAM~433_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Datapath|regFile|RAM~168_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~433_combout ),
	.datag(!\Datapath|regFile|RAM~136DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~499 .extended_lut = "on";
defparam \Datapath|regFile|RAM~499 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~499 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N44
dffeas \Datapath|regFile|RAM~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~40 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \Datapath|regFile|RAM~24DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~24DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~24DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~24DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N10
dffeas \Datapath|regFile|RAM~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~56 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~431 (
// Equation(s):
// \Datapath|regFile|RAM~431_combout  = ( \Datapath|regFile|RAM~24DUPLICATE_q  & ( \Datapath|regFile|RAM~56_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) # 
// (\Datapath|regFile|RAM~40_q ) ) ) ) # ( !\Datapath|regFile|RAM~24DUPLICATE_q  & ( \Datapath|regFile|RAM~56_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~40_q ))) ) ) ) # ( \Datapath|regFile|RAM~24DUPLICATE_q  & ( !\Datapath|regFile|RAM~56_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~40_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~24DUPLICATE_q  & ( !\Datapath|regFile|RAM~56_q  & ( 
// (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~40_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~40_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~40_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~24DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~431 .extended_lut = "off";
defparam \Datapath|regFile|RAM~431 .lut_mask = 64'hEE0EFF0EEE1FFF1F;
defparam \Datapath|regFile|RAM~431 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \Datapath|regFile|RAM~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~8 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~507 (
// Equation(s):
// \Datapath|regFile|RAM~507_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~8_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & 
// (\Datapath|regFile|RAM~8_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~8_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~431_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~40_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~40_q )) # 
// (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~40_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~431_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Datapath|regFile|RAM~40_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~431_combout ),
	.datag(!\Datapath|regFile|RAM~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~507 .extended_lut = "on";
defparam \Datapath|regFile|RAM~507 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~507 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~232feeder (
// Equation(s):
// \Datapath|regFile|RAM~232feeder_combout  = ( \Datapath|bus|Mux7~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~232feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N14
dffeas \Datapath|regFile|RAM~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~232 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~248feeder (
// Equation(s):
// \Datapath|regFile|RAM~248feeder_combout  = ( \Datapath|bus|Mux7~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~248feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N56
dffeas \Datapath|regFile|RAM~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~248 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~216feeder (
// Equation(s):
// \Datapath|regFile|RAM~216feeder_combout  = ( \Datapath|bus|Mux7~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~216feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N32
dffeas \Datapath|regFile|RAM~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~216 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~434 (
// Equation(s):
// \Datapath|regFile|RAM~434_combout  = ( \Datapath|regFile|RAM~248_q  & ( \Datapath|regFile|RAM~216_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) # 
// (\Datapath|regFile|RAM~232_q ) ) ) ) # ( !\Datapath|regFile|RAM~248_q  & ( \Datapath|regFile|RAM~216_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~232_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~248_q  & ( !\Datapath|regFile|RAM~216_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout 
// )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~232_q ))) ) ) ) # ( !\Datapath|regFile|RAM~248_q  & ( !\Datapath|regFile|RAM~216_q  & ( 
// (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~232_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~232_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~232_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~248_q ),
	.dataf(!\Datapath|regFile|RAM~216_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~434 .extended_lut = "off";
defparam \Datapath|regFile|RAM~434 .lut_mask = 64'hEE0EEE1FFF0EFF1F;
defparam \Datapath|regFile|RAM~434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N20
dffeas \Datapath|regFile|RAM~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~200 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~495 (
// Equation(s):
// \Datapath|regFile|RAM~495_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~200_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & 
// (\Datapath|regFile|RAM~200_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~200_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~434_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~232_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~232_q )) # 
// (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~232_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~434_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Datapath|regFile|RAM~232_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~434_combout ),
	.datag(!\Datapath|regFile|RAM~200_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~495 .extended_lut = "on";
defparam \Datapath|regFile|RAM~495 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~495 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \Datapath|regFile|RAM~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~104 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~120feeder (
// Equation(s):
// \Datapath|regFile|RAM~120feeder_combout  = ( \Datapath|bus|Mux7~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~120feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N32
dffeas \Datapath|regFile|RAM~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~120 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \Datapath|regFile|RAM~88DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~88DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~88DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~88DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~432 (
// Equation(s):
// \Datapath|regFile|RAM~432_combout  = ( \Datapath|regFile|RAM~104_q  & ( \Datapath|regFile|RAM~88DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # 
// (\Datapath|regFile|RAM~120_q ))) ) ) ) # ( !\Datapath|regFile|RAM~104_q  & ( \Datapath|regFile|RAM~88DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & (\InstructionDecoder|Equal0~0_combout  & 
// \Datapath|regFile|RAM~120_q ))) ) ) ) # ( \Datapath|regFile|RAM~104_q  & ( !\Datapath|regFile|RAM~88DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # ((\InstructionDecoder|regAddA[1]~2_combout  & 
// \Datapath|regFile|RAM~120_q ))) ) ) ) # ( !\Datapath|regFile|RAM~104_q  & ( !\Datapath|regFile|RAM~88DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|regAddA[1]~2_combout )) # (\InstructionDecoder|regAddA[1]~0_combout  
// & ((!\InstructionDecoder|regAddA[1]~2_combout  & (!\InstructionDecoder|Equal0~0_combout )) # (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout  & \Datapath|regFile|RAM~120_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(!\Datapath|regFile|RAM~120_q ),
	.datae(!\Datapath|regFile|RAM~104_q ),
	.dataf(!\Datapath|regFile|RAM~88DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~432 .extended_lut = "off";
defparam \Datapath|regFile|RAM~432 .lut_mask = 64'hC8C9FAFBCCCDFEFF;
defparam \Datapath|regFile|RAM~432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~72feeder (
// Equation(s):
// \Datapath|regFile|RAM~72feeder_combout  = ( \Datapath|bus|Mux7~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~72feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N52
dffeas \Datapath|regFile|RAM~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~72 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~503 (
// Equation(s):
// \Datapath|regFile|RAM~503_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~72_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~72_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~72_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~432_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~104_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~104_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~104_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~432_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~104_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~432_combout ),
	.datag(!\Datapath|regFile|RAM~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~503 .extended_lut = "on";
defparam \Datapath|regFile|RAM~503 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~503 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~283 (
// Equation(s):
// \Datapath|regFile|RAM~283_combout  = ( \Datapath|regFile|RAM~495_combout  & ( \Datapath|regFile|RAM~503_combout  & ( ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~507_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (\Datapath|regFile|RAM~499_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~495_combout  & ( \Datapath|regFile|RAM~503_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~507_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~499_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (((!\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~495_combout  & ( !\Datapath|regFile|RAM~503_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~507_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~499_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~495_combout  & ( !\Datapath|regFile|RAM~503_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~507_combout ))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~499_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~499_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~507_combout ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~495_combout ),
	.dataf(!\Datapath|regFile|RAM~503_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~283 .extended_lut = "off";
defparam \Datapath|regFile|RAM~283 .lut_mask = 64'h0C440C773F443F77;
defparam \Datapath|regFile|RAM~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N21
cyclonev_lcell_comb \Datapath|pc|Add1~41 (
// Equation(s):
// \Datapath|pc|Add1~41_sumout  = SUM(( \Datapath|pc|pcAddress [7] ) + ( GND ) + ( \Datapath|pc|Add1~38  ))
// \Datapath|pc|Add1~42  = CARRY(( \Datapath|pc|pcAddress [7] ) + ( GND ) + ( \Datapath|pc|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~41_sumout ),
	.cout(\Datapath|pc|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~41 .extended_lut = "off";
defparam \Datapath|pc|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N24
cyclonev_lcell_comb \Datapath|pc|Add1~45 (
// Equation(s):
// \Datapath|pc|Add1~45_sumout  = SUM(( \Datapath|pc|pcAddress [8] ) + ( GND ) + ( \Datapath|pc|Add1~42  ))
// \Datapath|pc|Add1~46  = CARRY(( \Datapath|pc|pcAddress [8] ) + ( GND ) + ( \Datapath|pc|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~45_sumout ),
	.cout(\Datapath|pc|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~45 .extended_lut = "off";
defparam \Datapath|pc|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \Datapath|pc|pcAddress~35 (
// Equation(s):
// \Datapath|pc|pcAddress~35_combout  = ( \Datapath|pc|pcAddress[15]~12_combout  & ( \Controller|Decoder1~6_combout  & ( \Datapath|pc|Add0~45_sumout  ) ) ) # ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Controller|Decoder1~6_combout  & ( 
// \Datapath|pc|Add1~45_sumout  ) ) ) # ( \Datapath|pc|pcAddress[15]~12_combout  & ( !\Controller|Decoder1~6_combout  & ( (\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~283_combout ) ) ) ) # ( !\Datapath|pc|pcAddress[15]~12_combout  & ( 
// !\Controller|Decoder1~6_combout  & ( \Datapath|pc|Add1~45_sumout  ) ) )

	.dataa(!\Datapath|pc|Add0~45_sumout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|regFile|RAM~283_combout ),
	.datad(!\Datapath|pc|Add1~45_sumout ),
	.datae(!\Datapath|pc|pcAddress[15]~12_combout ),
	.dataf(!\Controller|Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~35 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~35 .lut_mask = 64'h00FF030300FF5555;
defparam \Datapath|pc|pcAddress~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \Datapath|pc|pcAddress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[8] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \TopMultiplexer|y~10 (
// Equation(s):
// \TopMultiplexer|y~10_combout  = ( \Datapath|regFile|RAM~283_combout  & ( \Controller|Decoder1~1_combout  & ( (!\Controller|currentstate [6] & ((!\Controller|Decoder1~0_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Decoder1~0_combout  & 
// ((\Datapath|pc|pcAddress [8]))))) # (\Controller|currentstate [6] & (((\Datapath|regFile|WideOr0~combout )))) ) ) ) # ( !\Datapath|regFile|RAM~283_combout  & ( \Controller|Decoder1~1_combout  & ( (!\Controller|currentstate [6] & 
// (\Controller|Decoder1~0_combout  & \Datapath|pc|pcAddress [8])) ) ) ) # ( \Datapath|regFile|RAM~283_combout  & ( !\Controller|Decoder1~1_combout  & ( \Datapath|regFile|WideOr0~combout  ) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Datapath|pc|pcAddress [8]),
	.datae(!\Datapath|regFile|RAM~283_combout ),
	.dataf(!\Controller|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~10 .extended_lut = "off";
defparam \TopMultiplexer|y~10 .lut_mask = 64'h00000F0F00220D2F;
defparam \TopMultiplexer|y~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \TopMultiplexer|y~11 (
// Equation(s):
// \TopMultiplexer|y~11_combout  = ( \Datapath|regFile|RAM~303_combout  & ( \Datapath|pc|pcAddress [9] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|regFile|RAM~303_combout  & ( \Datapath|pc|pcAddress [9] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~303_combout  & ( !\Datapath|pc|pcAddress [9] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|regFile|RAM~303_combout ),
	.dataf(!\Datapath|pc|pcAddress [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~11 .extended_lut = "off";
defparam \TopMultiplexer|y~11 .lut_mask = 64'h00000E0F11001F0F;
defparam \TopMultiplexer|y~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N27
cyclonev_lcell_comb \Datapath|bus|Mux5~1 (
// Equation(s):
// \Datapath|bus|Mux5~1_combout  = ( \Datapath|bus|Mux15~0_combout  & ( (\Controller|Selector9~4_combout  & !\Datapath|bus|Mux7~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|Selector9~4_combout ),
	.datac(gnd),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~1 .extended_lut = "off";
defparam \Datapath|bus|Mux5~1 .lut_mask = 64'h0000000033003300;
defparam \Datapath|bus|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_cout  = CARRY(( \VGAControl|hCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~30 .extended_lut = "off";
defparam \Add0~30 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N3
cyclonev_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_cout  = CARRY(( \VGAControl|hCount [1] ) + ( VCC ) + ( \Add0~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~22 .extended_lut = "off";
defparam \Add0~22 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \VGAControl|hCount [2] ) + ( VCC ) + ( \Add0~22_cout  ))
// \Add0~2  = CARRY(( \VGAControl|hCount [2] ) + ( VCC ) + ( \Add0~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N9
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \VGAControl|hCount [3] ) + ( VCC ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \VGAControl|hCount [3] ) + ( VCC ) + ( \Add0~2  ))

	.dataa(!\VGAControl|hCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \VGAControl|hCount [4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \VGAControl|hCount [4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \VGAControl|hCount [5] ) + ( VCC ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \VGAControl|hCount [5] ) + ( VCC ) + ( \Add0~10  ))

	.dataa(!\VGAControl|hCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \VGAControl|hCount [6] ) + ( VCC ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \VGAControl|hCount [6] ) + ( VCC ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \VGAControl|hCount [7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~26  = CARRY(( \VGAControl|hCount [7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\VGAControl|hCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \BitGen|Add1~5 (
// Equation(s):
// \BitGen|Add1~5_sumout  = SUM(( !\VGAControl|vCount [0] $ (!\Add0~25_sumout ) ) + ( !VCC ) + ( !VCC ))
// \BitGen|Add1~6  = CARRY(( !\VGAControl|vCount [0] $ (!\Add0~25_sumout ) ) + ( !VCC ) + ( !VCC ))
// \BitGen|Add1~7  = SHARE((\VGAControl|vCount [0] & \Add0~25_sumout ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [0]),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add1~5_sumout ),
	.cout(\BitGen|Add1~6 ),
	.shareout(\BitGen|Add1~7 ));
// synopsys translate_off
defparam \BitGen|Add1~5 .extended_lut = "off";
defparam \BitGen|Add1~5 .lut_mask = 64'h0000030300003C3C;
defparam \BitGen|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \VGAControl|hCount [8] ) + ( VCC ) + ( \Add0~26  ))
// \Add0~34  = CARRY(( \VGAControl|hCount [8] ) + ( VCC ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\VGAControl|hCount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000000000003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \BitGen|Add0~1 (
// Equation(s):
// \BitGen|Add0~1_sumout  = SUM(( \Add0~33_sumout  ) + ( VCC ) + ( !VCC ))
// \BitGen|Add0~2  = CARRY(( \Add0~33_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~1_sumout ),
	.cout(\BitGen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~1 .extended_lut = "off";
defparam \BitGen|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \BitGen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \BitGen|Add1~9 (
// Equation(s):
// \BitGen|Add1~9_sumout  = SUM(( !\BitGen|Add0~1_sumout  $ (!\VGAControl|vCount [1]) ) + ( \BitGen|Add1~7  ) + ( \BitGen|Add1~6  ))
// \BitGen|Add1~10  = CARRY(( !\BitGen|Add0~1_sumout  $ (!\VGAControl|vCount [1]) ) + ( \BitGen|Add1~7  ) + ( \BitGen|Add1~6  ))
// \BitGen|Add1~11  = SHARE((\BitGen|Add0~1_sumout  & \VGAControl|vCount [1]))

	.dataa(!\BitGen|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\VGAControl|vCount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~6 ),
	.sharein(\BitGen|Add1~7 ),
	.combout(),
	.sumout(\BitGen|Add1~9_sumout ),
	.cout(\BitGen|Add1~10 ),
	.shareout(\BitGen|Add1~11 ));
// synopsys translate_off
defparam \BitGen|Add1~9 .extended_lut = "off";
defparam \BitGen|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \BitGen|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \VGAControl|hCount [9] ) + ( VCC ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \VGAControl|hCount [9] ) + ( VCC ) + ( \Add0~34  ))

	.dataa(!\VGAControl|hCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \BitGen|Add0~5 (
// Equation(s):
// \BitGen|Add0~5_sumout  = SUM(( \Add0~37_sumout  ) + ( GND ) + ( \BitGen|Add0~2  ))
// \BitGen|Add0~6  = CARRY(( \Add0~37_sumout  ) + ( GND ) + ( \BitGen|Add0~2  ))

	.dataa(!\Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~5_sumout ),
	.cout(\BitGen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~5 .extended_lut = "off";
defparam \BitGen|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \BitGen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \BitGen|Add1~13 (
// Equation(s):
// \BitGen|Add1~13_sumout  = SUM(( !\VGAControl|vCount [2] $ (!\BitGen|Add0~5_sumout  $ (\VGAControl|vCount [0])) ) + ( \BitGen|Add1~11  ) + ( \BitGen|Add1~10  ))
// \BitGen|Add1~14  = CARRY(( !\VGAControl|vCount [2] $ (!\BitGen|Add0~5_sumout  $ (\VGAControl|vCount [0])) ) + ( \BitGen|Add1~11  ) + ( \BitGen|Add1~10  ))
// \BitGen|Add1~15  = SHARE((!\VGAControl|vCount [2] & (\BitGen|Add0~5_sumout  & \VGAControl|vCount [0])) # (\VGAControl|vCount [2] & ((\VGAControl|vCount [0]) # (\BitGen|Add0~5_sumout ))))

	.dataa(!\VGAControl|vCount [2]),
	.datab(gnd),
	.datac(!\BitGen|Add0~5_sumout ),
	.datad(!\VGAControl|vCount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~10 ),
	.sharein(\BitGen|Add1~11 ),
	.combout(),
	.sumout(\BitGen|Add1~13_sumout ),
	.cout(\BitGen|Add1~14 ),
	.shareout(\BitGen|Add1~15 ));
// synopsys translate_off
defparam \BitGen|Add1~13 .extended_lut = "off";
defparam \BitGen|Add1~13 .lut_mask = 64'h0000055F00005AA5;
defparam \BitGen|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \VGAControl|hCount [10] ) + ( VCC ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \VGAControl|hCount [10] ) + ( VCC ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \BitGen|Add0~9 (
// Equation(s):
// \BitGen|Add0~9_sumout  = SUM(( \Add0~41_sumout  ) + ( GND ) + ( \BitGen|Add0~6  ))
// \BitGen|Add0~10  = CARRY(( \Add0~41_sumout  ) + ( GND ) + ( \BitGen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~9_sumout ),
	.cout(\BitGen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~9 .extended_lut = "off";
defparam \BitGen|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \BitGen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \BitGen|Add1~17 (
// Equation(s):
// \BitGen|Add1~17_sumout  = SUM(( !\VGAControl|vCount [3] $ (!\VGAControl|vCount [1] $ (\BitGen|Add0~9_sumout )) ) + ( \BitGen|Add1~15  ) + ( \BitGen|Add1~14  ))
// \BitGen|Add1~18  = CARRY(( !\VGAControl|vCount [3] $ (!\VGAControl|vCount [1] $ (\BitGen|Add0~9_sumout )) ) + ( \BitGen|Add1~15  ) + ( \BitGen|Add1~14  ))
// \BitGen|Add1~19  = SHARE((!\VGAControl|vCount [3] & (\VGAControl|vCount [1] & \BitGen|Add0~9_sumout )) # (\VGAControl|vCount [3] & ((\BitGen|Add0~9_sumout ) # (\VGAControl|vCount [1]))))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [3]),
	.datac(!\VGAControl|vCount [1]),
	.datad(!\BitGen|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~14 ),
	.sharein(\BitGen|Add1~15 ),
	.combout(),
	.sumout(\BitGen|Add1~17_sumout ),
	.cout(\BitGen|Add1~18 ),
	.shareout(\BitGen|Add1~19 ));
// synopsys translate_off
defparam \BitGen|Add1~17 .extended_lut = "off";
defparam \BitGen|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \BitGen|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \VGAControl|hCount [11] ) + ( VCC ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \VGAControl|hCount [11] ) + ( VCC ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \BitGen|Add0~13 (
// Equation(s):
// \BitGen|Add0~13_sumout  = SUM(( \Add0~45_sumout  ) + ( GND ) + ( \BitGen|Add0~10  ))
// \BitGen|Add0~14  = CARRY(( \Add0~45_sumout  ) + ( GND ) + ( \BitGen|Add0~10  ))

	.dataa(!\Add0~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~13_sumout ),
	.cout(\BitGen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~13 .extended_lut = "off";
defparam \BitGen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \BitGen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \BitGen|Add1~21 (
// Equation(s):
// \BitGen|Add1~21_sumout  = SUM(( !\VGAControl|vCount [4] $ (!\VGAControl|vCount [2] $ (\BitGen|Add0~13_sumout )) ) + ( \BitGen|Add1~19  ) + ( \BitGen|Add1~18  ))
// \BitGen|Add1~22  = CARRY(( !\VGAControl|vCount [4] $ (!\VGAControl|vCount [2] $ (\BitGen|Add0~13_sumout )) ) + ( \BitGen|Add1~19  ) + ( \BitGen|Add1~18  ))
// \BitGen|Add1~23  = SHARE((!\VGAControl|vCount [4] & (\VGAControl|vCount [2] & \BitGen|Add0~13_sumout )) # (\VGAControl|vCount [4] & ((\BitGen|Add0~13_sumout ) # (\VGAControl|vCount [2]))))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [4]),
	.datac(!\VGAControl|vCount [2]),
	.datad(!\BitGen|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~18 ),
	.sharein(\BitGen|Add1~19 ),
	.combout(),
	.sumout(\BitGen|Add1~21_sumout ),
	.cout(\BitGen|Add1~22 ),
	.shareout(\BitGen|Add1~23 ));
// synopsys translate_off
defparam \BitGen|Add1~21 .extended_lut = "off";
defparam \BitGen|Add1~21 .lut_mask = 64'h0000033F00003CC3;
defparam \BitGen|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \VGAControl|hCount [12] ) + ( VCC ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \VGAControl|hCount [12] ) + ( VCC ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \BitGen|Add0~17 (
// Equation(s):
// \BitGen|Add0~17_sumout  = SUM(( \Add0~49_sumout  ) + ( VCC ) + ( \BitGen|Add0~14  ))
// \BitGen|Add0~18  = CARRY(( \Add0~49_sumout  ) + ( VCC ) + ( \BitGen|Add0~14  ))

	.dataa(gnd),
	.datab(!\Add0~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~17_sumout ),
	.cout(\BitGen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~17 .extended_lut = "off";
defparam \BitGen|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \BitGen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \BitGen|Add1~25 (
// Equation(s):
// \BitGen|Add1~25_sumout  = SUM(( !\VGAControl|vCount [5] $ (!\VGAControl|vCount [3] $ (\BitGen|Add0~17_sumout )) ) + ( \BitGen|Add1~23  ) + ( \BitGen|Add1~22  ))
// \BitGen|Add1~26  = CARRY(( !\VGAControl|vCount [5] $ (!\VGAControl|vCount [3] $ (\BitGen|Add0~17_sumout )) ) + ( \BitGen|Add1~23  ) + ( \BitGen|Add1~22  ))
// \BitGen|Add1~27  = SHARE((!\VGAControl|vCount [5] & (\VGAControl|vCount [3] & \BitGen|Add0~17_sumout )) # (\VGAControl|vCount [5] & ((\BitGen|Add0~17_sumout ) # (\VGAControl|vCount [3]))))

	.dataa(!\VGAControl|vCount [5]),
	.datab(gnd),
	.datac(!\VGAControl|vCount [3]),
	.datad(!\BitGen|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~22 ),
	.sharein(\BitGen|Add1~23 ),
	.combout(),
	.sumout(\BitGen|Add1~25_sumout ),
	.cout(\BitGen|Add1~26 ),
	.shareout(\BitGen|Add1~27 ));
// synopsys translate_off
defparam \BitGen|Add1~25 .extended_lut = "off";
defparam \BitGen|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \BitGen|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \VGAControl|hCount [13] ) + ( VCC ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \VGAControl|hCount [13] ) + ( VCC ) + ( \Add0~50  ))

	.dataa(!\VGAControl|hCount [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000000000005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \BitGen|Add0~21 (
// Equation(s):
// \BitGen|Add0~21_sumout  = SUM(( \Add0~53_sumout  ) + ( VCC ) + ( \BitGen|Add0~18  ))
// \BitGen|Add0~22  = CARRY(( \Add0~53_sumout  ) + ( VCC ) + ( \BitGen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~21_sumout ),
	.cout(\BitGen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~21 .extended_lut = "off";
defparam \BitGen|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \BitGen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \BitGen|Add1~29 (
// Equation(s):
// \BitGen|Add1~29_sumout  = SUM(( !\VGAControl|vCount [4] $ (!\BitGen|Add0~21_sumout  $ (\VGAControl|vCount [6])) ) + ( \BitGen|Add1~27  ) + ( \BitGen|Add1~26  ))
// \BitGen|Add1~30  = CARRY(( !\VGAControl|vCount [4] $ (!\BitGen|Add0~21_sumout  $ (\VGAControl|vCount [6])) ) + ( \BitGen|Add1~27  ) + ( \BitGen|Add1~26  ))
// \BitGen|Add1~31  = SHARE((!\VGAControl|vCount [4] & (\BitGen|Add0~21_sumout  & \VGAControl|vCount [6])) # (\VGAControl|vCount [4] & ((\VGAControl|vCount [6]) # (\BitGen|Add0~21_sumout ))))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [4]),
	.datac(!\BitGen|Add0~21_sumout ),
	.datad(!\VGAControl|vCount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~26 ),
	.sharein(\BitGen|Add1~27 ),
	.combout(),
	.sumout(\BitGen|Add1~29_sumout ),
	.cout(\BitGen|Add1~30 ),
	.shareout(\BitGen|Add1~31 ));
// synopsys translate_off
defparam \BitGen|Add1~29 .extended_lut = "off";
defparam \BitGen|Add1~29 .lut_mask = 64'h0000033F00003CC3;
defparam \BitGen|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \VGAControl|hCount [14] ) + ( VCC ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \VGAControl|hCount [14] ) + ( VCC ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGAControl|hCount [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \BitGen|Add0~25 (
// Equation(s):
// \BitGen|Add0~25_sumout  = SUM(( \Add0~57_sumout  ) + ( VCC ) + ( \BitGen|Add0~22  ))
// \BitGen|Add0~26  = CARRY(( \Add0~57_sumout  ) + ( VCC ) + ( \BitGen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~25_sumout ),
	.cout(\BitGen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~25 .extended_lut = "off";
defparam \BitGen|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \BitGen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \BitGen|Add1~33 (
// Equation(s):
// \BitGen|Add1~33_sumout  = SUM(( !\VGAControl|vCount [5] $ (!\BitGen|Add0~25_sumout  $ (\VGAControl|vCount [7])) ) + ( \BitGen|Add1~31  ) + ( \BitGen|Add1~30  ))
// \BitGen|Add1~34  = CARRY(( !\VGAControl|vCount [5] $ (!\BitGen|Add0~25_sumout  $ (\VGAControl|vCount [7])) ) + ( \BitGen|Add1~31  ) + ( \BitGen|Add1~30  ))
// \BitGen|Add1~35  = SHARE((!\VGAControl|vCount [5] & (\BitGen|Add0~25_sumout  & \VGAControl|vCount [7])) # (\VGAControl|vCount [5] & ((\VGAControl|vCount [7]) # (\BitGen|Add0~25_sumout ))))

	.dataa(!\VGAControl|vCount [5]),
	.datab(gnd),
	.datac(!\BitGen|Add0~25_sumout ),
	.datad(!\VGAControl|vCount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~30 ),
	.sharein(\BitGen|Add1~31 ),
	.combout(),
	.sumout(\BitGen|Add1~33_sumout ),
	.cout(\BitGen|Add1~34 ),
	.shareout(\BitGen|Add1~35 ));
// synopsys translate_off
defparam \BitGen|Add1~33 .extended_lut = "off";
defparam \BitGen|Add1~33 .lut_mask = 64'h0000055F00005AA5;
defparam \BitGen|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h3500350F35F035FF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout  = (!\TopMultiplexer|y~1_combout  & (!\TopMultiplexer|y~0_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ))

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1 .lut_mask = 64'h0808080808080808;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFFFAA8015400000CFC06038003";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux5~8_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \exmem|dataOut1[10]~14 (
// Equation(s):
// \exmem|dataOut1[10]~14_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[10]~14 .extended_lut = "off";
defparam \exmem|dataOut1[10]~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \exmem|dataOut1[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \FetchDecoder|memData~11 (
// Equation(s):
// \FetchDecoder|memData~11_combout  = ( \FetchDecoder|memData~11_combout  & ( \Controller|Decoder1~7_combout  ) ) # ( \FetchDecoder|memData~11_combout  & ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[10]~14_combout  & ((!\exmem|Equal0~6_combout ) 
// # (!\exmem|Equal0~7_combout ))) ) ) ) # ( !\FetchDecoder|memData~11_combout  & ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[10]~14_combout  & ((!\exmem|Equal0~6_combout ) # (!\exmem|Equal0~7_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\exmem|dataOut1[10]~14_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\FetchDecoder|memData~11_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~11 .extended_lut = "off";
defparam \FetchDecoder|memData~11 .lut_mask = 64'h0F0C0F0C0000FFFF;
defparam \FetchDecoder|memData~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \Datapath|IMMmux|y[10]~28 (
// Equation(s):
// \Datapath|IMMmux|y[10]~28_combout  = ( \Datapath|regFile|RAM~299_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & 
// ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) # ( !\Datapath|regFile|RAM~299_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & (\Controller|Selector8~5_combout  & !\Controller|Decoder1~3_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Controller|Selector8~5_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[10]~28 .extended_lut = "off";
defparam \Datapath|IMMmux|y[10]~28 .lut_mask = 64'h0300030053005300;
defparam \Datapath|IMMmux|y[10]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \Datapath|bus|Mux5~6 (
// Equation(s):
// \Datapath|bus|Mux5~6_combout  = ( \Controller|WideOr19~1_combout  & ( (!\Controller|Selector9~4_combout  & \FetchDecoder|memData~11_combout ) ) ) # ( !\Controller|WideOr19~1_combout  & ( (!\Controller|Selector9~4_combout  & 
// \Datapath|IMMmux|y[10]~28_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|Selector9~4_combout ),
	.datac(!\FetchDecoder|memData~11_combout ),
	.datad(!\Datapath|IMMmux|y[10]~28_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~6 .extended_lut = "off";
defparam \Datapath|bus|Mux5~6 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \Datapath|bus|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N27
cyclonev_lcell_comb \Datapath|pc|Add1~49 (
// Equation(s):
// \Datapath|pc|Add1~49_sumout  = SUM(( \Datapath|pc|pcAddress [9] ) + ( GND ) + ( \Datapath|pc|Add1~46  ))
// \Datapath|pc|Add1~50  = CARRY(( \Datapath|pc|pcAddress [9] ) + ( GND ) + ( \Datapath|pc|Add1~46  ))

	.dataa(!\Datapath|pc|pcAddress [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~49_sumout ),
	.cout(\Datapath|pc|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~49 .extended_lut = "off";
defparam \Datapath|pc|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath|pc|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N30
cyclonev_lcell_comb \Datapath|pc|Add1~53 (
// Equation(s):
// \Datapath|pc|Add1~53_sumout  = SUM(( \Datapath|pc|pcAddress [10] ) + ( GND ) + ( \Datapath|pc|Add1~50  ))
// \Datapath|pc|Add1~54  = CARRY(( \Datapath|pc|pcAddress [10] ) + ( GND ) + ( \Datapath|pc|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~53_sumout ),
	.cout(\Datapath|pc|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~53 .extended_lut = "off";
defparam \Datapath|pc|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \Datapath|pc|Add0~49 (
// Equation(s):
// \Datapath|pc|Add0~49_sumout  = SUM(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|pcAddress [9] ) + ( \Datapath|pc|Add0~46  ))
// \Datapath|pc|Add0~50  = CARRY(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & ((\FetchDecoder|instruction~3_combout 
// )))) ) + ( \Datapath|pc|pcAddress [9] ) + ( \Datapath|pc|Add0~46  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [9]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~49_sumout ),
	.cout(\Datapath|pc|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~49 .extended_lut = "off";
defparam \Datapath|pc|Add0~49 .lut_mask = 64'h0000FF0000000C2E;
defparam \Datapath|pc|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Datapath|pc|Add0~53 (
// Equation(s):
// \Datapath|pc|Add0~53_sumout  = SUM(( \Datapath|pc|pcAddress [10] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  
// & ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~50  ))
// \Datapath|pc|Add0~54  = CARRY(( \Datapath|pc|pcAddress [10] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~50  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\Datapath|pc|pcAddress [10]),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~53_sumout ),
	.cout(\Datapath|pc|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~53 .extended_lut = "off";
defparam \Datapath|pc|Add0~53 .lut_mask = 64'h0000F3D1000000FF;
defparam \Datapath|pc|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \Datapath|pc|pcAddress~37 (
// Equation(s):
// \Datapath|pc|pcAddress~37_combout  = ( \Datapath|pc|Add0~53_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( ((\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~299_combout )) # (\Controller|Decoder1~6_combout ) ) ) ) # ( 
// !\Datapath|pc|Add0~53_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (\Datapath|regFile|WideOr0~combout  & (!\Controller|Decoder1~6_combout  & \Datapath|regFile|RAM~299_combout )) ) ) ) # ( \Datapath|pc|Add0~53_sumout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~53_sumout  ) ) ) # ( !\Datapath|pc|Add0~53_sumout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~53_sumout  ) ) )

	.dataa(!\Datapath|pc|Add1~53_sumout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|regFile|RAM~299_combout ),
	.datae(!\Datapath|pc|Add0~53_sumout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~37 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~37 .lut_mask = 64'h5555555500300F3F;
defparam \Datapath|pc|pcAddress~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N20
dffeas \Datapath|pc|pcAddress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[10] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N32
dffeas \Datapath|regFile|RAM~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~26 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N53
dffeas \Datapath|regFile|RAM~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~10 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \Datapath|regFile|RAM~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~42 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N4
dffeas \Datapath|regFile|RAM~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~58 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~365 (
// Equation(s):
// \Datapath|regFile|RAM~365_combout  = ( \Datapath|regFile|RAM~42_q  & ( \Datapath|regFile|RAM~58_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~10_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~26_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~42_q  & ( \Datapath|regFile|RAM~58_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~10_q  & 
// !\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~26_q ))) ) ) ) # ( \Datapath|regFile|RAM~42_q  & ( !\Datapath|regFile|RAM~58_q  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~10_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~26_q  & ((!\InstructionDecoder|regAddB[1]~5_combout )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~42_q  & ( !\Datapath|regFile|RAM~58_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~10_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~26_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~26_q ),
	.datac(!\Datapath|regFile|RAM~10_q ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~42_q ),
	.dataf(!\Datapath|regFile|RAM~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~365 .extended_lut = "off";
defparam \Datapath|regFile|RAM~365 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Datapath|regFile|RAM~365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N56
dffeas \Datapath|regFile|RAM~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~218 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \Datapath|regFile|RAM~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~234 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \Datapath|regFile|RAM~202DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~202DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~202DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~202DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N52
dffeas \Datapath|regFile|RAM~250DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~250DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~250DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~250DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~368 (
// Equation(s):
// \Datapath|regFile|RAM~368_combout  = ( \Datapath|regFile|RAM~202DUPLICATE_q  & ( \Datapath|regFile|RAM~250DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~234_q )))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~218_q ))) ) ) ) # ( !\Datapath|regFile|RAM~202DUPLICATE_q  & ( \Datapath|regFile|RAM~250DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout  & \Datapath|regFile|RAM~234_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~218_q ))) 
// ) ) ) # ( \Datapath|regFile|RAM~202DUPLICATE_q  & ( !\Datapath|regFile|RAM~250DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~234_q )))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~218_q  & (!\InstructionDecoder|regAddB[1]~5_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~202DUPLICATE_q  & ( !\Datapath|regFile|RAM~250DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout  & \Datapath|regFile|RAM~234_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~218_q  & (!\InstructionDecoder|regAddB[1]~5_combout ))) ) ) 
// )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~218_q ),
	.datac(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datad(!\Datapath|regFile|RAM~234_q ),
	.datae(!\Datapath|regFile|RAM~202DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~250DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~368 .extended_lut = "off";
defparam \Datapath|regFile|RAM~368 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Datapath|regFile|RAM~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N41
dffeas \Datapath|regFile|RAM~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~90 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N46
dffeas \Datapath|regFile|RAM~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~74 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N31
dffeas \Datapath|regFile|RAM~122DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~122DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~122DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~122DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~106feeder (
// Equation(s):
// \Datapath|regFile|RAM~106feeder_combout  = ( \Datapath|bus|Mux5~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~106feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N8
dffeas \Datapath|regFile|RAM~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~106 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~366 (
// Equation(s):
// \Datapath|regFile|RAM~366_combout  = ( \Datapath|regFile|RAM~122DUPLICATE_q  & ( \Datapath|regFile|RAM~106_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~74_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~90_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~122DUPLICATE_q  & ( \Datapath|regFile|RAM~106_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~74_q ) # 
// (\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~90_q  & (!\InstructionDecoder|regAddB[1]~5_combout ))) ) ) ) # ( \Datapath|regFile|RAM~122DUPLICATE_q  & ( !\Datapath|regFile|RAM~106_q  & 
// ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout  & \Datapath|regFile|RAM~74_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~90_q ))) 
// ) ) ) # ( !\Datapath|regFile|RAM~122DUPLICATE_q  & ( !\Datapath|regFile|RAM~106_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~74_q ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~90_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~90_q ),
	.datac(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datad(!\Datapath|regFile|RAM~74_q ),
	.datae(!\Datapath|regFile|RAM~122DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~106_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~366 .extended_lut = "off";
defparam \Datapath|regFile|RAM~366 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Datapath|regFile|RAM~366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N44
dffeas \Datapath|regFile|RAM~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~186 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N23
dffeas \Datapath|regFile|RAM~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~138 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N31
dffeas \Datapath|regFile|RAM~170DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~170DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~170DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~170DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~154feeder (
// Equation(s):
// \Datapath|regFile|RAM~154feeder_combout  = ( \Datapath|bus|Mux5~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~154feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \Datapath|regFile|RAM~154DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~154DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~154DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~154DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~367 (
// Equation(s):
// \Datapath|regFile|RAM~367_combout  = ( \Datapath|regFile|RAM~170DUPLICATE_q  & ( \Datapath|regFile|RAM~154DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~138_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~186_q )))) ) ) ) # ( !\Datapath|regFile|RAM~170DUPLICATE_q  & ( \Datapath|regFile|RAM~154DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~138_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~186_q ))) ) 
// ) ) # ( \Datapath|regFile|RAM~170DUPLICATE_q  & ( !\Datapath|regFile|RAM~154DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~138_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~186_q )))) ) ) ) # ( !\Datapath|regFile|RAM~170DUPLICATE_q  & ( !\Datapath|regFile|RAM~154DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~138_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~186_q ))) ) ) 
// )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~186_q ),
	.datad(!\Datapath|regFile|RAM~138_q ),
	.datae(!\Datapath|regFile|RAM~170DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~154DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~367 .extended_lut = "off";
defparam \Datapath|regFile|RAM~367 .lut_mask = 64'h018945CD23AB67EF;
defparam \Datapath|regFile|RAM~367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~369 (
// Equation(s):
// \Datapath|regFile|RAM~369_combout  = ( \Datapath|regFile|RAM~366_combout  & ( \Datapath|regFile|RAM~367_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~365_combout ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout ) # (\Datapath|regFile|RAM~368_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~366_combout  & ( \Datapath|regFile|RAM~367_combout  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~365_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~368_combout  & 
// \InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( \Datapath|regFile|RAM~366_combout  & ( !\Datapath|regFile|RAM~367_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~365_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout ) # (\Datapath|regFile|RAM~368_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~366_combout  & ( 
// !\Datapath|regFile|RAM~367_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~365_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (((\Datapath|regFile|RAM~368_combout  & \InstructionDecoder|regAddB[3]~3_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~365_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~368_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datae(!\Datapath|regFile|RAM~366_combout ),
	.dataf(!\Datapath|regFile|RAM~367_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~369 .extended_lut = "off";
defparam \Datapath|regFile|RAM~369 .lut_mask = 64'h4403770344CF77CF;
defparam \Datapath|regFile|RAM~369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \Datapath|bus|Mux5~7 (
// Equation(s):
// \Datapath|bus|Mux5~7_combout  = ( \Controller|busOp[2]~0_combout  & ( \Controller|Selector9~4_combout  & ( (!\Controller|WideOr19~1_combout  & (((\Datapath|pc|pcAddress [10])))) # (\Controller|WideOr19~1_combout  & (!\Datapath|regFile|WideOr1~combout  & 
// ((\Datapath|regFile|RAM~369_combout )))) ) ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Datapath|pc|pcAddress [10]),
	.datad(!\Datapath|regFile|RAM~369_combout ),
	.datae(!\Controller|busOp[2]~0_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~7 .extended_lut = "off";
defparam \Datapath|bus|Mux5~7 .lut_mask = 64'h0000000000000C2E;
defparam \Datapath|bus|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \Datapath|regFile|rd2[10]~12 (
// Equation(s):
// \Datapath|regFile|rd2[10]~12_combout  = ( \Datapath|regFile|RAM~369_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~369_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[10]~12 .extended_lut = "off";
defparam \Datapath|regFile|rd2[10]~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Datapath|IMMmux|y[10]~38 (
// Equation(s):
// \Datapath|IMMmux|y[10]~38_combout  = ( \Datapath|regFile|RAM~299_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))) ) ) # ( 
// !\Datapath|regFile|RAM~299_combout  & ( (\Controller|Selector8~5_combout  & \Datapath|IMMmux|y[10]~6_combout ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\Datapath|IMMmux|y[10]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[10]~38 .extended_lut = "off";
defparam \Datapath|IMMmux|y[10]~38 .lut_mask = 64'h0303030347474747;
defparam \Datapath|IMMmux|y[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N48
cyclonev_lcell_comb \Datapath|IMMmux|y[9]~31 (
// Equation(s):
// \Datapath|IMMmux|y[9]~31_combout  = ( \Datapath|regFile|RAM~303_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))) ) ) # ( 
// !\Datapath|regFile|RAM~303_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & \Controller|Selector8~5_combout ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(gnd),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[9]~31 .extended_lut = "off";
defparam \Datapath|IMMmux|y[9]~31 .lut_mask = 64'h0033003355335533;
defparam \Datapath|IMMmux|y[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \Datapath|IMMmux|y[8]~33 (
// Equation(s):
// \Datapath|IMMmux|y[8]~33_combout  = ( \Controller|Selector8~5_combout  & ( \Datapath|IMMmux|y[10]~6_combout  ) ) # ( !\Controller|Selector8~5_combout  & ( (\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~283_combout ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Datapath|regFile|RAM~283_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[8]~33 .extended_lut = "off";
defparam \Datapath|IMMmux|y[8]~33 .lut_mask = 64'h0505050533333333;
defparam \Datapath|IMMmux|y[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \Datapath|ALu|Add0~21 (
// Equation(s):
// \Datapath|ALu|Add0~21_sumout  = SUM(( \Datapath|regFile|rd2[8]~8_combout  ) + ( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[8]~33_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[8]~33_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~18  ))
// \Datapath|ALu|Add0~22  = CARRY(( \Datapath|regFile|rd2[8]~8_combout  ) + ( (!\Controller|Selector11~4_combout  & (((!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[8]~33_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[8]~33_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~18  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|regFile|rd2[8]~8_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[8]~33_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~21_sumout ),
	.cout(\Datapath|ALu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~21 .extended_lut = "off";
defparam \Datapath|ALu|Add0~21 .lut_mask = 64'h0000EE1E000000FF;
defparam \Datapath|ALu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \Datapath|ALu|Add0~13 (
// Equation(s):
// \Datapath|ALu|Add0~13_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[9]~31_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[9]~31_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[9]~3_combout  ) + ( \Datapath|ALu|Add0~22  ))
// \Datapath|ALu|Add0~14  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[9]~31_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[9]~31_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[9]~3_combout  ) + ( \Datapath|ALu|Add0~22  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[9]~31_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[9]~3_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~13_sumout ),
	.cout(\Datapath|ALu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~13 .extended_lut = "off";
defparam \Datapath|ALu|Add0~13 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \Datapath|ALu|Add0~45 (
// Equation(s):
// \Datapath|ALu|Add0~45_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[10]~38_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[10]~38_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[10]~12_combout  ) + ( \Datapath|ALu|Add0~14  ))
// \Datapath|ALu|Add0~46  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[10]~38_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[10]~38_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[10]~12_combout  ) + ( \Datapath|ALu|Add0~14  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[10]~38_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[10]~12_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~45_sumout ),
	.cout(\Datapath|ALu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~45 .extended_lut = "off";
defparam \Datapath|ALu|Add0~45 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \Datapath|bus|Mux5~0 (
// Equation(s):
// \Datapath|bus|Mux5~0_combout  = ( \Datapath|ALu|Add0~45_sumout  & ( \Datapath|IMMmux|y[10]~28_combout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|regFile|rd2[10]~12_combout ))) ) ) ) # ( !\Datapath|ALu|Add0~45_sumout  & ( \Datapath|IMMmux|y[10]~28_combout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ (((!\Datapath|regFile|rd2[10]~12_combout ) # 
// (!\Controller|Selector14~0_combout ))))) ) ) ) # ( \Datapath|ALu|Add0~45_sumout  & ( !\Datapath|IMMmux|y[10]~28_combout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[10]~12_combout ))) ) ) ) # ( !\Datapath|ALu|Add0~45_sumout  & ( !\Datapath|IMMmux|y[10]~28_combout  & ( (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[10]~12_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Datapath|regFile|rd2[10]~12_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Controller|Selector14~0_combout ),
	.datae(!\Datapath|ALu|Add0~45_sumout ),
	.dataf(!\Datapath|IMMmux|y[10]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~0 .extended_lut = "off";
defparam \Datapath|bus|Mux5~0 .lut_mask = 64'h0101FBF10506FFF6;
defparam \Datapath|bus|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~0 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~0_combout  = ( \Datapath|regFile|RAM~260_combout  & ( \Controller|Selector8~5_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~260_combout  & ( 
// \Controller|Selector8~5_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( \Datapath|regFile|RAM~260_combout  & ( !\Controller|Selector8~5_combout  & ( (\Datapath|regFile|WideOr0~combout  & 
// !\Controller|Decoder1~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~260_combout  & ( !\Controller|Selector8~5_combout  & ( (\Datapath|regFile|WideOr0~combout  & (!\Controller|Decoder1~3_combout  & \Datapath|regFile|RAM~283_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|regFile|RAM~283_combout ),
	.datae(!\Datapath|regFile|RAM~260_combout ),
	.dataf(!\Controller|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~0 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~0 .lut_mask = 64'h0050505030303030;
defparam \Datapath|shift|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \Datapath|bus|Mux3~0 (
// Equation(s):
// \Datapath|bus|Mux3~0_combout  = ( \Datapath|regFile|RAM~282_combout  & ( ((\Datapath|IMMmux|y[15]~1_combout ) # (\Controller|Decoder1~3_combout )) # (\Datapath|IMMmux|y[3]~4_combout ) ) ) # ( !\Datapath|regFile|RAM~282_combout  & ( 
// (\Controller|Decoder1~3_combout ) # (\Datapath|IMMmux|y[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Datapath|IMMmux|y[3]~4_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|IMMmux|y[15]~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~282_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~0 .extended_lut = "off";
defparam \Datapath|bus|Mux3~0 .lut_mask = 64'h3F3F3F3F3FFF3FFF;
defparam \Datapath|bus|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \FetchDecoder|memData~14 (
// Equation(s):
// \FetchDecoder|memData~14_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|Equal0~7_combout  & ( \FetchDecoder|memData~14_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( \exmem|Equal0~7_combout  & ( (\exmem|dataOut1[13]~8_combout  & 
// !\exmem|Equal0~6_combout ) ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|Equal0~7_combout  & ( \FetchDecoder|memData~14_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( !\exmem|Equal0~7_combout  & ( \exmem|dataOut1[13]~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\exmem|dataOut1[13]~8_combout ),
	.datac(!\FetchDecoder|memData~14_combout ),
	.datad(!\exmem|Equal0~6_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~14 .extended_lut = "off";
defparam \FetchDecoder|memData~14 .lut_mask = 64'h33330F0F33000F0F;
defparam \FetchDecoder|memData~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \Datapath|bus|Mux2~4 (
// Equation(s):
// \Datapath|bus|Mux2~4_combout  = ( !\Controller|Selector9~4_combout  & ( (!\Controller|busOp[2]~0_combout  & (\FetchDecoder|memData~14_combout  & \Controller|WideOr19~1_combout )) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(gnd),
	.datac(!\FetchDecoder|memData~14_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~4 .extended_lut = "off";
defparam \Datapath|bus|Mux2~4 .lut_mask = 64'h000A000A00000000;
defparam \Datapath|bus|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~157feeder (
// Equation(s):
// \Datapath|regFile|RAM~157feeder_combout  = ( \Datapath|bus|Mux2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~157feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N20
dffeas \Datapath|regFile|RAM~157DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~157DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~157DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~157DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N38
dffeas \Datapath|regFile|RAM~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~93 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N32
dffeas \Datapath|regFile|RAM~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~221 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \Datapath|regFile|RAM~29DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~29DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~29DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~29DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~381 (
// Equation(s):
// \Datapath|regFile|RAM~381_combout  = ( \Datapath|regFile|RAM~221_q  & ( \Datapath|regFile|RAM~29DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~93_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~157DUPLICATE_q )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~221_q  & ( \Datapath|regFile|RAM~29DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~93_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~157DUPLICATE_q ))) ) ) ) # ( \Datapath|regFile|RAM~221_q  & ( !\Datapath|regFile|RAM~29DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~93_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~157DUPLICATE_q )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~221_q  & ( !\Datapath|regFile|RAM~29DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~93_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~157DUPLICATE_q 
// ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~157DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~93_q ),
	.datae(!\Datapath|regFile|RAM~221_q ),
	.dataf(!\Datapath|regFile|RAM~29DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~381 .extended_lut = "off";
defparam \Datapath|regFile|RAM~381 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~173feeder (
// Equation(s):
// \Datapath|regFile|RAM~173feeder_combout  = ( \Datapath|bus|Mux2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~173feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \Datapath|regFile|RAM~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~173 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \Datapath|regFile|RAM~237DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~237DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~237DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~237DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N11
dffeas \Datapath|regFile|RAM~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~45 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N46
dffeas \Datapath|regFile|RAM~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~109 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~382 (
// Equation(s):
// \Datapath|regFile|RAM~382_combout  = ( \Datapath|regFile|RAM~45_q  & ( \Datapath|regFile|RAM~109_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~173_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~237DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~45_q  & ( \Datapath|regFile|RAM~109_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~173_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~237DUPLICATE_q )))) ) ) ) # ( \Datapath|regFile|RAM~45_q  & ( !\Datapath|regFile|RAM~109_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~173_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~237DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~45_q  & ( !\Datapath|regFile|RAM~109_q  & ( (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~173_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~237DUPLICATE_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~173_q ),
	.datad(!\Datapath|regFile|RAM~237DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~45_q ),
	.dataf(!\Datapath|regFile|RAM~109_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~382 .extended_lut = "off";
defparam \Datapath|regFile|RAM~382 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Datapath|regFile|RAM~382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N32
dffeas \Datapath|regFile|RAM~189DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~189DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~189DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~189DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N41
dffeas \Datapath|regFile|RAM~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~61 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N8
dffeas \Datapath|regFile|RAM~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~125 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~253feeder (
// Equation(s):
// \Datapath|regFile|RAM~253feeder_combout  = ( \Datapath|bus|Mux2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~253feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~253feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N34
dffeas \Datapath|regFile|RAM~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~253 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~253 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~383 (
// Equation(s):
// \Datapath|regFile|RAM~383_combout  = ( \Datapath|regFile|RAM~125_q  & ( \Datapath|regFile|RAM~253_q  & ( ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~61_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~189DUPLICATE_q ))) # (\InstructionDecoder|regAddB[2]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~125_q  & ( \Datapath|regFile|RAM~253_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  
// & ((\Datapath|regFile|RAM~61_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~189DUPLICATE_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout )) ) ) ) # ( \Datapath|regFile|RAM~125_q  
// & ( !\Datapath|regFile|RAM~253_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~61_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~189DUPLICATE_q )))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout )) ) ) ) # ( !\Datapath|regFile|RAM~125_q  & ( !\Datapath|regFile|RAM~253_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~61_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~189DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~189DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~61_q ),
	.datae(!\Datapath|regFile|RAM~125_q ),
	.dataf(!\Datapath|regFile|RAM~253_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~383 .extended_lut = "off";
defparam \Datapath|regFile|RAM~383 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|regFile|RAM~383 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~77feeder (
// Equation(s):
// \Datapath|regFile|RAM~77feeder_combout  = ( \Datapath|bus|Mux2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~77feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N14
dffeas \Datapath|regFile|RAM~77DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~77DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~77DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~77DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N47
dffeas \Datapath|regFile|RAM~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~13 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~141feeder (
// Equation(s):
// \Datapath|regFile|RAM~141feeder_combout  = ( \Datapath|bus|Mux2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~141feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N2
dffeas \Datapath|regFile|RAM~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~141 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N41
dffeas \Datapath|regFile|RAM~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~205 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~380 (
// Equation(s):
// \Datapath|regFile|RAM~380_combout  = ( \Datapath|regFile|RAM~141_q  & ( \Datapath|regFile|RAM~205_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~13_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~77DUPLICATE_q ))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~141_q  & ( \Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  
// & ((\Datapath|regFile|RAM~13_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~77DUPLICATE_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout )) ) ) ) # ( \Datapath|regFile|RAM~141_q  
// & ( !\Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~13_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~77DUPLICATE_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout )) ) ) ) # ( !\Datapath|regFile|RAM~141_q  & ( !\Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~13_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~77DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~77DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~13_q ),
	.datae(!\Datapath|regFile|RAM~141_q ),
	.dataf(!\Datapath|regFile|RAM~205_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~380 .extended_lut = "off";
defparam \Datapath|regFile|RAM~380 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|regFile|RAM~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~384 (
// Equation(s):
// \Datapath|regFile|RAM~384_combout  = ( \Datapath|regFile|RAM~383_combout  & ( \Datapath|regFile|RAM~380_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~381_combout )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~382_combout )) # (\InstructionDecoder|regAddB[0]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~383_combout  & ( \Datapath|regFile|RAM~380_combout  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~381_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~382_combout )))) ) ) ) # ( \Datapath|regFile|RAM~383_combout  & ( !\Datapath|regFile|RAM~380_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~381_combout 
// ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~382_combout )) # (\InstructionDecoder|regAddB[0]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~383_combout  & ( !\Datapath|regFile|RAM~380_combout  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~381_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~382_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~381_combout ),
	.datad(!\Datapath|regFile|RAM~382_combout ),
	.datae(!\Datapath|regFile|RAM~383_combout ),
	.dataf(!\Datapath|regFile|RAM~380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~384 .extended_lut = "off";
defparam \Datapath|regFile|RAM~384 .lut_mask = 64'h024613578ACE9BDF;
defparam \Datapath|regFile|RAM~384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \Datapath|regFile|rd2[13]~15 (
// Equation(s):
// \Datapath|regFile|rd2[13]~15_combout  = ( \Datapath|regFile|RAM~384_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[13]~15 .extended_lut = "off";
defparam \Datapath|regFile|rd2[13]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \Datapath|bus|Mux2~5 (
// Equation(s):
// \Datapath|bus|Mux2~5_combout  = ( \Datapath|bus|Mux3~9_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|pc|pcAddress [13] & ((!\Datapath|bus|Mux3~10_combout ) # (!\Datapath|IMMmux|y[13]~12_combout )))) ) 
// ) ) # ( !\Datapath|bus|Mux3~9_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[13]~15_combout  & ((!\Datapath|bus|Mux3~10_combout ) # (!\Datapath|IMMmux|y[13]~12_combout ))) ) ) ) # ( \Datapath|bus|Mux3~9_combout  & ( 
// !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|pc|pcAddress [13] & ((!\Datapath|bus|Mux3~10_combout ) # (!\Datapath|IMMmux|y[13]~12_combout ))) ) ) ) # ( !\Datapath|bus|Mux3~9_combout  & ( !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|bus|Mux3~10_combout 
// ) # (!\Datapath|IMMmux|y[13]~12_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[13]~15_combout ),
	.datab(!\Datapath|bus|Mux3~10_combout ),
	.datac(!\Datapath|pc|pcAddress [13]),
	.datad(!\Datapath|IMMmux|y[13]~12_combout ),
	.datae(!\Datapath|bus|Mux3~9_combout ),
	.dataf(!\Datapath|bus|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~5 .extended_lut = "off";
defparam \Datapath|bus|Mux2~5 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \Datapath|bus|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \Datapath|IMMmux|y[13]~41 (
// Equation(s):
// \Datapath|IMMmux|y[13]~41_combout  = ( \Controller|Selector8~5_combout  & ( \Datapath|regFile|RAM~270_combout  & ( \Datapath|IMMmux|y[10]~6_combout  ) ) ) # ( !\Controller|Selector8~5_combout  & ( \Datapath|regFile|RAM~270_combout  & ( 
// \Datapath|regFile|WideOr0~combout  ) ) ) # ( \Controller|Selector8~5_combout  & ( !\Datapath|regFile|RAM~270_combout  & ( \Datapath|IMMmux|y[10]~6_combout  ) ) )

	.dataa(!\Datapath|IMMmux|y[10]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(gnd),
	.datae(!\Controller|Selector8~5_combout ),
	.dataf(!\Datapath|regFile|RAM~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[13]~41 .extended_lut = "off";
defparam \Datapath|IMMmux|y[13]~41 .lut_mask = 64'h000055550F0F5555;
defparam \Datapath|IMMmux|y[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N39
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout 
//  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000284AAAAA12A8D12AA7B44A27F255";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux3~18_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \exmem|dataOut1[12]~7 (
// Equation(s):
// \exmem|dataOut1[12]~7_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[12]~7 .extended_lut = "off";
defparam \exmem|dataOut1[12]~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \exmem|dataOut1[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \FetchDecoder|memData~13 (
// Equation(s):
// \FetchDecoder|memData~13_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~13_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~13_combout  ) ) ) # 
// ( \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (!\exmem|Equal0~7_combout  & \exmem|dataOut1[12]~7_combout ) ) ) ) # ( !\exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[12]~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\exmem|dataOut1[12]~7_combout ),
	.datad(!\FetchDecoder|memData~13_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~13 .extended_lut = "off";
defparam \FetchDecoder|memData~13 .lut_mask = 64'h0F0F0C0C00FF00FF;
defparam \FetchDecoder|memData~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \Datapath|bus|Mux3~16 (
// Equation(s):
// \Datapath|bus|Mux3~16_combout  = ( \Controller|WideOr19~1_combout  & ( !\Controller|Selector9~4_combout  & ( (!\Controller|busOp[2]~0_combout  & \FetchDecoder|memData~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\FetchDecoder|memData~13_combout ),
	.datad(gnd),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~16 .extended_lut = "off";
defparam \Datapath|bus|Mux3~16 .lut_mask = 64'h00000C0C00000000;
defparam \Datapath|bus|Mux3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \Datapath|bus|Mux3~17 (
// Equation(s):
// \Datapath|bus|Mux3~17_combout  = ( \Datapath|bus|Mux3~10_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|IMMmux|y[12]~29_combout  & (!\Datapath|regFile|rd2[12]~14_combout  & ((!\Datapath|bus|Mux3~9_combout ) # (!\Datapath|pc|pcAddress [12])))) 
// ) ) ) # ( !\Datapath|bus|Mux3~10_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[12]~14_combout  & ((!\Datapath|bus|Mux3~9_combout ) # (!\Datapath|pc|pcAddress [12]))) ) ) ) # ( \Datapath|bus|Mux3~10_combout  & ( 
// !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|IMMmux|y[12]~29_combout  & ((!\Datapath|bus|Mux3~9_combout ) # (!\Datapath|pc|pcAddress [12]))) ) ) ) # ( !\Datapath|bus|Mux3~10_combout  & ( !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|bus|Mux3~9_combout 
// ) # (!\Datapath|pc|pcAddress [12]) ) ) )

	.dataa(!\Datapath|bus|Mux3~9_combout ),
	.datab(!\Datapath|pc|pcAddress [12]),
	.datac(!\Datapath|IMMmux|y[12]~29_combout ),
	.datad(!\Datapath|regFile|rd2[12]~14_combout ),
	.datae(!\Datapath|bus|Mux3~10_combout ),
	.dataf(!\Datapath|bus|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~17 .extended_lut = "off";
defparam \Datapath|bus|Mux3~17 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \Datapath|bus|Mux3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \Datapath|IMMmux|y[0]~18 (
// Equation(s):
// \Datapath|IMMmux|y[0]~18_combout  = ( !\Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~314_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & 
// (((!\InstructionDecoder|regAddA[1]~5_combout  & \FetchDecoder|instruction~0_combout )))) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~314_combout  & ( (!\InstructionDecoder|regAddA[1]~5_combout  & 
// (\FetchDecoder|instruction~0_combout  & \Controller|Selector8~5_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\InstructionDecoder|regAddA[1]~5_combout ),
	.datac(!\FetchDecoder|instruction~0_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[0]~18 .extended_lut = "off";
defparam \Datapath|IMMmux|y[0]~18 .lut_mask = 64'h000C0000550C0000;
defparam \Datapath|IMMmux|y[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~15 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~15_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout ) # (\Datapath|regFile|rd2[5]~4_combout ) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( 
// \Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & (\Datapath|regFile|rd2[8]~8_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[7]~7_combout ))) ) ) ) # ( \Datapath|IMMmux|y[1]~0_combout  & ( 
// !\Datapath|regFile|rd2[6]~9_combout  & ( (\Datapath|IMMmux|y[0]~18_combout  & \Datapath|regFile|rd2[5]~4_combout ) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & 
// (\Datapath|regFile|rd2[8]~8_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[7]~7_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[0]~18_combout ),
	.datab(!\Datapath|regFile|rd2[8]~8_combout ),
	.datac(!\Datapath|regFile|rd2[5]~4_combout ),
	.datad(!\Datapath|regFile|rd2[7]~7_combout ),
	.datae(!\Datapath|IMMmux|y[1]~0_combout ),
	.dataf(!\Datapath|regFile|rd2[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~15 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~15 .lut_mask = 64'h227705052277AFAF;
defparam \Datapath|shift|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \Datapath|IMMmux|y[7]~10 (
// Equation(s):
// \Datapath|IMMmux|y[7]~10_combout  = ( \Datapath|IMMmux|y[10]~5_combout  & ( \Controller|Selector8~6_combout  & ( \Controller|currentstate [7] ) ) ) # ( !\Datapath|IMMmux|y[10]~5_combout  & ( \Controller|Selector8~6_combout  & ( (\Controller|currentstate 
// [7] & \Datapath|extend|extendedImmediate[7]~1_combout ) ) ) ) # ( \Datapath|IMMmux|y[10]~5_combout  & ( !\Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & \Controller|Selector8~8_combout ) ) ) ) # ( !\Datapath|IMMmux|y[10]~5_combout  & 
// ( !\Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & (\Controller|Selector8~8_combout  & \Datapath|extend|extendedImmediate[7]~1_combout )) ) ) )

	.dataa(!\Controller|currentstate [7]),
	.datab(!\Controller|Selector8~8_combout ),
	.datac(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[10]~5_combout ),
	.dataf(!\Controller|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[7]~10 .extended_lut = "off";
defparam \Datapath|IMMmux|y[7]~10 .lut_mask = 64'h0101111105055555;
defparam \Datapath|IMMmux|y[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \Datapath|IMMmux|y[6]~11 (
// Equation(s):
// \Datapath|IMMmux|y[6]~11_combout  = ( \FetchDecoder|instruction~2_combout  & ( \Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & (\Controller|currentstate [7] & ((\Controller|Selector8~8_combout ) # 
// (\Controller|Selector8~6_combout )))) ) ) ) # ( !\FetchDecoder|instruction~2_combout  & ( \Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & (\Controller|currentstate [7] & 
// ((\Controller|Selector8~8_combout ) # (\Controller|Selector8~6_combout )))) ) ) ) # ( \FetchDecoder|instruction~2_combout  & ( !\Datapath|extend|extendedImmediate[7]~1_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// (\Controller|currentstate [7] & ((\Controller|Selector8~8_combout ) # (\Controller|Selector8~6_combout )))) ) ) )

	.dataa(!\Controller|Selector8~6_combout ),
	.datab(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datac(!\Controller|Selector8~8_combout ),
	.datad(!\Controller|currentstate [7]),
	.datae(!\FetchDecoder|instruction~2_combout ),
	.dataf(!\Datapath|extend|extendedImmediate[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[6]~11 .extended_lut = "off";
defparam \Datapath|IMMmux|y[6]~11 .lut_mask = 64'h0000004C004C004C;
defparam \Datapath|IMMmux|y[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~4 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~4_combout  = ( \Datapath|regFile|RAM~308_combout  & ( \Datapath|IMMmux|y[6]~11_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|regFile|RAM~308_combout  & ( \Datapath|IMMmux|y[6]~11_combout  & ( 
// !\Controller|Decoder1~3_combout  ) ) ) # ( \Datapath|regFile|RAM~308_combout  & ( !\Datapath|IMMmux|y[6]~11_combout  & ( (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[7]~10_combout ) # (\Datapath|IMMmux|y[15]~1_combout ))) ) ) ) # ( 
// !\Datapath|regFile|RAM~308_combout  & ( !\Datapath|IMMmux|y[6]~11_combout  & ( (!\Controller|Decoder1~3_combout  & (((\Datapath|IMMmux|y[15]~1_combout  & \Datapath|regFile|RAM~307_combout )) # (\Datapath|IMMmux|y[7]~10_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[15]~1_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|regFile|RAM~307_combout ),
	.datad(!\Datapath|IMMmux|y[7]~10_combout ),
	.datae(!\Datapath|regFile|RAM~308_combout ),
	.dataf(!\Datapath|IMMmux|y[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~4 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~4 .lut_mask = 64'h04CC44CCCCCCCCCC;
defparam \Datapath|shift|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~3 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~3_combout  = ( \Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|regFile|RAM~299_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|regFile|RAM~299_combout  & ( 
// (\Datapath|IMMmux|y[10]~9_combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( \Datapath|IMMmux|y[15]~1_combout  & ( !\Datapath|regFile|RAM~299_combout  & ( (!\Controller|Decoder1~3_combout  & (((\Datapath|IMMmux|y[10]~9_combout ) # 
// (\Datapath|regFile|RAM~270_combout )) # (\Datapath|regFile|RAM~303_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( !\Datapath|regFile|RAM~299_combout  & ( (\Datapath|IMMmux|y[10]~9_combout  & !\Controller|Decoder1~3_combout ) ) ) )

	.dataa(!\Datapath|regFile|RAM~303_combout ),
	.datab(!\Datapath|regFile|RAM~270_combout ),
	.datac(!\Datapath|IMMmux|y[10]~9_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|IMMmux|y[15]~1_combout ),
	.dataf(!\Datapath|regFile|RAM~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~3 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~3 .lut_mask = 64'h0F007F000F00FF00;
defparam \Datapath|shift|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~17 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~17_combout  = ( !\Datapath|shift|ShiftLeft0~0_combout  & ( (!\Datapath|shift|ShiftLeft0~1_combout  & (!\Datapath|shift|ShiftLeft0~2_combout  & (!\Datapath|shift|ShiftLeft0~4_combout  & !\Datapath|shift|ShiftLeft0~3_combout ))) ) 
// )

	.dataa(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~2_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~4_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~17 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~17 .lut_mask = 64'h8000800000000000;
defparam \Datapath|shift|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \Datapath|bus|Mux15~5 (
// Equation(s):
// \Datapath|bus|Mux15~5_combout  = ( \Datapath|IMMmux|y[0]~20_combout  & ( (\Controller|Decoder1~3_combout  & \Datapath|regFile|rd2[0]~2_combout ) ) ) # ( !\Datapath|IMMmux|y[0]~20_combout  & ( (\Datapath|regFile|rd2[0]~2_combout  & 
// ((!\Datapath|IMMmux|y[1]~19_combout ) # (\Controller|Decoder1~3_combout ))) ) )

	.dataa(!\Controller|Decoder1~3_combout ),
	.datab(gnd),
	.datac(!\Datapath|regFile|rd2[0]~2_combout ),
	.datad(!\Datapath|IMMmux|y[1]~19_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~5 .extended_lut = "off";
defparam \Datapath|bus|Mux15~5 .lut_mask = 64'h0F050F0505050505;
defparam \Datapath|bus|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \Datapath|bus|Mux3~14 (
// Equation(s):
// \Datapath|bus|Mux3~14_combout  = ( \Datapath|shift|ShiftLeft0~17_combout  & ( \Datapath|bus|Mux15~5_combout  & ( (\Datapath|IMMmux|y[2]~25_combout  & ((!\Datapath|bus|Mux3~0_combout  & ((\Datapath|shift|ShiftLeft0~15_combout ))) # 
// (\Datapath|bus|Mux3~0_combout  & (!\Controller|Decoder1~3_combout )))) ) ) ) # ( \Datapath|shift|ShiftLeft0~17_combout  & ( !\Datapath|bus|Mux15~5_combout  & ( (\Datapath|IMMmux|y[2]~25_combout  & (!\Datapath|bus|Mux3~0_combout  & 
// \Datapath|shift|ShiftLeft0~15_combout )) ) ) )

	.dataa(!\Controller|Decoder1~3_combout ),
	.datab(!\Datapath|IMMmux|y[2]~25_combout ),
	.datac(!\Datapath|bus|Mux3~0_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~15_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~17_combout ),
	.dataf(!\Datapath|bus|Mux15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~14 .extended_lut = "off";
defparam \Datapath|bus|Mux3~14 .lut_mask = 64'h0000003000000232;
defparam \Datapath|bus|Mux3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~14 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~14_combout  = ( \Datapath|regFile|rd2[4]~6_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & ((\Datapath|regFile|rd2[3]~5_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & 
// (\Datapath|regFile|rd2[1]~0_combout )) ) ) ) # ( !\Datapath|regFile|rd2[4]~6_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & ((\Datapath|regFile|rd2[3]~5_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & 
// (\Datapath|regFile|rd2[1]~0_combout )) ) ) ) # ( \Datapath|regFile|rd2[4]~6_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout ) # (\Datapath|regFile|rd2[2]~1_combout ) ) ) ) # ( !\Datapath|regFile|rd2[4]~6_combout  & ( 
// !\Datapath|IMMmux|y[0]~18_combout  & ( (\Datapath|regFile|rd2[2]~1_combout  & \Datapath|IMMmux|y[1]~0_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[1]~0_combout ),
	.datab(!\Datapath|regFile|rd2[2]~1_combout ),
	.datac(!\Datapath|regFile|rd2[3]~5_combout ),
	.datad(!\Datapath|IMMmux|y[1]~0_combout ),
	.datae(!\Datapath|regFile|rd2[4]~6_combout ),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~14 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~14 .lut_mask = 64'h0033FF330F550F55;
defparam \Datapath|shift|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \Datapath|IMMmux|y[0]~27 (
// Equation(s):
// \Datapath|IMMmux|y[0]~27_combout  = ( \Controller|Selector8~8_combout  & ( \Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & (\FetchDecoder|instruction~0_combout  & !\InstructionDecoder|regAddA[1]~5_combout )) ) ) ) # ( 
// !\Controller|Selector8~8_combout  & ( \Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & (\FetchDecoder|instruction~0_combout  & !\InstructionDecoder|regAddA[1]~5_combout )) ) ) ) # ( \Controller|Selector8~8_combout  & ( 
// !\Controller|Selector8~6_combout  & ( (\Controller|currentstate [7] & (\FetchDecoder|instruction~0_combout  & !\InstructionDecoder|regAddA[1]~5_combout )) ) ) )

	.dataa(!\Controller|currentstate [7]),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~5_combout ),
	.datad(gnd),
	.datae(!\Controller|Selector8~8_combout ),
	.dataf(!\Controller|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[0]~27 .extended_lut = "off";
defparam \Datapath|IMMmux|y[0]~27 .lut_mask = 64'h0000101010101010;
defparam \Datapath|IMMmux|y[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \Datapath|bus|Mux3~7 (
// Equation(s):
// \Datapath|bus|Mux3~7_combout  = ( !\Datapath|IMMmux|y[3]~4_combout  & ( \Datapath|regFile|RAM~314_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Datapath|IMMmux|y[15]~1_combout  & ((\Datapath|IMMmux|y[0]~27_combout ))) # 
// (\Datapath|IMMmux|y[15]~1_combout  & (!\Datapath|regFile|RAM~282_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[3]~4_combout  & ( !\Datapath|regFile|RAM~314_combout  & ( (!\Controller|Decoder1~3_combout  & (\Datapath|IMMmux|y[0]~27_combout  & 
// ((!\Datapath|IMMmux|y[15]~1_combout ) # (!\Datapath|regFile|RAM~282_combout )))) ) ) )

	.dataa(!\Datapath|IMMmux|y[15]~1_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|regFile|RAM~282_combout ),
	.datad(!\Datapath|IMMmux|y[0]~27_combout ),
	.datae(!\Datapath|IMMmux|y[3]~4_combout ),
	.dataf(!\Datapath|regFile|RAM~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~7 .extended_lut = "off";
defparam \Datapath|bus|Mux3~7 .lut_mask = 64'h00C8000040C80000;
defparam \Datapath|bus|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \Datapath|regFile|RAM~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~187 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N41
dffeas \Datapath|regFile|RAM~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~251 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N49
dffeas \Datapath|regFile|RAM~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~59 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N52
dffeas \Datapath|regFile|RAM~123DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~123DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~123DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~123DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~363 (
// Equation(s):
// \Datapath|regFile|RAM~363_combout  = ( \Datapath|regFile|RAM~59_q  & ( \Datapath|regFile|RAM~123DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~187_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~251_q )))) ) ) ) # ( !\Datapath|regFile|RAM~59_q  & ( \Datapath|regFile|RAM~123DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~187_q  & 
// ((\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout ) # (\Datapath|regFile|RAM~251_q )))) ) ) ) # ( \Datapath|regFile|RAM~59_q  & ( 
// !\Datapath|regFile|RAM~123DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~187_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~251_q  & 
// \InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~59_q  & ( !\Datapath|regFile|RAM~123DUPLICATE_q  & ( (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~187_q )) 
// # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~251_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\Datapath|regFile|RAM~187_q ),
	.datac(!\Datapath|regFile|RAM~251_q ),
	.datad(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datae(!\Datapath|regFile|RAM~59_q ),
	.dataf(!\Datapath|regFile|RAM~123DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~363 .extended_lut = "off";
defparam \Datapath|regFile|RAM~363 .lut_mask = 64'h0027AA275527FF27;
defparam \Datapath|regFile|RAM~363 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N8
dffeas \Datapath|regFile|RAM~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~91 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N16
dffeas \Datapath|regFile|RAM~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~219 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N56
dffeas \Datapath|regFile|RAM~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~27 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N4
dffeas \Datapath|regFile|RAM~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~155 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~155 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~361 (
// Equation(s):
// \Datapath|regFile|RAM~361_combout  = ( \Datapath|regFile|RAM~27_q  & ( \Datapath|regFile|RAM~155_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~91_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~219_q )))) ) ) ) # ( !\Datapath|regFile|RAM~27_q  & ( \Datapath|regFile|RAM~155_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout )))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~91_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~219_q ))))) ) ) ) # ( \Datapath|regFile|RAM~27_q  & ( 
// !\Datapath|regFile|RAM~155_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~91_q )) 
// # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~219_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~27_q  & ( !\Datapath|regFile|RAM~155_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~91_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~219_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\Datapath|regFile|RAM~91_q ),
	.datac(!\Datapath|regFile|RAM~219_q ),
	.datad(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datae(!\Datapath|regFile|RAM~27_q ),
	.dataf(!\Datapath|regFile|RAM~155_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~361 .extended_lut = "off";
defparam \Datapath|regFile|RAM~361 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Datapath|regFile|RAM~361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N43
dffeas \Datapath|regFile|RAM~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~203 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \Datapath|regFile|RAM~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~75 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N7
dffeas \Datapath|regFile|RAM~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~139 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \Datapath|regFile|RAM~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~11 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~360 (
// Equation(s):
// \Datapath|regFile|RAM~360_combout  = ( \Datapath|regFile|RAM~139_q  & ( \Datapath|regFile|RAM~11_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~75_q ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~203_q ))) ) ) ) # ( !\Datapath|regFile|RAM~139_q  & ( \Datapath|regFile|RAM~11_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # 
// ((\Datapath|regFile|RAM~75_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~203_q ))) ) ) ) # ( \Datapath|regFile|RAM~139_q  & ( !\Datapath|regFile|RAM~11_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~75_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~203_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~139_q  & ( !\Datapath|regFile|RAM~11_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~75_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~203_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~203_q ),
	.datad(!\Datapath|regFile|RAM~75_q ),
	.datae(!\Datapath|regFile|RAM~139_q ),
	.dataf(!\Datapath|regFile|RAM~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~360 .extended_lut = "off";
defparam \Datapath|regFile|RAM~360 .lut_mask = 64'h0123456789ABCDEF;
defparam \Datapath|regFile|RAM~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~107feeder (
// Equation(s):
// \Datapath|regFile|RAM~107feeder_combout  = ( \Datapath|bus|Mux4~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~107feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N23
dffeas \Datapath|regFile|RAM~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~107 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~235feeder (
// Equation(s):
// \Datapath|regFile|RAM~235feeder_combout  = ( \Datapath|bus|Mux4~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~235feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N44
dffeas \Datapath|regFile|RAM~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~235 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~235 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~171feeder (
// Equation(s):
// \Datapath|regFile|RAM~171feeder_combout  = ( \Datapath|bus|Mux4~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~171feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N50
dffeas \Datapath|regFile|RAM~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~171 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~43feeder (
// Equation(s):
// \Datapath|regFile|RAM~43feeder_combout  = ( \Datapath|bus|Mux4~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~43feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N37
dffeas \Datapath|regFile|RAM~43DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~43DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~43DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~43DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~362 (
// Equation(s):
// \Datapath|regFile|RAM~362_combout  = ( \Datapath|regFile|RAM~171_q  & ( \Datapath|regFile|RAM~43DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~107_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~235_q )))) ) ) ) # ( !\Datapath|regFile|RAM~171_q  & ( \Datapath|regFile|RAM~43DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout 
// ) # ((\Datapath|regFile|RAM~107_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~235_q )))) ) ) ) # ( \Datapath|regFile|RAM~171_q  & ( !\Datapath|regFile|RAM~43DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~107_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~235_q )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~171_q  & ( !\Datapath|regFile|RAM~43DUPLICATE_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~107_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~235_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~107_q ),
	.datad(!\Datapath|regFile|RAM~235_q ),
	.datae(!\Datapath|regFile|RAM~171_q ),
	.dataf(!\Datapath|regFile|RAM~43DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~362 .extended_lut = "off";
defparam \Datapath|regFile|RAM~362 .lut_mask = 64'h021346578A9BCEDF;
defparam \Datapath|regFile|RAM~362 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~364 (
// Equation(s):
// \Datapath|regFile|RAM~364_combout  = ( \Datapath|regFile|RAM~360_combout  & ( \Datapath|regFile|RAM~362_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~361_combout ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~363_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~360_combout  & ( \Datapath|regFile|RAM~362_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~361_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~363_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~360_combout  & ( !\Datapath|regFile|RAM~362_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~361_combout )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~363_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~360_combout  & ( !\Datapath|regFile|RAM~362_combout  & ( 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~361_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~363_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~363_combout ),
	.datad(!\Datapath|regFile|RAM~361_combout ),
	.datae(!\Datapath|regFile|RAM~360_combout ),
	.dataf(!\Datapath|regFile|RAM~362_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~364 .extended_lut = "off";
defparam \Datapath|regFile|RAM~364 .lut_mask = 64'h012389AB4567CDEF;
defparam \Datapath|regFile|RAM~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \Datapath|regFile|rd2[11]~11 (
// Equation(s):
// \Datapath|regFile|rd2[11]~11_combout  = ( \Datapath|regFile|RAM~364_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[11]~11 .extended_lut = "off";
defparam \Datapath|regFile|rd2[11]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \Datapath|bus|Mux3~6 (
// Equation(s):
// \Datapath|bus|Mux3~6_combout  = ( !\Datapath|bus|Mux3~0_combout  & ( (!\Datapath|IMMmux|y[0]~20_combout ) # (\Datapath|IMMmux|y[1]~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|IMMmux|y[0]~20_combout ),
	.datad(!\Datapath|IMMmux|y[1]~19_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~6 .extended_lut = "off";
defparam \Datapath|bus|Mux3~6 .lut_mask = 64'hF0FFF0FF00000000;
defparam \Datapath|bus|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \Datapath|bus|Mux3~12 (
// Equation(s):
// \Datapath|bus|Mux3~12_combout  = ( \Datapath|regFile|rd2[11]~11_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[10]~12_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[9]~3_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[11]~11_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[10]~12_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[9]~3_combout ))) ) ) ) # ( \Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|bus|Mux3~6_combout  & ( (\Datapath|bus|Mux3~7_combout ) # (\Datapath|shift|ShiftLeft0~14_combout ) ) ) ) # ( !\Datapath|regFile|rd2[11]~11_combout  & ( 
// !\Datapath|bus|Mux3~6_combout  & ( (\Datapath|shift|ShiftLeft0~14_combout  & !\Datapath|bus|Mux3~7_combout ) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~14_combout ),
	.datab(!\Datapath|regFile|rd2[10]~12_combout ),
	.datac(!\Datapath|regFile|rd2[9]~3_combout ),
	.datad(!\Datapath|bus|Mux3~7_combout ),
	.datae(!\Datapath|regFile|rd2[11]~11_combout ),
	.dataf(!\Datapath|bus|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~12 .extended_lut = "off";
defparam \Datapath|bus|Mux3~12 .lut_mask = 64'h550055FF330F330F;
defparam \Datapath|bus|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \Datapath|bus|Mux3~13 (
// Equation(s):
// \Datapath|bus|Mux3~13_combout  = ( !\Datapath|shift|ShiftLeft0~1_combout  & ( \Datapath|bus|Mux3~0_combout  & ( (!\Datapath|shift|ShiftLeft0~0_combout  & (\Datapath|shift|ShiftLeft0~7_combout  & ((!\Datapath|IMMmux|y[2]~25_combout ) # 
// (\Controller|Decoder1~3_combout )))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~1_combout  & ( !\Datapath|bus|Mux3~0_combout  & ( (!\Datapath|IMMmux|y[2]~25_combout  & (!\Datapath|shift|ShiftLeft0~0_combout  & \Datapath|shift|ShiftLeft0~7_combout )) ) ) )

	.dataa(!\Datapath|IMMmux|y[2]~25_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~1_combout ),
	.dataf(!\Datapath|bus|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~13 .extended_lut = "off";
defparam \Datapath|bus|Mux3~13 .lut_mask = 64'h08080000080C0000;
defparam \Datapath|bus|Mux3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \Datapath|IMMmux|y[4]~23 (
// Equation(s):
// \Datapath|IMMmux|y[4]~23_combout  = ( !\Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~287_combout  & ( (!\Controller|Selector8~5_combout  & (((\Datapath|regFile|WideOr0~combout )))) # (\Controller|Selector8~5_combout  & 
// (!\Datapath|extend|extendedImmediate[4]~2_combout  & ((\Datapath|extend|extendedImmediate[4]~4_combout )))) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~287_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// (\Datapath|extend|extendedImmediate[4]~4_combout  & \Controller|Selector8~5_combout )) ) ) )

	.dataa(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|extend|extendedImmediate[4]~4_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[4]~23 .extended_lut = "off";
defparam \Datapath|IMMmux|y[4]~23 .lut_mask = 64'h000A0000330A0000;
defparam \Datapath|IMMmux|y[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \Datapath|IMMmux|y[5]~24 (
// Equation(s):
// \Datapath|IMMmux|y[5]~24_combout  = ( !\Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~286_combout  & ( (!\Controller|Selector8~5_combout  & (((\Datapath|regFile|WideOr0~combout )))) # (\Controller|Selector8~5_combout  & 
// (!\Datapath|extend|extendedImmediate[4]~2_combout  & (\Datapath|extend|extendedImmediate[5]~5_combout ))) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~286_combout  & ( (!\Datapath|extend|extendedImmediate[4]~2_combout  & 
// (\Datapath|extend|extendedImmediate[5]~5_combout  & \Controller|Selector8~5_combout )) ) ) )

	.dataa(!\Datapath|extend|extendedImmediate[4]~2_combout ),
	.datab(!\Datapath|extend|extendedImmediate[5]~5_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[5]~24 .extended_lut = "off";
defparam \Datapath|IMMmux|y[5]~24 .lut_mask = 64'h002200000F220000;
defparam \Datapath|IMMmux|y[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \Datapath|IMMmux|y[8]~22 (
// Equation(s):
// \Datapath|IMMmux|y[8]~22_combout  = ( \Datapath|regFile|RAM~283_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & ((\Datapath|regFile|WideOr0~combout ))) # (\Controller|Selector8~5_combout  & 
// (\Datapath|IMMmux|y[10]~6_combout )))) ) ) # ( !\Datapath|regFile|RAM~283_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & (\Controller|Selector8~5_combout  & !\Controller|Decoder1~3_combout )) ) )

	.dataa(!\Datapath|IMMmux|y[10]~6_combout ),
	.datab(!\Controller|Selector8~5_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[8]~22 .extended_lut = "off";
defparam \Datapath|IMMmux|y[8]~22 .lut_mask = 64'h110011001D001D00;
defparam \Datapath|IMMmux|y[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N42
cyclonev_lcell_comb \Datapath|IMMmux|y[9]~21 (
// Equation(s):
// \Datapath|IMMmux|y[9]~21_combout  = ( \Controller|Selector8~5_combout  & ( \Datapath|regFile|RAM~303_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( !\Controller|Selector8~5_combout  & ( 
// \Datapath|regFile|RAM~303_combout  & ( (\Datapath|regFile|WideOr0~combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( \Controller|Selector8~5_combout  & ( !\Datapath|regFile|RAM~303_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & 
// !\Controller|Decoder1~3_combout ) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\Controller|Selector8~5_combout ),
	.dataf(!\Datapath|regFile|RAM~303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[9]~21 .extended_lut = "off";
defparam \Datapath|IMMmux|y[9]~21 .lut_mask = 64'h0000303050503030;
defparam \Datapath|IMMmux|y[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \Datapath|IMMmux|y[11]~13 (
// Equation(s):
// \Datapath|IMMmux|y[11]~13_combout  = ( \Datapath|regFile|RAM~295_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & 
// ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) # ( !\Datapath|regFile|RAM~295_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & (\Controller|Selector8~5_combout  & !\Controller|Decoder1~3_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Controller|Selector8~5_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[11]~13 .extended_lut = "off";
defparam \Datapath|IMMmux|y[11]~13 .lut_mask = 64'h0300030053005300;
defparam \Datapath|IMMmux|y[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \Datapath|ALu|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Datapath|IMMmux|y[15]~26_combout ,\Datapath|IMMmux|y[14]~30_combout ,\Datapath|IMMmux|y[13]~12_combout ,\Datapath|IMMmux|y[12]~29_combout ,\Datapath|IMMmux|y[11]~13_combout ,\Datapath|IMMmux|y[10]~28_combout ,\Datapath|IMMmux|y[9]~21_combout ,
\Datapath|IMMmux|y[8]~22_combout ,\Datapath|IMMmux|y[7]~15_combout ,\Datapath|IMMmux|y[6]~17_combout ,\Datapath|IMMmux|y[5]~24_combout ,\Datapath|IMMmux|y[4]~23_combout ,\Datapath|bus|Mux3~0_combout ,\Datapath|IMMmux|y[2]~3_combout ,
\Datapath|IMMmux|y[1]~0_combout ,\Datapath|IMMmux|y[0]~18_combout }),
	.ay({\Datapath|regFile|rd2[15]~10_combout ,\Datapath|regFile|rd2[14]~13_combout ,\Datapath|regFile|rd2[13]~15_combout ,\Datapath|regFile|rd2[12]~14_combout ,\Datapath|regFile|rd2[11]~11_combout ,\Datapath|regFile|rd2[10]~12_combout ,
\Datapath|regFile|rd2[9]~3_combout ,\Datapath|regFile|rd2[8]~8_combout ,\Datapath|regFile|rd2[7]~7_combout ,\Datapath|regFile|rd2[6]~9_combout ,\Datapath|regFile|rd2[5]~4_combout ,\Datapath|regFile|rd2[4]~6_combout ,\Datapath|regFile|rd2[3]~5_combout ,
\Datapath|regFile|rd2[2]~1_combout ,\Datapath|regFile|rd2[1]~0_combout ,\Datapath|regFile|rd2[0]~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Datapath|ALu|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Datapath|ALu|Mult0~mac .accumulate_clock = "none";
defparam \Datapath|ALu|Mult0~mac .ax_clock = "none";
defparam \Datapath|ALu|Mult0~mac .ax_width = 16;
defparam \Datapath|ALu|Mult0~mac .ay_scan_in_clock = "none";
defparam \Datapath|ALu|Mult0~mac .ay_scan_in_width = 16;
defparam \Datapath|ALu|Mult0~mac .ay_use_scan_in = "false";
defparam \Datapath|ALu|Mult0~mac .az_clock = "none";
defparam \Datapath|ALu|Mult0~mac .bx_clock = "none";
defparam \Datapath|ALu|Mult0~mac .by_clock = "none";
defparam \Datapath|ALu|Mult0~mac .by_use_scan_in = "false";
defparam \Datapath|ALu|Mult0~mac .bz_clock = "none";
defparam \Datapath|ALu|Mult0~mac .coef_a_0 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_1 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_2 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_3 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_4 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_5 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_6 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_a_7 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_0 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_1 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_2 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_3 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_4 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_5 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_6 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_b_7 = 0;
defparam \Datapath|ALu|Mult0~mac .coef_sel_a_clock = "none";
defparam \Datapath|ALu|Mult0~mac .coef_sel_b_clock = "none";
defparam \Datapath|ALu|Mult0~mac .delay_scan_out_ay = "false";
defparam \Datapath|ALu|Mult0~mac .delay_scan_out_by = "false";
defparam \Datapath|ALu|Mult0~mac .enable_double_accum = "false";
defparam \Datapath|ALu|Mult0~mac .load_const_clock = "none";
defparam \Datapath|ALu|Mult0~mac .load_const_value = 0;
defparam \Datapath|ALu|Mult0~mac .mode_sub_location = 0;
defparam \Datapath|ALu|Mult0~mac .negate_clock = "none";
defparam \Datapath|ALu|Mult0~mac .operand_source_max = "input";
defparam \Datapath|ALu|Mult0~mac .operand_source_may = "input";
defparam \Datapath|ALu|Mult0~mac .operand_source_mbx = "input";
defparam \Datapath|ALu|Mult0~mac .operand_source_mby = "input";
defparam \Datapath|ALu|Mult0~mac .operation_mode = "m18x18_full";
defparam \Datapath|ALu|Mult0~mac .output_clock = "none";
defparam \Datapath|ALu|Mult0~mac .preadder_subtract_a = "false";
defparam \Datapath|ALu|Mult0~mac .preadder_subtract_b = "false";
defparam \Datapath|ALu|Mult0~mac .result_a_width = 64;
defparam \Datapath|ALu|Mult0~mac .signed_max = "false";
defparam \Datapath|ALu|Mult0~mac .signed_may = "false";
defparam \Datapath|ALu|Mult0~mac .signed_mbx = "false";
defparam \Datapath|ALu|Mult0~mac .signed_mby = "false";
defparam \Datapath|ALu|Mult0~mac .sub_clock = "none";
defparam \Datapath|ALu|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \Datapath|bus|Mux3~15 (
// Equation(s):
// \Datapath|bus|Mux3~15_combout  = ( \Datapath|bus|Mux3~13_combout  & ( \Datapath|ALu|resmul [12] & ( (!\Datapath|bus|Mux15~0_combout  & (((\Datapath|bus|Mux7~1_combout ) # (\Datapath|bus|Mux3~12_combout )) # (\Datapath|bus|Mux3~14_combout ))) ) ) ) # ( 
// !\Datapath|bus|Mux3~13_combout  & ( \Datapath|ALu|resmul [12] & ( (!\Datapath|bus|Mux15~0_combout  & ((\Datapath|bus|Mux7~1_combout ) # (\Datapath|bus|Mux3~14_combout ))) ) ) ) # ( \Datapath|bus|Mux3~13_combout  & ( !\Datapath|ALu|resmul [12] & ( 
// (!\Datapath|bus|Mux15~0_combout  & (!\Datapath|bus|Mux7~1_combout  & ((\Datapath|bus|Mux3~12_combout ) # (\Datapath|bus|Mux3~14_combout )))) ) ) ) # ( !\Datapath|bus|Mux3~13_combout  & ( !\Datapath|ALu|resmul [12] & ( (\Datapath|bus|Mux3~14_combout  & 
// (!\Datapath|bus|Mux15~0_combout  & !\Datapath|bus|Mux7~1_combout )) ) ) )

	.dataa(!\Datapath|bus|Mux3~14_combout ),
	.datab(!\Datapath|bus|Mux15~0_combout ),
	.datac(!\Datapath|bus|Mux3~12_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|bus|Mux3~13_combout ),
	.dataf(!\Datapath|ALu|resmul [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~15 .extended_lut = "off";
defparam \Datapath|bus|Mux3~15 .lut_mask = 64'h44004C0044CC4CCC;
defparam \Datapath|bus|Mux3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \Datapath|IMMmux|y[12]~40 (
// Equation(s):
// \Datapath|IMMmux|y[12]~40_combout  = ( \Datapath|IMMmux|y[10]~6_combout  & ( ((\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~291_combout )) # (\Controller|Selector8~5_combout ) ) ) # ( !\Datapath|IMMmux|y[10]~6_combout  & ( 
// (\Datapath|regFile|WideOr0~combout  & (\Datapath|regFile|RAM~291_combout  & !\Controller|Selector8~5_combout )) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|regFile|RAM~291_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[10]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[12]~40 .extended_lut = "off";
defparam \Datapath|IMMmux|y[12]~40 .lut_mask = 64'h0300030003FF03FF;
defparam \Datapath|IMMmux|y[12]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \Datapath|IMMmux|y[11]~39 (
// Equation(s):
// \Datapath|IMMmux|y[11]~39_combout  = ( \Datapath|regFile|RAM~295_combout  & ( (!\Controller|Selector8~5_combout  & ((\Datapath|regFile|WideOr0~combout ))) # (\Controller|Selector8~5_combout  & (\Datapath|IMMmux|y[10]~6_combout )) ) ) # ( 
// !\Datapath|regFile|RAM~295_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & \Controller|Selector8~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Datapath|IMMmux|y[10]~6_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[11]~39 .extended_lut = "off";
defparam \Datapath|IMMmux|y[11]~39 .lut_mask = 64'h003300330F330F33;
defparam \Datapath|IMMmux|y[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \Datapath|ALu|Add0~49 (
// Equation(s):
// \Datapath|ALu|Add0~49_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[11]~39_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[11]~39_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[11]~11_combout  ) + ( \Datapath|ALu|Add0~46  ))
// \Datapath|ALu|Add0~50  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[11]~39_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[11]~39_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[11]~11_combout  ) + ( \Datapath|ALu|Add0~46  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[11]~39_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[11]~11_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~49_sumout ),
	.cout(\Datapath|ALu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~49 .extended_lut = "off";
defparam \Datapath|ALu|Add0~49 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \Datapath|ALu|Add0~53 (
// Equation(s):
// \Datapath|ALu|Add0~53_sumout  = SUM(( \Datapath|regFile|rd2[12]~14_combout  ) + ( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[12]~40_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[12]~40_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~50  ))
// \Datapath|ALu|Add0~54  = CARRY(( \Datapath|regFile|rd2[12]~14_combout  ) + ( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[12]~40_combout )))) # (\Controller|Selector11~4_combout  & 
// (!\Controller|Selector11~1_combout  $ (((!\Datapath|IMMmux|y[12]~40_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|ALu|Add0~50  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|regFile|rd2[12]~14_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[12]~40_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~53_sumout ),
	.cout(\Datapath|ALu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~53 .extended_lut = "off";
defparam \Datapath|ALu|Add0~53 .lut_mask = 64'h0000FA36000000FF;
defparam \Datapath|ALu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \Datapath|bus|Mux3~11 (
// Equation(s):
// \Datapath|bus|Mux3~11_combout  = ( \Datapath|regFile|rd2[12]~14_combout  & ( \Datapath|ALu|Add0~53_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|IMMmux|y[12]~29_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[12]~14_combout  & ( \Datapath|ALu|Add0~53_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|IMMmux|y[12]~29_combout )))) ) ) ) # ( \Datapath|regFile|rd2[12]~14_combout  & ( !\Datapath|ALu|Add0~53_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Controller|Selector14~0_combout ) # (!\Datapath|IMMmux|y[12]~29_combout ))))) ) ) ) # ( !\Datapath|regFile|rd2[12]~14_combout  & ( !\Datapath|ALu|Add0~53_sumout  & ( (\Controller|Selector13~1_combout  & (\Controller|Selector11~1_combout  & 
// \Datapath|IMMmux|y[12]~29_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Datapath|IMMmux|y[12]~29_combout ),
	.datae(!\Datapath|regFile|rd2[12]~14_combout ),
	.dataf(!\Datapath|ALu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~11 .extended_lut = "off";
defparam \Datapath|bus|Mux3~11 .lut_mask = 64'h00111112ECFDFDFE;
defparam \Datapath|bus|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \Datapath|bus|Mux3~18 (
// Equation(s):
// \Datapath|bus|Mux3~18_combout  = ( \Datapath|bus|Mux3~15_combout  & ( \Datapath|bus|Mux3~11_combout  & ( ((!\Datapath|bus|Mux3~17_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux3~16_combout ) ) ) ) # ( !\Datapath|bus|Mux3~15_combout  & ( 
// \Datapath|bus|Mux3~11_combout  & ( ((!\Datapath|bus|Mux3~17_combout ) # ((\Datapath|bus|Mux3~2_combout  & \Datapath|bus|Mux3~4_combout ))) # (\Datapath|bus|Mux3~16_combout ) ) ) ) # ( \Datapath|bus|Mux3~15_combout  & ( !\Datapath|bus|Mux3~11_combout  & ( 
// ((!\Datapath|bus|Mux3~17_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux3~16_combout ) ) ) ) # ( !\Datapath|bus|Mux3~15_combout  & ( !\Datapath|bus|Mux3~11_combout  & ( (!\Datapath|bus|Mux3~17_combout ) # (\Datapath|bus|Mux3~16_combout ) 
// ) ) )

	.dataa(!\Datapath|bus|Mux3~16_combout ),
	.datab(!\Datapath|bus|Mux3~17_combout ),
	.datac(!\Datapath|bus|Mux3~2_combout ),
	.datad(!\Datapath|bus|Mux3~4_combout ),
	.datae(!\Datapath|bus|Mux3~15_combout ),
	.dataf(!\Datapath|bus|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~18 .extended_lut = "off";
defparam \Datapath|bus|Mux3~18 .lut_mask = 64'hDDDDDDFFDDDFDDFF;
defparam \Datapath|bus|Mux3~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N56
dffeas \Datapath|regFile|RAM~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~92 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \Datapath|regFile|RAM~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~76 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \Datapath|regFile|RAM~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~108 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y13_N47
dffeas \Datapath|regFile|RAM~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~124 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~376 (
// Equation(s):
// \Datapath|regFile|RAM~376_combout  = ( \Datapath|regFile|RAM~108_q  & ( \Datapath|regFile|RAM~124_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~76_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~92_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~108_q  & ( \Datapath|regFile|RAM~124_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~76_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~92_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~108_q  & ( 
// !\Datapath|regFile|RAM~124_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~76_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~92_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~108_q  & ( !\Datapath|regFile|RAM~124_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~76_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~92_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~92_q ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Datapath|regFile|RAM~76_q ),
	.datae(!\Datapath|regFile|RAM~108_q ),
	.dataf(!\Datapath|regFile|RAM~124_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~376 .extended_lut = "off";
defparam \Datapath|regFile|RAM~376 .lut_mask = 64'h04C434F407C737F7;
defparam \Datapath|regFile|RAM~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~44feeder (
// Equation(s):
// \Datapath|regFile|RAM~44feeder_combout  = ( \Datapath|bus|Mux3~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~44feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N8
dffeas \Datapath|regFile|RAM~44DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~44DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~44DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~44DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N4
dffeas \Datapath|regFile|RAM~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~60 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \Datapath|regFile|RAM~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~12 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~28feeder (
// Equation(s):
// \Datapath|regFile|RAM~28feeder_combout  = ( \Datapath|bus|Mux3~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~28feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \Datapath|regFile|RAM~28DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~28DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~28DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~28DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~375 (
// Equation(s):
// \Datapath|regFile|RAM~375_combout  = ( \Datapath|regFile|RAM~12_q  & ( \Datapath|regFile|RAM~28DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~44DUPLICATE_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~60_q )))) ) ) ) # ( !\Datapath|regFile|RAM~12_q  & ( \Datapath|regFile|RAM~28DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~44DUPLICATE_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~60_q ))))) ) ) ) # ( \Datapath|regFile|RAM~12_q  & ( 
// !\Datapath|regFile|RAM~28DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~44DUPLICATE_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~60_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~12_q  & ( !\Datapath|regFile|RAM~28DUPLICATE_q  & ( (\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~44DUPLICATE_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~60_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~44DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~60_q ),
	.datae(!\Datapath|regFile|RAM~12_q ),
	.dataf(!\Datapath|regFile|RAM~28DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~375 .extended_lut = "off";
defparam \Datapath|regFile|RAM~375 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Datapath|regFile|RAM~375 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~236feeder (
// Equation(s):
// \Datapath|regFile|RAM~236feeder_combout  = ( \Datapath|bus|Mux3~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~236feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~236feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~236feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~236feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N44
dffeas \Datapath|regFile|RAM~236DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~236DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~236DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~236DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N53
dffeas \Datapath|regFile|RAM~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~220 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N35
dffeas \Datapath|regFile|RAM~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~252 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N56
dffeas \Datapath|regFile|RAM~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~204 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~378 (
// Equation(s):
// \Datapath|regFile|RAM~378_combout  = ( \Datapath|regFile|RAM~252_q  & ( \Datapath|regFile|RAM~204_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~220_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~236DUPLICATE_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~252_q  & ( \Datapath|regFile|RAM~204_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout 
//  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~220_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~236DUPLICATE_q ))) ) ) ) # ( 
// \Datapath|regFile|RAM~252_q  & ( !\Datapath|regFile|RAM~204_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~220_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// (((\Datapath|regFile|RAM~236DUPLICATE_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~252_q  & ( !\Datapath|regFile|RAM~204_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~220_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~236DUPLICATE_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~236DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~220_q ),
	.datae(!\Datapath|regFile|RAM~252_q ),
	.dataf(!\Datapath|regFile|RAM~204_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~378 .extended_lut = "off";
defparam \Datapath|regFile|RAM~378 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N4
dffeas \Datapath|regFile|RAM~156DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~156DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~156DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~156DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~188feeder (
// Equation(s):
// \Datapath|regFile|RAM~188feeder_combout  = ( \Datapath|bus|Mux3~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~188feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \Datapath|regFile|RAM~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~188 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N20
dffeas \Datapath|regFile|RAM~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~172 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \Datapath|regFile|RAM~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~140 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~377 (
// Equation(s):
// \Datapath|regFile|RAM~377_combout  = ( \Datapath|regFile|RAM~172_q  & ( \Datapath|regFile|RAM~140_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~156DUPLICATE_q )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~188_q )))) ) ) ) # ( !\Datapath|regFile|RAM~172_q  & ( \Datapath|regFile|RAM~140_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout )))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~156DUPLICATE_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~188_q ))))) ) ) ) # ( \Datapath|regFile|RAM~172_q  
// & ( !\Datapath|regFile|RAM~140_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~156DUPLICATE_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~188_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~172_q  & ( !\Datapath|regFile|RAM~140_q  & ( (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~156DUPLICATE_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~188_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~156DUPLICATE_q ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~188_q ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~172_q ),
	.dataf(!\Datapath|regFile|RAM~140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~377 .extended_lut = "off";
defparam \Datapath|regFile|RAM~377 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Datapath|regFile|RAM~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~379 (
// Equation(s):
// \Datapath|regFile|RAM~379_combout  = ( \Datapath|regFile|RAM~378_combout  & ( \Datapath|regFile|RAM~377_combout  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~375_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~376_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~378_combout  & ( \Datapath|regFile|RAM~377_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~375_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~376_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (((!\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~378_combout  & ( !\Datapath|regFile|RAM~377_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~375_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~376_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~378_combout  & ( !\Datapath|regFile|RAM~377_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~375_combout ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~376_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~376_combout ),
	.datac(!\Datapath|regFile|RAM~375_combout ),
	.datad(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datae(!\Datapath|regFile|RAM~378_combout ),
	.dataf(!\Datapath|regFile|RAM~377_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~379 .extended_lut = "off";
defparam \Datapath|regFile|RAM~379 .lut_mask = 64'h0A220A775F225F77;
defparam \Datapath|regFile|RAM~379 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \Datapath|regFile|rd2[12]~14 (
// Equation(s):
// \Datapath|regFile|rd2[12]~14_combout  = ( !\Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~379_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Datapath|regFile|RAM~379_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[12]~14 .extended_lut = "off";
defparam \Datapath|regFile|rd2[12]~14 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|regFile|rd2[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \Datapath|ALu|Add0~57 (
// Equation(s):
// \Datapath|ALu|Add0~57_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[13]~41_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[13]~41_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[13]~15_combout  ) + ( \Datapath|ALu|Add0~54  ))
// \Datapath|ALu|Add0~58  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[13]~41_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[13]~41_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[13]~15_combout  ) + ( \Datapath|ALu|Add0~54  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[13]~41_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[13]~15_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~57_sumout ),
	.cout(\Datapath|ALu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~57 .extended_lut = "off";
defparam \Datapath|ALu|Add0~57 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \Datapath|bus|Mux2~0 (
// Equation(s):
// \Datapath|bus|Mux2~0_combout  = ( \Controller|Selector14~0_combout  & ( \Datapath|ALu|Add0~57_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Datapath|regFile|rd2[13]~15_combout  & (\Datapath|IMMmux|y[13]~12_combout  & 
// \Controller|Selector13~1_combout )) # (\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[13]~12_combout  $ (!\Controller|Selector13~1_combout )))) ) ) ) # ( !\Controller|Selector14~0_combout  & ( \Datapath|ALu|Add0~57_sumout  & ( 
// (((!\Controller|Selector13~1_combout ) # (!\Controller|Selector11~1_combout )) # (\Datapath|IMMmux|y[13]~12_combout )) # (\Datapath|regFile|rd2[13]~15_combout ) ) ) ) # ( \Controller|Selector14~0_combout  & ( !\Datapath|ALu|Add0~57_sumout  & ( 
// (\Controller|Selector11~1_combout  & ((!\Datapath|regFile|rd2[13]~15_combout  & (\Datapath|IMMmux|y[13]~12_combout  & \Controller|Selector13~1_combout )) # (\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[13]~12_combout  $ 
// (!\Controller|Selector13~1_combout ))))) ) ) ) # ( !\Controller|Selector14~0_combout  & ( !\Datapath|ALu|Add0~57_sumout  & ( (\Controller|Selector13~1_combout  & (\Controller|Selector11~1_combout  & ((\Datapath|IMMmux|y[13]~12_combout ) # 
// (\Datapath|regFile|rd2[13]~15_combout )))) ) ) )

	.dataa(!\Datapath|regFile|rd2[13]~15_combout ),
	.datab(!\Datapath|IMMmux|y[13]~12_combout ),
	.datac(!\Controller|Selector13~1_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Controller|Selector14~0_combout ),
	.dataf(!\Datapath|ALu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~0 .extended_lut = "off";
defparam \Datapath|bus|Mux2~0 .lut_mask = 64'h00070016FFF7FF16;
defparam \Datapath|bus|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~10 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~10_combout  = ( \Datapath|regFile|rd2[4]~6_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout ) # (\Datapath|regFile|rd2[2]~1_combout ) ) ) ) # ( !\Datapath|regFile|rd2[4]~6_combout  & ( 
// \Datapath|IMMmux|y[0]~18_combout  & ( (\Datapath|regFile|rd2[2]~1_combout  & \Datapath|IMMmux|y[1]~0_combout ) ) ) ) # ( \Datapath|regFile|rd2[4]~6_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[5]~4_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[3]~5_combout )) ) ) ) # ( !\Datapath|regFile|rd2[4]~6_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[5]~4_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[3]~5_combout )) ) ) )

	.dataa(!\Datapath|regFile|rd2[2]~1_combout ),
	.datab(!\Datapath|IMMmux|y[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[3]~5_combout ),
	.datad(!\Datapath|regFile|rd2[5]~4_combout ),
	.datae(!\Datapath|regFile|rd2[4]~6_combout ),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~10 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~10 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Datapath|shift|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \Datapath|bus|Mux2~1 (
// Equation(s):
// \Datapath|bus|Mux2~1_combout  = ( \Datapath|shift|ShiftLeft0~10_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[11]~11_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[10]~12_combout ))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~10_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[11]~11_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[10]~12_combout ))) ) ) ) # ( \Datapath|shift|ShiftLeft0~10_combout  & ( !\Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout ) # (\Datapath|regFile|rd2[12]~14_combout ) ) ) ) # ( !\Datapath|shift|ShiftLeft0~10_combout  
// & ( !\Datapath|bus|Mux3~6_combout  & ( (\Datapath|bus|Mux3~7_combout  & \Datapath|regFile|rd2[12]~14_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[11]~11_combout ),
	.datab(!\Datapath|bus|Mux3~7_combout ),
	.datac(!\Datapath|regFile|rd2[10]~12_combout ),
	.datad(!\Datapath|regFile|rd2[12]~14_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~10_combout ),
	.dataf(!\Datapath|bus|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~1 .extended_lut = "off";
defparam \Datapath|bus|Mux2~1 .lut_mask = 64'h0033CCFF47474747;
defparam \Datapath|bus|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~11 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~11_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|regFile|rd2[6]~9_combout  & ( (\Datapath|IMMmux|y[0]~18_combout ) # (\Datapath|regFile|rd2[7]~7_combout ) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( 
// \Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & (\Datapath|regFile|rd2[9]~3_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[8]~8_combout ))) ) ) ) # ( \Datapath|IMMmux|y[1]~0_combout  & ( 
// !\Datapath|regFile|rd2[6]~9_combout  & ( (\Datapath|regFile|rd2[7]~7_combout  & !\Datapath|IMMmux|y[0]~18_combout ) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & 
// (\Datapath|regFile|rd2[9]~3_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[8]~8_combout ))) ) ) )

	.dataa(!\Datapath|regFile|rd2[9]~3_combout ),
	.datab(!\Datapath|regFile|rd2[8]~8_combout ),
	.datac(!\Datapath|regFile|rd2[7]~7_combout ),
	.datad(!\Datapath|IMMmux|y[0]~18_combout ),
	.datae(!\Datapath|IMMmux|y[1]~0_combout ),
	.dataf(!\Datapath|regFile|rd2[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~11 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~11 .lut_mask = 64'h55330F0055330FFF;
defparam \Datapath|shift|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~8 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~8_combout  = ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|regFile|WideOr1~combout  & (\Datapath|regFile|RAM~313_combout  & !\Datapath|IMMmux|y[1]~0_combout )) ) ) # ( !\Datapath|IMMmux|y[0]~18_combout  & ( 
// (!\Datapath|regFile|WideOr1~combout  & (!\Datapath|IMMmux|y[1]~0_combout  & \Datapath|regFile|RAM~275_combout )) ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(!\Datapath|regFile|RAM~313_combout ),
	.datac(!\Datapath|IMMmux|y[1]~0_combout ),
	.datad(!\Datapath|regFile|RAM~275_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~8 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~8 .lut_mask = 64'h00A000A020202020;
defparam \Datapath|shift|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \Datapath|bus|Mux2~2 (
// Equation(s):
// \Datapath|bus|Mux2~2_combout  = ( \Datapath|shift|ShiftLeft0~17_combout  & ( \Datapath|shift|ShiftLeft0~8_combout  & ( (\Datapath|IMMmux|y[2]~25_combout  & ((!\Datapath|bus|Mux3~0_combout  & (\Datapath|shift|ShiftLeft0~11_combout )) # 
// (\Datapath|bus|Mux3~0_combout  & ((!\Controller|Decoder1~3_combout ))))) ) ) ) # ( \Datapath|shift|ShiftLeft0~17_combout  & ( !\Datapath|shift|ShiftLeft0~8_combout  & ( (\Datapath|shift|ShiftLeft0~11_combout  & (\Datapath|IMMmux|y[2]~25_combout  & 
// !\Datapath|bus|Mux3~0_combout )) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~11_combout ),
	.datab(!\Datapath|IMMmux|y[2]~25_combout ),
	.datac(!\Datapath|bus|Mux3~0_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~17_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~2 .extended_lut = "off";
defparam \Datapath|bus|Mux2~2 .lut_mask = 64'h0000101000001310;
defparam \Datapath|bus|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \Datapath|bus|Mux2~3 (
// Equation(s):
// \Datapath|bus|Mux2~3_combout  = ( \Datapath|bus|Mux2~2_combout  & ( \Datapath|ALu|resmul [13] & ( !\Datapath|bus|Mux15~0_combout  ) ) ) # ( !\Datapath|bus|Mux2~2_combout  & ( \Datapath|ALu|resmul [13] & ( (!\Datapath|bus|Mux15~0_combout  & 
// (((\Datapath|bus|Mux3~13_combout  & \Datapath|bus|Mux2~1_combout )) # (\Datapath|bus|Mux7~1_combout ))) ) ) ) # ( \Datapath|bus|Mux2~2_combout  & ( !\Datapath|ALu|resmul [13] & ( (!\Datapath|bus|Mux7~1_combout  & !\Datapath|bus|Mux15~0_combout ) ) ) ) # ( 
// !\Datapath|bus|Mux2~2_combout  & ( !\Datapath|ALu|resmul [13] & ( (\Datapath|bus|Mux3~13_combout  & (!\Datapath|bus|Mux7~1_combout  & (!\Datapath|bus|Mux15~0_combout  & \Datapath|bus|Mux2~1_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux3~13_combout ),
	.datab(!\Datapath|bus|Mux7~1_combout ),
	.datac(!\Datapath|bus|Mux15~0_combout ),
	.datad(!\Datapath|bus|Mux2~1_combout ),
	.datae(!\Datapath|bus|Mux2~2_combout ),
	.dataf(!\Datapath|ALu|resmul [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~3 .extended_lut = "off";
defparam \Datapath|bus|Mux2~3 .lut_mask = 64'h0040C0C03070F0F0;
defparam \Datapath|bus|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \Datapath|bus|Mux2~6 (
// Equation(s):
// \Datapath|bus|Mux2~6_combout  = ( \Datapath|bus|Mux2~0_combout  & ( \Datapath|bus|Mux2~3_combout  & ( ((!\Datapath|bus|Mux2~5_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux2~4_combout ) ) ) ) # ( !\Datapath|bus|Mux2~0_combout  & ( 
// \Datapath|bus|Mux2~3_combout  & ( ((!\Datapath|bus|Mux2~5_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux2~4_combout ) ) ) ) # ( \Datapath|bus|Mux2~0_combout  & ( !\Datapath|bus|Mux2~3_combout  & ( ((!\Datapath|bus|Mux2~5_combout ) # 
// ((\Datapath|bus|Mux3~4_combout  & \Datapath|bus|Mux3~2_combout ))) # (\Datapath|bus|Mux2~4_combout ) ) ) ) # ( !\Datapath|bus|Mux2~0_combout  & ( !\Datapath|bus|Mux2~3_combout  & ( (!\Datapath|bus|Mux2~5_combout ) # (\Datapath|bus|Mux2~4_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux2~4_combout ),
	.datab(!\Datapath|bus|Mux3~4_combout ),
	.datac(!\Datapath|bus|Mux3~2_combout ),
	.datad(!\Datapath|bus|Mux2~5_combout ),
	.datae(!\Datapath|bus|Mux2~0_combout ),
	.dataf(!\Datapath|bus|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux2~6 .extended_lut = "off";
defparam \Datapath|bus|Mux2~6 .lut_mask = 64'hFF55FF57FF77FF77;
defparam \Datapath|bus|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \Datapath|regFile|RAM~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~237 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~237 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~269 (
// Equation(s):
// \Datapath|regFile|RAM~269_combout  = ( \Datapath|regFile|RAM~253_q  & ( \Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout ) # ((\Datapath|regFile|RAM~221_q )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~237_q )) # (\InstructionDecoder|regAddA[0]~1_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~253_q  & ( \Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & 
// ((!\InstructionDecoder|regAddA[0]~1_combout ) # ((\Datapath|regFile|RAM~221_q )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~237_q ))) ) ) ) # ( \Datapath|regFile|RAM~253_q  & ( 
// !\Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~221_q )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~237_q )) # 
// (\InstructionDecoder|regAddA[0]~1_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~253_q  & ( !\Datapath|regFile|RAM~205_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~221_q )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~237_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datac(!\Datapath|regFile|RAM~237_q ),
	.datad(!\Datapath|regFile|RAM~221_q ),
	.datae(!\Datapath|regFile|RAM~253_q ),
	.dataf(!\Datapath|regFile|RAM~205_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~269 .extended_lut = "off";
defparam \Datapath|regFile|RAM~269 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \Datapath|regFile|RAM~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~157 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \Datapath|regFile|RAM~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~189 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~268 (
// Equation(s):
// \Datapath|regFile|RAM~268_combout  = ( \Datapath|regFile|RAM~173_q  & ( \Datapath|regFile|RAM~189_q  & ( ((!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~141_q )) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// ((\Datapath|regFile|RAM~157_q )))) # (\InstructionDecoder|regAddA[1]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~173_q  & ( \Datapath|regFile|RAM~189_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  & 
// (\Datapath|regFile|RAM~141_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~157_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( \Datapath|regFile|RAM~173_q  & ( !\Datapath|regFile|RAM~189_q  & ( 
// (!\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~141_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) # (\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~157_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~173_q  & ( !\Datapath|regFile|RAM~189_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~141_q )) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// ((\Datapath|regFile|RAM~157_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~141_q ),
	.datad(!\Datapath|regFile|RAM~157_q ),
	.datae(!\Datapath|regFile|RAM~173_q ),
	.dataf(!\Datapath|regFile|RAM~189_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~268 .extended_lut = "off";
defparam \Datapath|regFile|RAM~268 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Datapath|regFile|RAM~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N26
dffeas \Datapath|regFile|RAM~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~29 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~266 (
// Equation(s):
// \Datapath|regFile|RAM~266_combout  = ( \Datapath|regFile|RAM~45_q  & ( \Datapath|regFile|RAM~13_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~29_q ))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~61_q ))) ) ) ) # ( !\Datapath|regFile|RAM~45_q  & ( \Datapath|regFile|RAM~13_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (((!\InstructionDecoder|regAddA[0]~1_combout ) # 
// (\Datapath|regFile|RAM~29_q )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~61_q  & (\InstructionDecoder|regAddA[0]~1_combout ))) ) ) ) # ( \Datapath|regFile|RAM~45_q  & ( !\Datapath|regFile|RAM~13_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[0]~1_combout  & \Datapath|regFile|RAM~29_q )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((!\InstructionDecoder|regAddA[0]~1_combout )) # (\Datapath|regFile|RAM~61_q ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~45_q  & ( !\Datapath|regFile|RAM~13_q  & ( (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~29_q ))) # (\InstructionDecoder|regAddA[1]~2_combout  & 
// (\Datapath|regFile|RAM~61_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~61_q ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datad(!\Datapath|regFile|RAM~29_q ),
	.datae(!\Datapath|regFile|RAM~45_q ),
	.dataf(!\Datapath|regFile|RAM~13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~266 .extended_lut = "off";
defparam \Datapath|regFile|RAM~266 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Datapath|regFile|RAM~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \Datapath|regFile|RAM~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~77 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N37
dffeas \Datapath|regFile|RAM~93DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~93DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~93DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~93DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~267 (
// Equation(s):
// \Datapath|regFile|RAM~267_combout  = ( \Datapath|regFile|RAM~109_q  & ( \Datapath|regFile|RAM~93DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~77_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~125_q )))) ) ) ) # ( !\Datapath|regFile|RAM~109_q  & ( \Datapath|regFile|RAM~93DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout 
//  & (!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~77_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~125_q )))) ) ) ) # ( \Datapath|regFile|RAM~109_q  & ( 
// !\Datapath|regFile|RAM~93DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~77_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~125_q )))) ) ) ) # ( !\Datapath|regFile|RAM~109_q  & ( !\Datapath|regFile|RAM~93DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  
// & (\Datapath|regFile|RAM~77_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~125_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~77_q ),
	.datad(!\Datapath|regFile|RAM~125_q ),
	.datae(!\Datapath|regFile|RAM~109_q ),
	.dataf(!\Datapath|regFile|RAM~93DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~267 .extended_lut = "off";
defparam \Datapath|regFile|RAM~267 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Datapath|regFile|RAM~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~270 (
// Equation(s):
// \Datapath|regFile|RAM~270_combout  = ( \Datapath|regFile|RAM~266_combout  & ( \Datapath|regFile|RAM~267_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~268_combout ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~269_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~266_combout  & ( \Datapath|regFile|RAM~267_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (((\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~268_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~269_combout )))) ) ) ) # ( \Datapath|regFile|RAM~266_combout  & ( !\Datapath|regFile|RAM~267_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~268_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~269_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~266_combout  & ( !\Datapath|regFile|RAM~267_combout  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~268_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout 
//  & (\Datapath|regFile|RAM~269_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~269_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~268_combout ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~266_combout ),
	.dataf(!\Datapath|regFile|RAM~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~270 .extended_lut = "off";
defparam \Datapath|regFile|RAM~270 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Datapath|regFile|RAM~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \Datapath|IMMmux|y[13]~12 (
// Equation(s):
// \Datapath|IMMmux|y[13]~12_combout  = ( !\Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~270_combout  & ( (!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & 
// ((\Datapath|IMMmux|y[10]~6_combout ))) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~270_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & \Controller|Selector8~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|IMMmux|y[10]~6_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[13]~12 .extended_lut = "off";
defparam \Datapath|IMMmux|y[13]~12 .lut_mask = 64'h000F0000330F0000;
defparam \Datapath|IMMmux|y[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~5 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~5_combout  = ( \Datapath|regFile|RAM~291_combout  & ( \Datapath|regFile|RAM~265_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # 
// (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~291_combout  & ( \Datapath|regFile|RAM~265_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & 
// (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~291_combout  & ( !\Datapath|regFile|RAM~265_combout  & ( (!\Controller|Decoder1~3_combout  & 
// ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~291_combout  & ( !\Datapath|regFile|RAM~265_combout  & ( 
// (!\Controller|Decoder1~3_combout  & (\Datapath|IMMmux|y[10]~6_combout  & \Controller|Selector8~5_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|IMMmux|y[10]~6_combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(!\Datapath|regFile|RAM~291_combout ),
	.dataf(!\Datapath|regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~5 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~5 .lut_mask = 64'h000C440C440C440C;
defparam \Datapath|shift|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~6 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~6_combout  = ( \Datapath|regFile|RAM~303_combout  & ( \Datapath|regFile|RAM~299_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # 
// (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~303_combout  & ( \Datapath|regFile|RAM~299_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Controller|Selector8~5_combout  & 
// (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~303_combout  & ( !\Datapath|regFile|RAM~299_combout  & ( (!\Controller|Decoder1~3_combout  & 
// ((!\Controller|Selector8~5_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Selector8~5_combout  & ((\Datapath|IMMmux|y[10]~6_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~303_combout  & ( !\Datapath|regFile|RAM~299_combout  & ( 
// (!\Controller|Decoder1~3_combout  & (\Controller|Selector8~5_combout  & \Datapath|IMMmux|y[10]~6_combout )) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector8~5_combout ),
	.datad(!\Datapath|IMMmux|y[10]~6_combout ),
	.datae(!\Datapath|regFile|RAM~303_combout ),
	.dataf(!\Datapath|regFile|RAM~299_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~6 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~6 .lut_mask = 64'h000C404C404C404C;
defparam \Datapath|shift|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~7 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~7_combout  = ( !\Datapath|shift|ShiftLeft0~5_combout  & ( !\Datapath|shift|ShiftLeft0~6_combout  & ( (!\Datapath|IMMmux|y[6]~17_combout  & (!\Datapath|IMMmux|y[13]~12_combout  & (!\Datapath|IMMmux|y[11]~13_combout  & 
// !\Datapath|IMMmux|y[7]~15_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[6]~17_combout ),
	.datab(!\Datapath|IMMmux|y[13]~12_combout ),
	.datac(!\Datapath|IMMmux|y[11]~13_combout ),
	.datad(!\Datapath|IMMmux|y[7]~15_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~5_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~7 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~7 .lut_mask = 64'h8000000000000000;
defparam \Datapath|shift|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~19 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~19_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|regFile|rd2[10]~12_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & (\Datapath|regFile|rd2[8]~8_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & 
// ((\Datapath|regFile|rd2[7]~7_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|regFile|rd2[10]~12_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout ) # (\Datapath|regFile|rd2[9]~3_combout ) ) ) ) # ( \Datapath|IMMmux|y[1]~0_combout  & ( 
// !\Datapath|regFile|rd2[10]~12_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & (\Datapath|regFile|rd2[8]~8_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[7]~7_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( 
// !\Datapath|regFile|rd2[10]~12_combout  & ( (\Datapath|IMMmux|y[0]~18_combout  & \Datapath|regFile|rd2[9]~3_combout ) ) ) )

	.dataa(!\Datapath|IMMmux|y[0]~18_combout ),
	.datab(!\Datapath|regFile|rd2[9]~3_combout ),
	.datac(!\Datapath|regFile|rd2[8]~8_combout ),
	.datad(!\Datapath|regFile|rd2[7]~7_combout ),
	.datae(!\Datapath|IMMmux|y[1]~0_combout ),
	.dataf(!\Datapath|regFile|rd2[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~19 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~19 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \Datapath|shift|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \Datapath|bus|Mux7~4 (
// Equation(s):
// \Datapath|bus|Mux7~4_combout  = ( \Datapath|IMMmux|y[3]~4_combout  & ( \Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[15]~1_combout ) # (\Datapath|IMMmux|y[2]~2_combout ))) ) ) ) # ( 
// !\Datapath|IMMmux|y[3]~4_combout  & ( \Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & ((!\Datapath|IMMmux|y[15]~1_combout  & (!\Datapath|IMMmux|y[2]~2_combout )) # (\Datapath|IMMmux|y[15]~1_combout  & 
// ((\Datapath|regFile|RAM~282_combout ))))) ) ) ) # ( \Datapath|IMMmux|y[3]~4_combout  & ( !\Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[2]~2_combout ) ) ) ) # ( !\Datapath|IMMmux|y[3]~4_combout  & ( 
// !\Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & (!\Datapath|IMMmux|y[2]~2_combout  $ (((\Datapath|IMMmux|y[15]~1_combout  & \Datapath|regFile|RAM~282_combout ))))) ) ) )

	.dataa(!\Controller|Decoder1~3_combout ),
	.datab(!\Datapath|IMMmux|y[2]~2_combout ),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(!\Datapath|regFile|RAM~282_combout ),
	.datae(!\Datapath|IMMmux|y[3]~4_combout ),
	.dataf(!\Datapath|regFile|RAM~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~4 .extended_lut = "off";
defparam \Datapath|bus|Mux7~4 .lut_mask = 64'h88822222808A2A2A;
defparam \Datapath|bus|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \Datapath|bus|Mux5~2 (
// Equation(s):
// \Datapath|bus|Mux5~2_combout  = ( \Datapath|shift|ShiftLeft0~19_combout  & ( \Datapath|bus|Mux7~4_combout  & ( (!\Datapath|shift|ShiftLeft0~1_combout  & (!\Datapath|shift|ShiftLeft0~0_combout  & (!\Datapath|bus|Mux3~0_combout  & 
// \Datapath|shift|ShiftLeft0~7_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|bus|Mux3~0_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~19_combout ),
	.dataf(!\Datapath|bus|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~2 .extended_lut = "off";
defparam \Datapath|bus|Mux5~2 .lut_mask = 64'h0000000000000080;
defparam \Datapath|bus|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \Datapath|bus|Mux7~5 (
// Equation(s):
// \Datapath|bus|Mux7~5_combout  = ( !\Datapath|shift|ShiftLeft0~3_combout  & ( !\Datapath|bus|Mux7~4_combout  & ( (!\Datapath|shift|ShiftLeft0~0_combout  & (!\Datapath|shift|ShiftLeft0~4_combout  & (!\Datapath|shift|ShiftLeft0~1_combout  & 
// !\Datapath|shift|ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~4_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~2_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~3_combout ),
	.dataf(!\Datapath|bus|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~5 .extended_lut = "off";
defparam \Datapath|bus|Mux7~5 .lut_mask = 64'h8000000000000000;
defparam \Datapath|bus|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \Datapath|bus|Mux5~4 (
// Equation(s):
// \Datapath|bus|Mux5~4_combout  = ( \Datapath|bus|Mux7~0_combout  & ( (\Controller|Selector9~4_combout  & (((!\Controller|Selector13~1_combout  & !\Controller|Selector14~0_combout )) # (\Controller|WideOr19~1_combout ))) ) ) # ( 
// !\Datapath|bus|Mux7~0_combout  & ( (\Controller|Selector9~4_combout  & \Controller|WideOr19~1_combout ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Controller|Selector14~0_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(!\Datapath|bus|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~4 .extended_lut = "off";
defparam \Datapath|bus|Mux5~4 .lut_mask = 64'h000F080F000F080F;
defparam \Datapath|bus|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~16 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~16_combout  = ( \Datapath|regFile|rd2[6]~9_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[5]~4_combout )) # (\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[3]~5_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[6]~9_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[5]~4_combout )) # (\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[3]~5_combout ))) ) ) ) # ( \Datapath|regFile|rd2[6]~9_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout ) # (\Datapath|regFile|rd2[4]~6_combout ) ) ) ) # ( !\Datapath|regFile|rd2[6]~9_combout  & 
// ( !\Datapath|IMMmux|y[0]~18_combout  & ( (\Datapath|IMMmux|y[1]~0_combout  & \Datapath|regFile|rd2[4]~6_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[5]~4_combout ),
	.datab(!\Datapath|IMMmux|y[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[3]~5_combout ),
	.datad(!\Datapath|regFile|rd2[4]~6_combout ),
	.datae(!\Datapath|regFile|rd2[6]~9_combout ),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~16 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~16 .lut_mask = 64'h0033CCFF47474747;
defparam \Datapath|shift|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~9 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~9_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & \Datapath|regFile|rd2[0]~2_combout ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & 
// ((\Datapath|regFile|rd2[2]~1_combout ))) # (\Datapath|IMMmux|y[0]~18_combout  & (\Datapath|regFile|rd2[1]~0_combout )) ) )

	.dataa(!\Datapath|IMMmux|y[0]~18_combout ),
	.datab(!\Datapath|regFile|rd2[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[0]~2_combout ),
	.datad(!\Datapath|regFile|rd2[2]~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~9 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~9 .lut_mask = 64'h11BB11BB0A0A0A0A;
defparam \Datapath|shift|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \Datapath|bus|Mux5~3 (
// Equation(s):
// \Datapath|bus|Mux5~3_combout  = ( \Datapath|shift|ShiftLeft0~9_combout  & ( \Datapath|shift|ShiftLeft0~7_combout  & ( (((\Datapath|shift|ShiftLeft0~0_combout ) # (\Datapath|shift|ShiftLeft0~1_combout )) # (\Datapath|shift|ShiftLeft0~16_combout )) # 
// (\Datapath|bus|Mux3~0_combout ) ) ) ) # ( !\Datapath|shift|ShiftLeft0~9_combout  & ( \Datapath|shift|ShiftLeft0~7_combout  & ( (!\Datapath|bus|Mux3~0_combout  & (\Datapath|shift|ShiftLeft0~16_combout  & (!\Datapath|shift|ShiftLeft0~1_combout  & 
// !\Datapath|shift|ShiftLeft0~0_combout ))) ) ) ) # ( \Datapath|shift|ShiftLeft0~9_combout  & ( !\Datapath|shift|ShiftLeft0~7_combout  ) )

	.dataa(!\Datapath|bus|Mux3~0_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~16_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~9_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~3 .extended_lut = "off";
defparam \Datapath|bus|Mux5~3 .lut_mask = 64'h0000FFFF20007FFF;
defparam \Datapath|bus|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \Datapath|bus|Mux5~5 (
// Equation(s):
// \Datapath|bus|Mux5~5_combout  = ( \Datapath|bus|Mux5~3_combout  & ( \Datapath|ALu|resmul [10] & ( (\Datapath|bus|Mux5~4_combout  & (((\Datapath|bus|Mux7~1_combout ) # (\Datapath|bus|Mux7~5_combout )) # (\Datapath|bus|Mux5~2_combout ))) ) ) ) # ( 
// !\Datapath|bus|Mux5~3_combout  & ( \Datapath|ALu|resmul [10] & ( (\Datapath|bus|Mux5~4_combout  & ((\Datapath|bus|Mux7~1_combout ) # (\Datapath|bus|Mux5~2_combout ))) ) ) ) # ( \Datapath|bus|Mux5~3_combout  & ( !\Datapath|ALu|resmul [10] & ( 
// (\Datapath|bus|Mux5~4_combout  & (!\Datapath|bus|Mux7~1_combout  & ((\Datapath|bus|Mux7~5_combout ) # (\Datapath|bus|Mux5~2_combout )))) ) ) ) # ( !\Datapath|bus|Mux5~3_combout  & ( !\Datapath|ALu|resmul [10] & ( (\Datapath|bus|Mux5~2_combout  & 
// (\Datapath|bus|Mux5~4_combout  & !\Datapath|bus|Mux7~1_combout )) ) ) )

	.dataa(!\Datapath|bus|Mux5~2_combout ),
	.datab(!\Datapath|bus|Mux7~5_combout ),
	.datac(!\Datapath|bus|Mux5~4_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|bus|Mux5~3_combout ),
	.dataf(!\Datapath|ALu|resmul [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~5 .extended_lut = "off";
defparam \Datapath|bus|Mux5~5 .lut_mask = 64'h05000700050F070F;
defparam \Datapath|bus|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \Datapath|bus|Mux5~8 (
// Equation(s):
// \Datapath|bus|Mux5~8_combout  = ( \Datapath|bus|Mux5~0_combout  & ( \Datapath|bus|Mux5~5_combout  & ( (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux5~7_combout ) ) ) ) # ( !\Datapath|bus|Mux5~0_combout  & ( \Datapath|bus|Mux5~5_combout  & ( 
// (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux5~7_combout ) ) ) ) # ( \Datapath|bus|Mux5~0_combout  & ( !\Datapath|bus|Mux5~5_combout  & ( ((!\Controller|busOp[2]~0_combout  & ((\Datapath|bus|Mux5~6_combout ) # (\Datapath|bus|Mux5~1_combout )))) 
// # (\Datapath|bus|Mux5~7_combout ) ) ) ) # ( !\Datapath|bus|Mux5~0_combout  & ( !\Datapath|bus|Mux5~5_combout  & ( ((!\Controller|busOp[2]~0_combout  & \Datapath|bus|Mux5~6_combout )) # (\Datapath|bus|Mux5~7_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux5~1_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Datapath|bus|Mux5~6_combout ),
	.datad(!\Datapath|bus|Mux5~7_combout ),
	.datae(!\Datapath|bus|Mux5~0_combout ),
	.dataf(!\Datapath|bus|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux5~8 .extended_lut = "off";
defparam \Datapath|bus|Mux5~8 .lut_mask = 64'h0CFF4CFFCCFFCCFF;
defparam \Datapath|bus|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \Datapath|regFile|RAM~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~202 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N52
dffeas \Datapath|regFile|RAM~10DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~10DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~10DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~10DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~409 (
// Equation(s):
// \Datapath|regFile|RAM~409_combout  = ( \Datapath|regFile|RAM~138_q  & ( \Datapath|regFile|RAM~74_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~10DUPLICATE_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )) # (\Datapath|regFile|RAM~202_q ))) ) ) ) # ( !\Datapath|regFile|RAM~138_q  & ( \Datapath|regFile|RAM~74_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (((\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~10DUPLICATE_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~202_q  & ((\InstructionDecoder|regAddA[2]~3_combout )))) ) ) ) # ( \Datapath|regFile|RAM~138_q  
// & ( !\Datapath|regFile|RAM~74_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~10DUPLICATE_q  & !\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (((!\InstructionDecoder|regAddA[2]~3_combout )) # (\Datapath|regFile|RAM~202_q ))) ) ) ) # ( !\Datapath|regFile|RAM~138_q  & ( !\Datapath|regFile|RAM~74_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~10DUPLICATE_q  & 
// !\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~202_q  & ((\InstructionDecoder|regAddA[2]~3_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~202_q ),
	.datac(!\Datapath|regFile|RAM~10DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~138_q ),
	.dataf(!\Datapath|regFile|RAM~74_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~409 .extended_lut = "off";
defparam \Datapath|regFile|RAM~409 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Datapath|regFile|RAM~409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \Datapath|regFile|RAM~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~170 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~297 (
// Equation(s):
// \Datapath|regFile|RAM~297_combout  = ( \Datapath|regFile|RAM~42_q  & ( \Datapath|regFile|RAM~234_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~106_q )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~170_q )) # (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~42_q  & ( \Datapath|regFile|RAM~234_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~106_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~170_q )) # (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( \Datapath|regFile|RAM~42_q  & ( 
// !\Datapath|regFile|RAM~234_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~106_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((\Datapath|regFile|RAM~170_q )))) ) ) ) # ( !\Datapath|regFile|RAM~42_q  & ( !\Datapath|regFile|RAM~234_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~106_q ))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~170_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~106_q ),
	.datad(!\Datapath|regFile|RAM~170_q ),
	.datae(!\Datapath|regFile|RAM~42_q ),
	.dataf(!\Datapath|regFile|RAM~234_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~297 .extended_lut = "off";
defparam \Datapath|regFile|RAM~297 .lut_mask = 64'h02468ACE13579BDF;
defparam \Datapath|regFile|RAM~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N32
dffeas \Datapath|regFile|RAM~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~122 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N43
dffeas \Datapath|regFile|RAM~186DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~186DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~186DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~186DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N53
dffeas \Datapath|regFile|RAM~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux5~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~250 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~298 (
// Equation(s):
// \Datapath|regFile|RAM~298_combout  = ( \InstructionDecoder|regAddA[2]~3_combout  & ( \Datapath|regFile|RAM~58_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~122_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~250_q ))) ) ) ) # ( !\InstructionDecoder|regAddA[2]~3_combout  & ( \Datapath|regFile|RAM~58_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~186DUPLICATE_q ) ) ) ) # ( 
// \InstructionDecoder|regAddA[2]~3_combout  & ( !\Datapath|regFile|RAM~58_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~122_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~250_q ))) ) ) ) # ( 
// !\InstructionDecoder|regAddA[2]~3_combout  & ( !\Datapath|regFile|RAM~58_q  & ( (\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~186DUPLICATE_q ) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~122_q ),
	.datac(!\Datapath|regFile|RAM~186DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~250_q ),
	.datae(!\InstructionDecoder|regAddA[2]~3_combout ),
	.dataf(!\Datapath|regFile|RAM~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~298 .extended_lut = "off";
defparam \Datapath|regFile|RAM~298 .lut_mask = 64'h05052277AFAF2277;
defparam \Datapath|regFile|RAM~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N20
dffeas \Datapath|regFile|RAM~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~154 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~296 (
// Equation(s):
// \Datapath|regFile|RAM~296_combout  = ( \Datapath|regFile|RAM~26_q  & ( \Datapath|regFile|RAM~90_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~154_q )) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~218_q )))) ) ) ) # ( !\Datapath|regFile|RAM~26_q  & ( \Datapath|regFile|RAM~90_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~154_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~218_q ))))) ) ) ) # ( \Datapath|regFile|RAM~26_q  & ( 
// !\Datapath|regFile|RAM~90_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~154_q )) 
// # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~218_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~26_q  & ( !\Datapath|regFile|RAM~90_q  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~154_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~218_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~154_q ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datad(!\Datapath|regFile|RAM~218_q ),
	.datae(!\Datapath|regFile|RAM~26_q ),
	.dataf(!\Datapath|regFile|RAM~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~296 .extended_lut = "off";
defparam \Datapath|regFile|RAM~296 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Datapath|regFile|RAM~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~410 (
// Equation(s):
// \Datapath|regFile|RAM~410_combout  = ( \Datapath|regFile|RAM~296_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (!\Datapath|regFile|RAM~409_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # (!\InstructionDecoder|Equal0~0_combout )))) 
// # (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|regAddA[1]~0_combout  & ((\InstructionDecoder|Equal0~0_combout )))) ) ) # ( !\Datapath|regFile|RAM~296_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & 
// (!\InstructionDecoder|regAddA[1]~2_combout  & (!\Datapath|regFile|RAM~409_combout ))) # (\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout  & !\Datapath|regFile|RAM~409_combout )) # 
// (\InstructionDecoder|Equal0~0_combout ))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~409_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~296_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~410 .extended_lut = "off";
defparam \Datapath|regFile|RAM~410 .lut_mask = 64'hC0D5C0D5C091C091;
defparam \Datapath|regFile|RAM~410 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~299 (
// Equation(s):
// \Datapath|regFile|RAM~299_combout  = ( \Datapath|regFile|RAM~298_combout  & ( \Datapath|regFile|RAM~410_combout  & ( (!\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~409_combout )) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~297_combout ))))) # (\FetchDecoder|instruction~0_combout  & (\InstructionDecoder|regAddA[1]~2_combout )) ) ) ) # ( !\Datapath|regFile|RAM~298_combout  & ( 
// \Datapath|regFile|RAM~410_combout  & ( (!\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~409_combout )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~297_combout ))))) ) 
// ) ) # ( \Datapath|regFile|RAM~298_combout  & ( !\Datapath|regFile|RAM~410_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~409_combout )) # (\FetchDecoder|instruction~0_combout ))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~297_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~298_combout  & ( !\Datapath|regFile|RAM~410_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & 
// (((\Datapath|regFile|RAM~409_combout )) # (\FetchDecoder|instruction~0_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~297_combout )))) ) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~409_combout ),
	.datad(!\Datapath|regFile|RAM~297_combout ),
	.datae(!\Datapath|regFile|RAM~298_combout ),
	.dataf(!\Datapath|regFile|RAM~410_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~299 .extended_lut = "off";
defparam \Datapath|regFile|RAM~299 .lut_mask = 64'h4C7F4C7F082A193B;
defparam \Datapath|regFile|RAM~299 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \TopMultiplexer|y~12 (
// Equation(s):
// \TopMultiplexer|y~12_combout  = ( \Datapath|regFile|RAM~299_combout  & ( \Datapath|pc|pcAddress [10] & ( ((\Controller|Decoder1~0_combout  & (\Controller|Decoder1~1_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|regFile|RAM~299_combout  & ( \Datapath|pc|pcAddress [10] & ( (\Controller|Decoder1~0_combout  & (\Controller|Decoder1~1_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~299_combout  & ( !\Datapath|pc|pcAddress [10] & 
// ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~0_combout ) # ((!\Controller|Decoder1~1_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~0_combout ),
	.datab(!\Controller|Decoder1~1_combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|regFile|RAM~299_combout ),
	.dataf(!\Datapath|pc|pcAddress [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~12 .extended_lut = "off";
defparam \TopMultiplexer|y~12 .lut_mask = 64'h000000EF101010FF;
defparam \TopMultiplexer|y~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000744F755513DCB13557BC4E27FB5D";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N0
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a46~portadataout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a46~portadataout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0F5500330F55FF33;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux1~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N6
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout 
//  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \exmem|dataOut1[14]~4 (
// Equation(s):
// \exmem|dataOut1[14]~4_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[14]~4 .extended_lut = "off";
defparam \exmem|dataOut1[14]~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \exmem|dataOut1[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \FetchDecoder|memData~15 (
// Equation(s):
// \FetchDecoder|memData~15_combout  = ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~15_combout  ) ) # ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[14]~4_combout  & ((!\exmem|Equal0~7_combout ) # (!\exmem|Equal0~6_combout ))) ) )

	.dataa(!\FetchDecoder|memData~15_combout ),
	.datab(!\exmem|dataOut1[14]~4_combout ),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(!\exmem|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~15 .extended_lut = "off";
defparam \FetchDecoder|memData~15 .lut_mask = 64'h3330333055555555;
defparam \FetchDecoder|memData~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \Datapath|bus|Mux1~4 (
// Equation(s):
// \Datapath|bus|Mux1~4_combout  = ( !\Controller|busOp[2]~0_combout  & ( !\Controller|Selector9~4_combout  & ( (\Controller|WideOr19~1_combout  & \FetchDecoder|memData~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\FetchDecoder|memData~15_combout ),
	.datad(gnd),
	.datae(!\Controller|busOp[2]~0_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~4 .extended_lut = "off";
defparam \Datapath|bus|Mux1~4 .lut_mask = 64'h0303000000000000;
defparam \Datapath|bus|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \Datapath|IMMmux|y[14]~42 (
// Equation(s):
// \Datapath|IMMmux|y[14]~42_combout  = ( \Datapath|regFile|RAM~265_combout  & ( (!\Controller|Selector8~5_combout  & ((\Datapath|regFile|WideOr0~combout ))) # (\Controller|Selector8~5_combout  & (\Datapath|IMMmux|y[10]~6_combout )) ) ) # ( 
// !\Datapath|regFile|RAM~265_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & \Controller|Selector8~5_combout ) ) )

	.dataa(!\Datapath|IMMmux|y[10]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|Selector8~5_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[14]~42 .extended_lut = "off";
defparam \Datapath|IMMmux|y[14]~42 .lut_mask = 64'h005500550F550F55;
defparam \Datapath|IMMmux|y[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \Datapath|ALu|Add0~61 (
// Equation(s):
// \Datapath|ALu|Add0~61_sumout  = SUM(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[14]~42_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[14]~42_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[14]~13_combout  ) + ( \Datapath|ALu|Add0~58  ))
// \Datapath|ALu|Add0~62  = CARRY(( (!\Controller|Selector11~4_combout  & (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[14]~42_combout )))) # (\Controller|Selector11~4_combout  & (!\Controller|Selector11~1_combout  $ 
// (((!\Datapath|IMMmux|y[14]~42_combout ) # (\Controller|Decoder1~3_combout ))))) ) + ( \Datapath|regFile|rd2[14]~13_combout  ) + ( \Datapath|ALu|Add0~58  ))

	.dataa(!\Controller|Selector11~4_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|IMMmux|y[14]~42_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[14]~13_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~61_sumout ),
	.cout(\Datapath|ALu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~61 .extended_lut = "off";
defparam \Datapath|ALu|Add0~61 .lut_mask = 64'h0000FF00000005C9;
defparam \Datapath|ALu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \Datapath|bus|Mux1~0 (
// Equation(s):
// \Datapath|bus|Mux1~0_combout  = ( \Datapath|regFile|rd2[14]~13_combout  & ( \Datapath|ALu|Add0~61_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|IMMmux|y[14]~30_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[14]~13_combout  & ( \Datapath|ALu|Add0~61_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|IMMmux|y[14]~30_combout ))) ) ) ) # ( \Datapath|regFile|rd2[14]~13_combout  & ( !\Datapath|ALu|Add0~61_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|IMMmux|y[14]~30_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|regFile|rd2[14]~13_combout  & ( !\Datapath|ALu|Add0~61_sumout  & ( (\Controller|Selector13~1_combout  & (\Datapath|IMMmux|y[14]~30_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Datapath|IMMmux|y[14]~30_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|regFile|rd2[14]~13_combout ),
	.dataf(!\Datapath|ALu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~0 .extended_lut = "off";
defparam \Datapath|bus|Mux1~0 .lut_mask = 64'h00110056FFB1FFF6;
defparam \Datapath|bus|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \Datapath|bus|Mux1~1 (
// Equation(s):
// \Datapath|bus|Mux1~1_combout  = ( \Datapath|shift|ShiftLeft0~16_combout  & ( \Datapath|regFile|rd2[13]~15_combout  & ( (!\Datapath|bus|Mux3~6_combout ) # ((!\Datapath|bus|Mux3~7_combout  & ((\Datapath|regFile|rd2[12]~14_combout ))) # 
// (\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[11]~11_combout ))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~16_combout  & ( \Datapath|regFile|rd2[13]~15_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (((\Datapath|regFile|rd2[12]~14_combout  & 
// \Datapath|bus|Mux3~6_combout )))) # (\Datapath|bus|Mux3~7_combout  & (((!\Datapath|bus|Mux3~6_combout )) # (\Datapath|regFile|rd2[11]~11_combout ))) ) ) ) # ( \Datapath|shift|ShiftLeft0~16_combout  & ( !\Datapath|regFile|rd2[13]~15_combout  & ( 
// (!\Datapath|bus|Mux3~7_combout  & (((!\Datapath|bus|Mux3~6_combout ) # (\Datapath|regFile|rd2[12]~14_combout )))) # (\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[11]~11_combout  & ((\Datapath|bus|Mux3~6_combout )))) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~16_combout  & ( !\Datapath|regFile|rd2[13]~15_combout  & ( (\Datapath|bus|Mux3~6_combout  & ((!\Datapath|bus|Mux3~7_combout  & ((\Datapath|regFile|rd2[12]~14_combout ))) # (\Datapath|bus|Mux3~7_combout  & 
// (\Datapath|regFile|rd2[11]~11_combout )))) ) ) )

	.dataa(!\Datapath|bus|Mux3~7_combout ),
	.datab(!\Datapath|regFile|rd2[11]~11_combout ),
	.datac(!\Datapath|regFile|rd2[12]~14_combout ),
	.datad(!\Datapath|bus|Mux3~6_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~16_combout ),
	.dataf(!\Datapath|regFile|rd2[13]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~1 .extended_lut = "off";
defparam \Datapath|bus|Mux1~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Datapath|bus|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \Datapath|bus|Mux1~2 (
// Equation(s):
// \Datapath|bus|Mux1~2_combout  = ( \Datapath|shift|ShiftLeft0~17_combout  & ( \Datapath|shift|ShiftLeft0~9_combout  & ( (\Datapath|IMMmux|y[2]~25_combout  & ((!\Datapath|bus|Mux3~0_combout  & ((\Datapath|shift|ShiftLeft0~19_combout ))) # 
// (\Datapath|bus|Mux3~0_combout  & (!\Controller|Decoder1~3_combout )))) ) ) ) # ( \Datapath|shift|ShiftLeft0~17_combout  & ( !\Datapath|shift|ShiftLeft0~9_combout  & ( (!\Datapath|bus|Mux3~0_combout  & (\Datapath|shift|ShiftLeft0~19_combout  & 
// \Datapath|IMMmux|y[2]~25_combout )) ) ) )

	.dataa(!\Controller|Decoder1~3_combout ),
	.datab(!\Datapath|bus|Mux3~0_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~19_combout ),
	.datad(!\Datapath|IMMmux|y[2]~25_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~17_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~2 .extended_lut = "off";
defparam \Datapath|bus|Mux1~2 .lut_mask = 64'h0000000C0000002E;
defparam \Datapath|bus|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \Datapath|bus|Mux1~3 (
// Equation(s):
// \Datapath|bus|Mux1~3_combout  = ( \Datapath|bus|Mux1~2_combout  & ( \Datapath|ALu|resmul [14] & ( !\Datapath|bus|Mux15~0_combout  ) ) ) # ( !\Datapath|bus|Mux1~2_combout  & ( \Datapath|ALu|resmul [14] & ( (!\Datapath|bus|Mux15~0_combout  & 
// (((\Datapath|bus|Mux1~1_combout  & \Datapath|bus|Mux3~13_combout )) # (\Datapath|bus|Mux7~1_combout ))) ) ) ) # ( \Datapath|bus|Mux1~2_combout  & ( !\Datapath|ALu|resmul [14] & ( (!\Datapath|bus|Mux15~0_combout  & !\Datapath|bus|Mux7~1_combout ) ) ) ) # ( 
// !\Datapath|bus|Mux1~2_combout  & ( !\Datapath|ALu|resmul [14] & ( (!\Datapath|bus|Mux15~0_combout  & (\Datapath|bus|Mux1~1_combout  & (\Datapath|bus|Mux3~13_combout  & !\Datapath|bus|Mux7~1_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux15~0_combout ),
	.datab(!\Datapath|bus|Mux1~1_combout ),
	.datac(!\Datapath|bus|Mux3~13_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|bus|Mux1~2_combout ),
	.dataf(!\Datapath|ALu|resmul [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~3 .extended_lut = "off";
defparam \Datapath|bus|Mux1~3 .lut_mask = 64'h0200AA0002AAAAAA;
defparam \Datapath|bus|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \Datapath|bus|Mux1~6 (
// Equation(s):
// \Datapath|bus|Mux1~6_combout  = ( \Datapath|bus|Mux1~0_combout  & ( \Datapath|bus|Mux1~3_combout  & ( (!\Datapath|bus|Mux1~5_combout ) # ((\Datapath|bus|Mux1~4_combout ) # (\Datapath|bus|Mux3~4_combout )) ) ) ) # ( !\Datapath|bus|Mux1~0_combout  & ( 
// \Datapath|bus|Mux1~3_combout  & ( (!\Datapath|bus|Mux1~5_combout ) # ((\Datapath|bus|Mux1~4_combout ) # (\Datapath|bus|Mux3~4_combout )) ) ) ) # ( \Datapath|bus|Mux1~0_combout  & ( !\Datapath|bus|Mux1~3_combout  & ( (!\Datapath|bus|Mux1~5_combout ) # 
// (((\Datapath|bus|Mux3~4_combout  & \Datapath|bus|Mux3~2_combout )) # (\Datapath|bus|Mux1~4_combout )) ) ) ) # ( !\Datapath|bus|Mux1~0_combout  & ( !\Datapath|bus|Mux1~3_combout  & ( (!\Datapath|bus|Mux1~5_combout ) # (\Datapath|bus|Mux1~4_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux1~5_combout ),
	.datab(!\Datapath|bus|Mux3~4_combout ),
	.datac(!\Datapath|bus|Mux1~4_combout ),
	.datad(!\Datapath|bus|Mux3~2_combout ),
	.datae(!\Datapath|bus|Mux1~0_combout ),
	.dataf(!\Datapath|bus|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux1~6 .extended_lut = "off";
defparam \Datapath|bus|Mux1~6 .lut_mask = 64'hAFAFAFBFBFBFBFBF;
defparam \Datapath|bus|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \Datapath|regFile|RAM~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~174 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~263 (
// Equation(s):
// \Datapath|regFile|RAM~263_combout  = ( \Datapath|regFile|RAM~158_q  & ( \Datapath|regFile|RAM~142_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~174_q )) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~190_q )))) ) ) ) # ( !\Datapath|regFile|RAM~158_q  & ( \Datapath|regFile|RAM~142_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # 
// ((\Datapath|regFile|RAM~174_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~190_q )))) ) ) ) # ( \Datapath|regFile|RAM~158_q  & ( !\Datapath|regFile|RAM~142_q  & ( 
// (!\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~174_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~190_q )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~158_q  & ( !\Datapath|regFile|RAM~142_q  & ( (\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~174_q )) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// ((\Datapath|regFile|RAM~190_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~174_q ),
	.datad(!\Datapath|regFile|RAM~190_q ),
	.datae(!\Datapath|regFile|RAM~158_q ),
	.dataf(!\Datapath|regFile|RAM~142_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~263 .extended_lut = "off";
defparam \Datapath|regFile|RAM~263 .lut_mask = 64'h021346578A9BCEDF;
defparam \Datapath|regFile|RAM~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N14
dffeas \Datapath|regFile|RAM~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~222 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N43
dffeas \Datapath|regFile|RAM~238DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~238DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~238DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~238DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~264 (
// Equation(s):
// \Datapath|regFile|RAM~264_combout  = ( \Datapath|regFile|RAM~238DUPLICATE_q  & ( \Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~222_q )) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~254_q )))) ) ) ) # ( !\Datapath|regFile|RAM~238DUPLICATE_q  & ( \Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout 
// )) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~222_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~238DUPLICATE_q  & ( !\Datapath|regFile|RAM~206_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout )) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~222_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~238DUPLICATE_q  & ( !\Datapath|regFile|RAM~206_q  & ( 
// (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~222_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~254_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~222_q ),
	.datad(!\Datapath|regFile|RAM~254_q ),
	.datae(!\Datapath|regFile|RAM~238DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~206_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~264 .extended_lut = "off";
defparam \Datapath|regFile|RAM~264 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~262 (
// Equation(s):
// \Datapath|regFile|RAM~262_combout  = ( \Datapath|regFile|RAM~78_q  & ( \Datapath|regFile|RAM~126_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~110_q )))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~94_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~78_q  & ( \Datapath|regFile|RAM~126_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~110_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~94_q )) # (\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( \Datapath|regFile|RAM~78_q  & ( 
// !\Datapath|regFile|RAM~126_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~110_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  & 
// (\Datapath|regFile|RAM~94_q ))) ) ) ) # ( !\Datapath|regFile|RAM~78_q  & ( !\Datapath|regFile|RAM~126_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~110_q )))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~94_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~94_q ),
	.datad(!\Datapath|regFile|RAM~110_q ),
	.datae(!\Datapath|regFile|RAM~78_q ),
	.dataf(!\Datapath|regFile|RAM~126_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~262 .extended_lut = "off";
defparam \Datapath|regFile|RAM~262 .lut_mask = 64'h04268CAE15379DBF;
defparam \Datapath|regFile|RAM~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \Datapath|regFile|RAM~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~30 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~261 (
// Equation(s):
// \Datapath|regFile|RAM~261_combout  = ( \Datapath|regFile|RAM~14_q  & ( \Datapath|regFile|RAM~30_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~46_q ))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~62_q ))) ) ) ) # ( !\Datapath|regFile|RAM~14_q  & ( \Datapath|regFile|RAM~30_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & 
// ((\Datapath|regFile|RAM~46_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~62_q )))) ) ) ) # ( \Datapath|regFile|RAM~14_q  & ( !\Datapath|regFile|RAM~30_q  & ( 
// (!\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~46_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~62_q ))) ) ) 
// ) # ( !\Datapath|regFile|RAM~14_q  & ( !\Datapath|regFile|RAM~30_q  & ( (\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~46_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  & 
// (\Datapath|regFile|RAM~62_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~62_q ),
	.datad(!\Datapath|regFile|RAM~46_q ),
	.datae(!\Datapath|regFile|RAM~14_q ),
	.dataf(!\Datapath|regFile|RAM~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~261 .extended_lut = "off";
defparam \Datapath|regFile|RAM~261 .lut_mask = 64'h012389AB4567CDEF;
defparam \Datapath|regFile|RAM~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~265 (
// Equation(s):
// \Datapath|regFile|RAM~265_combout  = ( \Datapath|regFile|RAM~262_combout  & ( \Datapath|regFile|RAM~261_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~263_combout )) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~264_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~262_combout  & ( \Datapath|regFile|RAM~261_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~263_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~264_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~262_combout  & ( !\Datapath|regFile|RAM~261_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~263_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~264_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~262_combout  & ( !\Datapath|regFile|RAM~261_combout  & ( (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~263_combout )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~264_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~263_combout ),
	.datad(!\Datapath|regFile|RAM~264_combout ),
	.datae(!\Datapath|regFile|RAM~262_combout ),
	.dataf(!\Datapath|regFile|RAM~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~265 .extended_lut = "off";
defparam \Datapath|regFile|RAM~265 .lut_mask = 64'h021346578A9BCEDF;
defparam \Datapath|regFile|RAM~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~2 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~2_combout  = ( \Datapath|IMMmux|y[10]~9_combout  & ( \Datapath|regFile|RAM~265_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|IMMmux|y[10]~9_combout  & ( \Datapath|regFile|RAM~265_combout  & ( 
// (!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[15]~1_combout ) ) ) ) # ( \Datapath|IMMmux|y[10]~9_combout  & ( !\Datapath|regFile|RAM~265_combout  & ( !\Controller|Decoder1~3_combout  ) ) ) # ( !\Datapath|IMMmux|y[10]~9_combout  & ( 
// !\Datapath|regFile|RAM~265_combout  & ( (!\Controller|Decoder1~3_combout  & (\Datapath|IMMmux|y[15]~1_combout  & ((\Datapath|regFile|RAM~295_combout ) # (\Datapath|regFile|RAM~291_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~291_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|regFile|RAM~295_combout ),
	.datad(!\Datapath|IMMmux|y[15]~1_combout ),
	.datae(!\Datapath|IMMmux|y[10]~9_combout ),
	.dataf(!\Datapath|regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~2 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~2 .lut_mask = 64'h004CCCCC00CCCCCC;
defparam \Datapath|shift|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \Datapath|bus|Mux3~1 (
// Equation(s):
// \Datapath|bus|Mux3~1_combout  = ( !\Datapath|shift|ShiftLeft0~3_combout  & ( !\Datapath|shift|ShiftLeft0~0_combout  & ( (!\Datapath|shift|ShiftLeft0~1_combout  & (!\Datapath|shift|ShiftLeft0~2_combout  & (!\Datapath|shift|ShiftLeft0~4_combout  & 
// !\Datapath|bus|Mux3~0_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~2_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~4_combout ),
	.datad(!\Datapath|bus|Mux3~0_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~3_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~1 .extended_lut = "off";
defparam \Datapath|bus|Mux3~1 .lut_mask = 64'h8000000000000000;
defparam \Datapath|bus|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~13 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~13_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( \Datapath|regFile|rd2[4]~6_combout  ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( 
// \Datapath|regFile|rd2[6]~9_combout  ) ) ) # ( \Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( \Datapath|regFile|rd2[5]~4_combout  ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( 
// \Datapath|regFile|rd2[7]~7_combout  ) ) )

	.dataa(!\Datapath|regFile|rd2[5]~4_combout ),
	.datab(!\Datapath|regFile|rd2[7]~7_combout ),
	.datac(!\Datapath|regFile|rd2[4]~6_combout ),
	.datad(!\Datapath|regFile|rd2[6]~9_combout ),
	.datae(!\Datapath|IMMmux|y[1]~0_combout ),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~13 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~13 .lut_mask = 64'h3333555500FF0F0F;
defparam \Datapath|shift|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~12 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~12_combout  = ( \Datapath|regFile|rd2[0]~2_combout  & ( \Datapath|IMMmux|y[1]~0_combout  & ( (\Datapath|regFile|rd2[1]~0_combout ) # (\Datapath|IMMmux|y[0]~18_combout ) ) ) ) # ( !\Datapath|regFile|rd2[0]~2_combout  & ( 
// \Datapath|IMMmux|y[1]~0_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & \Datapath|regFile|rd2[1]~0_combout ) ) ) ) # ( \Datapath|regFile|rd2[0]~2_combout  & ( !\Datapath|IMMmux|y[1]~0_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & 
// (\Datapath|regFile|rd2[3]~5_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[2]~1_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[0]~2_combout  & ( !\Datapath|IMMmux|y[1]~0_combout  & ( (!\Datapath|IMMmux|y[0]~18_combout  & 
// (\Datapath|regFile|rd2[3]~5_combout )) # (\Datapath|IMMmux|y[0]~18_combout  & ((\Datapath|regFile|rd2[2]~1_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[0]~18_combout ),
	.datab(!\Datapath|regFile|rd2[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[3]~5_combout ),
	.datad(!\Datapath|regFile|rd2[2]~1_combout ),
	.datae(!\Datapath|regFile|rd2[0]~2_combout ),
	.dataf(!\Datapath|IMMmux|y[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~12 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~12 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Datapath|shift|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \Datapath|bus|Mux8~0 (
// Equation(s):
// \Datapath|bus|Mux8~0_combout  = ( \Datapath|shift|ShiftLeft0~12_combout  & ( \Datapath|ALu|resmul [7] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & ((\Datapath|shift|ShiftLeft0~13_combout ) # (\Datapath|IMMmux|y[2]~3_combout 
// )))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~12_combout  & ( \Datapath|ALu|resmul [7] & ( (!\Controller|WideOr19~1_combout ) # ((!\Datapath|IMMmux|y[2]~3_combout  & (\Datapath|bus|Mux3~1_combout  & \Datapath|shift|ShiftLeft0~13_combout ))) ) ) ) # ( 
// \Datapath|shift|ShiftLeft0~12_combout  & ( !\Datapath|ALu|resmul [7] & ( (\Controller|WideOr19~1_combout  & (\Datapath|bus|Mux3~1_combout  & ((\Datapath|shift|ShiftLeft0~13_combout ) # (\Datapath|IMMmux|y[2]~3_combout )))) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~12_combout  & ( !\Datapath|ALu|resmul [7] & ( (!\Datapath|IMMmux|y[2]~3_combout  & (\Controller|WideOr19~1_combout  & (\Datapath|bus|Mux3~1_combout  & \Datapath|shift|ShiftLeft0~13_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[2]~3_combout ),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Datapath|bus|Mux3~1_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~13_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~12_combout ),
	.dataf(!\Datapath|ALu|resmul [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux8~0 .extended_lut = "off";
defparam \Datapath|bus|Mux8~0 .lut_mask = 64'h00020103CCCECDCF;
defparam \Datapath|bus|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N6
cyclonev_lcell_comb \Datapath|bus|Mux8~2 (
// Equation(s):
// \Datapath|bus|Mux8~2_combout  = ( \Datapath|IMMmux|y[7]~15_combout  & ( \Datapath|bus|Mux8~0_combout  & ( (!\Datapath|bus|Mux11~0_combout ) # ((!\Controller|Selector9~4_combout  & (\FetchDecoder|memData~4_combout )) # (\Controller|Selector9~4_combout  & 
// ((\Datapath|bus|Mux8~1_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[7]~15_combout  & ( \Datapath|bus|Mux8~0_combout  & ( (!\Controller|Selector9~4_combout  & (\FetchDecoder|memData~4_combout  & ((\Datapath|bus|Mux11~0_combout )))) # 
// (\Controller|Selector9~4_combout  & (((!\Datapath|bus|Mux11~0_combout ) # (\Datapath|bus|Mux8~1_combout )))) ) ) ) # ( \Datapath|IMMmux|y[7]~15_combout  & ( !\Datapath|bus|Mux8~0_combout  & ( (!\Controller|Selector9~4_combout  & 
// (((!\Datapath|bus|Mux11~0_combout )) # (\FetchDecoder|memData~4_combout ))) # (\Controller|Selector9~4_combout  & (((\Datapath|bus|Mux8~1_combout  & \Datapath|bus|Mux11~0_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[7]~15_combout  & ( 
// !\Datapath|bus|Mux8~0_combout  & ( (\Datapath|bus|Mux11~0_combout  & ((!\Controller|Selector9~4_combout  & (\FetchDecoder|memData~4_combout )) # (\Controller|Selector9~4_combout  & ((\Datapath|bus|Mux8~1_combout ))))) ) ) )

	.dataa(!\FetchDecoder|memData~4_combout ),
	.datab(!\Datapath|bus|Mux8~1_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Datapath|bus|Mux11~0_combout ),
	.datae(!\Datapath|IMMmux|y[7]~15_combout ),
	.dataf(!\Datapath|bus|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux8~2 .extended_lut = "off";
defparam \Datapath|bus|Mux8~2 .lut_mask = 64'h0053F0530F53FF53;
defparam \Datapath|bus|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \Datapath|bus|Mux8~3 (
// Equation(s):
// \Datapath|bus|Mux8~3_combout  = ( \Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux8~2_combout  & ( (!\Datapath|bus|Mux15~2_combout  & \Datapath|pc|pcAddress [7]) ) ) ) # ( !\Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux8~2_combout  & ( 
// (!\Datapath|bus|Mux15~2_combout ) # (\Datapath|regFile|rd2[7]~7_combout ) ) ) ) # ( \Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux8~2_combout  & ( (!\Datapath|bus|Mux15~2_combout  & \Datapath|pc|pcAddress [7]) ) ) ) # ( 
// !\Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux8~2_combout  & ( (\Datapath|bus|Mux15~2_combout  & \Datapath|regFile|rd2[7]~7_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux15~2_combout ),
	.datab(!\Datapath|pc|pcAddress [7]),
	.datac(gnd),
	.datad(!\Datapath|regFile|rd2[7]~7_combout ),
	.datae(!\Datapath|bus|Mux15~3_combout ),
	.dataf(!\Datapath|bus|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux8~3 .extended_lut = "off";
defparam \Datapath|bus|Mux8~3 .lut_mask = 64'h00552222AAFF2222;
defparam \Datapath|bus|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N8
dffeas \Datapath|regFile|RAM~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~119 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \Datapath|regFile|RAM~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~183 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~306 (
// Equation(s):
// \Datapath|regFile|RAM~306_combout  = ( \Datapath|regFile|RAM~247_q  & ( \Datapath|regFile|RAM~55_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~183_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~119_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~247_q  & ( \Datapath|regFile|RAM~55_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~183_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~119_q ))) ) ) ) # ( \Datapath|regFile|RAM~247_q  & ( 
// !\Datapath|regFile|RAM~55_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~183_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~119_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~247_q  & ( !\Datapath|regFile|RAM~55_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~183_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~119_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~119_q ),
	.datad(!\Datapath|regFile|RAM~183_q ),
	.datae(!\Datapath|regFile|RAM~247_q ),
	.dataf(!\Datapath|regFile|RAM~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~306 .extended_lut = "off";
defparam \Datapath|regFile|RAM~306 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N55
dffeas \Datapath|regFile|RAM~71DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~71DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~71DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~71DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~417 (
// Equation(s):
// \Datapath|regFile|RAM~417_combout  = ( \Datapath|regFile|RAM~135_q  & ( \Datapath|regFile|RAM~71DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~7_q ) # (\InstructionDecoder|regAddA[3]~4_combout )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~199_q ))) ) ) ) # ( !\Datapath|regFile|RAM~135_q  & ( \Datapath|regFile|RAM~71DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout 
//  & (((!\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~7_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~199_q ))) ) ) ) # ( \Datapath|regFile|RAM~135_q  & ( 
// !\Datapath|regFile|RAM~71DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~7_q ) # (\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~199_q  & 
// (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~135_q  & ( !\Datapath|regFile|RAM~71DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~7_q 
// )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~199_q  & (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\Datapath|regFile|RAM~199_q ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~7_q ),
	.datae(!\Datapath|regFile|RAM~135_q ),
	.dataf(!\Datapath|regFile|RAM~71DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~417 .extended_lut = "off";
defparam \Datapath|regFile|RAM~417 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Datapath|regFile|RAM~417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~304 (
// Equation(s):
// \Datapath|regFile|RAM~304_combout  = ( \Datapath|regFile|RAM~215_q  & ( \Datapath|regFile|RAM~151_q  & ( ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~23_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~87_q ))) # (\InstructionDecoder|regAddA[3]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~215_q  & ( \Datapath|regFile|RAM~151_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~23_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~87_q ))) ) ) ) # ( \Datapath|regFile|RAM~215_q  & ( !\Datapath|regFile|RAM~151_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~23_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~87_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~215_q  & ( !\Datapath|regFile|RAM~151_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~23_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~87_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~87_q ),
	.datad(!\Datapath|regFile|RAM~23_q ),
	.datae(!\Datapath|regFile|RAM~215_q ),
	.dataf(!\Datapath|regFile|RAM~151_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~304 .extended_lut = "off";
defparam \Datapath|regFile|RAM~304 .lut_mask = 64'h048C159D26AE37BF;
defparam \Datapath|regFile|RAM~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~418 (
// Equation(s):
// \Datapath|regFile|RAM~418_combout  = ( \Datapath|regFile|RAM~417_combout  & ( \Datapath|regFile|RAM~304_combout  & ( (\InstructionDecoder|Equal0~0_combout  & (\InstructionDecoder|regAddA[1]~2_combout  & \InstructionDecoder|regAddA[1]~0_combout )) ) ) ) # 
// ( !\Datapath|regFile|RAM~417_combout  & ( \Datapath|regFile|RAM~304_combout  & ( !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~417_combout  & ( !\Datapath|regFile|RAM~304_combout  & ( (\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ) ) ) ) # ( !\Datapath|regFile|RAM~417_combout  & ( !\Datapath|regFile|RAM~304_combout  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\Datapath|regFile|RAM~417_combout ),
	.dataf(!\Datapath|regFile|RAM~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~418 .extended_lut = "off";
defparam \Datapath|regFile|RAM~418 .lut_mask = 64'hF0F30033F0C30003;
defparam \Datapath|regFile|RAM~418 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~305 (
// Equation(s):
// \Datapath|regFile|RAM~305_combout  = ( \Datapath|regFile|RAM~167_q  & ( \Datapath|regFile|RAM~39_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout ) # ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~103_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~231_q )))) ) ) ) # ( !\Datapath|regFile|RAM~167_q  & ( \Datapath|regFile|RAM~39_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )) # 
// (\Datapath|regFile|RAM~103_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout  & \Datapath|regFile|RAM~231_q )))) ) ) ) # ( \Datapath|regFile|RAM~167_q  & ( !\Datapath|regFile|RAM~39_q  & ( 
// (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~103_q  & (\InstructionDecoder|regAddA[2]~3_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~231_q )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~167_q  & ( !\Datapath|regFile|RAM~39_q  & ( (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~103_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~231_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~103_q ),
	.datac(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datad(!\Datapath|regFile|RAM~231_q ),
	.datae(!\Datapath|regFile|RAM~167_q ),
	.dataf(!\Datapath|regFile|RAM~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~305 .extended_lut = "off";
defparam \Datapath|regFile|RAM~305 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Datapath|regFile|RAM~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~307 (
// Equation(s):
// \Datapath|regFile|RAM~307_combout  = ( \Datapath|regFile|RAM~418_combout  & ( \Datapath|regFile|RAM~305_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~417_combout )))) # 
// (\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~306_combout  & ((\InstructionDecoder|regAddA[1]~2_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~418_combout  & ( \Datapath|regFile|RAM~305_combout  & ( 
// ((\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~417_combout )) # (\FetchDecoder|instruction~0_combout ) ) ) ) # ( \Datapath|regFile|RAM~418_combout  & ( !\Datapath|regFile|RAM~305_combout  & ( (!\FetchDecoder|instruction~0_combout  & 
// (((\Datapath|regFile|RAM~417_combout  & !\InstructionDecoder|regAddA[1]~2_combout )))) # (\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~306_combout  & ((\InstructionDecoder|regAddA[1]~2_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~418_combout  & ( !\Datapath|regFile|RAM~305_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~417_combout ) # (\FetchDecoder|instruction~0_combout ))) ) ) )

	.dataa(!\Datapath|regFile|RAM~306_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~417_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~418_combout ),
	.dataf(!\Datapath|regFile|RAM~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~307 .extended_lut = "off";
defparam \Datapath|regFile|RAM~307 .lut_mask = 64'h3F000C113FFF0CDD;
defparam \Datapath|regFile|RAM~307 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \Datapath|pc|pcAddress~34 (
// Equation(s):
// \Datapath|pc|pcAddress~34_combout  = ( \Datapath|pc|Add1~41_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|WideOr0~combout  & ((\Datapath|regFile|RAM~307_combout )))) # 
// (\Controller|Decoder1~6_combout  & (((\Datapath|pc|Add0~41_sumout )))) ) ) ) # ( !\Datapath|pc|Add1~41_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|WideOr0~combout  & 
// ((\Datapath|regFile|RAM~307_combout )))) # (\Controller|Decoder1~6_combout  & (((\Datapath|pc|Add0~41_sumout )))) ) ) ) # ( \Datapath|pc|Add1~41_sumout  & ( !\Datapath|pc|pcAddress[15]~12_combout  ) )

	.dataa(!\Controller|Decoder1~6_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|pc|Add0~41_sumout ),
	.datad(!\Datapath|regFile|RAM~307_combout ),
	.datae(!\Datapath|pc|Add1~41_sumout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~34 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~34 .lut_mask = 64'h0000FFFF05270527;
defparam \Datapath|pc|pcAddress~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \Datapath|pc|pcAddress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[7] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \TopMultiplexer|y~9 (
// Equation(s):
// \TopMultiplexer|y~9_combout  = ( \Controller|Decoder1~0_combout  & ( \Datapath|regFile|RAM~307_combout  & ( (!\Controller|currentstate [6] & ((!\Controller|Decoder1~1_combout  & (\Datapath|regFile|WideOr0~combout )) # (\Controller|Decoder1~1_combout  & 
// ((\Datapath|pc|pcAddress [7]))))) # (\Controller|currentstate [6] & (((\Datapath|regFile|WideOr0~combout )))) ) ) ) # ( !\Controller|Decoder1~0_combout  & ( \Datapath|regFile|RAM~307_combout  & ( \Datapath|regFile|WideOr0~combout  ) ) ) # ( 
// \Controller|Decoder1~0_combout  & ( !\Datapath|regFile|RAM~307_combout  & ( (!\Controller|currentstate [6] & (\Controller|Decoder1~1_combout  & \Datapath|pc|pcAddress [7])) ) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|Decoder1~1_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Datapath|pc|pcAddress [7]),
	.datae(!\Controller|Decoder1~0_combout ),
	.dataf(!\Datapath|regFile|RAM~307_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~9 .extended_lut = "off";
defparam \TopMultiplexer|y~9 .lut_mask = 64'h000000220F0F0D2F;
defparam \TopMultiplexer|y~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043300000CC002CD5502B359908EA";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N15
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a38~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a38~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0505AFAF22772277;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux9~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  
// & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N33
cyclonev_lcell_comb \exmem|dataOut1[6]~2 (
// Equation(s):
// \exmem|dataOut1[6]~2_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & 
// ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[6]~2 .extended_lut = "off";
defparam \exmem|dataOut1[6]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \exmem|dataOut1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \FetchDecoder|memData~8 (
// Equation(s):
// \FetchDecoder|memData~8_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|dataOut1[6]~2_combout  & ( \FetchDecoder|memData~8_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[6]~2_combout  & ( (!\exmem|Equal0~7_combout ) # 
// ((!\exmem|Equal0~6_combout ) # (\switches[6]~input_o )) ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|dataOut1[6]~2_combout  & ( \FetchDecoder|memData~8_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( !\exmem|dataOut1[6]~2_combout  & ( 
// (\exmem|Equal0~7_combout  & (\exmem|Equal0~6_combout  & \switches[6]~input_o )) ) ) )

	.dataa(!\exmem|Equal0~7_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\FetchDecoder|memData~8_combout ),
	.datad(!\switches[6]~input_o ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|dataOut1[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~8 .extended_lut = "off";
defparam \FetchDecoder|memData~8 .lut_mask = 64'h00110F0FEEFF0F0F;
defparam \FetchDecoder|memData~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N54
cyclonev_lcell_comb \Datapath|bus|Mux9~1 (
// Equation(s):
// \Datapath|bus|Mux9~1_combout  = ( \Datapath|IMMmux|y[6]~17_combout  & ( \Datapath|ALu|Add0~33_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Datapath|regFile|rd2[6]~9_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[6]~17_combout  & ( \Datapath|ALu|Add0~33_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|regFile|rd2[6]~9_combout )))) ) ) ) # ( \Datapath|IMMmux|y[6]~17_combout  & ( !\Datapath|ALu|Add0~33_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Controller|Selector14~0_combout ) # (!\Datapath|regFile|rd2[6]~9_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[6]~17_combout  & ( !\Datapath|ALu|Add0~33_sumout  & ( (\Datapath|regFile|rd2[6]~9_combout  & (\Controller|Selector11~1_combout  & 
// \Controller|Selector13~1_combout )) ) ) )

	.dataa(!\Controller|Selector14~0_combout ),
	.datab(!\Datapath|regFile|rd2[6]~9_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Controller|Selector13~1_combout ),
	.datae(!\Datapath|IMMmux|y[6]~17_combout ),
	.dataf(!\Datapath|ALu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux9~1 .extended_lut = "off";
defparam \Datapath|bus|Mux9~1 .lut_mask = 64'h0003010EFAF3FBFE;
defparam \Datapath|bus|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N18
cyclonev_lcell_comb \Datapath|bus|Mux9~0 (
// Equation(s):
// \Datapath|bus|Mux9~0_combout  = ( \Datapath|shift|ShiftLeft0~16_combout  & ( \Datapath|ALu|resmul [6] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & ((!\Datapath|IMMmux|y[2]~3_combout ) # (\Datapath|shift|ShiftLeft0~9_combout 
// )))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~16_combout  & ( \Datapath|ALu|resmul [6] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|shift|ShiftLeft0~9_combout  & (\Datapath|bus|Mux3~1_combout  & \Datapath|IMMmux|y[2]~3_combout ))) ) ) ) # ( 
// \Datapath|shift|ShiftLeft0~16_combout  & ( !\Datapath|ALu|resmul [6] & ( (\Datapath|bus|Mux3~1_combout  & (\Controller|WideOr19~1_combout  & ((!\Datapath|IMMmux|y[2]~3_combout ) # (\Datapath|shift|ShiftLeft0~9_combout )))) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~16_combout  & ( !\Datapath|ALu|resmul [6] & ( (\Datapath|shift|ShiftLeft0~9_combout  & (\Datapath|bus|Mux3~1_combout  & (\Datapath|IMMmux|y[2]~3_combout  & \Controller|WideOr19~1_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~9_combout ),
	.datab(!\Datapath|bus|Mux3~1_combout ),
	.datac(!\Datapath|IMMmux|y[2]~3_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~16_combout ),
	.dataf(!\Datapath|ALu|resmul [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux9~0 .extended_lut = "off";
defparam \Datapath|bus|Mux9~0 .lut_mask = 64'h00010031FF01FF31;
defparam \Datapath|bus|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \Datapath|bus|Mux9~2 (
// Equation(s):
// \Datapath|bus|Mux9~2_combout  = ( \Datapath|bus|Mux9~1_combout  & ( \Datapath|bus|Mux9~0_combout  & ( ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[6]~17_combout )) # (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~8_combout )))) # 
// (\Controller|Selector9~4_combout ) ) ) ) # ( !\Datapath|bus|Mux9~1_combout  & ( \Datapath|bus|Mux9~0_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[6]~17_combout )) # 
// (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~8_combout ))))) # (\Controller|Selector9~4_combout  & (((!\Datapath|bus|Mux11~0_combout )))) ) ) ) # ( \Datapath|bus|Mux9~1_combout  & ( !\Datapath|bus|Mux9~0_combout  & ( 
// (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[6]~17_combout )) # (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~8_combout ))))) # (\Controller|Selector9~4_combout  & 
// (((\Datapath|bus|Mux11~0_combout )))) ) ) ) # ( !\Datapath|bus|Mux9~1_combout  & ( !\Datapath|bus|Mux9~0_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[6]~17_combout )) # 
// (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~8_combout ))))) ) ) )

	.dataa(!\Datapath|IMMmux|y[6]~17_combout ),
	.datab(!\FetchDecoder|memData~8_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Datapath|bus|Mux11~0_combout ),
	.datae(!\Datapath|bus|Mux9~1_combout ),
	.dataf(!\Datapath|bus|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux9~2 .extended_lut = "off";
defparam \Datapath|bus|Mux9~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Datapath|bus|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \Datapath|bus|Mux9~3 (
// Equation(s):
// \Datapath|bus|Mux9~3_combout  = ( \Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux9~2_combout  & ( (!\Datapath|bus|Mux15~2_combout  & \Datapath|pc|pcAddress [6]) ) ) ) # ( !\Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux9~2_combout  & ( 
// (!\Datapath|bus|Mux15~2_combout ) # (\Datapath|regFile|rd2[6]~9_combout ) ) ) ) # ( \Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux9~2_combout  & ( (!\Datapath|bus|Mux15~2_combout  & \Datapath|pc|pcAddress [6]) ) ) ) # ( 
// !\Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux9~2_combout  & ( (\Datapath|bus|Mux15~2_combout  & \Datapath|regFile|rd2[6]~9_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux15~2_combout ),
	.datab(!\Datapath|regFile|rd2[6]~9_combout ),
	.datac(!\Datapath|pc|pcAddress [6]),
	.datad(gnd),
	.datae(!\Datapath|bus|Mux15~3_combout ),
	.dataf(!\Datapath|bus|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux9~3 .extended_lut = "off";
defparam \Datapath|bus|Mux9~3 .lut_mask = 64'h11110A0ABBBB0A0A;
defparam \Datapath|bus|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N23
dffeas \Datapath|regFile|RAM~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~38 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N14
dffeas \Datapath|regFile|RAM~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~54 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \Datapath|regFile|RAM~22DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~22DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~22DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~22DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~435 (
// Equation(s):
// \Datapath|regFile|RAM~435_combout  = ( \Datapath|regFile|RAM~38_q  & ( \Datapath|regFile|RAM~22DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # (((!\InstructionDecoder|regAddA[1]~2_combout ) # (!\InstructionDecoder|Equal0~0_combout )) # 
// (\Datapath|regFile|RAM~54_q )) ) ) ) # ( !\Datapath|regFile|RAM~38_q  & ( \Datapath|regFile|RAM~22DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~54_q  & 
// \InstructionDecoder|Equal0~0_combout ))) ) ) ) # ( \Datapath|regFile|RAM~38_q  & ( !\Datapath|regFile|RAM~22DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # ((\Datapath|regFile|RAM~54_q  & 
// \InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~38_q  & ( !\Datapath|regFile|RAM~22DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )))) # 
// (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~54_q  & \InstructionDecoder|Equal0~0_combout )))) 
// ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\Datapath|regFile|RAM~54_q ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\Datapath|regFile|RAM~38_q ),
	.dataf(!\Datapath|regFile|RAM~22DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~435 .extended_lut = "off";
defparam \Datapath|regFile|RAM~435 .lut_mask = 64'hF0A1FFABF0F1FFFB;
defparam \Datapath|regFile|RAM~435 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N49
dffeas \Datapath|regFile|RAM~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~6 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~475 (
// Equation(s):
// \Datapath|regFile|RAM~475_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~6_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & 
// (\Datapath|regFile|RAM~6_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~6_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~435_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~38_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~38_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~38_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~435_combout ))))))) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~38_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~435_combout ),
	.datag(!\Datapath|regFile|RAM~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~475_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~475 .extended_lut = "on";
defparam \Datapath|regFile|RAM~475 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~475 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~437 (
// Equation(s):
// \Datapath|regFile|RAM~437_combout  = ( \Datapath|regFile|RAM~182_q  & ( \Datapath|regFile|RAM~150_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) # 
// (\Datapath|regFile|RAM~166_q ) ) ) ) # ( !\Datapath|regFile|RAM~182_q  & ( \Datapath|regFile|RAM~150_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~166_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~182_q  & ( !\Datapath|regFile|RAM~150_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout 
// )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~166_q ))) ) ) ) # ( !\Datapath|regFile|RAM~182_q  & ( !\Datapath|regFile|RAM~150_q  & ( 
// (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )) # (\Datapath|regFile|RAM~166_q ))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~166_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\Datapath|regFile|RAM~166_q ),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~182_q ),
	.dataf(!\Datapath|regFile|RAM~150_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~437 .extended_lut = "off";
defparam \Datapath|regFile|RAM~437 .lut_mask = 64'hFA32FA37FF32FF37;
defparam \Datapath|regFile|RAM~437 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~467 (
// Equation(s):
// \Datapath|regFile|RAM~467_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~134_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  
// & (\Datapath|regFile|RAM~134_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~134_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~437_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~166_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~166_q )) # 
// (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~166_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~437_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~166_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~437_combout ),
	.datag(!\Datapath|regFile|RAM~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~467 .extended_lut = "on";
defparam \Datapath|regFile|RAM~467 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~467 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N40
dffeas \Datapath|regFile|RAM~214DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux9~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~214DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~214DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~214DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~438 (
// Equation(s):
// \Datapath|regFile|RAM~438_combout  = ( \Datapath|regFile|RAM~246_q  & ( \Datapath|regFile|RAM~214DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # 
// (\Datapath|regFile|RAM~230_q )) ) ) ) # ( !\Datapath|regFile|RAM~246_q  & ( \Datapath|regFile|RAM~214DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~230_q  & ((!\InstructionDecoder|Equal0~0_combout ) # 
// (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~246_q  & ( !\Datapath|regFile|RAM~214DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # 
// ((!\InstructionDecoder|regAddA[1]~0_combout )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # (\Datapath|regFile|RAM~230_q ))) ) ) ) # ( 
// !\Datapath|regFile|RAM~246_q  & ( !\Datapath|regFile|RAM~214DUPLICATE_q  & ( (!\InstructionDecoder|Equal0~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~230_q )))) # (\InstructionDecoder|Equal0~0_combout  & 
// (!\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~230_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\Datapath|regFile|RAM~230_q ),
	.datae(!\Datapath|regFile|RAM~246_q ),
	.dataf(!\Datapath|regFile|RAM~214DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~438 .extended_lut = "off";
defparam \Datapath|regFile|RAM~438 .lut_mask = 64'hE0EEE1EFF0FEF1FF;
defparam \Datapath|regFile|RAM~438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \Datapath|regFile|RAM~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~198 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~463 (
// Equation(s):
// \Datapath|regFile|RAM~463_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~198_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~198_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~198_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~438_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~230_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~230_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~230_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~438_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~230_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~438_combout ),
	.datag(!\Datapath|regFile|RAM~198_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~463 .extended_lut = "on";
defparam \Datapath|regFile|RAM~463 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \Datapath|regFile|RAM~86DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~86DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~86DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~86DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~436 (
// Equation(s):
// \Datapath|regFile|RAM~436_combout  = ( \Datapath|regFile|RAM~102_q  & ( \Datapath|regFile|RAM~86DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # 
// (\Datapath|regFile|RAM~118_q ))) ) ) ) # ( !\Datapath|regFile|RAM~102_q  & ( \Datapath|regFile|RAM~86DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~118_q  & 
// \InstructionDecoder|Equal0~0_combout ))) ) ) ) # ( \Datapath|regFile|RAM~102_q  & ( !\Datapath|regFile|RAM~86DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # 
// ((\InstructionDecoder|regAddA[1]~2_combout  & \Datapath|regFile|RAM~118_q ))) ) ) ) # ( !\Datapath|regFile|RAM~102_q  & ( !\Datapath|regFile|RAM~86DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|regAddA[1]~2_combout )) 
// # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~118_q  & \InstructionDecoder|Equal0~0_combout 
// )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~118_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\Datapath|regFile|RAM~102_q ),
	.dataf(!\Datapath|regFile|RAM~86DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~436 .extended_lut = "off";
defparam \Datapath|regFile|RAM~436 .lut_mask = 64'hCC89FFABCCCDFFEF;
defparam \Datapath|regFile|RAM~436 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~471 (
// Equation(s):
// \Datapath|regFile|RAM~471_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~70_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & 
// (\Datapath|regFile|RAM~70_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~70_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~436_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~102_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~102_q )) # 
// (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~102_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~436_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~102_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~436_combout ),
	.datag(!\Datapath|regFile|RAM~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~471_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~471 .extended_lut = "on";
defparam \Datapath|regFile|RAM~471 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~471 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~308 (
// Equation(s):
// \Datapath|regFile|RAM~308_combout  = ( \Datapath|regFile|RAM~463_combout  & ( \Datapath|regFile|RAM~471_combout  & ( ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~475_combout )) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~467_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~463_combout  & ( \Datapath|regFile|RAM~471_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (((\Datapath|regFile|RAM~475_combout )) # (\InstructionDecoder|regAddA[2]~3_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~467_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~463_combout  & ( !\Datapath|regFile|RAM~471_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~475_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  
// & (((\Datapath|regFile|RAM~467_combout )) # (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~463_combout  & ( !\Datapath|regFile|RAM~471_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~475_combout )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~467_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~475_combout ),
	.datad(!\Datapath|regFile|RAM~467_combout ),
	.datae(!\Datapath|regFile|RAM~463_combout ),
	.dataf(!\Datapath|regFile|RAM~471_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~308 .extended_lut = "off";
defparam \Datapath|regFile|RAM~308 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Datapath|regFile|RAM~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N0
cyclonev_lcell_comb \TopMultiplexer|y~8 (
// Equation(s):
// \TopMultiplexer|y~8_combout  = ( \Datapath|regFile|RAM~308_combout  & ( \Datapath|pc|pcAddress [6] & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~308_combout  & ( \Datapath|pc|pcAddress [6] & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~308_combout  & ( !\Datapath|pc|pcAddress [6] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|regFile|RAM~308_combout ),
	.dataf(!\Datapath|pc|pcAddress [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~8 .extended_lut = "off";
defparam \TopMultiplexer|y~8 .lut_mask = 64'h000000EF101010FF;
defparam \TopMultiplexer|y~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000662854140214103418212805285B";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  & (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  & (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux13~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  
// & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N57
cyclonev_lcell_comb \exmem|dataOut1[2]~10 (
// Equation(s):
// \exmem|dataOut1[2]~10_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) # ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[2]~10 .extended_lut = "off";
defparam \exmem|dataOut1[2]~10 .lut_mask = 64'h555555550000FFFF;
defparam \exmem|dataOut1[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \FetchDecoder|instruction~19 (
// Equation(s):
// \FetchDecoder|instruction~19_combout  = ( \switches[2]~input_o  & ( ((!\TopMultiplexer|y~1_combout  & (!\TopMultiplexer|y~13_combout  & !\TopMultiplexer|y~14_combout ))) # (\exmem|dataOut1[2]~10_combout ) ) ) # ( !\switches[2]~input_o  & ( 
// (\exmem|dataOut1[2]~10_combout  & (((\TopMultiplexer|y~14_combout ) # (\TopMultiplexer|y~13_combout )) # (\TopMultiplexer|y~1_combout ))) ) )

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~13_combout ),
	.datac(!\TopMultiplexer|y~14_combout ),
	.datad(!\exmem|dataOut1[2]~10_combout ),
	.datae(gnd),
	.dataf(!\switches[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~19 .extended_lut = "off";
defparam \FetchDecoder|instruction~19 .lut_mask = 64'h007F007F80FF80FF;
defparam \FetchDecoder|instruction~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \FetchDecoder|instruction~10 (
// Equation(s):
// \FetchDecoder|instruction~10_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|dataOut1[2]~10_combout  & ( ((!\exmem|Equal0~6_combout ) # (\FetchDecoder|instruction~19_combout )) # (\TopMultiplexer|y~0_combout ) ) ) ) # ( 
// !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[2]~10_combout  & ( \FetchDecoder|instruction~10_combout  ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|dataOut1[2]~10_combout  & ( (!\TopMultiplexer|y~0_combout  & (\exmem|Equal0~6_combout  & 
// \FetchDecoder|instruction~19_combout )) ) ) ) # ( !\Controller|Decoder1~7_combout  & ( !\exmem|dataOut1[2]~10_combout  & ( \FetchDecoder|instruction~10_combout  ) ) )

	.dataa(!\TopMultiplexer|y~0_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\FetchDecoder|instruction~10_combout ),
	.datad(!\FetchDecoder|instruction~19_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|dataOut1[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~10 .extended_lut = "off";
defparam \FetchDecoder|instruction~10 .lut_mask = 64'h0F0F00220F0FDDFF;
defparam \FetchDecoder|instruction~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \InstructionDecoder|immediate[2]~0 (
// Equation(s):
// \InstructionDecoder|immediate[2]~0_combout  = ( \FetchDecoder|instruction~10_combout  & ( (!\InstructionDecoder|Equal0~0_combout ) # (!\InstructionDecoder|regAddA[1]~0_combout ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|immediate[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|immediate[2]~0 .extended_lut = "off";
defparam \InstructionDecoder|immediate[2]~0 .lut_mask = 64'h00000000FAFAFAFA;
defparam \InstructionDecoder|immediate[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \Datapath|IMMmux|y[2]~2 (
// Equation(s):
// \Datapath|IMMmux|y[2]~2_combout  = ( \Controller|currentstate [7] & ( \InstructionDecoder|immediate[2]~0_combout  & ( (!\Controller|Selector8~1_combout  & (!\Controller|Selector8~3_combout  & (\Controller|Selector8~4_combout ))) # 
// (\Controller|Selector8~1_combout  & (((!\Controller|Selector8~3_combout  & \Controller|Selector8~4_combout )) # (\Controller|Selector8~0_combout ))) ) ) )

	.dataa(!\Controller|Selector8~1_combout ),
	.datab(!\Controller|Selector8~3_combout ),
	.datac(!\Controller|Selector8~4_combout ),
	.datad(!\Controller|Selector8~0_combout ),
	.datae(!\Controller|currentstate [7]),
	.dataf(!\InstructionDecoder|immediate[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[2]~2 .extended_lut = "off";
defparam \Datapath|IMMmux|y[2]~2 .lut_mask = 64'h0000000000000C5D;
defparam \Datapath|IMMmux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \Datapath|IMMmux|y[2]~3 (
// Equation(s):
// \Datapath|IMMmux|y[2]~3_combout  = ( \Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[2]~2_combout ) # (\Datapath|IMMmux|y[15]~1_combout ))) ) ) # ( !\Datapath|regFile|RAM~279_combout  & ( 
// (!\Controller|Decoder1~3_combout  & \Datapath|IMMmux|y[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(!\Datapath|IMMmux|y[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[2]~3 .extended_lut = "off";
defparam \Datapath|IMMmux|y[2]~3 .lut_mask = 64'h00CC00CC0CCC0CCC;
defparam \Datapath|IMMmux|y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Datapath|bus|Mux13~0 (
// Equation(s):
// \Datapath|bus|Mux13~0_combout  = ( \Controller|Selector11~1_combout  & ( \Datapath|ALu|Add0~5_sumout  & ( (!\Datapath|regFile|rd2[2]~1_combout  & ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|IMMmux|y[2]~3_combout ))))) # (\Datapath|regFile|rd2[2]~1_combout  & ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ (!\Datapath|IMMmux|y[2]~3_combout )))) ) ) ) # ( 
// !\Controller|Selector11~1_combout  & ( \Datapath|ALu|Add0~5_sumout  ) ) # ( \Controller|Selector11~1_combout  & ( !\Datapath|ALu|Add0~5_sumout  & ( (!\Datapath|regFile|rd2[2]~1_combout  & (((\Controller|Selector13~1_combout  & 
// \Datapath|IMMmux|y[2]~3_combout )))) # (\Datapath|regFile|rd2[2]~1_combout  & (!\Controller|Selector13~1_combout  $ (((!\Controller|Selector14~0_combout ) # (!\Datapath|IMMmux|y[2]~3_combout ))))) ) ) )

	.dataa(!\Datapath|regFile|rd2[2]~1_combout ),
	.datab(!\Controller|Selector14~0_combout ),
	.datac(!\Controller|Selector13~1_combout ),
	.datad(!\Datapath|IMMmux|y[2]~3_combout ),
	.datae(!\Controller|Selector11~1_combout ),
	.dataf(!\Datapath|ALu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux13~0 .extended_lut = "off";
defparam \Datapath|bus|Mux13~0 .lut_mask = 64'h0000051EFFFFC5DE;
defparam \Datapath|bus|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N0
cyclonev_lcell_comb \FetchDecoder|memData~1 (
// Equation(s):
// \FetchDecoder|memData~1_combout  = ( \exmem|dataOut1[2]~10_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~1_combout  ) ) ) # ( !\exmem|dataOut1[2]~10_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~1_combout  
// ) ) ) # ( \exmem|dataOut1[2]~10_combout  & ( !\Controller|Decoder1~7_combout  & ( (!\exmem|Equal0~6_combout ) # ((!\exmem|Equal0~7_combout ) # (\switches[2]~input_o )) ) ) ) # ( !\exmem|dataOut1[2]~10_combout  & ( !\Controller|Decoder1~7_combout  & ( 
// (\exmem|Equal0~6_combout  & (\exmem|Equal0~7_combout  & \switches[2]~input_o )) ) ) )

	.dataa(!\exmem|Equal0~6_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\FetchDecoder|memData~1_combout ),
	.datad(!\switches[2]~input_o ),
	.datae(!\exmem|dataOut1[2]~10_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~1 .extended_lut = "off";
defparam \FetchDecoder|memData~1 .lut_mask = 64'h0011EEFF0F0F0F0F;
defparam \FetchDecoder|memData~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \Datapath|bus|Mux13~1 (
// Equation(s):
// \Datapath|bus|Mux13~1_combout  = ( \Datapath|IMMmux|y[2]~3_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Controller|WideOr19~1_combout ) # (\FetchDecoder|memData~1_combout ))) ) ) # ( !\Datapath|IMMmux|y[2]~3_combout  & ( 
// (!\Controller|Selector9~4_combout  & (\FetchDecoder|memData~1_combout  & \Controller|WideOr19~1_combout )) ) )

	.dataa(!\Controller|Selector9~4_combout ),
	.datab(gnd),
	.datac(!\FetchDecoder|memData~1_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux13~1 .extended_lut = "off";
defparam \Datapath|bus|Mux13~1 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \Datapath|bus|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N21
cyclonev_lcell_comb \Datapath|bus|Mux13~2 (
// Equation(s):
// \Datapath|bus|Mux13~2_combout  = ( \Controller|WideOr19~1_combout  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & (!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~319_combout )) ) ) ) # ( 
// !\Controller|WideOr19~1_combout  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & \Datapath|pc|pcAddress [2]) ) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(!\Datapath|regFile|WideOr1~combout ),
	.datac(!\Datapath|regFile|RAM~319_combout ),
	.datad(!\Datapath|pc|pcAddress [2]),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux13~2 .extended_lut = "off";
defparam \Datapath|bus|Mux13~2 .lut_mask = 64'h0000000000550404;
defparam \Datapath|bus|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N0
cyclonev_lcell_comb \Datapath|bus|Mux15~1 (
// Equation(s):
// \Datapath|bus|Mux15~1_combout  = ( \Datapath|IMMmux|y[2]~3_combout  & ( \Datapath|shift|ShiftLeft0~7_combout  & ( \Controller|WideOr19~1_combout  ) ) ) # ( !\Datapath|IMMmux|y[2]~3_combout  & ( \Datapath|shift|ShiftLeft0~7_combout  & ( 
// (\Controller|WideOr19~1_combout  & (((\Datapath|shift|ShiftLeft0~1_combout ) # (\Datapath|shift|ShiftLeft0~0_combout )) # (\Datapath|bus|Mux3~0_combout ))) ) ) ) # ( \Datapath|IMMmux|y[2]~3_combout  & ( !\Datapath|shift|ShiftLeft0~7_combout  & ( 
// \Controller|WideOr19~1_combout  ) ) ) # ( !\Datapath|IMMmux|y[2]~3_combout  & ( !\Datapath|shift|ShiftLeft0~7_combout  & ( \Controller|WideOr19~1_combout  ) ) )

	.dataa(!\Datapath|bus|Mux3~0_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(!\Datapath|IMMmux|y[2]~3_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~1 .extended_lut = "off";
defparam \Datapath|bus|Mux15~1 .lut_mask = 64'h00FF00FF007F00FF;
defparam \Datapath|bus|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \Datapath|bus|Mux13~4 (
// Equation(s):
// \Datapath|bus|Mux13~4_combout  = ( \Datapath|shift|ShiftLeft0~9_combout  & ( \Datapath|ALu|resmul [2] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & !\Datapath|bus|Mux15~0_combout )) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~9_combout  & ( \Datapath|ALu|resmul [2] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & (\Datapath|bus|Mux7~1_combout  & !\Datapath|bus|Mux15~0_combout ))) ) ) ) # ( 
// \Datapath|shift|ShiftLeft0~9_combout  & ( !\Datapath|ALu|resmul [2] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & (!\Datapath|bus|Mux7~1_combout  & !\Datapath|bus|Mux15~0_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux15~1_combout ),
	.datab(!\Controller|Selector9~4_combout ),
	.datac(!\Datapath|bus|Mux7~1_combout ),
	.datad(!\Datapath|bus|Mux15~0_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~9_combout ),
	.dataf(!\Datapath|ALu|resmul [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux13~4 .extended_lut = "off";
defparam \Datapath|bus|Mux13~4 .lut_mask = 64'h0000200002002200;
defparam \Datapath|bus|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N42
cyclonev_lcell_comb \Datapath|bus|Mux13~3 (
// Equation(s):
// \Datapath|bus|Mux13~3_combout  = ( \Datapath|bus|Mux13~2_combout  & ( \Datapath|bus|Mux13~4_combout  ) ) # ( !\Datapath|bus|Mux13~2_combout  & ( \Datapath|bus|Mux13~4_combout  & ( !\Controller|busOp[2]~0_combout  ) ) ) # ( \Datapath|bus|Mux13~2_combout  & 
// ( !\Datapath|bus|Mux13~4_combout  ) ) # ( !\Datapath|bus|Mux13~2_combout  & ( !\Datapath|bus|Mux13~4_combout  & ( (!\Controller|busOp[2]~0_combout  & (((\Datapath|bus|Mux13~0_combout  & \Datapath|bus|Mux14~5_combout )) # (\Datapath|bus|Mux13~1_combout ))) 
// ) ) )

	.dataa(!\Datapath|bus|Mux13~0_combout ),
	.datab(!\Datapath|bus|Mux14~5_combout ),
	.datac(!\Datapath|bus|Mux13~1_combout ),
	.datad(!\Controller|busOp[2]~0_combout ),
	.datae(!\Datapath|bus|Mux13~2_combout ),
	.dataf(!\Datapath|bus|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux13~3 .extended_lut = "off";
defparam \Datapath|bus|Mux13~3 .lut_mask = 64'h1F00FFFFFF00FFFF;
defparam \Datapath|bus|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N7
dffeas \Datapath|regFile|RAM~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~226 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~226 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~430 (
// Equation(s):
// \Datapath|regFile|RAM~430_combout  = ( \Datapath|regFile|RAM~226_q  & ( \Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|Equal0~0_combout ) # (((!\InstructionDecoder|regAddA[1]~0_combout ) # (\InstructionDecoder|regAddA[1]~2_combout )) # 
// (\Datapath|regFile|RAM~210_q )) ) ) ) # ( !\Datapath|regFile|RAM~226_q  & ( \Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|Equal0~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )))) # (\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # (\Datapath|regFile|RAM~210_q ))) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\InstructionDecoder|regAddA[1]~0_combout ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~226_q  & ( !\Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((\Datapath|regFile|RAM~210_q  & !\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( 
// !\Datapath|regFile|RAM~226_q  & ( !\Datapath|regFile|RAM~242_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~0_combout ) # (\Datapath|regFile|RAM~210_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\Datapath|regFile|RAM~210_q ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\Datapath|regFile|RAM~226_q ),
	.dataf(!\Datapath|regFile|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~430 .extended_lut = "off";
defparam \Datapath|regFile|RAM~430 .lut_mask = 64'hF0B0FFBAF0B5FFBF;
defparam \Datapath|regFile|RAM~430 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~511 (
// Equation(s):
// \Datapath|regFile|RAM~511_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~194_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~194_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~194_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~430_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~226_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~226_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~226_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~430_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~226_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~430_combout ),
	.datag(!\Datapath|regFile|RAM~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~511 .extended_lut = "on";
defparam \Datapath|regFile|RAM~511 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~511 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N31
dffeas \Datapath|regFile|RAM~162DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~162DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~162DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~162DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~429 (
// Equation(s):
// \Datapath|regFile|RAM~429_combout  = ( \Datapath|regFile|RAM~178_q  & ( \Datapath|regFile|RAM~146_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # 
// (\Datapath|regFile|RAM~162DUPLICATE_q )) ) ) ) # ( !\Datapath|regFile|RAM~178_q  & ( \Datapath|regFile|RAM~146_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~162DUPLICATE_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~178_q  & ( !\Datapath|regFile|RAM~146_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout 
// )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~162DUPLICATE_q ))) ) ) ) # ( !\Datapath|regFile|RAM~178_q  & ( !\Datapath|regFile|RAM~146_q 
//  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~162DUPLICATE_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~162DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\Datapath|regFile|RAM~162DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~178_q ),
	.dataf(!\Datapath|regFile|RAM~146_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~429 .extended_lut = "off";
defparam \Datapath|regFile|RAM~429 .lut_mask = 64'hE0EEE1EFF0FEF1FF;
defparam \Datapath|regFile|RAM~429 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~515 (
// Equation(s):
// \Datapath|regFile|RAM~515_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~130_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  
// & (\Datapath|regFile|RAM~130_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~130_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~429_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~162DUPLICATE_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & 
// (\Datapath|regFile|RAM~162DUPLICATE_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~162DUPLICATE_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~429_combout ))))))) ) 
// )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~162DUPLICATE_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~429_combout ),
	.datag(!\Datapath|regFile|RAM~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~515 .extended_lut = "on";
defparam \Datapath|regFile|RAM~515 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~515 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \Datapath|regFile|RAM~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~34 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \Datapath|regFile|RAM~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~50 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~427 (
// Equation(s):
// \Datapath|regFile|RAM~427_combout  = ( \Datapath|regFile|RAM~18_q  & ( \Datapath|regFile|RAM~50_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # 
// (\Datapath|regFile|RAM~34DUPLICATE_q )) ) ) ) # ( !\Datapath|regFile|RAM~18_q  & ( \Datapath|regFile|RAM~50_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~34DUPLICATE_q ))) ) ) ) # ( \Datapath|regFile|RAM~18_q  & ( !\Datapath|regFile|RAM~50_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~34DUPLICATE_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~18_q  & ( !\Datapath|regFile|RAM~50_q  & ( 
// (!\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~34DUPLICATE_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~34DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~34DUPLICATE_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\Datapath|regFile|RAM~18_q ),
	.dataf(!\Datapath|regFile|RAM~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~427 .extended_lut = "off";
defparam \Datapath|regFile|RAM~427 .lut_mask = 64'hCF8ACFCECF9BCFDF;
defparam \Datapath|regFile|RAM~427 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~523 (
// Equation(s):
// \Datapath|regFile|RAM~523_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~2_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & 
// (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~2_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~427_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~34_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~34_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~34_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~427_combout ))))))) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~34_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~427_combout ),
	.datag(!\Datapath|regFile|RAM~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~523 .extended_lut = "on";
defparam \Datapath|regFile|RAM~523 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~523 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~428 (
// Equation(s):
// \Datapath|regFile|RAM~428_combout  = ( \Datapath|regFile|RAM~82_q  & ( \Datapath|regFile|RAM~114_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # 
// (\Datapath|regFile|RAM~98_q )) ) ) ) # ( !\Datapath|regFile|RAM~82_q  & ( \Datapath|regFile|RAM~114_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) # (\Datapath|regFile|RAM~98_q ))) ) ) ) # ( \Datapath|regFile|RAM~82_q  & ( !\Datapath|regFile|RAM~114_q  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~98_q  & ((!\InstructionDecoder|Equal0~0_combout ) # (!\InstructionDecoder|regAddA[1]~0_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~82_q  & ( !\Datapath|regFile|RAM~114_q  & ( 
// (!\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~98_q )))) # (\InstructionDecoder|Equal0~0_combout  & (!\InstructionDecoder|regAddA[1]~0_combout  & 
// ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~98_q )))) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~98_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\Datapath|regFile|RAM~82_q ),
	.dataf(!\Datapath|regFile|RAM~114_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~428 .extended_lut = "off";
defparam \Datapath|regFile|RAM~428 .lut_mask = 64'hCF8ACFCECF9BCFDF;
defparam \Datapath|regFile|RAM~428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \Datapath|regFile|RAM~519 (
// Equation(s):
// \Datapath|regFile|RAM~519_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~66_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & 
// (\Datapath|regFile|RAM~66_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~66_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~428_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|Equal0~0_combout  & (((\Datapath|regFile|RAM~98_q )))) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~98_q )) # 
// (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~98_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~428_combout ))))))) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~98_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~428_combout ),
	.datag(!\Datapath|regFile|RAM~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~519 .extended_lut = "on";
defparam \Datapath|regFile|RAM~519 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~519 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~279 (
// Equation(s):
// \Datapath|regFile|RAM~279_combout  = ( \Datapath|regFile|RAM~523_combout  & ( \Datapath|regFile|RAM~519_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~515_combout ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~511_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~523_combout  & ( \Datapath|regFile|RAM~519_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (((\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~515_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~511_combout )))) ) ) ) # ( \Datapath|regFile|RAM~523_combout  & ( !\Datapath|regFile|RAM~519_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~515_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~511_combout )))) ) ) ) # ( 
// !\Datapath|regFile|RAM~523_combout  & ( !\Datapath|regFile|RAM~519_combout  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~515_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout 
//  & (\Datapath|regFile|RAM~511_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~511_combout ),
	.datac(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datad(!\Datapath|regFile|RAM~515_combout ),
	.datae(!\Datapath|regFile|RAM~523_combout ),
	.dataf(!\Datapath|regFile|RAM~519_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~279 .extended_lut = "off";
defparam \Datapath|regFile|RAM~279 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Datapath|regFile|RAM~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \TopMultiplexer|y~4 (
// Equation(s):
// \TopMultiplexer|y~4_combout  = ( \Datapath|regFile|RAM~279_combout  & ( \Datapath|pc|pcAddress [2] & ( ((\Controller|Decoder1~1_combout  & (!\Controller|currentstate [6] & \Controller|Decoder1~0_combout ))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # ( 
// !\Datapath|regFile|RAM~279_combout  & ( \Datapath|pc|pcAddress [2] & ( (\Controller|Decoder1~1_combout  & (!\Controller|currentstate [6] & \Controller|Decoder1~0_combout )) ) ) ) # ( \Datapath|regFile|RAM~279_combout  & ( !\Datapath|pc|pcAddress [2] & ( 
// (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Controller|Decoder1~0_combout ),
	.datae(!\Datapath|regFile|RAM~279_combout ),
	.dataf(!\Datapath|pc|pcAddress [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~4 .extended_lut = "off";
defparam \TopMultiplexer|y~4 .lut_mask = 64'h0000332300503373;
defparam \TopMultiplexer|y~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ))))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ))))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000384DDFFE1374D13FE0B44A27F855";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux0~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (((\exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N30
cyclonev_lcell_comb \exmem|dataOut1[15]~1 (
// Equation(s):
// \exmem|dataOut1[15]~1_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[15]~1 .extended_lut = "off";
defparam \exmem|dataOut1[15]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \exmem|dataOut1[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \FetchDecoder|memData~9 (
// Equation(s):
// \FetchDecoder|memData~9_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~9_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~9_combout  ) ) ) # ( 
// \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[15]~1_combout  & !\exmem|Equal0~7_combout ) ) ) ) # ( !\exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[15]~1_combout  ) ) )

	.dataa(!\exmem|dataOut1[15]~1_combout ),
	.datab(gnd),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(!\FetchDecoder|memData~9_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~9 .extended_lut = "off";
defparam \FetchDecoder|memData~9 .lut_mask = 64'h5555505000FF00FF;
defparam \FetchDecoder|memData~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \Datapath|bus|Mux0~4 (
// Equation(s):
// \Datapath|bus|Mux0~4_combout  = ( \Controller|WideOr19~1_combout  & ( !\Controller|Selector9~4_combout  & ( (!\Controller|busOp[2]~0_combout  & \FetchDecoder|memData~9_combout ) ) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FetchDecoder|memData~9_combout ),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~4 .extended_lut = "off";
defparam \Datapath|bus|Mux0~4 .lut_mask = 64'h000000AA00000000;
defparam \Datapath|bus|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \Datapath|bus|Mux0~5 (
// Equation(s):
// \Datapath|bus|Mux0~5_combout  = ( \Datapath|bus|Mux3~9_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|pc|pcAddress [15] & (!\Datapath|regFile|rd2[15]~10_combout  & ((!\Datapath|IMMmux|y[15]~26_combout ) # (!\Datapath|bus|Mux3~10_combout )))) ) 
// ) ) # ( !\Datapath|bus|Mux3~9_combout  & ( \Datapath|bus|Mux3~8_combout  & ( (!\Datapath|regFile|rd2[15]~10_combout  & ((!\Datapath|IMMmux|y[15]~26_combout ) # (!\Datapath|bus|Mux3~10_combout ))) ) ) ) # ( \Datapath|bus|Mux3~9_combout  & ( 
// !\Datapath|bus|Mux3~8_combout  & ( (!\Datapath|pc|pcAddress [15] & ((!\Datapath|IMMmux|y[15]~26_combout ) # (!\Datapath|bus|Mux3~10_combout ))) ) ) ) # ( !\Datapath|bus|Mux3~9_combout  & ( !\Datapath|bus|Mux3~8_combout  & ( 
// (!\Datapath|IMMmux|y[15]~26_combout ) # (!\Datapath|bus|Mux3~10_combout ) ) ) )

	.dataa(!\Datapath|IMMmux|y[15]~26_combout ),
	.datab(!\Datapath|bus|Mux3~10_combout ),
	.datac(!\Datapath|pc|pcAddress [15]),
	.datad(!\Datapath|regFile|rd2[15]~10_combout ),
	.datae(!\Datapath|bus|Mux3~9_combout ),
	.dataf(!\Datapath|bus|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~5 .extended_lut = "off";
defparam \Datapath|bus|Mux0~5 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \Datapath|bus|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \Datapath|bus|Mux0~0 (
// Equation(s):
// \Datapath|bus|Mux0~0_combout  = ( \Datapath|IMMmux|y[15]~26_combout  & ( \Datapath|ALu|Add0~37_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|regFile|rd2[15]~10_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[15]~26_combout  & ( \Datapath|ALu|Add0~37_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[15]~10_combout ))) ) ) ) # ( \Datapath|IMMmux|y[15]~26_combout  & ( !\Datapath|ALu|Add0~37_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|regFile|rd2[15]~10_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[15]~26_combout  & ( !\Datapath|ALu|Add0~37_sumout  & ( (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[15]~10_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Datapath|regFile|rd2[15]~10_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|IMMmux|y[15]~26_combout ),
	.dataf(!\Datapath|ALu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~0 .extended_lut = "off";
defparam \Datapath|bus|Mux0~0 .lut_mask = 64'h00110056FFB1FFF6;
defparam \Datapath|bus|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N21
cyclonev_lcell_comb \Datapath|bus|Mux3~5 (
// Equation(s):
// \Datapath|bus|Mux3~5_combout  = ( \Datapath|shift|ShiftLeft0~7_combout  & ( \Datapath|bus|Mux3~0_combout  & ( (!\Datapath|shift|ShiftLeft0~1_combout  & (!\Datapath|shift|ShiftLeft0~0_combout  & (\Datapath|IMMmux|y[2]~25_combout  & 
// !\Controller|Decoder1~3_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|IMMmux|y[2]~25_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~7_combout ),
	.dataf(!\Datapath|bus|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux3~5 .extended_lut = "off";
defparam \Datapath|bus|Mux3~5 .lut_mask = 64'h0000000000000800;
defparam \Datapath|bus|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \Datapath|shift|ShiftLeft0~18 (
// Equation(s):
// \Datapath|shift|ShiftLeft0~18_combout  = ( \Datapath|regFile|rd2[8]~8_combout  & ( \Datapath|IMMmux|y[0]~18_combout  & ( (\Datapath|regFile|rd2[10]~12_combout ) # (\Datapath|IMMmux|y[1]~0_combout ) ) ) ) # ( !\Datapath|regFile|rd2[8]~8_combout  & ( 
// \Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & \Datapath|regFile|rd2[10]~12_combout ) ) ) ) # ( \Datapath|regFile|rd2[8]~8_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[11]~11_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[9]~3_combout )) ) ) ) # ( !\Datapath|regFile|rd2[8]~8_combout  & ( !\Datapath|IMMmux|y[0]~18_combout  & ( (!\Datapath|IMMmux|y[1]~0_combout  & 
// ((\Datapath|regFile|rd2[11]~11_combout ))) # (\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[9]~3_combout )) ) ) )

	.dataa(!\Datapath|regFile|rd2[9]~3_combout ),
	.datab(!\Datapath|IMMmux|y[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[10]~12_combout ),
	.datad(!\Datapath|regFile|rd2[11]~11_combout ),
	.datae(!\Datapath|regFile|rd2[8]~8_combout ),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|shift|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|shift|ShiftLeft0~18 .extended_lut = "off";
defparam \Datapath|shift|ShiftLeft0~18 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Datapath|shift|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \Datapath|bus|Mux0~1 (
// Equation(s):
// \Datapath|bus|Mux0~1_combout  = ( \Datapath|shift|ShiftLeft0~13_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[13]~15_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[12]~14_combout ))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~13_combout  & ( \Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout  & (\Datapath|regFile|rd2[13]~15_combout )) # (\Datapath|bus|Mux3~7_combout  & 
// ((\Datapath|regFile|rd2[12]~14_combout ))) ) ) ) # ( \Datapath|shift|ShiftLeft0~13_combout  & ( !\Datapath|bus|Mux3~6_combout  & ( (!\Datapath|bus|Mux3~7_combout ) # (\Datapath|regFile|rd2[14]~13_combout ) ) ) ) # ( !\Datapath|shift|ShiftLeft0~13_combout  
// & ( !\Datapath|bus|Mux3~6_combout  & ( (\Datapath|bus|Mux3~7_combout  & \Datapath|regFile|rd2[14]~13_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux3~7_combout ),
	.datab(!\Datapath|regFile|rd2[14]~13_combout ),
	.datac(!\Datapath|regFile|rd2[13]~15_combout ),
	.datad(!\Datapath|regFile|rd2[12]~14_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~13_combout ),
	.dataf(!\Datapath|bus|Mux3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~1 .extended_lut = "off";
defparam \Datapath|bus|Mux0~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Datapath|bus|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \Datapath|bus|Mux0~2 (
// Equation(s):
// \Datapath|bus|Mux0~2_combout  = ( \Datapath|bus|Mux3~0_combout  & ( \Datapath|bus|Mux0~1_combout  & ( (\Datapath|shift|ShiftLeft0~17_combout  & ((!\Datapath|IMMmux|y[2]~25_combout ) # (\Controller|Decoder1~3_combout ))) ) ) ) # ( 
// !\Datapath|bus|Mux3~0_combout  & ( \Datapath|bus|Mux0~1_combout  & ( (\Datapath|shift|ShiftLeft0~17_combout  & ((!\Datapath|IMMmux|y[2]~25_combout ) # (\Datapath|shift|ShiftLeft0~18_combout ))) ) ) ) # ( !\Datapath|bus|Mux3~0_combout  & ( 
// !\Datapath|bus|Mux0~1_combout  & ( (\Datapath|shift|ShiftLeft0~17_combout  & (\Datapath|shift|ShiftLeft0~18_combout  & \Datapath|IMMmux|y[2]~25_combout )) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~17_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~18_combout ),
	.datac(!\Datapath|IMMmux|y[2]~25_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|bus|Mux3~0_combout ),
	.dataf(!\Datapath|bus|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~2 .extended_lut = "off";
defparam \Datapath|bus|Mux0~2 .lut_mask = 64'h0101000051515055;
defparam \Datapath|bus|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \Datapath|bus|Mux0~3 (
// Equation(s):
// \Datapath|bus|Mux0~3_combout  = ( \Datapath|bus|Mux0~2_combout  & ( \Datapath|ALu|resmul [15] & ( !\Datapath|bus|Mux15~0_combout  ) ) ) # ( !\Datapath|bus|Mux0~2_combout  & ( \Datapath|ALu|resmul [15] & ( (!\Datapath|bus|Mux15~0_combout  & 
// (((\Datapath|bus|Mux3~5_combout  & \Datapath|shift|ShiftLeft0~12_combout )) # (\Datapath|bus|Mux7~1_combout ))) ) ) ) # ( \Datapath|bus|Mux0~2_combout  & ( !\Datapath|ALu|resmul [15] & ( (!\Datapath|bus|Mux7~1_combout  & !\Datapath|bus|Mux15~0_combout ) ) 
// ) ) # ( !\Datapath|bus|Mux0~2_combout  & ( !\Datapath|ALu|resmul [15] & ( (!\Datapath|bus|Mux7~1_combout  & (\Datapath|bus|Mux3~5_combout  & (\Datapath|shift|ShiftLeft0~12_combout  & !\Datapath|bus|Mux15~0_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux7~1_combout ),
	.datab(!\Datapath|bus|Mux3~5_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~12_combout ),
	.datad(!\Datapath|bus|Mux15~0_combout ),
	.datae(!\Datapath|bus|Mux0~2_combout ),
	.dataf(!\Datapath|ALu|resmul [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~3 .extended_lut = "off";
defparam \Datapath|bus|Mux0~3 .lut_mask = 64'h0200AA005700FF00;
defparam \Datapath|bus|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \Datapath|bus|Mux0~6 (
// Equation(s):
// \Datapath|bus|Mux0~6_combout  = ( \Datapath|bus|Mux0~0_combout  & ( \Datapath|bus|Mux0~3_combout  & ( ((!\Datapath|bus|Mux0~5_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux0~4_combout ) ) ) ) # ( !\Datapath|bus|Mux0~0_combout  & ( 
// \Datapath|bus|Mux0~3_combout  & ( ((!\Datapath|bus|Mux0~5_combout ) # (\Datapath|bus|Mux3~4_combout )) # (\Datapath|bus|Mux0~4_combout ) ) ) ) # ( \Datapath|bus|Mux0~0_combout  & ( !\Datapath|bus|Mux0~3_combout  & ( ((!\Datapath|bus|Mux0~5_combout ) # 
// ((\Datapath|bus|Mux3~2_combout  & \Datapath|bus|Mux3~4_combout ))) # (\Datapath|bus|Mux0~4_combout ) ) ) ) # ( !\Datapath|bus|Mux0~0_combout  & ( !\Datapath|bus|Mux0~3_combout  & ( (!\Datapath|bus|Mux0~5_combout ) # (\Datapath|bus|Mux0~4_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux3~2_combout ),
	.datab(!\Datapath|bus|Mux0~4_combout ),
	.datac(!\Datapath|bus|Mux3~4_combout ),
	.datad(!\Datapath|bus|Mux0~5_combout ),
	.datae(!\Datapath|bus|Mux0~0_combout ),
	.dataf(!\Datapath|bus|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux0~6 .extended_lut = "off";
defparam \Datapath|bus|Mux0~6 .lut_mask = 64'hFF33FF37FF3FFF3F;
defparam \Datapath|bus|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \Datapath|regFile|RAM~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~239 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~47feeder (
// Equation(s):
// \Datapath|regFile|RAM~47feeder_combout  = ( \Datapath|bus|Mux0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~47feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N40
dffeas \Datapath|regFile|RAM~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~47 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~111feeder (
// Equation(s):
// \Datapath|regFile|RAM~111feeder_combout  = ( \Datapath|bus|Mux0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~111feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N49
dffeas \Datapath|regFile|RAM~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~111 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N40
dffeas \Datapath|regFile|RAM~175DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~175DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~175DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~175DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~357 (
// Equation(s):
// \Datapath|regFile|RAM~357_combout  = ( \Datapath|regFile|RAM~111_q  & ( \Datapath|regFile|RAM~175DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~47_q )) # (\InstructionDecoder|regAddB[3]~3_combout ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~239_q )))) ) ) ) # ( !\Datapath|regFile|RAM~111_q  & ( \Datapath|regFile|RAM~175DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~47_q )) # (\InstructionDecoder|regAddB[3]~3_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~239_q ))) ) ) 
// ) # ( \Datapath|regFile|RAM~111_q  & ( !\Datapath|regFile|RAM~175DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~47_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~239_q )))) ) ) ) # ( !\Datapath|regFile|RAM~111_q  & ( !\Datapath|regFile|RAM~175DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~47_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~239_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~239_q ),
	.datad(!\Datapath|regFile|RAM~47_q ),
	.datae(!\Datapath|regFile|RAM~111_q ),
	.dataf(!\Datapath|regFile|RAM~175DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~357 .extended_lut = "off";
defparam \Datapath|regFile|RAM~357 .lut_mask = 64'h018945CD23AB67EF;
defparam \Datapath|regFile|RAM~357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \Datapath|regFile|RAM~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~191 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N4
dffeas \Datapath|regFile|RAM~255DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~255DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~255DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~255DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N10
dffeas \Datapath|regFile|RAM~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~63 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N1
dffeas \Datapath|regFile|RAM~127DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~127DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~127DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~127DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~358 (
// Equation(s):
// \Datapath|regFile|RAM~358_combout  = ( \Datapath|regFile|RAM~63_q  & ( \Datapath|regFile|RAM~127DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~191_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~255DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~63_q  & ( \Datapath|regFile|RAM~127DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// (((\InstructionDecoder|regAddB[2]~2_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~191_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~255DUPLICATE_q ))))) ) ) ) # ( \Datapath|regFile|RAM~63_q  & ( !\Datapath|regFile|RAM~127DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~191_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~255DUPLICATE_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~63_q  
// & ( !\Datapath|regFile|RAM~127DUPLICATE_q  & ( (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~191_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~255DUPLICATE_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~191_q ),
	.datac(!\Datapath|regFile|RAM~255DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datae(!\Datapath|regFile|RAM~63_q ),
	.dataf(!\Datapath|regFile|RAM~127DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~358 .extended_lut = "off";
defparam \Datapath|regFile|RAM~358 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Datapath|regFile|RAM~358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N46
dffeas \Datapath|regFile|RAM~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~207 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \Datapath|regFile|RAM~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~79 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \Datapath|regFile|RAM~15DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~15DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~15DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~15DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~143feeder (
// Equation(s):
// \Datapath|regFile|RAM~143feeder_combout  = ( \Datapath|bus|Mux0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~143feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \Datapath|regFile|RAM~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~143 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~355 (
// Equation(s):
// \Datapath|regFile|RAM~355_combout  = ( \Datapath|regFile|RAM~15DUPLICATE_q  & ( \Datapath|regFile|RAM~143_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~79_q ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~207_q ))) ) ) ) # ( !\Datapath|regFile|RAM~15DUPLICATE_q  & ( \Datapath|regFile|RAM~143_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout 
// )))) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~79_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~207_q )))) ) ) ) # ( 
// \Datapath|regFile|RAM~15DUPLICATE_q  & ( !\Datapath|regFile|RAM~143_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~79_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~207_q )))) ) ) ) # ( !\Datapath|regFile|RAM~15DUPLICATE_q  & ( !\Datapath|regFile|RAM~143_q  & ( 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~79_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~207_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\Datapath|regFile|RAM~207_q ),
	.datac(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datad(!\Datapath|regFile|RAM~79_q ),
	.datae(!\Datapath|regFile|RAM~15DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~143_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~355 .extended_lut = "off";
defparam \Datapath|regFile|RAM~355 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Datapath|regFile|RAM~355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N34
dffeas \Datapath|regFile|RAM~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~159 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \Datapath|regFile|RAM~95DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~95DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~95DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~95DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \Datapath|regFile|RAM~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~31 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y14_N14
dffeas \Datapath|regFile|RAM~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~223 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~223 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~356 (
// Equation(s):
// \Datapath|regFile|RAM~356_combout  = ( \Datapath|regFile|RAM~31_q  & ( \Datapath|regFile|RAM~223_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~159_q )))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~95DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~31_q  & ( \Datapath|regFile|RAM~223_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  
// & (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~159_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~95DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout ))) ) ) ) # ( \Datapath|regFile|RAM~31_q  
// & ( !\Datapath|regFile|RAM~223_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout ) # ((\Datapath|regFile|RAM~159_q )))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~95DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~31_q  & ( !\Datapath|regFile|RAM~223_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout  
// & (\Datapath|regFile|RAM~159_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~95DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~159_q ),
	.datad(!\Datapath|regFile|RAM~95DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~31_q ),
	.dataf(!\Datapath|regFile|RAM~223_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~356 .extended_lut = "off";
defparam \Datapath|regFile|RAM~356 .lut_mask = 64'h02468ACE13579BDF;
defparam \Datapath|regFile|RAM~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~359 (
// Equation(s):
// \Datapath|regFile|RAM~359_combout  = ( \Datapath|regFile|RAM~355_combout  & ( \Datapath|regFile|RAM~356_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~357_combout )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~358_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~355_combout  & ( \Datapath|regFile|RAM~356_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\InstructionDecoder|regAddB[0]~4_combout )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~357_combout )) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~358_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~355_combout  & ( !\Datapath|regFile|RAM~356_combout  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~357_combout )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~358_combout ))))) ) ) ) # ( 
// !\Datapath|regFile|RAM~355_combout  & ( !\Datapath|regFile|RAM~356_combout  & ( (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~357_combout )) # (\InstructionDecoder|regAddB[0]~4_combout  
// & ((\Datapath|regFile|RAM~358_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~357_combout ),
	.datad(!\Datapath|regFile|RAM~358_combout ),
	.datae(!\Datapath|regFile|RAM~355_combout ),
	.dataf(!\Datapath|regFile|RAM~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~359 .extended_lut = "off";
defparam \Datapath|regFile|RAM~359 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Datapath|regFile|RAM~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \Datapath|regFile|rd2[15]~10 (
// Equation(s):
// \Datapath|regFile|rd2[15]~10_combout  = ( \Datapath|regFile|RAM~359_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~359_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[15]~10 .extended_lut = "off";
defparam \Datapath|regFile|rd2[15]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \Datapath|ALu|Add0~37 (
// Equation(s):
// \Datapath|ALu|Add0~37_sumout  = SUM(( !\Datapath|IMMmux|y[15]~26_combout  $ ((((!\Controller|Selector11~4_combout ) # (\Controller|currentstate [5])) # (\Controller|Selector11~0_combout ))) ) + ( \Datapath|regFile|rd2[15]~10_combout  ) + ( 
// \Datapath|ALu|Add0~62  ))
// \Datapath|ALu|Add0~38  = CARRY(( !\Datapath|IMMmux|y[15]~26_combout  $ ((((!\Controller|Selector11~4_combout ) # (\Controller|currentstate [5])) # (\Controller|Selector11~0_combout ))) ) + ( \Datapath|regFile|rd2[15]~10_combout  ) + ( 
// \Datapath|ALu|Add0~62  ))

	.dataa(!\Controller|Selector11~0_combout ),
	.datab(!\Controller|currentstate [5]),
	.datac(!\Datapath|IMMmux|y[15]~26_combout ),
	.datad(!\Controller|Selector11~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|rd2[15]~10_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~37_sumout ),
	.cout(\Datapath|ALu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~37 .extended_lut = "off";
defparam \Datapath|ALu|Add0~37 .lut_mask = 64'h0000FF0000000F87;
defparam \Datapath|ALu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \Controller|Selector15~2 (
// Equation(s):
// \Controller|Selector15~2_combout  = ( \FetchDecoder|instruction~8_combout  & ( (\Controller|currentstate [0] & (!\FetchDecoder|instruction~4_combout  & ((!\FetchDecoder|instruction~1_combout ) # (\FetchDecoder|instruction~7_combout )))) ) ) # ( 
// !\FetchDecoder|instruction~8_combout  & ( (\Controller|currentstate [0] & (\FetchDecoder|instruction~7_combout  & ((!\FetchDecoder|instruction~4_combout ) # (!\FetchDecoder|instruction~1_combout )))) ) )

	.dataa(!\Controller|currentstate [0]),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector15~2 .extended_lut = "off";
defparam \Controller|Selector15~2 .lut_mask = 64'h0504050444044404;
defparam \Controller|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \Controller|WideOr14~0 (
// Equation(s):
// \Controller|WideOr14~0_combout  = ( \InstructionDecoder|instructionOp[0]~2_combout  & ( (!\InstructionDecoder|instructionOp[2]~1_combout ) # ((!\InstructionDecoder|instructionOp[1]~0_combout  & !\Controller|currentstate~0_combout )) ) ) # ( 
// !\InstructionDecoder|instructionOp[0]~2_combout  & ( (\InstructionDecoder|instructionOp[1]~0_combout  & (!\Controller|currentstate~0_combout  & !\InstructionDecoder|instructionOp[2]~1_combout )) ) )

	.dataa(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datab(!\Controller|currentstate~0_combout ),
	.datac(gnd),
	.datad(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr14~0 .extended_lut = "off";
defparam \Controller|WideOr14~0 .lut_mask = 64'h44004400FF88FF88;
defparam \Controller|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \Controller|Selector15~1 (
// Equation(s):
// \Controller|Selector15~1_combout  = ( !\Controller|Selector11~0_combout  & ( \Controller|Selector15~0_combout  & ( (!\Controller|currentstate [5] & ((\Controller|WideOr14~0_combout ) # (\Controller|Selector15~2_combout ))) ) ) ) # ( 
// !\Controller|Selector11~0_combout  & ( !\Controller|Selector15~0_combout  & ( (!\Controller|currentstate [5] & \Controller|Selector15~2_combout ) ) ) )

	.dataa(!\Controller|currentstate [5]),
	.datab(gnd),
	.datac(!\Controller|Selector15~2_combout ),
	.datad(!\Controller|WideOr14~0_combout ),
	.datae(!\Controller|Selector11~0_combout ),
	.dataf(!\Controller|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector15~1 .extended_lut = "off";
defparam \Controller|Selector15~1 .lut_mask = 64'h0A0A00000AAA0000;
defparam \Controller|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N46
dffeas \Datapath|ALu|flagreg[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|ALu|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controller|Selector15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|ALu|flagreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|ALu|flagreg[4] .is_wysiwyg = "true";
defparam \Datapath|ALu|flagreg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \Datapath|ALu|Add0~69 (
// Equation(s):
// \Datapath|ALu|Add0~69_sumout  = SUM(( GND ) + ( (!\Controller|Selector11~0_combout  & (!\Controller|currentstate [5] & (\Controller|Selector11~5_combout  & \Controller|Selector11~2_combout ))) ) + ( \Datapath|ALu|Add0~38  ))

	.dataa(!\Controller|Selector11~0_combout ),
	.datab(!\Controller|currentstate [5]),
	.datac(!\Controller|Selector11~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Selector11~2_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~69 .extended_lut = "off";
defparam \Datapath|ALu|Add0~69 .lut_mask = 64'h0000FFF700000000;
defparam \Datapath|ALu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \Datapath|ALu|Equal0~0 (
// Equation(s):
// \Datapath|ALu|Equal0~0_combout  = ( !\Datapath|ALu|Add0~17_sumout  & ( (!\Datapath|ALu|Add0~33_sumout  & (!\Datapath|ALu|Add0~45_sumout  & (!\Datapath|ALu|Add0~21_sumout  & !\Datapath|ALu|Add0~13_sumout ))) ) )

	.dataa(!\Datapath|ALu|Add0~33_sumout ),
	.datab(!\Datapath|ALu|Add0~45_sumout ),
	.datac(!\Datapath|ALu|Add0~21_sumout ),
	.datad(!\Datapath|ALu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Datapath|ALu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Equal0~0 .extended_lut = "off";
defparam \Datapath|ALu|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Datapath|ALu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \Datapath|ALu|Add0~66 (
// Equation(s):
// \Datapath|ALu|Add0~66_cout  = CARRY(( VCC ) + ( (\Controller|Selector11~5_combout  & (\Controller|Selector11~2_combout  & (!\Controller|Selector11~0_combout  & !\Controller|currentstate [5]))) ) + ( !VCC ))

	.dataa(!\Controller|Selector11~5_combout ),
	.datab(!\Controller|Selector11~2_combout ),
	.datac(!\Controller|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|currentstate [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Datapath|ALu|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~66 .extended_lut = "off";
defparam \Datapath|ALu|Add0~66 .lut_mask = 64'h0000EFFF0000FFFF;
defparam \Datapath|ALu|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \Datapath|ALu|Add0~9 (
// Equation(s):
// \Datapath|ALu|Add0~9_sumout  = SUM(( \Datapath|regFile|rd2[0]~2_combout  ) + ( !\Datapath|IMMmux|y[0]~18_combout  $ (((!\Controller|Selector11~5_combout ) # ((!\Controller|Selector11~2_combout ) # (!\Controller|Selector11~1_combout )))) ) + ( 
// \Datapath|ALu|Add0~66_cout  ))
// \Datapath|ALu|Add0~10  = CARRY(( \Datapath|regFile|rd2[0]~2_combout  ) + ( !\Datapath|IMMmux|y[0]~18_combout  $ (((!\Controller|Selector11~5_combout ) # ((!\Controller|Selector11~2_combout ) # (!\Controller|Selector11~1_combout )))) ) + ( 
// \Datapath|ALu|Add0~66_cout  ))

	.dataa(!\Controller|Selector11~5_combout ),
	.datab(!\Controller|Selector11~2_combout ),
	.datac(!\Controller|Selector11~1_combout ),
	.datad(!\Datapath|regFile|rd2[0]~2_combout ),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[0]~18_combout ),
	.datag(gnd),
	.cin(\Datapath|ALu|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|ALu|Add0~9_sumout ),
	.cout(\Datapath|ALu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Add0~9 .extended_lut = "off";
defparam \Datapath|ALu|Add0~9 .lut_mask = 64'h0000FE01000000FF;
defparam \Datapath|ALu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \Datapath|ALu|Equal0~1 (
// Equation(s):
// \Datapath|ALu|Equal0~1_combout  = ( !\Datapath|ALu|Add0~5_sumout  & ( (!\Datapath|ALu|Add0~9_sumout  & !\Datapath|ALu|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|ALu|Add0~9_sumout ),
	.datad(!\Datapath|ALu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Datapath|ALu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Equal0~1 .extended_lut = "off";
defparam \Datapath|ALu|Equal0~1 .lut_mask = 64'hF000F00000000000;
defparam \Datapath|ALu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \Datapath|ALu|Equal0~2 (
// Equation(s):
// \Datapath|ALu|Equal0~2_combout  = ( !\Datapath|ALu|Add0~53_sumout  & ( !\Datapath|ALu|Add0~49_sumout  & ( (!\Datapath|ALu|Add0~25_sumout  & (!\Datapath|ALu|Add0~41_sumout  & (!\Datapath|ALu|Add0~29_sumout  & \Datapath|ALu|Equal0~1_combout ))) ) ) )

	.dataa(!\Datapath|ALu|Add0~25_sumout ),
	.datab(!\Datapath|ALu|Add0~41_sumout ),
	.datac(!\Datapath|ALu|Add0~29_sumout ),
	.datad(!\Datapath|ALu|Equal0~1_combout ),
	.datae(!\Datapath|ALu|Add0~53_sumout ),
	.dataf(!\Datapath|ALu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Equal0~2 .extended_lut = "off";
defparam \Datapath|ALu|Equal0~2 .lut_mask = 64'h0080000000000000;
defparam \Datapath|ALu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Datapath|ALu|Equal0~3 (
// Equation(s):
// \Datapath|ALu|Equal0~3_combout  = ( \Datapath|ALu|Equal0~0_combout  & ( \Datapath|ALu|Equal0~2_combout  & ( (!\Datapath|ALu|Add0~69_sumout  & (!\Datapath|ALu|Add0~57_sumout  & (!\Datapath|ALu|Add0~61_sumout  & !\Datapath|ALu|Add0~37_sumout ))) ) ) )

	.dataa(!\Datapath|ALu|Add0~69_sumout ),
	.datab(!\Datapath|ALu|Add0~57_sumout ),
	.datac(!\Datapath|ALu|Add0~61_sumout ),
	.datad(!\Datapath|ALu|Add0~37_sumout ),
	.datae(!\Datapath|ALu|Equal0~0_combout ),
	.dataf(!\Datapath|ALu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|Equal0~3 .extended_lut = "off";
defparam \Datapath|ALu|Equal0~3 .lut_mask = 64'h0000000000008000;
defparam \Datapath|ALu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \Datapath|ALu|flagreg[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Datapath|ALu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|ALu|flagreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|ALu|flagreg[3] .is_wysiwyg = "true";
defparam \Datapath|ALu|flagreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~10 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~10_combout  = ( !\Datapath|ALu|flagreg [3] & ( !\Datapath|ALu|flagreg [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|ALu|flagreg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALu|flagreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~10 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \Datapath|pc|pcAddress[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N18
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~11 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~11_combout  = ( \InstructionDecoder|flagOp[3]~5_combout  & ( \Datapath|pc|pcAddress[15]~10_combout  & ( (\InstructionDecoder|flagOp[2]~6_combout  & (((!\InstructionDecoder|flagOp[0]~2_combout ) # 
// (\InstructionDecoder|Equal0~1_combout )) # (\InstructionDecoder|flagOp[1]~7_combout ))) ) ) ) # ( \InstructionDecoder|flagOp[3]~5_combout  & ( !\Datapath|pc|pcAddress[15]~10_combout  & ( (!\InstructionDecoder|Equal0~1_combout  & 
// (\InstructionDecoder|flagOp[2]~6_combout  & ((\InstructionDecoder|flagOp[0]~2_combout ) # (\InstructionDecoder|flagOp[1]~7_combout )))) ) ) )

	.dataa(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datac(!\InstructionDecoder|Equal0~1_combout ),
	.datad(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datae(!\InstructionDecoder|flagOp[3]~5_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~11 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~11 .lut_mask = 64'h00000070000000DF;
defparam \Datapath|pc|pcAddress[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~1 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~1_combout  = ( \InstructionDecoder|flagOp[0]~2_combout  & ( \InstructionDecoder|flagOp[3]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~1 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Datapath|pc|pcAddress[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N45
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~3 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~3_combout  = ( \InstructionDecoder|Equal0~1_combout  & ( !\InstructionDecoder|flagOp[3]~5_combout  ) ) # ( !\InstructionDecoder|Equal0~1_combout  & ( (!\InstructionDecoder|flagOp[3]~5_combout  & 
// ((!\InstructionDecoder|flagOp[1]~7_combout ) # ((!\InstructionDecoder|flagOp[0]~2_combout ) # (!\InstructionDecoder|flagOp[2]~6_combout )))) ) )

	.dataa(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datac(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datad(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~3 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~3 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \Datapath|pc|pcAddress[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N33
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~6 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~6_combout  = (\InstructionDecoder|flagOp[3]~5_combout  & \InstructionDecoder|flagOp[1]~7_combout )

	.dataa(gnd),
	.datab(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datac(gnd),
	.datad(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~6 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~6 .lut_mask = 64'h0033003300330033;
defparam \Datapath|pc|pcAddress[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \Datapath|ALu|flagreg~0 (
// Equation(s):
// \Datapath|ALu|flagreg~0_combout  = ( !\Datapath|IMMmux|y[15]~26_combout  & ( \Datapath|ALu|Add0~37_sumout  & ( \Datapath|regFile|rd2[15]~10_combout  ) ) ) # ( \Datapath|IMMmux|y[15]~26_combout  & ( !\Datapath|ALu|Add0~37_sumout  & ( 
// !\Datapath|regFile|rd2[15]~10_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|rd2[15]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[15]~26_combout ),
	.dataf(!\Datapath|ALu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|flagreg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|flagreg~0 .extended_lut = "off";
defparam \Datapath|ALu|flagreg~0 .lut_mask = 64'h0000CCCC33330000;
defparam \Datapath|ALu|flagreg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N43
dffeas \Datapath|ALu|flagreg[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Datapath|ALu|flagreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|ALu|flagreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|ALu|flagreg[2] .is_wysiwyg = "true";
defparam \Datapath|ALu|flagreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N51
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~4 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~4_combout  = ( !\InstructionDecoder|Equal0~1_combout  & ( (\InstructionDecoder|flagOp[2]~6_combout  & (\InstructionDecoder|flagOp[0]~2_combout  & \InstructionDecoder|flagOp[1]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datac(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datad(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~4 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~4 .lut_mask = 64'h0003000300000000;
defparam \Datapath|pc|pcAddress[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~5 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~5_combout  = ( \Datapath|ALu|flagreg [4] & ( (\Datapath|ALu|flagreg [2] & \InstructionDecoder|flagOp[3]~5_combout ) ) ) # ( !\Datapath|ALu|flagreg [4] & ( (!\InstructionDecoder|flagOp[3]~5_combout  & 
// ((\Datapath|pc|pcAddress[15]~4_combout ))) # (\InstructionDecoder|flagOp[3]~5_combout  & (\Datapath|ALu|flagreg [2])) ) )

	.dataa(!\Datapath|ALu|flagreg [2]),
	.datab(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datac(!\Datapath|pc|pcAddress[15]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALu|flagreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~5 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~5 .lut_mask = 64'h1D1D1D1D11111111;
defparam \Datapath|pc|pcAddress[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \Datapath|ALu|flagreg[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Datapath|ALu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|ALu|flagreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|ALu|flagreg[0] .is_wysiwyg = "true";
defparam \Datapath|ALu|flagreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N57
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~2 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~2_combout  = ( \Datapath|ALu|flagreg [0] & ( (!\InstructionDecoder|Equal0~1_combout  & (!\InstructionDecoder|flagOp[0]~2_combout  $ (((!\Datapath|ALu|flagreg [3] & !\InstructionDecoder|flagOp[1]~7_combout ))))) # 
// (\InstructionDecoder|Equal0~1_combout  & (((\Datapath|ALu|flagreg [3])))) ) ) # ( !\Datapath|ALu|flagreg [0] & ( (!\InstructionDecoder|Equal0~1_combout  & (!\InstructionDecoder|flagOp[0]~2_combout  $ (((!\Datapath|ALu|flagreg [3]) # 
// (\InstructionDecoder|flagOp[1]~7_combout ))))) # (\InstructionDecoder|Equal0~1_combout  & (((\Datapath|ALu|flagreg [3])))) ) )

	.dataa(!\InstructionDecoder|Equal0~1_combout ),
	.datab(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datac(!\Datapath|ALu|flagreg [3]),
	.datad(!\InstructionDecoder|flagOp[1]~7_combout ),
	.datae(gnd),
	.dataf(!\Datapath|ALu|flagreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~2 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~2 .lut_mask = 64'h2D272D272D8D2D8D;
defparam \Datapath|pc|pcAddress[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N12
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~40 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~40_combout  = ( !\InstructionDecoder|flagOp[1]~7_combout  & ( (!\InstructionDecoder|flagOp[2]~6_combout  & (\Datapath|pc|pcAddress[15]~2_combout )) # (\InstructionDecoder|flagOp[2]~6_combout  & 
// ((!\InstructionDecoder|Equal0~1_combout  & ((!\InstructionDecoder|flagOp[0]~2_combout  $ (!\Datapath|ALu|flagreg [1])))) # (\InstructionDecoder|Equal0~1_combout  & (\Datapath|pc|pcAddress[15]~2_combout )))) ) ) # ( \InstructionDecoder|flagOp[1]~7_combout  
// & ( (!\InstructionDecoder|flagOp[2]~6_combout  & (\Datapath|pc|pcAddress[15]~2_combout )) # (\InstructionDecoder|flagOp[2]~6_combout  & (((!\InstructionDecoder|Equal0~1_combout  & ((\Datapath|ALu|flagreg [4]))) # (\InstructionDecoder|Equal0~1_combout  & 
// (\Datapath|pc|pcAddress[15]~2_combout ))))) ) )

	.dataa(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~2_combout ),
	.datac(!\Datapath|ALu|flagreg [4]),
	.datad(!\Datapath|ALu|flagreg [1]),
	.datae(!\InstructionDecoder|flagOp[1]~7_combout ),
	.dataf(!\InstructionDecoder|Equal0~1_combout ),
	.datag(!\InstructionDecoder|flagOp[0]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~40 .extended_lut = "on";
defparam \Datapath|pc|pcAddress[15]~40 .lut_mask = 64'h2772272733333333;
defparam \Datapath|pc|pcAddress[15]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N12
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~7 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~7_combout  = ( \Datapath|ALu|flagreg [2] & ( \Datapath|pc|pcAddress[15]~40_combout  & ( (!\Datapath|pc|pcAddress[15]~1_combout  & (!\Datapath|pc|pcAddress[15]~6_combout  & ((\Datapath|pc|pcAddress[15]~5_combout ) # 
// (\Datapath|pc|pcAddress[15]~3_combout )))) ) ) ) # ( !\Datapath|ALu|flagreg [2] & ( \Datapath|pc|pcAddress[15]~40_combout  & ( (!\Datapath|pc|pcAddress[15]~6_combout  & (((\Datapath|pc|pcAddress[15]~5_combout ) # (\Datapath|pc|pcAddress[15]~3_combout )) # 
// (\Datapath|pc|pcAddress[15]~1_combout ))) ) ) ) # ( \Datapath|ALu|flagreg [2] & ( !\Datapath|pc|pcAddress[15]~40_combout  & ( (!\Datapath|pc|pcAddress[15]~1_combout  & (!\Datapath|pc|pcAddress[15]~6_combout  & \Datapath|pc|pcAddress[15]~5_combout )) ) ) ) 
// # ( !\Datapath|ALu|flagreg [2] & ( !\Datapath|pc|pcAddress[15]~40_combout  & ( (!\Datapath|pc|pcAddress[15]~6_combout  & ((\Datapath|pc|pcAddress[15]~5_combout ) # (\Datapath|pc|pcAddress[15]~1_combout ))) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~1_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~3_combout ),
	.datac(!\Datapath|pc|pcAddress[15]~6_combout ),
	.datad(!\Datapath|pc|pcAddress[15]~5_combout ),
	.datae(!\Datapath|ALu|flagreg [2]),
	.dataf(!\Datapath|pc|pcAddress[15]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~7 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~7 .lut_mask = 64'h50F000A070F020A0;
defparam \Datapath|pc|pcAddress[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~16 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~16_combout  = ( \Datapath|pc|pcAddress[15]~8_combout  & ( \Datapath|pc|pcAddress[15]~7_combout  & ( (!\Datapath|pc|pcAddress[15]~15_combout  & ((!\Datapath|pc|pcAddress[15]~9_combout ) # (\Datapath|pc|pcAddress[15]~11_combout 
// ))) ) ) ) # ( !\Datapath|pc|pcAddress[15]~8_combout  & ( \Datapath|pc|pcAddress[15]~7_combout  & ( (!\Datapath|pc|pcAddress[15]~15_combout  & ((!\Datapath|pc|pcAddress[15]~9_combout ) # (\Datapath|pc|pcAddress[15]~11_combout ))) ) ) ) # ( 
// \Datapath|pc|pcAddress[15]~8_combout  & ( !\Datapath|pc|pcAddress[15]~7_combout  & ( (!\Datapath|pc|pcAddress[15]~15_combout  & ((!\Datapath|pc|pcAddress[15]~9_combout ) # (\Datapath|pc|pcAddress[15]~11_combout ))) ) ) ) # ( 
// !\Datapath|pc|pcAddress[15]~8_combout  & ( !\Datapath|pc|pcAddress[15]~7_combout  & ( (!\Datapath|pc|pcAddress[15]~15_combout  & \Datapath|pc|pcAddress[15]~11_combout ) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~9_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~15_combout ),
	.datac(!\Datapath|pc|pcAddress[15]~11_combout ),
	.datad(gnd),
	.datae(!\Datapath|pc|pcAddress[15]~8_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~16 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~16 .lut_mask = 64'h0C0C8C8C8C8C8C8C;
defparam \Datapath|pc|pcAddress[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~17 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~17_combout  = ( \Datapath|pc|pcAddress[15]~14_combout  & ( \Datapath|pc|pcAddress[15]~16_combout  ) ) # ( !\Datapath|pc|pcAddress[15]~14_combout  & ( \Datapath|pc|pcAddress[15]~16_combout  & ( ((!\reset~input_o ) # 
// (\Controller|Decoder1~6_combout )) # (\Controller|WideOr22~1_combout ) ) ) ) # ( \Datapath|pc|pcAddress[15]~14_combout  & ( !\Datapath|pc|pcAddress[15]~16_combout  & ( ((!\Controller|Decoder1~6_combout ) # (!\reset~input_o )) # 
// (\Controller|WideOr22~1_combout ) ) ) ) # ( !\Datapath|pc|pcAddress[15]~14_combout  & ( !\Datapath|pc|pcAddress[15]~16_combout  & ( (!\reset~input_o ) # (\Controller|WideOr22~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Controller|WideOr22~1_combout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\reset~input_o ),
	.datae(!\Datapath|pc|pcAddress[15]~14_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~17 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~17 .lut_mask = 64'hFF33FFF3FF3FFFFF;
defparam \Datapath|pc|pcAddress[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \Datapath|pc|pcAddress[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[0] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \Datapath|bus|Mux15~4 (
// Equation(s):
// \Datapath|bus|Mux15~4_combout  = ( \Datapath|IMMmux|y[0]~18_combout  & ( \Datapath|ALu|Add0~9_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Datapath|regFile|rd2[0]~2_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[0]~18_combout  & ( \Datapath|ALu|Add0~9_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[0]~2_combout ))) ) ) ) # ( \Datapath|IMMmux|y[0]~18_combout  & ( !\Datapath|ALu|Add0~9_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|regFile|rd2[0]~2_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[0]~18_combout  & ( !\Datapath|ALu|Add0~9_sumout  & ( (\Controller|Selector11~1_combout  & (\Datapath|regFile|rd2[0]~2_combout  & 
// \Controller|Selector13~1_combout )) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\Datapath|regFile|rd2[0]~2_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Controller|Selector13~1_combout ),
	.datae(!\Datapath|IMMmux|y[0]~18_combout ),
	.dataf(!\Datapath|ALu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~4 .extended_lut = "off";
defparam \Datapath|bus|Mux15~4 .lut_mask = 64'h00110154FABBFBFE;
defparam \Datapath|bus|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \Datapath|bus|Mux15~6 (
// Equation(s):
// \Datapath|bus|Mux15~6_combout  = ( !\Datapath|bus|Mux15~1_combout  & ( \Datapath|bus|Mux15~4_combout  & ( (\Controller|Selector9~4_combout  & (!\Datapath|bus|Mux7~1_combout  & ((\Datapath|bus|Mux15~0_combout ) # (\Datapath|bus|Mux15~5_combout )))) ) ) ) # 
// ( !\Datapath|bus|Mux15~1_combout  & ( !\Datapath|bus|Mux15~4_combout  & ( (\Controller|Selector9~4_combout  & (\Datapath|bus|Mux15~5_combout  & (!\Datapath|bus|Mux15~0_combout  & !\Datapath|bus|Mux7~1_combout ))) ) ) )

	.dataa(!\Controller|Selector9~4_combout ),
	.datab(!\Datapath|bus|Mux15~5_combout ),
	.datac(!\Datapath|bus|Mux15~0_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|bus|Mux15~1_combout ),
	.dataf(!\Datapath|bus|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~6 .extended_lut = "off";
defparam \Datapath|bus|Mux15~6 .lut_mask = 64'h1000000015000000;
defparam \Datapath|bus|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \FetchDecoder|memData~2 (
// Equation(s):
// \FetchDecoder|memData~2_combout  = ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~2_combout  ) ) # ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~2_combout  & ( (!\exmem|Equal0~6_combout  & (\exmem|dataOut1[0]~0_combout )) # 
// (\exmem|Equal0~6_combout  & ((!\exmem|Equal0~7_combout  & (\exmem|dataOut1[0]~0_combout )) # (\exmem|Equal0~7_combout  & ((\switches[0]~input_o ))))) ) ) ) # ( !\Controller|Decoder1~7_combout  & ( !\FetchDecoder|memData~2_combout  & ( 
// (!\exmem|Equal0~6_combout  & (\exmem|dataOut1[0]~0_combout )) # (\exmem|Equal0~6_combout  & ((!\exmem|Equal0~7_combout  & (\exmem|dataOut1[0]~0_combout )) # (\exmem|Equal0~7_combout  & ((\switches[0]~input_o ))))) ) ) )

	.dataa(!\exmem|dataOut1[0]~0_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\switches[0]~input_o ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\FetchDecoder|memData~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~2 .extended_lut = "off";
defparam \FetchDecoder|memData~2 .lut_mask = 64'h554700005547FFFF;
defparam \FetchDecoder|memData~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \Datapath|bus|Mux15~7 (
// Equation(s):
// \Datapath|bus|Mux15~7_combout  = ( \FetchDecoder|memData~2_combout  & ( (!\Controller|Selector9~4_combout  & ((\Controller|WideOr19~1_combout ) # (\Datapath|IMMmux|y[0]~18_combout ))) ) ) # ( !\FetchDecoder|memData~2_combout  & ( 
// (\Datapath|IMMmux|y[0]~18_combout  & (!\Controller|Selector9~4_combout  & !\Controller|WideOr19~1_combout )) ) )

	.dataa(!\Datapath|IMMmux|y[0]~18_combout ),
	.datab(gnd),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Controller|WideOr19~1_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|memData~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~7 .extended_lut = "off";
defparam \Datapath|bus|Mux15~7 .lut_mask = 64'h5000500050F050F0;
defparam \Datapath|bus|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \Datapath|bus|Mux15~8 (
// Equation(s):
// \Datapath|bus|Mux15~8_combout  = ( \Datapath|bus|Mux15~1_combout  & ( \Datapath|ALu|resmul [0] & ( !\Datapath|bus|Mux15~7_combout  ) ) ) # ( !\Datapath|bus|Mux15~1_combout  & ( \Datapath|ALu|resmul [0] & ( (!\Datapath|bus|Mux15~7_combout  & 
// (((!\Datapath|bus|Mux7~1_combout ) # (!\Controller|Selector9~4_combout )) # (\Datapath|bus|Mux15~0_combout ))) ) ) ) # ( \Datapath|bus|Mux15~1_combout  & ( !\Datapath|ALu|resmul [0] & ( !\Datapath|bus|Mux15~7_combout  ) ) ) # ( 
// !\Datapath|bus|Mux15~1_combout  & ( !\Datapath|ALu|resmul [0] & ( !\Datapath|bus|Mux15~7_combout  ) ) )

	.dataa(!\Datapath|bus|Mux15~0_combout ),
	.datab(!\Datapath|bus|Mux7~1_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Datapath|bus|Mux15~7_combout ),
	.datae(!\Datapath|bus|Mux15~1_combout ),
	.dataf(!\Datapath|ALu|resmul [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~8 .extended_lut = "off";
defparam \Datapath|bus|Mux15~8 .lut_mask = 64'hFF00FF00FD00FF00;
defparam \Datapath|bus|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \Datapath|bus|Mux15~9 (
// Equation(s):
// \Datapath|bus|Mux15~9_combout  = ( \Datapath|regFile|rd2[0]~2_combout  & ( \Datapath|bus|Mux15~8_combout  & ( (!\Datapath|bus|Mux15~2_combout  & ((!\Datapath|bus|Mux15~3_combout  & ((\Datapath|bus|Mux15~6_combout ))) # (\Datapath|bus|Mux15~3_combout  & 
// (\Datapath|pc|pcAddress [0])))) # (\Datapath|bus|Mux15~2_combout  & (((!\Datapath|bus|Mux15~3_combout )))) ) ) ) # ( !\Datapath|regFile|rd2[0]~2_combout  & ( \Datapath|bus|Mux15~8_combout  & ( (!\Datapath|bus|Mux15~2_combout  & 
// ((!\Datapath|bus|Mux15~3_combout  & ((\Datapath|bus|Mux15~6_combout ))) # (\Datapath|bus|Mux15~3_combout  & (\Datapath|pc|pcAddress [0])))) ) ) ) # ( \Datapath|regFile|rd2[0]~2_combout  & ( !\Datapath|bus|Mux15~8_combout  & ( 
// (!\Datapath|bus|Mux15~3_combout ) # ((\Datapath|pc|pcAddress [0] & !\Datapath|bus|Mux15~2_combout )) ) ) ) # ( !\Datapath|regFile|rd2[0]~2_combout  & ( !\Datapath|bus|Mux15~8_combout  & ( (!\Datapath|bus|Mux15~2_combout  & ((!\Datapath|bus|Mux15~3_combout 
// ) # (\Datapath|pc|pcAddress [0]))) ) ) )

	.dataa(!\Datapath|pc|pcAddress [0]),
	.datab(!\Datapath|bus|Mux15~2_combout ),
	.datac(!\Datapath|bus|Mux15~3_combout ),
	.datad(!\Datapath|bus|Mux15~6_combout ),
	.datae(!\Datapath|regFile|rd2[0]~2_combout ),
	.dataf(!\Datapath|bus|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux15~9 .extended_lut = "off";
defparam \Datapath|bus|Mux15~9 .lut_mask = 64'hC4C4F4F404C434F4;
defparam \Datapath|bus|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N14
dffeas \Datapath|regFile|RAM~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~240 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N22
dffeas \Datapath|regFile|RAM~208DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~208DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~208DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~208DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~312 (
// Equation(s):
// \Datapath|regFile|RAM~312_combout  = ( \Datapath|regFile|RAM~224_q  & ( \Datapath|regFile|RAM~208DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~192_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~240_q )))) ) ) ) # ( !\Datapath|regFile|RAM~224_q  & ( \Datapath|regFile|RAM~208DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~192_q )) # (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~240_q ))) ) 
// ) ) # ( \Datapath|regFile|RAM~224_q  & ( !\Datapath|regFile|RAM~208DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~192_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  
// & ((!\InstructionDecoder|regAddB[0]~4_combout ) # ((\Datapath|regFile|RAM~240_q )))) ) ) ) # ( !\Datapath|regFile|RAM~224_q  & ( !\Datapath|regFile|RAM~208DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~192_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~240_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~240_q ),
	.datad(!\Datapath|regFile|RAM~192_q ),
	.datae(!\Datapath|regFile|RAM~224_q ),
	.dataf(!\Datapath|regFile|RAM~208DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~312 .extended_lut = "off";
defparam \Datapath|regFile|RAM~312 .lut_mask = 64'h018945CD23AB67EF;
defparam \Datapath|regFile|RAM~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \Datapath|regFile|RAM~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~16 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N1
dffeas \Datapath|regFile|RAM~48DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~48DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~48DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~48DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~309 (
// Equation(s):
// \Datapath|regFile|RAM~309_combout  = ( \Datapath|regFile|RAM~32DUPLICATE_q  & ( \Datapath|regFile|RAM~48DUPLICATE_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~16_q )))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~32DUPLICATE_q  & ( \Datapath|regFile|RAM~48DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~16_q ))))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) ) ) 
// ) # ( \Datapath|regFile|RAM~32DUPLICATE_q  & ( !\Datapath|regFile|RAM~48DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|regAddB[0]~4_combout 
//  & ((\Datapath|regFile|RAM~16_q ))))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( !\Datapath|regFile|RAM~32DUPLICATE_q  & ( !\Datapath|regFile|RAM~48DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~0_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~16_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~0_q ),
	.datad(!\Datapath|regFile|RAM~16_q ),
	.datae(!\Datapath|regFile|RAM~32DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~48DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~309 .extended_lut = "off";
defparam \Datapath|regFile|RAM~309 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Datapath|regFile|RAM~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N20
dffeas \Datapath|regFile|RAM~128DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~128DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~128DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~128DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~311 (
// Equation(s):
// \Datapath|regFile|RAM~311_combout  = ( \Datapath|regFile|RAM~144_q  & ( \Datapath|regFile|RAM~128DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~160DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~176_q ))) ) ) ) # ( !\Datapath|regFile|RAM~144_q  & ( \Datapath|regFile|RAM~128DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout 
// ) # (\Datapath|regFile|RAM~160DUPLICATE_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~176_q  & ((\InstructionDecoder|regAddB[1]~5_combout )))) ) ) ) # ( \Datapath|regFile|RAM~144_q  & ( !\Datapath|regFile|RAM~128DUPLICATE_q  
// & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~160DUPLICATE_q  & \InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout )) # 
// (\Datapath|regFile|RAM~176_q ))) ) ) ) # ( !\Datapath|regFile|RAM~144_q  & ( !\Datapath|regFile|RAM~128DUPLICATE_q  & ( (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~160DUPLICATE_q ))) 
// # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~176_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\Datapath|regFile|RAM~176_q ),
	.datac(!\Datapath|regFile|RAM~160DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~144_q ),
	.dataf(!\Datapath|regFile|RAM~128DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~311 .extended_lut = "off";
defparam \Datapath|regFile|RAM~311 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Datapath|regFile|RAM~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~310 (
// Equation(s):
// \Datapath|regFile|RAM~310_combout  = ( \Datapath|regFile|RAM~64_q  & ( \Datapath|regFile|RAM~112_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~80_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~96_q ))) ) ) ) # ( !\Datapath|regFile|RAM~64_q  & ( \Datapath|regFile|RAM~112_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (((\Datapath|regFile|RAM~80_q  & \InstructionDecoder|regAddB[0]~4_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~96_q ))) ) ) ) # ( \Datapath|regFile|RAM~64_q  & ( 
// !\Datapath|regFile|RAM~112_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~80_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~96_q  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~64_q  & ( !\Datapath|regFile|RAM~112_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~80_q  & \InstructionDecoder|regAddB[0]~4_combout )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~96_q  & ((!\InstructionDecoder|regAddB[0]~4_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~96_q ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\Datapath|regFile|RAM~80_q ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\Datapath|regFile|RAM~64_q ),
	.dataf(!\Datapath|regFile|RAM~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~310 .extended_lut = "off";
defparam \Datapath|regFile|RAM~310 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Datapath|regFile|RAM~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~313 (
// Equation(s):
// \Datapath|regFile|RAM~313_combout  = ( \Datapath|regFile|RAM~311_combout  & ( \Datapath|regFile|RAM~310_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~309_combout )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~312_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~311_combout  & ( \Datapath|regFile|RAM~310_combout  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (((\InstructionDecoder|regAddB[2]~2_combout ) # (\Datapath|regFile|RAM~309_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~312_combout  & 
// ((\InstructionDecoder|regAddB[2]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~311_combout  & ( !\Datapath|regFile|RAM~310_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~309_combout  & 
// !\InstructionDecoder|regAddB[2]~2_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((!\InstructionDecoder|regAddB[2]~2_combout )) # (\Datapath|regFile|RAM~312_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~311_combout  & ( 
// !\Datapath|regFile|RAM~310_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~309_combout  & !\InstructionDecoder|regAddB[2]~2_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~312_combout  
// & ((\InstructionDecoder|regAddB[2]~2_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\Datapath|regFile|RAM~312_combout ),
	.datac(!\Datapath|regFile|RAM~309_combout ),
	.datad(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datae(!\Datapath|regFile|RAM~311_combout ),
	.dataf(!\Datapath|regFile|RAM~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~313 .extended_lut = "off";
defparam \Datapath|regFile|RAM~313 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Datapath|regFile|RAM~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \Datapath|regFile|rd2[0]~2 (
// Equation(s):
// \Datapath|regFile|rd2[0]~2_combout  = ( \Datapath|regFile|RAM~313_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[0]~2 .extended_lut = "off";
defparam \Datapath|regFile|rd2[0]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Datapath|regFile|rd2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \Datapath|bus|Mux14~0 (
// Equation(s):
// \Datapath|bus|Mux14~0_combout  = ( \Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|ALu|Add0~1_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Datapath|regFile|rd2[1]~0_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( \Datapath|ALu|Add0~1_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[1]~0_combout ))) ) ) ) # ( \Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|ALu|Add0~1_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|regFile|rd2[1]~0_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[1]~0_combout  & ( !\Datapath|ALu|Add0~1_sumout  & ( (\Controller|Selector11~1_combout  & (\Datapath|regFile|rd2[1]~0_combout  & 
// \Controller|Selector13~1_combout )) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\Datapath|regFile|rd2[1]~0_combout ),
	.datac(!\Controller|Selector13~1_combout ),
	.datad(!\Controller|Selector14~0_combout ),
	.datae(!\Datapath|IMMmux|y[1]~0_combout ),
	.dataf(!\Datapath|ALu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~0 .extended_lut = "off";
defparam \Datapath|bus|Mux14~0 .lut_mask = 64'h01010514FBABFFBE;
defparam \Datapath|bus|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \Datapath|bus|Mux14~4 (
// Equation(s):
// \Datapath|bus|Mux14~4_combout  = ( \Datapath|shift|ShiftLeft0~8_combout  & ( \Datapath|ALu|resmul [1] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & !\Datapath|bus|Mux15~0_combout )) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~8_combout  & ( \Datapath|ALu|resmul [1] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & (!\Datapath|bus|Mux15~0_combout  & \Datapath|bus|Mux7~1_combout ))) ) ) ) # ( 
// \Datapath|shift|ShiftLeft0~8_combout  & ( !\Datapath|ALu|resmul [1] & ( (!\Datapath|bus|Mux15~1_combout  & (\Controller|Selector9~4_combout  & (!\Datapath|bus|Mux15~0_combout  & !\Datapath|bus|Mux7~1_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux15~1_combout ),
	.datab(!\Controller|Selector9~4_combout ),
	.datac(!\Datapath|bus|Mux15~0_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~8_combout ),
	.dataf(!\Datapath|ALu|resmul [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~4 .extended_lut = "off";
defparam \Datapath|bus|Mux14~4 .lut_mask = 64'h0000200000202020;
defparam \Datapath|bus|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N18
cyclonev_lcell_comb \Datapath|bus|Mux14~3 (
// Equation(s):
// \Datapath|bus|Mux14~3_combout  = ( \Datapath|bus|Mux14~0_combout  & ( \Datapath|bus|Mux14~4_combout  & ( (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux14~2_combout ) ) ) ) # ( !\Datapath|bus|Mux14~0_combout  & ( \Datapath|bus|Mux14~4_combout  & ( 
// (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux14~2_combout ) ) ) ) # ( \Datapath|bus|Mux14~0_combout  & ( !\Datapath|bus|Mux14~4_combout  & ( ((!\Controller|busOp[2]~0_combout  & ((\Datapath|bus|Mux14~1_combout ) # (\Datapath|bus|Mux14~5_combout 
// )))) # (\Datapath|bus|Mux14~2_combout ) ) ) ) # ( !\Datapath|bus|Mux14~0_combout  & ( !\Datapath|bus|Mux14~4_combout  & ( ((!\Controller|busOp[2]~0_combout  & \Datapath|bus|Mux14~1_combout )) # (\Datapath|bus|Mux14~2_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux14~2_combout ),
	.datab(!\Datapath|bus|Mux14~5_combout ),
	.datac(!\Controller|busOp[2]~0_combout ),
	.datad(!\Datapath|bus|Mux14~1_combout ),
	.datae(!\Datapath|bus|Mux14~0_combout ),
	.dataf(!\Datapath|bus|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux14~3 .extended_lut = "off";
defparam \Datapath|bus|Mux14~3 .lut_mask = 64'h55F575F5F5F5F5F5;
defparam \Datapath|bus|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & \exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000550116C1C8462C8E580F0591204C";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux14~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a33~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & 
// ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a33~portadataout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N51
cyclonev_lcell_comb \exmem|dataOut1[1]~9 (
// Equation(s):
// \exmem|dataOut1[1]~9_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & 
// ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[1]~9 .extended_lut = "off";
defparam \exmem|dataOut1[1]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \exmem|dataOut1[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \FetchDecoder|instruction~9 (
// Equation(s):
// \FetchDecoder|instruction~9_combout  = ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~9_combout  & ( (!\exmem|Equal0~6_combout  & (((\exmem|dataOut1[1]~9_combout )))) # (\exmem|Equal0~6_combout  & ((!\exmem|Equal0~7_combout  & 
// ((\exmem|dataOut1[1]~9_combout ))) # (\exmem|Equal0~7_combout  & (\switches[1]~input_o )))) ) ) ) # ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~9_combout  ) ) # ( \Controller|Decoder1~7_combout  & ( 
// !\FetchDecoder|instruction~9_combout  & ( (!\exmem|Equal0~6_combout  & (((\exmem|dataOut1[1]~9_combout )))) # (\exmem|Equal0~6_combout  & ((!\exmem|Equal0~7_combout  & ((\exmem|dataOut1[1]~9_combout ))) # (\exmem|Equal0~7_combout  & (\switches[1]~input_o 
// )))) ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\exmem|dataOut1[1]~9_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\FetchDecoder|instruction~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~9 .extended_lut = "off";
defparam \FetchDecoder|instruction~9 .lut_mask = 64'h00000F1DFFFF0F1D;
defparam \FetchDecoder|instruction~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \InstructionDecoder|regAddA[1]~2 (
// Equation(s):
// \InstructionDecoder|regAddA[1]~2_combout  = ( \FetchDecoder|instruction~9_combout  & ( \FetchDecoder|instruction~2_combout  & ( (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~1_combout ) # ((\InstructionDecoder|regAddA[1]~6_combout  
// & !\FetchDecoder|instruction~3_combout )))) ) ) ) # ( \FetchDecoder|instruction~9_combout  & ( !\FetchDecoder|instruction~2_combout  & ( (\InstructionDecoder|Equal0~0_combout  & !\FetchDecoder|instruction~1_combout ) ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~6_combout ),
	.datac(!\FetchDecoder|instruction~3_combout ),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(!\FetchDecoder|instruction~9_combout ),
	.dataf(!\FetchDecoder|instruction~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[1]~2 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[1]~2 .lut_mask = 64'h0000550000005510;
defparam \InstructionDecoder|regAddA[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \Datapath|regFile|RAM~73DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~73DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~73DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~73DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \Datapath|regFile|RAM~411 (
// Equation(s):
// \Datapath|regFile|RAM~411_combout  = ( \InstructionDecoder|regAddA[3]~4_combout  & ( \Datapath|regFile|RAM~73DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~137_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~201_q )) ) ) ) # ( !\InstructionDecoder|regAddA[3]~4_combout  & ( \Datapath|regFile|RAM~73DUPLICATE_q  & ( (\Datapath|regFile|RAM~9_q ) # (\InstructionDecoder|regAddA[2]~3_combout ) ) ) ) # ( \InstructionDecoder|regAddA[3]~4_combout 
//  & ( !\Datapath|regFile|RAM~73DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~137_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~201_q )) ) ) ) # ( 
// !\InstructionDecoder|regAddA[3]~4_combout  & ( !\Datapath|regFile|RAM~73DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & \Datapath|regFile|RAM~9_q ) ) ) )

	.dataa(!\Datapath|regFile|RAM~201_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~137_q ),
	.datad(!\Datapath|regFile|RAM~9_q ),
	.datae(!\InstructionDecoder|regAddA[3]~4_combout ),
	.dataf(!\Datapath|regFile|RAM~73DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~411 .extended_lut = "off";
defparam \Datapath|regFile|RAM~411 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \Datapath|regFile|RAM~411 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N55
dffeas \Datapath|regFile|RAM~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~105 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \Datapath|regFile|RAM~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~169 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N37
dffeas \Datapath|regFile|RAM~233DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~233DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~233DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~233DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~301 (
// Equation(s):
// \Datapath|regFile|RAM~301_combout  = ( \Datapath|regFile|RAM~41_q  & ( \Datapath|regFile|RAM~233DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~169_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~105_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~41_q  & ( \Datapath|regFile|RAM~233DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  
// & (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~169_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~105_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( \Datapath|regFile|RAM~41_q  & ( 
// !\Datapath|regFile|RAM~233DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~169_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~105_q ))) ) ) ) # ( !\Datapath|regFile|RAM~41_q  & ( !\Datapath|regFile|RAM~233DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~169_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~105_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~105_q ),
	.datad(!\Datapath|regFile|RAM~169_q ),
	.datae(!\Datapath|regFile|RAM~41_q ),
	.dataf(!\Datapath|regFile|RAM~233DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~301 .extended_lut = "off";
defparam \Datapath|regFile|RAM~301 .lut_mask = 64'h04268CAE15379DBF;
defparam \Datapath|regFile|RAM~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \Datapath|regFile|RAM~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~249 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~302 (
// Equation(s):
// \Datapath|regFile|RAM~302_combout  = ( \InstructionDecoder|regAddA[2]~3_combout  & ( \Datapath|regFile|RAM~185_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~121_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (\Datapath|regFile|RAM~249_q )) ) ) ) # ( !\InstructionDecoder|regAddA[2]~3_combout  & ( \Datapath|regFile|RAM~185_q  & ( (\Datapath|regFile|RAM~57_q ) # (\InstructionDecoder|regAddA[3]~4_combout ) ) ) ) # ( \InstructionDecoder|regAddA[2]~3_combout  & ( 
// !\Datapath|regFile|RAM~185_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~121_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~249_q )) ) ) ) # ( !\InstructionDecoder|regAddA[2]~3_combout  & ( 
// !\Datapath|regFile|RAM~185_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~57_q ) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~57_q ),
	.datac(!\Datapath|regFile|RAM~249_q ),
	.datad(!\Datapath|regFile|RAM~121_q ),
	.datae(!\InstructionDecoder|regAddA[2]~3_combout ),
	.dataf(!\Datapath|regFile|RAM~185_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~302 .extended_lut = "off";
defparam \Datapath|regFile|RAM~302 .lut_mask = 64'h222205AF777705AF;
defparam \Datapath|regFile|RAM~302 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~300 (
// Equation(s):
// \Datapath|regFile|RAM~300_combout  = ( \Datapath|regFile|RAM~217_q  & ( \Datapath|regFile|RAM~153_q  & ( ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((\Datapath|regFile|RAM~89_q )))) # (\InstructionDecoder|regAddA[3]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~217_q  & ( \Datapath|regFile|RAM~153_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~89_q ))))) # (\InstructionDecoder|regAddA[3]~4_combout  & (!\InstructionDecoder|regAddA[2]~3_combout )) ) ) ) # ( \Datapath|regFile|RAM~217_q  & ( 
// !\Datapath|regFile|RAM~153_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~89_q ))))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout )) ) ) ) # ( !\Datapath|regFile|RAM~217_q  & ( !\Datapath|regFile|RAM~153_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~25_q )) # (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~89_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~25_q ),
	.datad(!\Datapath|regFile|RAM~89_q ),
	.datae(!\Datapath|regFile|RAM~217_q ),
	.dataf(!\Datapath|regFile|RAM~153_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~300 .extended_lut = "off";
defparam \Datapath|regFile|RAM~300 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Datapath|regFile|RAM~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N30
cyclonev_lcell_comb \Datapath|regFile|RAM~412 (
// Equation(s):
// \Datapath|regFile|RAM~412_combout  = ( \Datapath|regFile|RAM~300_combout  & ( \Datapath|regFile|RAM~411_combout  & ( (\InstructionDecoder|regAddA[1]~0_combout  & (\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~2_combout )) ) ) ) # 
// ( !\Datapath|regFile|RAM~300_combout  & ( \Datapath|regFile|RAM~411_combout  & ( (\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ) ) ) ) # ( \Datapath|regFile|RAM~300_combout  & ( !\Datapath|regFile|RAM~411_combout  & ( 
// !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~300_combout  & ( !\Datapath|regFile|RAM~411_combout  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(gnd),
	.datae(!\Datapath|regFile|RAM~300_combout ),
	.dataf(!\Datapath|regFile|RAM~411_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~412 .extended_lut = "off";
defparam \Datapath|regFile|RAM~412 .lut_mask = 64'hF1F1E1E111110101;
defparam \Datapath|regFile|RAM~412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~303 (
// Equation(s):
// \Datapath|regFile|RAM~303_combout  = ( \Datapath|regFile|RAM~302_combout  & ( \Datapath|regFile|RAM~412_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~411_combout ))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~301_combout )) # (\FetchDecoder|instruction~0_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~302_combout  & ( \Datapath|regFile|RAM~412_combout  & ( (!\FetchDecoder|instruction~0_combout  
// & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~411_combout )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~301_combout ))))) ) ) ) # ( \Datapath|regFile|RAM~302_combout  & ( 
// !\Datapath|regFile|RAM~412_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~411_combout )) # (\FetchDecoder|instruction~0_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~301_combout 
// )))) ) ) ) # ( !\Datapath|regFile|RAM~302_combout  & ( !\Datapath|regFile|RAM~412_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~411_combout )) # (\FetchDecoder|instruction~0_combout ))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~301_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~411_combout ),
	.datad(!\Datapath|regFile|RAM~301_combout ),
	.datae(!\Datapath|regFile|RAM~302_combout ),
	.dataf(!\Datapath|regFile|RAM~412_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~303 .extended_lut = "off";
defparam \Datapath|regFile|RAM~303 .lut_mask = 64'h2A7F2A7F084C195D;
defparam \Datapath|regFile|RAM~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \Datapath|bus|Mux6~3 (
// Equation(s):
// \Datapath|bus|Mux6~3_combout  = ( \Datapath|IMMmux|y[15]~1_combout  & ( \Controller|Decoder1~3_combout  & ( (\FetchDecoder|memData~3_combout  & \Controller|WideOr19~1_combout ) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( 
// \Controller|Decoder1~3_combout  & ( (\FetchDecoder|memData~3_combout  & \Controller|WideOr19~1_combout ) ) ) ) # ( \Datapath|IMMmux|y[15]~1_combout  & ( !\Controller|Decoder1~3_combout  & ( (!\Controller|WideOr19~1_combout  & 
// (((\Datapath|regFile|RAM~303_combout )) # (\Datapath|IMMmux|y[10]~9_combout ))) # (\Controller|WideOr19~1_combout  & (((\FetchDecoder|memData~3_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( !\Controller|Decoder1~3_combout  & ( 
// (!\Controller|WideOr19~1_combout  & (\Datapath|IMMmux|y[10]~9_combout )) # (\Controller|WideOr19~1_combout  & ((\FetchDecoder|memData~3_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[10]~9_combout ),
	.datab(!\FetchDecoder|memData~3_combout ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|regFile|RAM~303_combout ),
	.datae(!\Datapath|IMMmux|y[15]~1_combout ),
	.dataf(!\Controller|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~3 .extended_lut = "off";
defparam \Datapath|bus|Mux6~3 .lut_mask = 64'h535353F303030303;
defparam \Datapath|bus|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \Datapath|bus|Mux6~4 (
// Equation(s):
// \Datapath|bus|Mux6~4_combout  = ( \Controller|Selector9~4_combout  & ( \Datapath|bus|Mux6~3_combout  & ( (\Controller|busOp[2]~0_combout  & ((!\Controller|WideOr19~1_combout  & ((\Datapath|pc|pcAddress [9]))) # (\Controller|WideOr19~1_combout  & 
// (\Datapath|regFile|rd2[9]~3_combout )))) ) ) ) # ( !\Controller|Selector9~4_combout  & ( \Datapath|bus|Mux6~3_combout  & ( !\Controller|busOp[2]~0_combout  ) ) ) # ( \Controller|Selector9~4_combout  & ( !\Datapath|bus|Mux6~3_combout  & ( 
// (\Controller|busOp[2]~0_combout  & ((!\Controller|WideOr19~1_combout  & ((\Datapath|pc|pcAddress [9]))) # (\Controller|WideOr19~1_combout  & (\Datapath|regFile|rd2[9]~3_combout )))) ) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Datapath|regFile|rd2[9]~3_combout ),
	.datad(!\Datapath|pc|pcAddress [9]),
	.datae(!\Controller|Selector9~4_combout ),
	.dataf(!\Datapath|bus|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~4 .extended_lut = "off";
defparam \Datapath|bus|Mux6~4 .lut_mask = 64'h00000123CCCC0123;
defparam \Datapath|bus|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \Datapath|bus|Mux6~2 (
// Equation(s):
// \Datapath|bus|Mux6~2_combout  = ( \Datapath|bus|Mux3~1_combout  & ( \Datapath|shift|ShiftLeft0~8_combout  & ( (!\Datapath|bus|Mux7~1_combout  & ((!\Datapath|bus|Mux7~5_combout  & (\Datapath|shift|ShiftLeft0~11_combout )) # (\Datapath|bus|Mux7~5_combout  & 
// ((\Datapath|shift|ShiftLeft0~10_combout ))))) ) ) ) # ( !\Datapath|bus|Mux3~1_combout  & ( \Datapath|shift|ShiftLeft0~8_combout  & ( (!\Datapath|bus|Mux7~1_combout  & \Datapath|bus|Mux7~5_combout ) ) ) ) # ( \Datapath|bus|Mux3~1_combout  & ( 
// !\Datapath|shift|ShiftLeft0~8_combout  & ( (!\Datapath|bus|Mux7~1_combout  & ((!\Datapath|bus|Mux7~5_combout  & (\Datapath|shift|ShiftLeft0~11_combout )) # (\Datapath|bus|Mux7~5_combout  & ((\Datapath|shift|ShiftLeft0~10_combout ))))) ) ) )

	.dataa(!\Datapath|bus|Mux7~1_combout ),
	.datab(!\Datapath|bus|Mux7~5_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~11_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~10_combout ),
	.datae(!\Datapath|bus|Mux3~1_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~2 .extended_lut = "off";
defparam \Datapath|bus|Mux6~2 .lut_mask = 64'h0000082A2222082A;
defparam \Datapath|bus|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N45
cyclonev_lcell_comb \Datapath|bus|Mux7~3 (
// Equation(s):
// \Datapath|bus|Mux7~3_combout  = ( !\Datapath|bus|Mux15~0_combout  & ( (!\Controller|busOp[2]~0_combout  & \Controller|Selector9~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|busOp[2]~0_combout ),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~3 .extended_lut = "off";
defparam \Datapath|bus|Mux7~3 .lut_mask = 64'h00F000F000000000;
defparam \Datapath|bus|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \Datapath|bus|Mux7~2 (
// Equation(s):
// \Datapath|bus|Mux7~2_combout  = ( \Datapath|bus|Mux15~0_combout  & ( (!\Datapath|bus|Mux7~1_combout  & (!\Controller|busOp[2]~0_combout  & \Controller|Selector9~4_combout )) ) )

	.dataa(!\Datapath|bus|Mux7~1_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(gnd),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~2 .extended_lut = "off";
defparam \Datapath|bus|Mux7~2 .lut_mask = 64'h0000000000880088;
defparam \Datapath|bus|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \Datapath|bus|Mux6~0 (
// Equation(s):
// \Datapath|bus|Mux6~0_combout  = ( \Datapath|ALu|Add0~13_sumout  & ( \Datapath|IMMmux|y[9]~21_combout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Datapath|regFile|rd2[9]~3_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|ALu|Add0~13_sumout  & ( \Datapath|IMMmux|y[9]~21_combout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ (((!\Controller|Selector14~0_combout ) # 
// (!\Datapath|regFile|rd2[9]~3_combout ))))) ) ) ) # ( \Datapath|ALu|Add0~13_sumout  & ( !\Datapath|IMMmux|y[9]~21_combout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|regFile|rd2[9]~3_combout )))) ) ) ) # ( !\Datapath|ALu|Add0~13_sumout  & ( !\Datapath|IMMmux|y[9]~21_combout  & ( (\Datapath|regFile|rd2[9]~3_combout  & (\Controller|Selector13~1_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Controller|Selector14~0_combout ),
	.datab(!\Datapath|regFile|rd2[9]~3_combout ),
	.datac(!\Controller|Selector13~1_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|ALu|Add0~13_sumout ),
	.dataf(!\Datapath|IMMmux|y[9]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~0 .extended_lut = "off";
defparam \Datapath|bus|Mux6~0 .lut_mask = 64'h0003FFA3001EFFBE;
defparam \Datapath|bus|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \Datapath|bus|Mux6~1 (
// Equation(s):
// \Datapath|bus|Mux6~1_combout  = ( \Datapath|ALu|resmul [9] & ( \Datapath|bus|Mux7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\Datapath|ALu|resmul [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~1 .extended_lut = "off";
defparam \Datapath|bus|Mux6~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Datapath|bus|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \Datapath|bus|Mux6~5 (
// Equation(s):
// \Datapath|bus|Mux6~5_combout  = ( \Datapath|bus|Mux6~0_combout  & ( \Datapath|bus|Mux6~1_combout  & ( ((\Datapath|bus|Mux7~2_combout ) # (\Datapath|bus|Mux7~3_combout )) # (\Datapath|bus|Mux6~4_combout ) ) ) ) # ( !\Datapath|bus|Mux6~0_combout  & ( 
// \Datapath|bus|Mux6~1_combout  & ( (\Datapath|bus|Mux7~3_combout ) # (\Datapath|bus|Mux6~4_combout ) ) ) ) # ( \Datapath|bus|Mux6~0_combout  & ( !\Datapath|bus|Mux6~1_combout  & ( (((\Datapath|bus|Mux6~2_combout  & \Datapath|bus|Mux7~3_combout )) # 
// (\Datapath|bus|Mux7~2_combout )) # (\Datapath|bus|Mux6~4_combout ) ) ) ) # ( !\Datapath|bus|Mux6~0_combout  & ( !\Datapath|bus|Mux6~1_combout  & ( ((\Datapath|bus|Mux6~2_combout  & \Datapath|bus|Mux7~3_combout )) # (\Datapath|bus|Mux6~4_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux6~4_combout ),
	.datab(!\Datapath|bus|Mux6~2_combout ),
	.datac(!\Datapath|bus|Mux7~3_combout ),
	.datad(!\Datapath|bus|Mux7~2_combout ),
	.datae(!\Datapath|bus|Mux6~0_combout ),
	.dataf(!\Datapath|bus|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux6~5 .extended_lut = "off";
defparam \Datapath|bus|Mux6~5 .lut_mask = 64'h575757FF5F5F5FFF;
defparam \Datapath|bus|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  
// & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a105~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux6~5_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000063C7F803FFFFFFE0007FFFFE64C3";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & 
// \exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h000F3355FF0F3355;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N15
cyclonev_lcell_comb \exmem|dataOut1[9]~13 (
// Equation(s):
// \exmem|dataOut1[9]~13_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[9]~13 .extended_lut = "off";
defparam \exmem|dataOut1[9]~13 .lut_mask = 64'h0F0F0F0F55555555;
defparam \exmem|dataOut1[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \FetchDecoder|instruction~13 (
// Equation(s):
// \FetchDecoder|instruction~13_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[9]~13_combout  & !\exmem|Equal0~7_combout ) ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( 
// \exmem|dataOut1[9]~13_combout  ) ) ) # ( \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~13_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( 
// \FetchDecoder|instruction~13_combout  ) ) )

	.dataa(!\exmem|dataOut1[9]~13_combout ),
	.datab(!\FetchDecoder|instruction~13_combout ),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(gnd),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~13 .extended_lut = "off";
defparam \FetchDecoder|instruction~13 .lut_mask = 64'h3333333355555050;
defparam \FetchDecoder|instruction~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N3
cyclonev_lcell_comb \InstructionDecoder|regAddB[1]~5 (
// Equation(s):
// \InstructionDecoder|regAddB[1]~5_combout  = (\FetchDecoder|instruction~13_combout  & ((!\InstructionDecoder|regAddB[3]~1_combout ) # (\InstructionDecoder|regAddB[3]~0_combout )))

	.dataa(!\FetchDecoder|instruction~13_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datad(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[1]~5 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[1]~5 .lut_mask = 64'h5505550555055505;
defparam \InstructionDecoder|regAddB[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N4
dffeas \Datapath|regFile|RAM~19DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~19DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~19DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~19DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \Datapath|regFile|RAM~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~211 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N55
dffeas \Datapath|regFile|RAM~147DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~147DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~147DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~147DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \Datapath|regFile|RAM~331 (
// Equation(s):
// \Datapath|regFile|RAM~331_combout  = ( \Datapath|regFile|RAM~211_q  & ( \Datapath|regFile|RAM~147DUPLICATE_q  & ( ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~19DUPLICATE_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~83_q )))) # (\InstructionDecoder|regAddB[3]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~211_q  & ( \Datapath|regFile|RAM~147DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~19DUPLICATE_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~83_q )))) ) ) ) # ( \Datapath|regFile|RAM~211_q  & ( !\Datapath|regFile|RAM~147DUPLICATE_q  
// & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~19DUPLICATE_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~83_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~211_q  & ( !\Datapath|regFile|RAM~147DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~19DUPLICATE_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~83_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~19DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~83_q ),
	.datae(!\Datapath|regFile|RAM~211_q ),
	.dataf(!\Datapath|regFile|RAM~147DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~331 .extended_lut = "off";
defparam \Datapath|regFile|RAM~331 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Datapath|regFile|RAM~331 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \Datapath|regFile|RAM~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~131 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \Datapath|regFile|RAM~3DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~3DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~3DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~3DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~330 (
// Equation(s):
// \Datapath|regFile|RAM~330_combout  = ( \Datapath|regFile|RAM~195_q  & ( \Datapath|regFile|RAM~3DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~131_q ))) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~67_q ) # (\InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~195_q  & ( \Datapath|regFile|RAM~3DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// (((!\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~131_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout  & \Datapath|regFile|RAM~67_q )))) ) ) ) # ( \Datapath|regFile|RAM~195_q  & ( 
// !\Datapath|regFile|RAM~3DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~131_q  & (\InstructionDecoder|regAddB[3]~3_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\Datapath|regFile|RAM~67_q ) # 
// (\InstructionDecoder|regAddB[3]~3_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~195_q  & ( !\Datapath|regFile|RAM~3DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~131_q  & (\InstructionDecoder|regAddB[3]~3_combout ))) 
// # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout  & \Datapath|regFile|RAM~67_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\Datapath|regFile|RAM~131_q ),
	.datac(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datad(!\Datapath|regFile|RAM~67_q ),
	.datae(!\Datapath|regFile|RAM~195_q ),
	.dataf(!\Datapath|regFile|RAM~3DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~330 .extended_lut = "off";
defparam \Datapath|regFile|RAM~330 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Datapath|regFile|RAM~330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N56
dffeas \Datapath|regFile|RAM~99DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~99DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~99DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~99DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \Datapath|regFile|RAM~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~35 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \Datapath|regFile|RAM~163DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~163DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~163DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~163DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~332 (
// Equation(s):
// \Datapath|regFile|RAM~332_combout  = ( \Datapath|regFile|RAM~35_q  & ( \Datapath|regFile|RAM~163DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~99DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~227_q ))) ) ) ) # ( !\Datapath|regFile|RAM~35_q  & ( \Datapath|regFile|RAM~163DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~99DUPLICATE_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~227_q )))) ) ) ) # ( \Datapath|regFile|RAM~35_q  & 
// ( !\Datapath|regFile|RAM~163DUPLICATE_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (!\InstructionDecoder|regAddB[3]~3_combout )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~99DUPLICATE_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~227_q )))) ) ) ) # ( !\Datapath|regFile|RAM~35_q  & ( !\Datapath|regFile|RAM~163DUPLICATE_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~99DUPLICATE_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~227_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~227_q ),
	.datad(!\Datapath|regFile|RAM~99DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~35_q ),
	.dataf(!\Datapath|regFile|RAM~163DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~332 .extended_lut = "off";
defparam \Datapath|regFile|RAM~332 .lut_mask = 64'h014589CD2367ABEF;
defparam \Datapath|regFile|RAM~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N46
dffeas \Datapath|regFile|RAM~51DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~51DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~51DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~51DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \Datapath|regFile|RAM~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~179 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N28
dffeas \Datapath|regFile|RAM~243DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~243DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~243DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~243DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~333 (
// Equation(s):
// \Datapath|regFile|RAM~333_combout  = ( \Datapath|regFile|RAM~243DUPLICATE_q  & ( \Datapath|regFile|RAM~115_q  & ( ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~51DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~179_q )))) # (\InstructionDecoder|regAddB[2]~2_combout ) ) ) ) # ( !\Datapath|regFile|RAM~243DUPLICATE_q  & ( \Datapath|regFile|RAM~115_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~51DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~179_q ))))) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// (!\InstructionDecoder|regAddB[3]~3_combout )) ) ) ) # ( \Datapath|regFile|RAM~243DUPLICATE_q  & ( !\Datapath|regFile|RAM~115_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & 
// (\Datapath|regFile|RAM~51DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~179_q ))))) # (\InstructionDecoder|regAddB[2]~2_combout  & (\InstructionDecoder|regAddB[3]~3_combout )) ) ) ) # ( 
// !\Datapath|regFile|RAM~243DUPLICATE_q  & ( !\Datapath|regFile|RAM~115_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~51DUPLICATE_q )) # (\InstructionDecoder|regAddB[3]~3_combout  
// & ((\Datapath|regFile|RAM~179_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datab(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datac(!\Datapath|regFile|RAM~51DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~179_q ),
	.datae(!\Datapath|regFile|RAM~243DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~115_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~333 .extended_lut = "off";
defparam \Datapath|regFile|RAM~333 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Datapath|regFile|RAM~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~334 (
// Equation(s):
// \Datapath|regFile|RAM~334_combout  = ( \Datapath|regFile|RAM~332_combout  & ( \Datapath|regFile|RAM~333_combout  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~330_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~331_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~332_combout  & ( \Datapath|regFile|RAM~333_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~330_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~331_combout )) # (\InstructionDecoder|regAddB[1]~5_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~332_combout  & ( !\Datapath|regFile|RAM~333_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~330_combout )) # (\InstructionDecoder|regAddB[1]~5_combout ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~331_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~332_combout  & ( !\Datapath|regFile|RAM~333_combout  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~330_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~331_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\Datapath|regFile|RAM~331_combout ),
	.datad(!\Datapath|regFile|RAM~330_combout ),
	.datae(!\Datapath|regFile|RAM~332_combout ),
	.dataf(!\Datapath|regFile|RAM~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~334 .extended_lut = "off";
defparam \Datapath|regFile|RAM~334 .lut_mask = 64'h048C26AE159D37BF;
defparam \Datapath|regFile|RAM~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
cyclonev_lcell_comb \Datapath|bus|Mux12~2 (
// Equation(s):
// \Datapath|bus|Mux12~2_combout  = ( \Datapath|regFile|WideOr1~combout  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & (!\Controller|WideOr19~1_combout  & \Datapath|pc|pcAddress [3])) ) ) ) # ( !\Datapath|regFile|WideOr1~combout 
//  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & ((!\Controller|WideOr19~1_combout  & ((\Datapath|pc|pcAddress [3]))) # (\Controller|WideOr19~1_combout  & (\Datapath|regFile|RAM~334_combout )))) ) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(!\Datapath|regFile|RAM~334_combout ),
	.datac(!\Controller|WideOr19~1_combout ),
	.datad(!\Datapath|pc|pcAddress [3]),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux12~2 .extended_lut = "off";
defparam \Datapath|bus|Mux12~2 .lut_mask = 64'h0000000001510050;
defparam \Datapath|bus|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \FetchDecoder|memData~10 (
// Equation(s):
// \FetchDecoder|memData~10_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~10_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~10_combout  ) ) ) # 
// ( \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (!\exmem|Equal0~7_combout  & (\exmem|dataOut1[3]~11_combout )) # (\exmem|Equal0~7_combout  & ((\switches[3]~input_o ))) ) ) ) # ( !\exmem|Equal0~6_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[3]~11_combout  ) ) )

	.dataa(!\exmem|dataOut1[3]~11_combout ),
	.datab(!\switches[3]~input_o ),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(!\FetchDecoder|memData~10_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~10 .extended_lut = "off";
defparam \FetchDecoder|memData~10 .lut_mask = 64'h5555535300FF00FF;
defparam \FetchDecoder|memData~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N39
cyclonev_lcell_comb \Datapath|bus|Mux12~1 (
// Equation(s):
// \Datapath|bus|Mux12~1_combout  = ( \Controller|WideOr19~1_combout  & ( (!\Controller|Selector9~4_combout  & \FetchDecoder|memData~10_combout ) ) ) # ( !\Controller|WideOr19~1_combout  & ( (!\Controller|Selector9~4_combout  & \Datapath|bus|Mux3~0_combout ) 
// ) )

	.dataa(!\Controller|Selector9~4_combout ),
	.datab(!\Datapath|bus|Mux3~0_combout ),
	.datac(!\FetchDecoder|memData~10_combout ),
	.datad(gnd),
	.datae(!\Controller|WideOr19~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux12~1 .extended_lut = "off";
defparam \Datapath|bus|Mux12~1 .lut_mask = 64'h22220A0A22220A0A;
defparam \Datapath|bus|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \Datapath|bus|Mux12~0 (
// Equation(s):
// \Datapath|bus|Mux12~0_combout  = ( \Controller|Selector11~1_combout  & ( \Datapath|ALu|Add0~41_sumout  & ( (!\Datapath|regFile|rd2[3]~5_combout  & ((!\Controller|Selector13~1_combout  & (!\Controller|Selector14~0_combout )) # 
// (\Controller|Selector13~1_combout  & ((\Datapath|bus|Mux3~0_combout ))))) # (\Datapath|regFile|rd2[3]~5_combout  & ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ (!\Datapath|bus|Mux3~0_combout )))) ) ) ) # ( 
// !\Controller|Selector11~1_combout  & ( \Datapath|ALu|Add0~41_sumout  ) ) # ( \Controller|Selector11~1_combout  & ( !\Datapath|ALu|Add0~41_sumout  & ( (!\Datapath|regFile|rd2[3]~5_combout  & (((\Controller|Selector13~1_combout  & 
// \Datapath|bus|Mux3~0_combout )))) # (\Datapath|regFile|rd2[3]~5_combout  & (!\Controller|Selector13~1_combout  $ (((!\Controller|Selector14~0_combout ) # (!\Datapath|bus|Mux3~0_combout ))))) ) ) )

	.dataa(!\Datapath|regFile|rd2[3]~5_combout ),
	.datab(!\Controller|Selector14~0_combout ),
	.datac(!\Controller|Selector13~1_combout ),
	.datad(!\Datapath|bus|Mux3~0_combout ),
	.datae(!\Controller|Selector11~1_combout ),
	.dataf(!\Datapath|ALu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux12~0 .extended_lut = "off";
defparam \Datapath|bus|Mux12~0 .lut_mask = 64'h0000051EFFFFC5DE;
defparam \Datapath|bus|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \Datapath|bus|Mux12~4 (
// Equation(s):
// \Datapath|bus|Mux12~4_combout  = ( !\Datapath|bus|Mux15~1_combout  & ( \Datapath|ALu|resmul [3] & ( (!\Datapath|bus|Mux15~0_combout  & (\Controller|Selector9~4_combout  & ((\Datapath|shift|ShiftLeft0~12_combout ) # (\Datapath|bus|Mux7~1_combout )))) ) ) ) 
// # ( !\Datapath|bus|Mux15~1_combout  & ( !\Datapath|ALu|resmul [3] & ( (!\Datapath|bus|Mux15~0_combout  & (!\Datapath|bus|Mux7~1_combout  & (\Controller|Selector9~4_combout  & \Datapath|shift|ShiftLeft0~12_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux15~0_combout ),
	.datab(!\Datapath|bus|Mux7~1_combout ),
	.datac(!\Controller|Selector9~4_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~12_combout ),
	.datae(!\Datapath|bus|Mux15~1_combout ),
	.dataf(!\Datapath|ALu|resmul [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux12~4 .extended_lut = "off";
defparam \Datapath|bus|Mux12~4 .lut_mask = 64'h00080000020A0000;
defparam \Datapath|bus|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N45
cyclonev_lcell_comb \Datapath|bus|Mux12~3 (
// Equation(s):
// \Datapath|bus|Mux12~3_combout  = ( \Datapath|bus|Mux12~0_combout  & ( \Datapath|bus|Mux12~4_combout  & ( (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux12~2_combout ) ) ) ) # ( !\Datapath|bus|Mux12~0_combout  & ( \Datapath|bus|Mux12~4_combout  & ( 
// (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux12~2_combout ) ) ) ) # ( \Datapath|bus|Mux12~0_combout  & ( !\Datapath|bus|Mux12~4_combout  & ( ((!\Controller|busOp[2]~0_combout  & ((\Datapath|bus|Mux14~5_combout ) # (\Datapath|bus|Mux12~1_combout 
// )))) # (\Datapath|bus|Mux12~2_combout ) ) ) ) # ( !\Datapath|bus|Mux12~0_combout  & ( !\Datapath|bus|Mux12~4_combout  & ( ((!\Controller|busOp[2]~0_combout  & \Datapath|bus|Mux12~1_combout )) # (\Datapath|bus|Mux12~2_combout ) ) ) )

	.dataa(!\Controller|busOp[2]~0_combout ),
	.datab(!\Datapath|bus|Mux12~2_combout ),
	.datac(!\Datapath|bus|Mux12~1_combout ),
	.datad(!\Datapath|bus|Mux14~5_combout ),
	.datae(!\Datapath|bus|Mux12~0_combout ),
	.dataf(!\Datapath|bus|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux12~3 .extended_lut = "off";
defparam \Datapath|bus|Mux12~3 .lut_mask = 64'h3B3B3BBBBBBBBBBB;
defparam \Datapath|bus|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004608015582022834181A0D074815";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  & 
// ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux12~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  
// & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ) 
// # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h00F00FFF35353535;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N15
cyclonev_lcell_comb \exmem|dataOut1[3]~11 (
// Equation(s):
// \exmem|dataOut1[3]~11_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[3]~11 .extended_lut = "off";
defparam \exmem|dataOut1[3]~11 .lut_mask = 64'h333300003333FFFF;
defparam \exmem|dataOut1[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \FetchDecoder|instruction~20 (
// Equation(s):
// \FetchDecoder|instruction~20_combout  = ( \TopMultiplexer|y~1_combout  & ( \exmem|dataOut1[3]~11_combout  ) ) # ( !\TopMultiplexer|y~1_combout  & ( \exmem|dataOut1[3]~11_combout  & ( ((\TopMultiplexer|y~14_combout ) # (\switches[3]~input_o )) # 
// (\TopMultiplexer|y~13_combout ) ) ) ) # ( !\TopMultiplexer|y~1_combout  & ( !\exmem|dataOut1[3]~11_combout  & ( (!\TopMultiplexer|y~13_combout  & (\switches[3]~input_o  & !\TopMultiplexer|y~14_combout )) ) ) )

	.dataa(!\TopMultiplexer|y~13_combout ),
	.datab(!\switches[3]~input_o ),
	.datac(!\TopMultiplexer|y~14_combout ),
	.datad(gnd),
	.datae(!\TopMultiplexer|y~1_combout ),
	.dataf(!\exmem|dataOut1[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~20 .extended_lut = "off";
defparam \FetchDecoder|instruction~20 .lut_mask = 64'h202000007F7FFFFF;
defparam \FetchDecoder|instruction~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \FetchDecoder|instruction~11 (
// Equation(s):
// \FetchDecoder|instruction~11_combout  = ( \FetchDecoder|instruction~20_combout  & ( \Controller|Decoder1~7_combout  & ( ((\exmem|Equal0~6_combout  & !\TopMultiplexer|y~0_combout )) # (\exmem|dataOut1[3]~11_combout ) ) ) ) # ( 
// !\FetchDecoder|instruction~20_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[3]~11_combout  & ((!\exmem|Equal0~6_combout ) # (\TopMultiplexer|y~0_combout ))) ) ) ) # ( \FetchDecoder|instruction~20_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~11_combout  ) ) ) # ( !\FetchDecoder|instruction~20_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~11_combout  ) ) )

	.dataa(!\exmem|dataOut1[3]~11_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\FetchDecoder|instruction~11_combout ),
	.datad(!\TopMultiplexer|y~0_combout ),
	.datae(!\FetchDecoder|instruction~20_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~11 .extended_lut = "off";
defparam \FetchDecoder|instruction~11 .lut_mask = 64'h0F0F0F0F44557755;
defparam \FetchDecoder|instruction~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \Datapath|extend|extendedImmediate~0 (
// Equation(s):
// \Datapath|extend|extendedImmediate~0_combout  = ( \FetchDecoder|instruction~11_combout  & ( (\Controller|Selector8~2_combout  & (\Datapath|extend|always0~0_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # (!\InstructionDecoder|regAddA[1]~0_combout 
// )))) ) )

	.dataa(!\Controller|Selector8~2_combout ),
	.datab(!\Datapath|extend|always0~0_combout ),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|extend|extendedImmediate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|extend|extendedImmediate~0 .extended_lut = "off";
defparam \Datapath|extend|extendedImmediate~0 .lut_mask = 64'h0000000011101110;
defparam \Datapath|extend|extendedImmediate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \Datapath|IMMmux|y[10]~6 (
// Equation(s):
// \Datapath|IMMmux|y[10]~6_combout  = ( \Datapath|IMMmux|y[10]~5_combout  & ( (\Datapath|extend|always0~1_combout ) # (\Datapath|extend|extendedImmediate~0_combout ) ) ) # ( !\Datapath|IMMmux|y[10]~5_combout  & ( 
// (\Datapath|extend|extendedImmediate~0_combout  & !\Datapath|extend|always0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Datapath|extend|extendedImmediate~0_combout ),
	.datac(!\Datapath|extend|always0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|IMMmux|y[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[10]~6 .extended_lut = "off";
defparam \Datapath|IMMmux|y[10]~6 .lut_mask = 64'h303030303F3F3F3F;
defparam \Datapath|IMMmux|y[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \Datapath|IMMmux|y[12]~29 (
// Equation(s):
// \Datapath|IMMmux|y[12]~29_combout  = ( \Controller|Selector8~5_combout  & ( (\Datapath|IMMmux|y[10]~6_combout  & !\Controller|Decoder1~3_combout ) ) ) # ( !\Controller|Selector8~5_combout  & ( (\Datapath|regFile|WideOr0~combout  & 
// (!\Controller|Decoder1~3_combout  & \Datapath|regFile|RAM~291_combout )) ) )

	.dataa(!\Datapath|IMMmux|y[10]~6_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|regFile|RAM~291_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|IMMmux|y[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|IMMmux|y[12]~29 .extended_lut = "off";
defparam \Datapath|IMMmux|y[12]~29 .lut_mask = 64'h0030003050505050;
defparam \Datapath|IMMmux|y[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \Datapath|ALu|LessThan0~11 (
// Equation(s):
// \Datapath|ALu|LessThan0~11_combout  = ( \Datapath|IMMmux|y[13]~12_combout  & ( \Datapath|IMMmux|y[14]~30_combout  & ( (!\Datapath|IMMmux|y[12]~29_combout  & (\Datapath|regFile|rd2[14]~13_combout  & (\Datapath|regFile|rd2[12]~14_combout  & 
// \Datapath|regFile|rd2[13]~15_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[13]~12_combout  & ( \Datapath|IMMmux|y[14]~30_combout  & ( (\Datapath|regFile|rd2[14]~13_combout  & (((!\Datapath|IMMmux|y[12]~29_combout  & \Datapath|regFile|rd2[12]~14_combout )) # 
// (\Datapath|regFile|rd2[13]~15_combout ))) ) ) ) # ( \Datapath|IMMmux|y[13]~12_combout  & ( !\Datapath|IMMmux|y[14]~30_combout  & ( ((!\Datapath|IMMmux|y[12]~29_combout  & (\Datapath|regFile|rd2[12]~14_combout  & \Datapath|regFile|rd2[13]~15_combout ))) # 
// (\Datapath|regFile|rd2[14]~13_combout ) ) ) ) # ( !\Datapath|IMMmux|y[13]~12_combout  & ( !\Datapath|IMMmux|y[14]~30_combout  & ( (((!\Datapath|IMMmux|y[12]~29_combout  & \Datapath|regFile|rd2[12]~14_combout )) # (\Datapath|regFile|rd2[13]~15_combout )) # 
// (\Datapath|regFile|rd2[14]~13_combout ) ) ) )

	.dataa(!\Datapath|IMMmux|y[12]~29_combout ),
	.datab(!\Datapath|regFile|rd2[14]~13_combout ),
	.datac(!\Datapath|regFile|rd2[12]~14_combout ),
	.datad(!\Datapath|regFile|rd2[13]~15_combout ),
	.datae(!\Datapath|IMMmux|y[13]~12_combout ),
	.dataf(!\Datapath|IMMmux|y[14]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~11 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~11 .lut_mask = 64'h3BFF333B02330002;
defparam \Datapath|ALu|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \Datapath|ALu|LessThan0~10 (
// Equation(s):
// \Datapath|ALu|LessThan0~10_combout  = ( \Datapath|IMMmux|y[13]~12_combout  & ( \Datapath|IMMmux|y[14]~30_combout  & ( (\Datapath|regFile|rd2[14]~13_combout  & (\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[12]~29_combout  $ 
// (\Datapath|regFile|rd2[12]~14_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[13]~12_combout  & ( \Datapath|IMMmux|y[14]~30_combout  & ( (\Datapath|regFile|rd2[14]~13_combout  & (!\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[12]~29_combout  $ 
// (\Datapath|regFile|rd2[12]~14_combout )))) ) ) ) # ( \Datapath|IMMmux|y[13]~12_combout  & ( !\Datapath|IMMmux|y[14]~30_combout  & ( (!\Datapath|regFile|rd2[14]~13_combout  & (\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[12]~29_combout  $ 
// (\Datapath|regFile|rd2[12]~14_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[13]~12_combout  & ( !\Datapath|IMMmux|y[14]~30_combout  & ( (!\Datapath|regFile|rd2[14]~13_combout  & (!\Datapath|regFile|rd2[13]~15_combout  & (!\Datapath|IMMmux|y[12]~29_combout  $ 
// (\Datapath|regFile|rd2[12]~14_combout )))) ) ) )

	.dataa(!\Datapath|IMMmux|y[12]~29_combout ),
	.datab(!\Datapath|regFile|rd2[14]~13_combout ),
	.datac(!\Datapath|regFile|rd2[12]~14_combout ),
	.datad(!\Datapath|regFile|rd2[13]~15_combout ),
	.datae(!\Datapath|IMMmux|y[13]~12_combout ),
	.dataf(!\Datapath|IMMmux|y[14]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~10 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~10 .lut_mask = 64'h8400008421000021;
defparam \Datapath|ALu|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \Datapath|ALu|resxor[7] (
// Equation(s):
// \Datapath|ALu|resxor [7] = ( \Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|IMMmux|y[7]~10_combout  & ( !\Controller|Decoder1~3_combout  $ (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~344_combout ))) ) ) ) # ( 
// !\Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|IMMmux|y[7]~10_combout  & ( !\Controller|Decoder1~3_combout  $ (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~344_combout ))) ) ) ) # ( \Datapath|IMMmux|y[15]~1_combout  & ( 
// !\Datapath|IMMmux|y[7]~10_combout  & ( (!\Datapath|regFile|RAM~307_combout  & (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~344_combout )))) # (\Datapath|regFile|RAM~307_combout  & (!\Controller|Decoder1~3_combout  $ 
// (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~344_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( !\Datapath|IMMmux|y[7]~10_combout  & ( (!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~344_combout ) ) ) )

	.dataa(!\Datapath|regFile|RAM~307_combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(!\Datapath|regFile|RAM~344_combout ),
	.datae(!\Datapath|IMMmux|y[15]~1_combout ),
	.dataf(!\Datapath|IMMmux|y[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[7] .extended_lut = "off";
defparam \Datapath|ALu|resxor[7] .lut_mask = 64'h00F044B4CC3CCC3C;
defparam \Datapath|ALu|resxor[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \Datapath|ALu|resxor[6] (
// Equation(s):
// \Datapath|ALu|resxor [6] = ( \Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|IMMmux|y[6]~11_combout  & ( !\Controller|Decoder1~3_combout  $ (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~354_combout ))) ) ) ) # ( 
// !\Datapath|IMMmux|y[15]~1_combout  & ( \Datapath|IMMmux|y[6]~11_combout  & ( !\Controller|Decoder1~3_combout  $ (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~354_combout ))) ) ) ) # ( \Datapath|IMMmux|y[15]~1_combout  & ( 
// !\Datapath|IMMmux|y[6]~11_combout  & ( (!\Datapath|regFile|WideOr1~combout  & (!\Datapath|regFile|RAM~354_combout  $ (((!\Datapath|regFile|RAM~308_combout ) # (\Controller|Decoder1~3_combout ))))) # (\Datapath|regFile|WideOr1~combout  & 
// (!\Controller|Decoder1~3_combout  & ((\Datapath|regFile|RAM~308_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( !\Datapath|IMMmux|y[6]~11_combout  & ( (!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~354_combout ) ) ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(!\Controller|Decoder1~3_combout ),
	.datac(!\Datapath|regFile|RAM~354_combout ),
	.datad(!\Datapath|regFile|RAM~308_combout ),
	.datae(!\Datapath|IMMmux|y[15]~1_combout ),
	.dataf(!\Datapath|IMMmux|y[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[6] .extended_lut = "off";
defparam \Datapath|ALu|resxor[6] .lut_mask = 64'h0A0A0AC6C6C6C6C6;
defparam \Datapath|ALu|resxor[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \Datapath|ALu|LessThan0~2 (
// Equation(s):
// \Datapath|ALu|LessThan0~2_combout  = ( \Datapath|IMMmux|y[4]~23_combout  & ( !\Datapath|ALu|resxor [6] & ( (!\Datapath|ALu|resxor [7] & (\Datapath|regFile|rd2[4]~6_combout  & (!\Datapath|IMMmux|y[5]~24_combout  $ (\Datapath|regFile|rd2[5]~4_combout )))) ) 
// ) ) # ( !\Datapath|IMMmux|y[4]~23_combout  & ( !\Datapath|ALu|resxor [6] & ( (!\Datapath|ALu|resxor [7] & (!\Datapath|regFile|rd2[4]~6_combout  & (!\Datapath|IMMmux|y[5]~24_combout  $ (\Datapath|regFile|rd2[5]~4_combout )))) ) ) )

	.dataa(!\Datapath|ALu|resxor [7]),
	.datab(!\Datapath|IMMmux|y[5]~24_combout ),
	.datac(!\Datapath|regFile|rd2[4]~6_combout ),
	.datad(!\Datapath|regFile|rd2[5]~4_combout ),
	.datae(!\Datapath|IMMmux|y[4]~23_combout ),
	.dataf(!\Datapath|ALu|resxor [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~2 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~2 .lut_mask = 64'h8020080200000000;
defparam \Datapath|ALu|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \Datapath|ALu|LessThan0~3 (
// Equation(s):
// \Datapath|ALu|LessThan0~3_combout  = ( !\Datapath|IMMmux|y[4]~23_combout  & ( !\Datapath|ALu|resxor [6] & ( (!\Datapath|ALu|resxor [7] & (\Datapath|regFile|rd2[4]~6_combout  & (!\Datapath|IMMmux|y[5]~24_combout  $ (\Datapath|regFile|rd2[5]~4_combout )))) 
// ) ) )

	.dataa(!\Datapath|ALu|resxor [7]),
	.datab(!\Datapath|IMMmux|y[5]~24_combout ),
	.datac(!\Datapath|regFile|rd2[4]~6_combout ),
	.datad(!\Datapath|regFile|rd2[5]~4_combout ),
	.datae(!\Datapath|IMMmux|y[4]~23_combout ),
	.dataf(!\Datapath|ALu|resxor [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~3 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~3 .lut_mask = 64'h0802000000000000;
defparam \Datapath|ALu|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \Datapath|ALu|resxor[8] (
// Equation(s):
// \Datapath|ALu|resxor [8] = ( \Datapath|IMMmux|y[10]~9_combout  & ( \Datapath|regFile|RAM~283_combout  & ( !\Controller|Decoder1~3_combout  $ (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~349_combout ))) ) ) ) # ( 
// !\Datapath|IMMmux|y[10]~9_combout  & ( \Datapath|regFile|RAM~283_combout  & ( (!\Datapath|regFile|WideOr1~combout  & (!\Datapath|regFile|RAM~349_combout  $ (((!\Datapath|IMMmux|y[15]~1_combout ) # (\Controller|Decoder1~3_combout ))))) # 
// (\Datapath|regFile|WideOr1~combout  & (\Datapath|IMMmux|y[15]~1_combout  & (!\Controller|Decoder1~3_combout ))) ) ) ) # ( \Datapath|IMMmux|y[10]~9_combout  & ( !\Datapath|regFile|RAM~283_combout  & ( !\Controller|Decoder1~3_combout  $ 
// (((!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~349_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[10]~9_combout  & ( !\Datapath|regFile|RAM~283_combout  & ( (!\Datapath|regFile|WideOr1~combout  & \Datapath|regFile|RAM~349_combout ) ) ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(!\Datapath|IMMmux|y[15]~1_combout ),
	.datac(!\Controller|Decoder1~3_combout ),
	.datad(!\Datapath|regFile|RAM~349_combout ),
	.datae(!\Datapath|IMMmux|y[10]~9_combout ),
	.dataf(!\Datapath|regFile|RAM~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[8] .extended_lut = "off";
defparam \Datapath|ALu|resxor[8] .lut_mask = 64'h00AAF05A309AF05A;
defparam \Datapath|ALu|resxor[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \Datapath|ALu|resxor[11] (
// Equation(s):
// \Datapath|ALu|resxor [11] = ( \Datapath|IMMmux|y[15]~1_combout  & ( \Controller|Decoder1~3_combout  & ( (\Datapath|regFile|RAM~364_combout  & !\Datapath|regFile|WideOr1~combout ) ) ) ) # ( !\Datapath|IMMmux|y[15]~1_combout  & ( 
// \Controller|Decoder1~3_combout  & ( (\Datapath|regFile|RAM~364_combout  & !\Datapath|regFile|WideOr1~combout ) ) ) ) # ( \Datapath|IMMmux|y[15]~1_combout  & ( !\Controller|Decoder1~3_combout  & ( (!\Datapath|regFile|RAM~295_combout  & 
// (!\Datapath|IMMmux|y[10]~9_combout  $ (((!\Datapath|regFile|RAM~364_combout ) # (\Datapath|regFile|WideOr1~combout ))))) # (\Datapath|regFile|RAM~295_combout  & ((!\Datapath|regFile|RAM~364_combout ) # ((\Datapath|regFile|WideOr1~combout )))) ) ) ) # ( 
// !\Datapath|IMMmux|y[15]~1_combout  & ( !\Controller|Decoder1~3_combout  & ( !\Datapath|IMMmux|y[10]~9_combout  $ (((!\Datapath|regFile|RAM~364_combout ) # (\Datapath|regFile|WideOr1~combout ))) ) ) )

	.dataa(!\Datapath|regFile|RAM~295_combout ),
	.datab(!\Datapath|regFile|RAM~364_combout ),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(!\Datapath|IMMmux|y[10]~9_combout ),
	.datae(!\Datapath|IMMmux|y[15]~1_combout ),
	.dataf(!\Controller|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[11] .extended_lut = "off";
defparam \Datapath|ALu|resxor[11] .lut_mask = 64'h30CF65CF30303030;
defparam \Datapath|ALu|resxor[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N39
cyclonev_lcell_comb \Datapath|ALu|LessThan0~5 (
// Equation(s):
// \Datapath|ALu|LessThan0~5_combout  = ( \Datapath|IMMmux|y[9]~21_combout  & ( \Datapath|regFile|rd2[10]~12_combout  & ( (\Datapath|regFile|rd2[9]~3_combout  & (\Datapath|IMMmux|y[10]~28_combout  & (!\Datapath|ALu|resxor [8] & !\Datapath|ALu|resxor [11]))) 
// ) ) ) # ( !\Datapath|IMMmux|y[9]~21_combout  & ( \Datapath|regFile|rd2[10]~12_combout  & ( (!\Datapath|regFile|rd2[9]~3_combout  & (\Datapath|IMMmux|y[10]~28_combout  & (!\Datapath|ALu|resxor [8] & !\Datapath|ALu|resxor [11]))) ) ) ) # ( 
// \Datapath|IMMmux|y[9]~21_combout  & ( !\Datapath|regFile|rd2[10]~12_combout  & ( (\Datapath|regFile|rd2[9]~3_combout  & (!\Datapath|IMMmux|y[10]~28_combout  & (!\Datapath|ALu|resxor [8] & !\Datapath|ALu|resxor [11]))) ) ) ) # ( 
// !\Datapath|IMMmux|y[9]~21_combout  & ( !\Datapath|regFile|rd2[10]~12_combout  & ( (!\Datapath|regFile|rd2[9]~3_combout  & (!\Datapath|IMMmux|y[10]~28_combout  & (!\Datapath|ALu|resxor [8] & !\Datapath|ALu|resxor [11]))) ) ) )

	.dataa(!\Datapath|regFile|rd2[9]~3_combout ),
	.datab(!\Datapath|IMMmux|y[10]~28_combout ),
	.datac(!\Datapath|ALu|resxor [8]),
	.datad(!\Datapath|ALu|resxor [11]),
	.datae(!\Datapath|IMMmux|y[9]~21_combout ),
	.dataf(!\Datapath|regFile|rd2[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~5 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~5 .lut_mask = 64'h8000400020001000;
defparam \Datapath|ALu|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \Datapath|ALu|resxor[3] (
// Equation(s):
// \Datapath|ALu|resxor [3] = ( \Datapath|regFile|RAM~334_combout  & ( \Datapath|IMMmux|y[3]~4_combout  & ( !\Datapath|regFile|WideOr1~combout  ) ) ) # ( \Datapath|regFile|RAM~334_combout  & ( !\Datapath|IMMmux|y[3]~4_combout  & ( 
// !\Datapath|regFile|WideOr1~combout  $ (((!\Controller|Decoder1~3_combout  & ((!\Datapath|regFile|RAM~282_combout ) # (!\Datapath|IMMmux|y[15]~1_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~334_combout  & ( !\Datapath|IMMmux|y[3]~4_combout  & ( 
// (!\Controller|Decoder1~3_combout  & ((!\Datapath|regFile|RAM~282_combout ) # (!\Datapath|IMMmux|y[15]~1_combout ))) ) ) )

	.dataa(!\Datapath|regFile|WideOr1~combout ),
	.datab(!\Datapath|regFile|RAM~282_combout ),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|regFile|RAM~334_combout ),
	.dataf(!\Datapath|IMMmux|y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[3] .extended_lut = "off";
defparam \Datapath|ALu|resxor[3] .lut_mask = 64'hFC0056AA0000AAAA;
defparam \Datapath|ALu|resxor[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \Datapath|ALu|resxor[2] (
// Equation(s):
// \Datapath|ALu|resxor [2] = ( \Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~279_combout  & ( (!\Controller|Decoder1~3_combout  & ((\Datapath|IMMmux|y[15]~1_combout ) # (\Datapath|IMMmux|y[2]~2_combout ))) ) ) ) # ( 
// !\Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~279_combout  & ( !\Datapath|regFile|RAM~319_combout  $ ((((!\Datapath|IMMmux|y[2]~2_combout  & !\Datapath|IMMmux|y[15]~1_combout )) # (\Controller|Decoder1~3_combout ))) ) ) ) # ( 
// \Datapath|regFile|WideOr1~combout  & ( !\Datapath|regFile|RAM~279_combout  & ( (\Datapath|IMMmux|y[2]~2_combout  & !\Controller|Decoder1~3_combout ) ) ) ) # ( !\Datapath|regFile|WideOr1~combout  & ( !\Datapath|regFile|RAM~279_combout  & ( 
// !\Datapath|regFile|RAM~319_combout  $ (((!\Datapath|IMMmux|y[2]~2_combout ) # (\Controller|Decoder1~3_combout ))) ) ) )

	.dataa(!\Datapath|regFile|RAM~319_combout ),
	.datab(!\Datapath|IMMmux|y[2]~2_combout ),
	.datac(!\Datapath|IMMmux|y[15]~1_combout ),
	.datad(!\Controller|Decoder1~3_combout ),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Datapath|regFile|RAM~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|resxor [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|resxor[2] .extended_lut = "off";
defparam \Datapath|ALu|resxor[2] .lut_mask = 64'h665533006A553F00;
defparam \Datapath|ALu|resxor[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \Datapath|ALu|LessThan0~0 (
// Equation(s):
// \Datapath|ALu|LessThan0~0_combout  = ( \Datapath|IMMmux|y[0]~18_combout  & ( \Datapath|regFile|rd2[1]~0_combout  & ( (\Datapath|ALu|resxor [3] & (!\Datapath|IMMmux|y[1]~0_combout  & !\Datapath|ALu|resxor [2])) ) ) ) # ( !\Datapath|IMMmux|y[0]~18_combout  
// & ( \Datapath|regFile|rd2[1]~0_combout  & ( (\Datapath|ALu|resxor [3] & (!\Datapath|ALu|resxor [2] & ((!\Datapath|IMMmux|y[1]~0_combout ) # (\Datapath|regFile|rd2[0]~2_combout )))) ) ) ) # ( !\Datapath|IMMmux|y[0]~18_combout  & ( 
// !\Datapath|regFile|rd2[1]~0_combout  & ( (\Datapath|ALu|resxor [3] & (!\Datapath|IMMmux|y[1]~0_combout  & (\Datapath|regFile|rd2[0]~2_combout  & !\Datapath|ALu|resxor [2]))) ) ) )

	.dataa(!\Datapath|ALu|resxor [3]),
	.datab(!\Datapath|IMMmux|y[1]~0_combout ),
	.datac(!\Datapath|regFile|rd2[0]~2_combout ),
	.datad(!\Datapath|ALu|resxor [2]),
	.datae(!\Datapath|IMMmux|y[0]~18_combout ),
	.dataf(!\Datapath|regFile|rd2[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~0 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~0 .lut_mask = 64'h0400000045004400;
defparam \Datapath|ALu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \Datapath|ALu|LessThan0~4 (
// Equation(s):
// \Datapath|ALu|LessThan0~4_combout  = ( \Datapath|regFile|rd2[7]~7_combout  & ( \Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[6]~17_combout ) # ((!\Datapath|IMMmux|y[7]~15_combout ) # ((!\Datapath|IMMmux|y[5]~24_combout  & 
// \Datapath|regFile|rd2[5]~4_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[7]~7_combout  & ( \Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[7]~15_combout  & ((!\Datapath|IMMmux|y[6]~17_combout ) # ((!\Datapath|IMMmux|y[5]~24_combout  & 
// \Datapath|regFile|rd2[5]~4_combout )))) ) ) ) # ( \Datapath|regFile|rd2[7]~7_combout  & ( !\Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[7]~15_combout ) # ((!\Datapath|IMMmux|y[6]~17_combout  & (!\Datapath|IMMmux|y[5]~24_combout  & 
// \Datapath|regFile|rd2[5]~4_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[7]~7_combout  & ( !\Datapath|regFile|rd2[6]~9_combout  & ( (!\Datapath|IMMmux|y[6]~17_combout  & (!\Datapath|IMMmux|y[7]~15_combout  & (!\Datapath|IMMmux|y[5]~24_combout  & 
// \Datapath|regFile|rd2[5]~4_combout ))) ) ) )

	.dataa(!\Datapath|IMMmux|y[6]~17_combout ),
	.datab(!\Datapath|IMMmux|y[7]~15_combout ),
	.datac(!\Datapath|IMMmux|y[5]~24_combout ),
	.datad(!\Datapath|regFile|rd2[5]~4_combout ),
	.datae(!\Datapath|regFile|rd2[7]~7_combout ),
	.dataf(!\Datapath|regFile|rd2[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~4 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~4 .lut_mask = 64'h0080CCEC88C8EEFE;
defparam \Datapath|ALu|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N3
cyclonev_lcell_comb \Datapath|ALu|LessThan0~1 (
// Equation(s):
// \Datapath|ALu|LessThan0~1_combout  = ( \Datapath|bus|Mux3~0_combout  & ( \Datapath|regFile|rd2[2]~1_combout  & ( (\Datapath|regFile|rd2[3]~5_combout  & !\Datapath|IMMmux|y[2]~3_combout ) ) ) ) # ( !\Datapath|bus|Mux3~0_combout  & ( 
// \Datapath|regFile|rd2[2]~1_combout  & ( (!\Datapath|IMMmux|y[2]~3_combout ) # (\Datapath|regFile|rd2[3]~5_combout ) ) ) ) # ( !\Datapath|bus|Mux3~0_combout  & ( !\Datapath|regFile|rd2[2]~1_combout  & ( \Datapath|regFile|rd2[3]~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath|regFile|rd2[3]~5_combout ),
	.datac(!\Datapath|IMMmux|y[2]~3_combout ),
	.datad(gnd),
	.datae(!\Datapath|bus|Mux3~0_combout ),
	.dataf(!\Datapath|regFile|rd2[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~1 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~1 .lut_mask = 64'h33330000F3F33030;
defparam \Datapath|ALu|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \Datapath|ALu|LessThan0~6 (
// Equation(s):
// \Datapath|ALu|LessThan0~6_combout  = ( \Datapath|ALu|LessThan0~4_combout  & ( \Datapath|ALu|LessThan0~1_combout  & ( \Datapath|ALu|LessThan0~5_combout  ) ) ) # ( !\Datapath|ALu|LessThan0~4_combout  & ( \Datapath|ALu|LessThan0~1_combout  & ( 
// (\Datapath|ALu|LessThan0~5_combout  & ((\Datapath|ALu|LessThan0~3_combout ) # (\Datapath|ALu|LessThan0~2_combout ))) ) ) ) # ( \Datapath|ALu|LessThan0~4_combout  & ( !\Datapath|ALu|LessThan0~1_combout  & ( \Datapath|ALu|LessThan0~5_combout  ) ) ) # ( 
// !\Datapath|ALu|LessThan0~4_combout  & ( !\Datapath|ALu|LessThan0~1_combout  & ( (\Datapath|ALu|LessThan0~5_combout  & (((\Datapath|ALu|LessThan0~2_combout  & \Datapath|ALu|LessThan0~0_combout )) # (\Datapath|ALu|LessThan0~3_combout ))) ) ) )

	.dataa(!\Datapath|ALu|LessThan0~2_combout ),
	.datab(!\Datapath|ALu|LessThan0~3_combout ),
	.datac(!\Datapath|ALu|LessThan0~5_combout ),
	.datad(!\Datapath|ALu|LessThan0~0_combout ),
	.datae(!\Datapath|ALu|LessThan0~4_combout ),
	.dataf(!\Datapath|ALu|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~6 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~6 .lut_mask = 64'h03070F0F07070F0F;
defparam \Datapath|ALu|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N51
cyclonev_lcell_comb \Datapath|ALu|LessThan0~8 (
// Equation(s):
// \Datapath|ALu|LessThan0~8_combout  = ( \Datapath|IMMmux|y[10]~28_combout  & ( \Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|IMMmux|y[11]~13_combout  ) ) ) # ( !\Datapath|IMMmux|y[10]~28_combout  & ( \Datapath|regFile|rd2[11]~11_combout  & ( 
// (!\Datapath|IMMmux|y[11]~13_combout ) # (\Datapath|regFile|rd2[10]~12_combout ) ) ) ) # ( !\Datapath|IMMmux|y[10]~28_combout  & ( !\Datapath|regFile|rd2[11]~11_combout  & ( (\Datapath|regFile|rd2[10]~12_combout  & !\Datapath|IMMmux|y[11]~13_combout ) ) ) 
// )

	.dataa(gnd),
	.datab(!\Datapath|regFile|rd2[10]~12_combout ),
	.datac(!\Datapath|IMMmux|y[11]~13_combout ),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[10]~28_combout ),
	.dataf(!\Datapath|regFile|rd2[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~8 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~8 .lut_mask = 64'h30300000F3F3F0F0;
defparam \Datapath|ALu|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N54
cyclonev_lcell_comb \Datapath|ALu|LessThan0~7 (
// Equation(s):
// \Datapath|ALu|LessThan0~7_combout  = ( \Datapath|IMMmux|y[11]~13_combout  & ( \Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|IMMmux|y[10]~28_combout  $ (\Datapath|regFile|rd2[10]~12_combout ) ) ) ) # ( !\Datapath|IMMmux|y[11]~13_combout  & ( 
// !\Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|IMMmux|y[10]~28_combout  $ (\Datapath|regFile|rd2[10]~12_combout ) ) ) )

	.dataa(!\Datapath|IMMmux|y[10]~28_combout ),
	.datab(!\Datapath|regFile|rd2[10]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[11]~13_combout ),
	.dataf(!\Datapath|regFile|rd2[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~7 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~7 .lut_mask = 64'h9999000000009999;
defparam \Datapath|ALu|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \Datapath|ALu|LessThan0~9 (
// Equation(s):
// \Datapath|ALu|LessThan0~9_combout  = ( \Datapath|regFile|rd2[8]~8_combout  & ( \Datapath|IMMmux|y[8]~22_combout  & ( (!\Datapath|ALu|LessThan0~8_combout  & (((!\Datapath|ALu|LessThan0~7_combout ) # (!\Datapath|regFile|rd2[9]~3_combout )) # 
// (\Datapath|IMMmux|y[9]~21_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[8]~8_combout  & ( \Datapath|IMMmux|y[8]~22_combout  & ( (!\Datapath|ALu|LessThan0~8_combout  & (((!\Datapath|ALu|LessThan0~7_combout ) # (!\Datapath|regFile|rd2[9]~3_combout )) # 
// (\Datapath|IMMmux|y[9]~21_combout ))) ) ) ) # ( \Datapath|regFile|rd2[8]~8_combout  & ( !\Datapath|IMMmux|y[8]~22_combout  & ( (!\Datapath|ALu|LessThan0~8_combout  & ((!\Datapath|ALu|LessThan0~7_combout ) # ((\Datapath|IMMmux|y[9]~21_combout  & 
// !\Datapath|regFile|rd2[9]~3_combout )))) ) ) ) # ( !\Datapath|regFile|rd2[8]~8_combout  & ( !\Datapath|IMMmux|y[8]~22_combout  & ( (!\Datapath|ALu|LessThan0~8_combout  & (((!\Datapath|ALu|LessThan0~7_combout ) # (!\Datapath|regFile|rd2[9]~3_combout )) # 
// (\Datapath|IMMmux|y[9]~21_combout ))) ) ) )

	.dataa(!\Datapath|ALu|LessThan0~8_combout ),
	.datab(!\Datapath|IMMmux|y[9]~21_combout ),
	.datac(!\Datapath|ALu|LessThan0~7_combout ),
	.datad(!\Datapath|regFile|rd2[9]~3_combout ),
	.datae(!\Datapath|regFile|rd2[8]~8_combout ),
	.dataf(!\Datapath|IMMmux|y[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~9 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~9 .lut_mask = 64'hAAA2A2A0AAA2AAA2;
defparam \Datapath|ALu|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \Datapath|ALu|LessThan0~12 (
// Equation(s):
// \Datapath|ALu|LessThan0~12_combout  = ( \Datapath|ALu|LessThan0~6_combout  & ( \Datapath|ALu|LessThan0~9_combout  & ( (!\Datapath|regFile|rd2[15]~10_combout  & (!\Datapath|IMMmux|y[15]~26_combout  & ((\Datapath|ALu|LessThan0~10_combout ) # 
// (\Datapath|ALu|LessThan0~11_combout )))) # (\Datapath|regFile|rd2[15]~10_combout  & (((!\Datapath|IMMmux|y[15]~26_combout ) # (\Datapath|ALu|LessThan0~10_combout )) # (\Datapath|ALu|LessThan0~11_combout ))) ) ) ) # ( !\Datapath|ALu|LessThan0~6_combout  & 
// ( \Datapath|ALu|LessThan0~9_combout  & ( (!\Datapath|ALu|LessThan0~11_combout  & (\Datapath|regFile|rd2[15]~10_combout  & !\Datapath|IMMmux|y[15]~26_combout )) # (\Datapath|ALu|LessThan0~11_combout  & ((!\Datapath|IMMmux|y[15]~26_combout ) # 
// (\Datapath|regFile|rd2[15]~10_combout ))) ) ) ) # ( \Datapath|ALu|LessThan0~6_combout  & ( !\Datapath|ALu|LessThan0~9_combout  & ( (!\Datapath|regFile|rd2[15]~10_combout  & (!\Datapath|IMMmux|y[15]~26_combout  & ((\Datapath|ALu|LessThan0~10_combout ) # 
// (\Datapath|ALu|LessThan0~11_combout )))) # (\Datapath|regFile|rd2[15]~10_combout  & (((!\Datapath|IMMmux|y[15]~26_combout ) # (\Datapath|ALu|LessThan0~10_combout )) # (\Datapath|ALu|LessThan0~11_combout ))) ) ) ) # ( !\Datapath|ALu|LessThan0~6_combout  & 
// ( !\Datapath|ALu|LessThan0~9_combout  & ( (!\Datapath|regFile|rd2[15]~10_combout  & (!\Datapath|IMMmux|y[15]~26_combout  & ((\Datapath|ALu|LessThan0~10_combout ) # (\Datapath|ALu|LessThan0~11_combout )))) # (\Datapath|regFile|rd2[15]~10_combout  & 
// (((!\Datapath|IMMmux|y[15]~26_combout ) # (\Datapath|ALu|LessThan0~10_combout )) # (\Datapath|ALu|LessThan0~11_combout ))) ) ) )

	.dataa(!\Datapath|ALu|LessThan0~11_combout ),
	.datab(!\Datapath|regFile|rd2[15]~10_combout ),
	.datac(!\Datapath|IMMmux|y[15]~26_combout ),
	.datad(!\Datapath|ALu|LessThan0~10_combout ),
	.datae(!\Datapath|ALu|LessThan0~6_combout ),
	.dataf(!\Datapath|ALu|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|ALu|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|ALu|LessThan0~12 .extended_lut = "off";
defparam \Datapath|ALu|LessThan0~12 .lut_mask = 64'h71F371F3717171F3;
defparam \Datapath|ALu|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \Datapath|ALu|flagreg[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Datapath|ALu|LessThan0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controller|Selector15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|ALu|flagreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|ALu|flagreg[1] .is_wysiwyg = "true";
defparam \Datapath|ALu|flagreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N42
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~8 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~8_combout  = ( \InstructionDecoder|flagOp[1]~7_combout  & ( \InstructionDecoder|Equal0~1_combout  & ( (\InstructionDecoder|flagOp[3]~5_combout  & (!\Datapath|ALu|flagreg [1] & !\Datapath|ALu|flagreg [3])) ) ) ) # ( 
// \InstructionDecoder|flagOp[1]~7_combout  & ( !\InstructionDecoder|Equal0~1_combout  & ( (\InstructionDecoder|flagOp[3]~5_combout  & (!\InstructionDecoder|flagOp[0]~2_combout  $ (((\Datapath|ALu|flagreg [3]) # (\Datapath|ALu|flagreg [1]))))) ) ) )

	.dataa(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datab(!\Datapath|ALu|flagreg [1]),
	.datac(!\InstructionDecoder|flagOp[0]~2_combout ),
	.datad(!\Datapath|ALu|flagreg [3]),
	.datae(!\InstructionDecoder|flagOp[1]~7_combout ),
	.dataf(!\InstructionDecoder|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~8 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~8 .lut_mask = 64'h0000410500004400;
defparam \Datapath|pc|pcAddress[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N6
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~20 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~20_combout  = ( \Controller|Decoder1~5_combout  & ( !\Datapath|pc|pcAddress[15]~11_combout  & ( (!\Controller|Decoder1~4_combout  & (((!\Datapath|pc|pcAddress[15]~8_combout  & !\Datapath|pc|pcAddress[15]~7_combout )) # 
// (\Datapath|pc|pcAddress[15]~9_combout ))) ) ) ) # ( !\Controller|Decoder1~5_combout  & ( !\Datapath|pc|pcAddress[15]~11_combout  & ( ((!\Datapath|pc|pcAddress[15]~8_combout  & !\Datapath|pc|pcAddress[15]~7_combout )) # 
// (\Datapath|pc|pcAddress[15]~9_combout ) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~9_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~8_combout ),
	.datac(!\Controller|Decoder1~4_combout ),
	.datad(!\Datapath|pc|pcAddress[15]~7_combout ),
	.datae(!\Controller|Decoder1~5_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~20 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~20 .lut_mask = 64'hDD55D05000000000;
defparam \Datapath|pc|pcAddress[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \Datapath|pc|pcAddress~22 (
// Equation(s):
// \Datapath|pc|pcAddress~22_combout  = ( \Controller|Decoder1~4_combout  & ( (\Controller|Decoder1~5_combout  & \Datapath|pc|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\Controller|Decoder1~5_combout ),
	.datac(gnd),
	.datad(!\Datapath|pc|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~22 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~22 .lut_mask = 64'h0000000000330033;
defparam \Datapath|pc|pcAddress~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \Datapath|pc|pcAddress~23 (
// Equation(s):
// \Datapath|pc|pcAddress~23_combout  = ( \Datapath|pc|pcAddress~22_combout  & ( \Datapath|pc|pcAddress~21_combout  & ( ((!\Datapath|pc|pcAddress[15]~20_combout  & !\Controller|WideOr22~1_combout )) # (\Datapath|pc|Add1~13_sumout ) ) ) ) # ( 
// !\Datapath|pc|pcAddress~22_combout  & ( \Datapath|pc|pcAddress~21_combout  & ( (!\Datapath|pc|pcAddress[15]~20_combout  & ((!\Controller|WideOr22~1_combout  & (\Datapath|regFile|RAM~278_combout )) # (\Controller|WideOr22~1_combout  & 
// ((\Datapath|pc|Add1~13_sumout ))))) # (\Datapath|pc|pcAddress[15]~20_combout  & (((\Datapath|pc|Add1~13_sumout )))) ) ) ) # ( \Datapath|pc|pcAddress~22_combout  & ( !\Datapath|pc|pcAddress~21_combout  & ( ((!\Datapath|pc|pcAddress[15]~20_combout  & 
// !\Controller|WideOr22~1_combout )) # (\Datapath|pc|Add1~13_sumout ) ) ) ) # ( !\Datapath|pc|pcAddress~22_combout  & ( !\Datapath|pc|pcAddress~21_combout  & ( (\Datapath|pc|Add1~13_sumout  & ((\Controller|WideOr22~1_combout ) # 
// (\Datapath|pc|pcAddress[15]~20_combout ))) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~20_combout ),
	.datab(!\Datapath|regFile|RAM~278_combout ),
	.datac(!\Controller|WideOr22~1_combout ),
	.datad(!\Datapath|pc|Add1~13_sumout ),
	.datae(!\Datapath|pc|pcAddress~22_combout ),
	.dataf(!\Datapath|pc|pcAddress~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~23 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~23 .lut_mask = 64'h005FA0FF207FA0FF;
defparam \Datapath|pc|pcAddress~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N38
dffeas \Datapath|pc|pcAddress[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[1] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \exmem|Equal0~11 (
// Equation(s):
// \exmem|Equal0~11_combout  = ( \Datapath|pc|pcAddress [2] & ( \Controller|Decoder1~7_combout  & ( \Datapath|pc|pcAddress [1] ) ) ) # ( \Datapath|pc|pcAddress [2] & ( !\Controller|Decoder1~7_combout  & ( \InstructionDecoder|Equal0~0_combout  ) ) ) # ( 
// !\Datapath|pc|pcAddress [2] & ( !\Controller|Decoder1~7_combout  & ( \InstructionDecoder|Equal0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Datapath|pc|pcAddress [1]),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\Datapath|pc|pcAddress [2]),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~11 .extended_lut = "off";
defparam \exmem|Equal0~11 .lut_mask = 64'h0F0F0F0F00003333;
defparam \exmem|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \exmem|Equal0~10 (
// Equation(s):
// \exmem|Equal0~10_combout  = ( !\FetchDecoder|instruction~10_combout  & ( (!\FetchDecoder|instruction~11_combout  & (!\FetchDecoder|instruction~9_combout  & !\FetchDecoder|instruction~0_combout )) ) )

	.dataa(!\FetchDecoder|instruction~11_combout ),
	.datab(!\FetchDecoder|instruction~9_combout ),
	.datac(!\FetchDecoder|instruction~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~10 .extended_lut = "off";
defparam \exmem|Equal0~10 .lut_mask = 64'h8080808000000000;
defparam \exmem|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \exmem|Equal0~5 (
// Equation(s):
// \exmem|Equal0~5_combout  = ( \Datapath|regFile|RAM~279_combout  & ( \exmem|Equal0~10_combout  & ( (\exmem|Equal0~11_combout  & \Controller|Decoder1~7_combout ) ) ) ) # ( !\Datapath|regFile|RAM~279_combout  & ( \exmem|Equal0~10_combout  & ( 
// (\exmem|Equal0~11_combout  & \Controller|Decoder1~7_combout ) ) ) ) # ( \Datapath|regFile|RAM~279_combout  & ( !\exmem|Equal0~10_combout  & ( (\exmem|Equal0~11_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \Datapath|regFile|RAM~278_combout )) 
// # (\Controller|Decoder1~7_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~279_combout  & ( !\exmem|Equal0~10_combout  & ( (\exmem|Equal0~11_combout  & \Controller|Decoder1~7_combout ) ) ) )

	.dataa(!\exmem|Equal0~11_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Controller|Decoder1~7_combout ),
	.datad(!\Datapath|regFile|RAM~278_combout ),
	.datae(!\Datapath|regFile|RAM~279_combout ),
	.dataf(!\exmem|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~5 .extended_lut = "off";
defparam \exmem|Equal0~5 .lut_mask = 64'h0505051505050505;
defparam \exmem|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \exmem|Equal0~13 (
// Equation(s):
// \exmem|Equal0~13_combout  = ( \Datapath|pc|pcAddress [6] & ( (!\Controller|Decoder1~7_combout  & (\InstructionDecoder|Equal0~0_combout )) # (\Controller|Decoder1~7_combout  & ((\Datapath|pc|pcAddress [5]))) ) ) # ( !\Datapath|pc|pcAddress [6] & ( 
// (\InstructionDecoder|Equal0~0_combout  & !\Controller|Decoder1~7_combout ) ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(!\Controller|Decoder1~7_combout ),
	.datac(gnd),
	.datad(!\Datapath|pc|pcAddress [5]),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~13 .extended_lut = "off";
defparam \exmem|Equal0~13 .lut_mask = 64'h4444444444774477;
defparam \exmem|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N36
cyclonev_lcell_comb \exmem|Equal0~2 (
// Equation(s):
// \exmem|Equal0~2_combout  = ( \exmem|Equal0~10_combout  & ( \exmem|Equal0~13_combout  & ( \Controller|Decoder1~7_combout  ) ) ) # ( !\exmem|Equal0~10_combout  & ( \exmem|Equal0~13_combout  & ( ((\Datapath|regFile|RAM~286_combout  & 
// (\InstructionDecoder|regAddA[1]~0_combout  & \Datapath|regFile|RAM~308_combout ))) # (\Controller|Decoder1~7_combout ) ) ) )

	.dataa(!\Controller|Decoder1~7_combout ),
	.datab(!\Datapath|regFile|RAM~286_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datad(!\Datapath|regFile|RAM~308_combout ),
	.datae(!\exmem|Equal0~10_combout ),
	.dataf(!\exmem|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~2 .extended_lut = "off";
defparam \exmem|Equal0~2 .lut_mask = 64'h0000000055575555;
defparam \exmem|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \exmem|Equal0~1 (
// Equation(s):
// \exmem|Equal0~1_combout  = ( \Datapath|regFile|RAM~283_combout  & ( \Controller|Decoder1~7_combout  & ( (!\Datapath|pc|pcAddress [8] & !\Datapath|pc|pcAddress [7]) ) ) ) # ( !\Datapath|regFile|RAM~283_combout  & ( \Controller|Decoder1~7_combout  & ( 
// (!\Datapath|pc|pcAddress [8] & !\Datapath|pc|pcAddress [7]) ) ) ) # ( \Datapath|regFile|RAM~283_combout  & ( !\Controller|Decoder1~7_combout  & ( !\Datapath|regFile|WideOr0~combout  ) ) ) # ( !\Datapath|regFile|RAM~283_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( (!\Datapath|regFile|WideOr0~combout ) # (!\Datapath|regFile|RAM~307_combout ) ) ) )

	.dataa(!\Datapath|regFile|WideOr0~combout ),
	.datab(!\Datapath|pc|pcAddress [8]),
	.datac(!\Datapath|regFile|RAM~307_combout ),
	.datad(!\Datapath|pc|pcAddress [7]),
	.datae(!\Datapath|regFile|RAM~283_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~1 .extended_lut = "off";
defparam \exmem|Equal0~1 .lut_mask = 64'hFAFAAAAACC00CC00;
defparam \exmem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \Datapath|regFile|RAM~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~255 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~259 (
// Equation(s):
// \Datapath|regFile|RAM~259_combout  = ( \Datapath|regFile|RAM~207_q  & ( \Datapath|regFile|RAM~239_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~223_q )) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~255_q )))) ) ) ) # ( !\Datapath|regFile|RAM~207_q  & ( \Datapath|regFile|RAM~239_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (((\InstructionDecoder|regAddA[1]~2_combout )))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~223_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~255_q ))))) ) ) ) # ( \Datapath|regFile|RAM~207_q  & ( 
// !\Datapath|regFile|RAM~239_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )))) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~223_q )) 
// # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~255_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~207_q  & ( !\Datapath|regFile|RAM~239_q  & ( (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & 
// (\Datapath|regFile|RAM~223_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~255_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\Datapath|regFile|RAM~223_q ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\Datapath|regFile|RAM~255_q ),
	.datae(!\Datapath|regFile|RAM~207_q ),
	.dataf(!\Datapath|regFile|RAM~239_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~259 .extended_lut = "off";
defparam \Datapath|regFile|RAM~259 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Datapath|regFile|RAM~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \Datapath|regFile|RAM~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~175 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \Datapath|regFile|RAM~191DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~191DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~191DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~191DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~258 (
// Equation(s):
// \Datapath|regFile|RAM~258_combout  = ( \Datapath|regFile|RAM~143_q  & ( \Datapath|regFile|RAM~191DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout ) # ((\Datapath|regFile|RAM~159_q )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~175_q )) # (\InstructionDecoder|regAddA[0]~1_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~143_q  & ( \Datapath|regFile|RAM~191DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout 
//  & (\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~159_q ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~175_q )) # (\InstructionDecoder|regAddA[0]~1_combout ))) ) ) ) # ( \Datapath|regFile|RAM~143_q  & ( 
// !\Datapath|regFile|RAM~191DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout ) # ((\Datapath|regFile|RAM~159_q )))) # (\InstructionDecoder|regAddA[1]~2_combout  & 
// (!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~175_q )))) ) ) ) # ( !\Datapath|regFile|RAM~143_q  & ( !\Datapath|regFile|RAM~191DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|regAddA[0]~1_combout 
//  & (\Datapath|regFile|RAM~159_q ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~175_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datac(!\Datapath|regFile|RAM~159_q ),
	.datad(!\Datapath|regFile|RAM~175_q ),
	.datae(!\Datapath|regFile|RAM~143_q ),
	.dataf(!\Datapath|regFile|RAM~191DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~258 .extended_lut = "off";
defparam \Datapath|regFile|RAM~258 .lut_mask = 64'h02468ACE13579BDF;
defparam \Datapath|regFile|RAM~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N2
dffeas \Datapath|regFile|RAM~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~127 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N49
dffeas \Datapath|regFile|RAM~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~95 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \Datapath|regFile|RAM~79DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~79DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~79DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~79DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~257 (
// Equation(s):
// \Datapath|regFile|RAM~257_combout  = ( \Datapath|regFile|RAM~95_q  & ( \Datapath|regFile|RAM~79DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~111_q ))) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~127_q ))) ) ) ) # ( !\Datapath|regFile|RAM~95_q  & ( \Datapath|regFile|RAM~79DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) 
// # (\Datapath|regFile|RAM~111_q )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (\Datapath|regFile|RAM~127_q  & ((\InstructionDecoder|regAddA[1]~2_combout )))) ) ) ) # ( \Datapath|regFile|RAM~95_q  & ( !\Datapath|regFile|RAM~79DUPLICATE_q  & ( 
// (!\InstructionDecoder|regAddA[0]~1_combout  & (((\Datapath|regFile|RAM~111_q  & \InstructionDecoder|regAddA[1]~2_combout )))) # (\InstructionDecoder|regAddA[0]~1_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout )) # (\Datapath|regFile|RAM~127_q ))) 
// ) ) ) # ( !\Datapath|regFile|RAM~95_q  & ( !\Datapath|regFile|RAM~79DUPLICATE_q  & ( (\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[0]~1_combout  & ((\Datapath|regFile|RAM~111_q ))) # (\InstructionDecoder|regAddA[0]~1_combout  
// & (\Datapath|regFile|RAM~127_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~127_q ),
	.datab(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datac(!\Datapath|regFile|RAM~111_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~95_q ),
	.dataf(!\Datapath|regFile|RAM~79DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~257 .extended_lut = "off";
defparam \Datapath|regFile|RAM~257 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Datapath|regFile|RAM~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N12
cyclonev_lcell_comb \exmem|Equal0~8 (
// Equation(s):
// \exmem|Equal0~8_combout  = ( \Datapath|regFile|RAM~258_combout  & ( \Datapath|regFile|RAM~257_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((\InstructionDecoder|regAddA[2]~3_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~259_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~258_combout  & ( \Datapath|regFile|RAM~257_combout  & ( (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~259_combout ))) ) ) ) # ( \Datapath|regFile|RAM~258_combout  & ( !\Datapath|regFile|RAM~257_combout  & ( (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~259_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~258_combout  & ( !\Datapath|regFile|RAM~257_combout  & ( (\Datapath|regFile|RAM~259_combout  & 
// (\InstructionDecoder|regAddA[3]~4_combout  & \InstructionDecoder|regAddA[2]~3_combout )) ) ) )

	.dataa(!\Datapath|regFile|RAM~259_combout ),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~258_combout ),
	.dataf(!\Datapath|regFile|RAM~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~8 .extended_lut = "off";
defparam \exmem|Equal0~8 .lut_mask = 64'h00050F0500F50FF5;
defparam \exmem|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \exmem|Equal0~9 (
// Equation(s):
// \exmem|Equal0~9_combout  = ( \Datapath|regFile|RAM~314_combout  & ( (!\Controller|Decoder1~7_combout  & (((!\exmem|Equal0~8_combout )))) # (\Controller|Decoder1~7_combout  & (!\Datapath|pc|pcAddress [15] & (\Datapath|pc|pcAddress [0]))) ) ) # ( 
// !\Datapath|regFile|RAM~314_combout  & ( (!\Datapath|pc|pcAddress [15] & (\Datapath|pc|pcAddress [0] & \Controller|Decoder1~7_combout )) ) )

	.dataa(!\Datapath|pc|pcAddress [15]),
	.datab(!\Datapath|pc|pcAddress [0]),
	.datac(!\Controller|Decoder1~7_combout ),
	.datad(!\exmem|Equal0~8_combout ),
	.datae(!\Datapath|regFile|RAM~314_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~9 .extended_lut = "off";
defparam \exmem|Equal0~9 .lut_mask = 64'h0202F2020202F202;
defparam \exmem|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \exmem|Equal0~4 (
// Equation(s):
// \exmem|Equal0~4_combout  = ( \Datapath|regFile|WideOr0~combout  & ( \Datapath|regFile|RAM~256_combout  & ( (\exmem|Equal0~9_combout  & (((\InstructionDecoder|regAddA[2]~3_combout ) # (\Controller|Decoder1~7_combout )) # 
// (\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( \Datapath|regFile|RAM~256_combout  & ( (\Controller|Decoder1~7_combout  & \exmem|Equal0~9_combout ) ) ) ) # ( \Datapath|regFile|WideOr0~combout  & ( 
// !\Datapath|regFile|RAM~256_combout  & ( \exmem|Equal0~9_combout  ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( !\Datapath|regFile|RAM~256_combout  & ( (\Controller|Decoder1~7_combout  & \exmem|Equal0~9_combout ) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Controller|Decoder1~7_combout ),
	.datac(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datad(!\exmem|Equal0~9_combout ),
	.datae(!\Datapath|regFile|WideOr0~combout ),
	.dataf(!\Datapath|regFile|RAM~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~4 .extended_lut = "off";
defparam \exmem|Equal0~4 .lut_mask = 64'h003300FF0033007F;
defparam \exmem|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \exmem|Equal0~6 (
// Equation(s):
// \exmem|Equal0~6_combout  = ( \exmem|Equal0~4_combout  & ( \exmem|Equal0~3_combout  & ( (\exmem|Equal0~0_combout  & (\exmem|Equal0~5_combout  & (\exmem|Equal0~2_combout  & \exmem|Equal0~1_combout ))) ) ) )

	.dataa(!\exmem|Equal0~0_combout ),
	.datab(!\exmem|Equal0~5_combout ),
	.datac(!\exmem|Equal0~2_combout ),
	.datad(!\exmem|Equal0~1_combout ),
	.datae(!\exmem|Equal0~4_combout ),
	.dataf(!\exmem|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~6 .extended_lut = "off";
defparam \exmem|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \exmem|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \FetchDecoder|instruction~14 (
// Equation(s):
// \FetchDecoder|instruction~14_combout  = ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[10]~14_combout  & ((!\exmem|Equal0~7_combout ) # (!\exmem|Equal0~6_combout ))) ) ) # ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~14_combout 
//  ) )

	.dataa(!\FetchDecoder|instruction~14_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\exmem|Equal0~6_combout ),
	.datad(!\exmem|dataOut1[10]~14_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~14 .extended_lut = "off";
defparam \FetchDecoder|instruction~14 .lut_mask = 64'h555500FC555500FC;
defparam \FetchDecoder|instruction~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N33
cyclonev_lcell_comb \InstructionDecoder|regAddB[2]~2 (
// Equation(s):
// \InstructionDecoder|regAddB[2]~2_combout  = ( \InstructionDecoder|regAddB[3]~0_combout  & ( \FetchDecoder|instruction~14_combout  ) ) # ( !\InstructionDecoder|regAddB[3]~0_combout  & ( (!\InstructionDecoder|regAddB[3]~1_combout  & 
// \FetchDecoder|instruction~14_combout ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FetchDecoder|instruction~14_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[2]~2 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[2]~2 .lut_mask = 64'h00AA00AA00FF00FF;
defparam \InstructionDecoder|regAddB[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N2
dffeas \Datapath|regFile|RAM~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~88 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~346 (
// Equation(s):
// \Datapath|regFile|RAM~346_combout  = ( \Datapath|regFile|RAM~104_q  & ( \Datapath|regFile|RAM~120_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~72_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~88_q )))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~104_q  & ( \Datapath|regFile|RAM~120_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (\Datapath|regFile|RAM~72_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~88_q )) # (\InstructionDecoder|regAddB[1]~5_combout ))) ) ) ) # ( \Datapath|regFile|RAM~104_q  & ( !\Datapath|regFile|RAM~120_q  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~72_q )) # (\InstructionDecoder|regAddB[1]~5_combout ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (!\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~88_q )))) ) 
// ) ) # ( !\Datapath|regFile|RAM~104_q  & ( !\Datapath|regFile|RAM~120_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~72_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~88_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\Datapath|regFile|RAM~72_q ),
	.datad(!\Datapath|regFile|RAM~88_q ),
	.datae(!\Datapath|regFile|RAM~104_q ),
	.dataf(!\Datapath|regFile|RAM~120_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~346 .extended_lut = "off";
defparam \Datapath|regFile|RAM~346 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Datapath|regFile|RAM~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~348 (
// Equation(s):
// \Datapath|regFile|RAM~348_combout  = ( \Datapath|regFile|RAM~248_q  & ( \Datapath|regFile|RAM~200_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~216_q ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~232_q ) # (\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~248_q  & ( \Datapath|regFile|RAM~200_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// (((!\InstructionDecoder|regAddB[0]~4_combout )) # (\Datapath|regFile|RAM~216_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout  & \Datapath|regFile|RAM~232_q )))) ) ) ) # ( \Datapath|regFile|RAM~248_q  & ( 
// !\Datapath|regFile|RAM~200_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~216_q  & (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\Datapath|regFile|RAM~232_q ) # 
// (\InstructionDecoder|regAddB[0]~4_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~248_q  & ( !\Datapath|regFile|RAM~200_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~216_q  & (\InstructionDecoder|regAddB[0]~4_combout ))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout  & \Datapath|regFile|RAM~232_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~216_q ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Datapath|regFile|RAM~232_q ),
	.datae(!\Datapath|regFile|RAM~248_q ),
	.dataf(!\Datapath|regFile|RAM~200_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~348 .extended_lut = "off";
defparam \Datapath|regFile|RAM~348 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Datapath|regFile|RAM~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N1
dffeas \Datapath|regFile|RAM~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~136 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~347 (
// Equation(s):
// \Datapath|regFile|RAM~347_combout  = ( \Datapath|regFile|RAM~152_q  & ( \Datapath|regFile|RAM~136_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~168_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~184_q )))) ) ) ) # ( !\Datapath|regFile|RAM~152_q  & ( \Datapath|regFile|RAM~136_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~168_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~184_q ))))) ) ) ) # ( \Datapath|regFile|RAM~152_q  & ( 
// !\Datapath|regFile|RAM~136_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~168_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~184_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~152_q  & ( !\Datapath|regFile|RAM~136_q  & ( (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~168_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~184_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~168_q ),
	.datad(!\Datapath|regFile|RAM~184_q ),
	.datae(!\Datapath|regFile|RAM~152_q ),
	.dataf(!\Datapath|regFile|RAM~136_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~347 .extended_lut = "off";
defparam \Datapath|regFile|RAM~347 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N2
dffeas \Datapath|regFile|RAM~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~24 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N26
dffeas \Datapath|regFile|RAM~8DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~8DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~8DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~8DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~345 (
// Equation(s):
// \Datapath|regFile|RAM~345_combout  = ( \Datapath|regFile|RAM~40_q  & ( \Datapath|regFile|RAM~56_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~8DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~24_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~40_q  & ( \Datapath|regFile|RAM~56_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout  & 
// \Datapath|regFile|RAM~8DUPLICATE_q )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~24_q ))) ) ) ) # ( \Datapath|regFile|RAM~40_q  & ( !\Datapath|regFile|RAM~56_q  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~8DUPLICATE_q ) # (\InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~24_q  & (!\InstructionDecoder|regAddB[1]~5_combout 
// ))) ) ) ) # ( !\Datapath|regFile|RAM~40_q  & ( !\Datapath|regFile|RAM~56_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~8DUPLICATE_q ))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~24_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~24_q ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datad(!\Datapath|regFile|RAM~8DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~40_q ),
	.dataf(!\Datapath|regFile|RAM~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~345 .extended_lut = "off";
defparam \Datapath|regFile|RAM~345 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Datapath|regFile|RAM~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~349 (
// Equation(s):
// \Datapath|regFile|RAM~349_combout  = ( \Datapath|regFile|RAM~347_combout  & ( \Datapath|regFile|RAM~345_combout  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~346_combout )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~348_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~347_combout  & ( \Datapath|regFile|RAM~345_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~346_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~348_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~347_combout  & ( !\Datapath|regFile|RAM~345_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~346_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~348_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~347_combout  & ( !\Datapath|regFile|RAM~345_combout  & ( (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~346_combout )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~348_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~346_combout ),
	.datad(!\Datapath|regFile|RAM~348_combout ),
	.datae(!\Datapath|regFile|RAM~347_combout ),
	.dataf(!\Datapath|regFile|RAM~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~349 .extended_lut = "off";
defparam \Datapath|regFile|RAM~349 .lut_mask = 64'h021346578A9BCEDF;
defparam \Datapath|regFile|RAM~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \Datapath|regFile|rd2[8]~8 (
// Equation(s):
// \Datapath|regFile|rd2[8]~8_combout  = ( !\Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~349_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Datapath|regFile|RAM~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[8]~8 .extended_lut = "off";
defparam \Datapath|regFile|rd2[8]~8 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|regFile|rd2[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \Datapath|bus|Mux7~6 (
// Equation(s):
// \Datapath|bus|Mux7~6_combout  = ( \Datapath|IMMmux|y[8]~22_combout  & ( \Datapath|ALu|Add0~21_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Datapath|regFile|rd2[8]~8_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[8]~22_combout  & ( \Datapath|ALu|Add0~21_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[8]~8_combout ))) ) ) ) # ( \Datapath|IMMmux|y[8]~22_combout  & ( !\Datapath|ALu|Add0~21_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|regFile|rd2[8]~8_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[8]~22_combout  & ( !\Datapath|ALu|Add0~21_sumout  & ( (\Datapath|regFile|rd2[8]~8_combout  & (\Controller|Selector13~1_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Datapath|regFile|rd2[8]~8_combout ),
	.datab(!\Controller|Selector13~1_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|IMMmux|y[8]~22_combout ),
	.dataf(!\Datapath|ALu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~6 .extended_lut = "off";
defparam \Datapath|bus|Mux7~6 .lut_mask = 64'h00110036FFD1FFF6;
defparam \Datapath|bus|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \FetchDecoder|memData~5 (
// Equation(s):
// \FetchDecoder|memData~5_combout  = ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~5_combout  ) ) # ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[8]~12_combout  & ((!\exmem|Equal0~7_combout ) # (!\exmem|Equal0~6_combout ))) ) )

	.dataa(!\exmem|dataOut1[8]~12_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\exmem|Equal0~6_combout ),
	.datad(!\FetchDecoder|memData~5_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~5 .extended_lut = "off";
defparam \FetchDecoder|memData~5 .lut_mask = 64'h5454545400FF00FF;
defparam \FetchDecoder|memData~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N51
cyclonev_lcell_comb \Datapath|bus|Mux7~9 (
// Equation(s):
// \Datapath|bus|Mux7~9_combout  = ( \Controller|Decoder1~3_combout  & ( \Datapath|regFile|RAM~283_combout  & ( (\FetchDecoder|memData~5_combout  & \Controller|WideOr19~1_combout ) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( 
// \Datapath|regFile|RAM~283_combout  & ( (!\Controller|WideOr19~1_combout  & (((\Datapath|IMMmux|y[15]~1_combout ) # (\Datapath|IMMmux|y[10]~9_combout )))) # (\Controller|WideOr19~1_combout  & (\FetchDecoder|memData~5_combout )) ) ) ) # ( 
// \Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~283_combout  & ( (\FetchDecoder|memData~5_combout  & \Controller|WideOr19~1_combout ) ) ) ) # ( !\Controller|Decoder1~3_combout  & ( !\Datapath|regFile|RAM~283_combout  & ( 
// (!\Controller|WideOr19~1_combout  & ((\Datapath|IMMmux|y[10]~9_combout ))) # (\Controller|WideOr19~1_combout  & (\FetchDecoder|memData~5_combout )) ) ) )

	.dataa(!\FetchDecoder|memData~5_combout ),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Datapath|IMMmux|y[10]~9_combout ),
	.datad(!\Datapath|IMMmux|y[15]~1_combout ),
	.datae(!\Controller|Decoder1~3_combout ),
	.dataf(!\Datapath|regFile|RAM~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~9 .extended_lut = "off";
defparam \Datapath|bus|Mux7~9 .lut_mask = 64'h1D1D11111DDD1111;
defparam \Datapath|bus|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N57
cyclonev_lcell_comb \Datapath|bus|Mux7~10 (
// Equation(s):
// \Datapath|bus|Mux7~10_combout  = ( \Datapath|regFile|rd2[8]~8_combout  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & ((\Controller|WideOr19~1_combout ) # (\Datapath|pc|pcAddress [8]))) ) ) ) # ( 
// !\Datapath|regFile|rd2[8]~8_combout  & ( \Controller|Selector9~4_combout  & ( (\Datapath|pc|pcAddress [8] & (!\Controller|WideOr19~1_combout  & \Controller|busOp[2]~0_combout )) ) ) ) # ( \Datapath|regFile|rd2[8]~8_combout  & ( 
// !\Controller|Selector9~4_combout  & ( (!\Controller|busOp[2]~0_combout  & \Datapath|bus|Mux7~9_combout ) ) ) ) # ( !\Datapath|regFile|rd2[8]~8_combout  & ( !\Controller|Selector9~4_combout  & ( (!\Controller|busOp[2]~0_combout  & 
// \Datapath|bus|Mux7~9_combout ) ) ) )

	.dataa(!\Datapath|pc|pcAddress [8]),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Controller|busOp[2]~0_combout ),
	.datad(!\Datapath|bus|Mux7~9_combout ),
	.datae(!\Datapath|regFile|rd2[8]~8_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~10 .extended_lut = "off";
defparam \Datapath|bus|Mux7~10 .lut_mask = 64'h00F000F004040707;
defparam \Datapath|bus|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \Datapath|bus|Mux7~8 (
// Equation(s):
// \Datapath|bus|Mux7~8_combout  = ( \Datapath|bus|Mux3~1_combout  & ( \Datapath|shift|ShiftLeft0~15_combout  & ( (!\Datapath|bus|Mux7~1_combout  & ((!\Datapath|bus|Mux7~5_combout ) # (\Datapath|shift|ShiftLeft0~14_combout ))) ) ) ) # ( 
// !\Datapath|bus|Mux3~1_combout  & ( \Datapath|shift|ShiftLeft0~15_combout  & ( (!\Datapath|bus|Mux7~1_combout  & (\Datapath|bus|Mux15~5_combout  & \Datapath|bus|Mux7~5_combout )) ) ) ) # ( \Datapath|bus|Mux3~1_combout  & ( 
// !\Datapath|shift|ShiftLeft0~15_combout  & ( (!\Datapath|bus|Mux7~1_combout  & (\Datapath|shift|ShiftLeft0~14_combout  & \Datapath|bus|Mux7~5_combout )) ) ) ) # ( !\Datapath|bus|Mux3~1_combout  & ( !\Datapath|shift|ShiftLeft0~15_combout  & ( 
// (!\Datapath|bus|Mux7~1_combout  & (\Datapath|bus|Mux15~5_combout  & \Datapath|bus|Mux7~5_combout )) ) ) )

	.dataa(!\Datapath|bus|Mux7~1_combout ),
	.datab(!\Datapath|bus|Mux15~5_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~14_combout ),
	.datad(!\Datapath|bus|Mux7~5_combout ),
	.datae(!\Datapath|bus|Mux3~1_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~8 .extended_lut = "off";
defparam \Datapath|bus|Mux7~8 .lut_mask = 64'h0022000A0022AA0A;
defparam \Datapath|bus|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N9
cyclonev_lcell_comb \Datapath|bus|Mux7~7 (
// Equation(s):
// \Datapath|bus|Mux7~7_combout  = ( \Datapath|ALu|resmul [8] & ( \Datapath|bus|Mux7~1_combout  ) )

	.dataa(!\Datapath|bus|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|ALu|resmul [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~7 .extended_lut = "off";
defparam \Datapath|bus|Mux7~7 .lut_mask = 64'h0000000055555555;
defparam \Datapath|bus|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \Datapath|bus|Mux7~11 (
// Equation(s):
// \Datapath|bus|Mux7~11_combout  = ( \Datapath|bus|Mux7~8_combout  & ( \Datapath|bus|Mux7~7_combout  & ( (((\Datapath|bus|Mux7~6_combout  & \Datapath|bus|Mux7~2_combout )) # (\Datapath|bus|Mux7~10_combout )) # (\Datapath|bus|Mux7~3_combout ) ) ) ) # ( 
// !\Datapath|bus|Mux7~8_combout  & ( \Datapath|bus|Mux7~7_combout  & ( (((\Datapath|bus|Mux7~6_combout  & \Datapath|bus|Mux7~2_combout )) # (\Datapath|bus|Mux7~10_combout )) # (\Datapath|bus|Mux7~3_combout ) ) ) ) # ( \Datapath|bus|Mux7~8_combout  & ( 
// !\Datapath|bus|Mux7~7_combout  & ( (((\Datapath|bus|Mux7~6_combout  & \Datapath|bus|Mux7~2_combout )) # (\Datapath|bus|Mux7~10_combout )) # (\Datapath|bus|Mux7~3_combout ) ) ) ) # ( !\Datapath|bus|Mux7~8_combout  & ( !\Datapath|bus|Mux7~7_combout  & ( 
// ((\Datapath|bus|Mux7~6_combout  & \Datapath|bus|Mux7~2_combout )) # (\Datapath|bus|Mux7~10_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux7~6_combout ),
	.datab(!\Datapath|bus|Mux7~3_combout ),
	.datac(!\Datapath|bus|Mux7~10_combout ),
	.datad(!\Datapath|bus|Mux7~2_combout ),
	.datae(!\Datapath|bus|Mux7~8_combout ),
	.dataf(!\Datapath|bus|Mux7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux7~11 .extended_lut = "off";
defparam \Datapath|bus|Mux7~11 .lut_mask = 64'h0F5F3F7F3F7F3F7F;
defparam \Datapath|bus|Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C380004F08A4F0AB013C1E15A3F";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux7~11_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & 
// \exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & 
// \exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h4403770344CF77CF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N54
cyclonev_lcell_comb \exmem|dataOut1[8]~12 (
// Equation(s):
// \exmem|dataOut1[8]~12_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[8]~12 .extended_lut = "off";
defparam \exmem|dataOut1[8]~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \exmem|dataOut1[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \FetchDecoder|instruction~12 (
// Equation(s):
// \FetchDecoder|instruction~12_combout  = ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[8]~12_combout  & ((!\exmem|Equal0~7_combout ) # (!\exmem|Equal0~6_combout ))) ) ) # ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~12_combout  
// ) )

	.dataa(!\exmem|dataOut1[8]~12_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\FetchDecoder|instruction~12_combout ),
	.datad(!\exmem|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~12 .extended_lut = "off";
defparam \FetchDecoder|instruction~12 .lut_mask = 64'h0F0F0F0F55445544;
defparam \FetchDecoder|instruction~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N54
cyclonev_lcell_comb \InstructionDecoder|regAddB[0]~4 (
// Equation(s):
// \InstructionDecoder|regAddB[0]~4_combout  = ( \InstructionDecoder|regAddB[3]~0_combout  & ( \FetchDecoder|instruction~12_combout  ) ) # ( !\InstructionDecoder|regAddB[3]~0_combout  & ( (!\InstructionDecoder|regAddB[3]~1_combout  & 
// \FetchDecoder|instruction~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datad(!\FetchDecoder|instruction~12_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[0]~4 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[0]~4 .lut_mask = 64'h00F000F000FF00FF;
defparam \InstructionDecoder|regAddB[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \Datapath|regFile|RAM~398 (
// Equation(s):
// \Datapath|regFile|RAM~398_combout  = ( !\InstructionDecoder|regAddB[1]~5_combout  & ( \Datapath|regFile|RAM~397_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & ((!\Controller|Selector11~1_combout  & (\Controller|Selector10~1_combout )) # 
// (\Controller|Selector11~1_combout  & ((!\Controller|Selector10~3_combout ))))) ) ) )

	.dataa(!\Controller|Selector11~1_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Controller|Selector10~1_combout ),
	.datad(!\Controller|Selector10~3_combout ),
	.datae(!\InstructionDecoder|regAddB[1]~5_combout ),
	.dataf(!\Datapath|regFile|RAM~397_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~398 .extended_lut = "off";
defparam \Datapath|regFile|RAM~398 .lut_mask = 64'h000000004C080000;
defparam \Datapath|regFile|RAM~398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N8
dffeas \Datapath|regFile|RAM~139DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~139DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~139DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~139DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N44
dffeas \Datapath|regFile|RAM~203DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~203DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~203DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~203DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~415 (
// Equation(s):
// \Datapath|regFile|RAM~415_combout  = ( \Datapath|regFile|RAM~75_q  & ( \Datapath|regFile|RAM~203DUPLICATE_q  & ( ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~11_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (\Datapath|regFile|RAM~139DUPLICATE_q ))) # (\InstructionDecoder|regAddA[2]~3_combout ) ) ) ) # ( !\Datapath|regFile|RAM~75_q  & ( \Datapath|regFile|RAM~203DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~11_q )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~139DUPLICATE_q )) # (\InstructionDecoder|regAddA[2]~3_combout ))) ) ) ) # ( \Datapath|regFile|RAM~75_q  
// & ( !\Datapath|regFile|RAM~203DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~11_q )) # (\InstructionDecoder|regAddA[2]~3_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~139DUPLICATE_q ))) ) ) ) # ( !\Datapath|regFile|RAM~75_q  & ( !\Datapath|regFile|RAM~203DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~11_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~139DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~139DUPLICATE_q ),
	.datad(!\Datapath|regFile|RAM~11_q ),
	.datae(!\Datapath|regFile|RAM~75_q ),
	.dataf(!\Datapath|regFile|RAM~203DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~415 .extended_lut = "off";
defparam \Datapath|regFile|RAM~415 .lut_mask = 64'h048C26AE159D37BF;
defparam \Datapath|regFile|RAM~415 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N38
dffeas \Datapath|regFile|RAM~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~43 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N43
dffeas \Datapath|regFile|RAM~235DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~235DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~235DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~235DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y15_N22
dffeas \Datapath|regFile|RAM~107DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~107DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~107DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~107DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~293 (
// Equation(s):
// \Datapath|regFile|RAM~293_combout  = ( \Datapath|regFile|RAM~107DUPLICATE_q  & ( \Datapath|regFile|RAM~171_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~43_q ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~235DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~107DUPLICATE_q  & ( \Datapath|regFile|RAM~171_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~43_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~235DUPLICATE_q  & 
// \InstructionDecoder|regAddA[3]~4_combout )))) ) ) ) # ( \Datapath|regFile|RAM~107DUPLICATE_q  & ( !\Datapath|regFile|RAM~171_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~43_q  & ((!\InstructionDecoder|regAddA[3]~4_combout 
// )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~235DUPLICATE_q )))) ) ) ) # ( !\Datapath|regFile|RAM~107DUPLICATE_q  & ( !\Datapath|regFile|RAM~171_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~43_q  & ((!\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~235DUPLICATE_q  & 
// \InstructionDecoder|regAddA[3]~4_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\Datapath|regFile|RAM~43_q ),
	.datac(!\Datapath|regFile|RAM~235DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datae(!\Datapath|regFile|RAM~107DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~171_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~293 .extended_lut = "off";
defparam \Datapath|regFile|RAM~293 .lut_mask = 64'h2205770522AF77AF;
defparam \Datapath|regFile|RAM~293 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \Datapath|regFile|RAM~292 (
// Equation(s):
// \Datapath|regFile|RAM~292_combout  = ( \Datapath|regFile|RAM~27_q  & ( \Datapath|regFile|RAM~219_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )) # (\Datapath|regFile|RAM~91_q ))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~155_q )))) ) ) ) # ( !\Datapath|regFile|RAM~27_q  & ( \Datapath|regFile|RAM~219_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// (\Datapath|regFile|RAM~91_q  & ((\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout ) # (\Datapath|regFile|RAM~155_q )))) ) ) ) # ( \Datapath|regFile|RAM~27_q  & ( 
// !\Datapath|regFile|RAM~219_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )) # (\Datapath|regFile|RAM~91_q ))) # (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~155_q  & 
// !\InstructionDecoder|regAddA[2]~3_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~27_q  & ( !\Datapath|regFile|RAM~219_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~91_q  & ((\InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & (((\Datapath|regFile|RAM~155_q  & !\InstructionDecoder|regAddA[2]~3_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\Datapath|regFile|RAM~91_q ),
	.datac(!\Datapath|regFile|RAM~155_q ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~27_q ),
	.dataf(!\Datapath|regFile|RAM~219_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~292 .extended_lut = "off";
defparam \Datapath|regFile|RAM~292 .lut_mask = 64'h0522AF220577AF77;
defparam \Datapath|regFile|RAM~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~416 (
// Equation(s):
// \Datapath|regFile|RAM~416_combout  = ( \Datapath|regFile|RAM~415_combout  & ( (\InstructionDecoder|regAddA[1]~0_combout  & (\InstructionDecoder|Equal0~0_combout  & ((!\Datapath|regFile|RAM~292_combout ) # (\InstructionDecoder|regAddA[1]~2_combout )))) ) ) 
// # ( !\Datapath|regFile|RAM~415_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|regAddA[1]~2_combout )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & 
// ((!\Datapath|regFile|RAM~292_combout ) # (!\InstructionDecoder|Equal0~0_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\InstructionDecoder|Equal0~0_combout ))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~292_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~415_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~416 .extended_lut = "off";
defparam \Datapath|regFile|RAM~416 .lut_mask = 64'hCCD9CCD900510051;
defparam \Datapath|regFile|RAM~416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N53
dffeas \Datapath|regFile|RAM~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~123 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N43
dffeas \Datapath|regFile|RAM~187DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~187DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~187DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~187DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~294 (
// Equation(s):
// \Datapath|regFile|RAM~294_combout  = ( \Datapath|regFile|RAM~187DUPLICATE_q  & ( \Datapath|regFile|RAM~59_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout ) # ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~123_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~251_q )))) ) ) ) # ( !\Datapath|regFile|RAM~187DUPLICATE_q  & ( \Datapath|regFile|RAM~59_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout 
// )))) # (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~123_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~251_q ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~187DUPLICATE_q  & ( !\Datapath|regFile|RAM~59_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~123_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~251_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~187DUPLICATE_q  & ( !\Datapath|regFile|RAM~59_q  & ( 
// (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~123_q )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~251_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~123_q ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~251_q ),
	.datae(!\Datapath|regFile|RAM~187DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~294 .extended_lut = "off";
defparam \Datapath|regFile|RAM~294 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Datapath|regFile|RAM~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~295 (
// Equation(s):
// \Datapath|regFile|RAM~295_combout  = ( \Datapath|regFile|RAM~416_combout  & ( \Datapath|regFile|RAM~294_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~415_combout  & ((!\FetchDecoder|instruction~0_combout )))) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & (((\FetchDecoder|instruction~0_combout ) # (\Datapath|regFile|RAM~293_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~416_combout  & ( \Datapath|regFile|RAM~294_combout  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout  & (((\FetchDecoder|instruction~0_combout )) # (\Datapath|regFile|RAM~415_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~293_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~416_combout  & ( !\Datapath|regFile|RAM~294_combout  & ( (!\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~415_combout )) # (\InstructionDecoder|regAddA[1]~2_combout  & 
// ((\Datapath|regFile|RAM~293_combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~416_combout  & ( !\Datapath|regFile|RAM~294_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & (((\FetchDecoder|instruction~0_combout )) # 
// (\Datapath|regFile|RAM~415_combout ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\Datapath|regFile|RAM~293_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~415_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~293_combout ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\Datapath|regFile|RAM~416_combout ),
	.dataf(!\Datapath|regFile|RAM~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~295 .extended_lut = "off";
defparam \Datapath|regFile|RAM~295 .lut_mask = 64'h47CF470047CF4733;
defparam \Datapath|regFile|RAM~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \Datapath|pc|Add0~57 (
// Equation(s):
// \Datapath|pc|Add0~57_sumout  = SUM(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|pcAddress [11] ) + ( \Datapath|pc|Add0~54  ))
// \Datapath|pc|Add0~58  = CARRY(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & ((\FetchDecoder|instruction~3_combout 
// )))) ) + ( \Datapath|pc|pcAddress [11] ) + ( \Datapath|pc|Add0~54  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [11]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~57_sumout ),
	.cout(\Datapath|pc|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~57 .extended_lut = "off";
defparam \Datapath|pc|Add0~57 .lut_mask = 64'h0000FF0000000C2E;
defparam \Datapath|pc|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N33
cyclonev_lcell_comb \Datapath|pc|Add1~57 (
// Equation(s):
// \Datapath|pc|Add1~57_sumout  = SUM(( \Datapath|pc|pcAddress [11] ) + ( GND ) + ( \Datapath|pc|Add1~54  ))
// \Datapath|pc|Add1~58  = CARRY(( \Datapath|pc|pcAddress [11] ) + ( GND ) + ( \Datapath|pc|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~57_sumout ),
	.cout(\Datapath|pc|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~57 .extended_lut = "off";
defparam \Datapath|pc|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Datapath|pc|pcAddress~38 (
// Equation(s):
// \Datapath|pc|pcAddress~38_combout  = ( \Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|RAM~295_combout )) # (\Controller|Decoder1~6_combout  & 
// ((\Datapath|pc|Add0~57_sumout ))) ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (\Controller|Decoder1~6_combout  & \Datapath|pc|Add0~57_sumout ) ) ) ) # ( \Datapath|regFile|WideOr0~combout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~57_sumout  ) ) ) # ( !\Datapath|regFile|WideOr0~combout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~57_sumout  ) ) )

	.dataa(!\Controller|Decoder1~6_combout ),
	.datab(!\Datapath|regFile|RAM~295_combout ),
	.datac(!\Datapath|pc|Add0~57_sumout ),
	.datad(!\Datapath|pc|Add1~57_sumout ),
	.datae(!\Datapath|regFile|WideOr0~combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~38 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~38 .lut_mask = 64'h00FF00FF05052727;
defparam \Datapath|pc|pcAddress~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \Datapath|pc|pcAddress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|pc|pcAddress~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[11] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \Datapath|bus|Mux4~5 (
// Equation(s):
// \Datapath|bus|Mux4~5_combout  = ( \Datapath|regFile|RAM~364_combout  & ( \Controller|Selector9~4_combout  & ( (\Controller|busOp[2]~0_combout  & ((!\Controller|WideOr19~1_combout  & (\Datapath|pc|pcAddress [11])) # (\Controller|WideOr19~1_combout  & 
// ((!\Datapath|regFile|WideOr1~combout ))))) ) ) ) # ( !\Datapath|regFile|RAM~364_combout  & ( \Controller|Selector9~4_combout  & ( (!\Controller|WideOr19~1_combout  & (\Datapath|pc|pcAddress [11] & \Controller|busOp[2]~0_combout )) ) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(!\Datapath|pc|pcAddress [11]),
	.datac(!\Datapath|regFile|WideOr1~combout ),
	.datad(!\Controller|busOp[2]~0_combout ),
	.datae(!\Datapath|regFile|RAM~364_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~5 .extended_lut = "off";
defparam \Datapath|bus|Mux4~5 .lut_mask = 64'h0000000000220072;
defparam \Datapath|bus|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \FetchDecoder|memData~12 (
// Equation(s):
// \FetchDecoder|memData~12_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~12_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \FetchDecoder|memData~12_combout  ) ) ) # 
// ( \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[11]~15_combout  & !\exmem|Equal0~7_combout ) ) ) ) # ( !\exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \exmem|dataOut1[11]~15_combout  ) ) )

	.dataa(gnd),
	.datab(!\exmem|dataOut1[11]~15_combout ),
	.datac(!\FetchDecoder|memData~12_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~12 .extended_lut = "off";
defparam \FetchDecoder|memData~12 .lut_mask = 64'h333333000F0F0F0F;
defparam \FetchDecoder|memData~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \Datapath|bus|Mux4~4 (
// Equation(s):
// \Datapath|bus|Mux4~4_combout  = ( \Datapath|IMMmux|y[11]~13_combout  & ( !\Controller|Selector9~4_combout  & ( (!\Controller|WideOr19~1_combout ) # (\FetchDecoder|memData~12_combout ) ) ) ) # ( !\Datapath|IMMmux|y[11]~13_combout  & ( 
// !\Controller|Selector9~4_combout  & ( (\Controller|WideOr19~1_combout  & \FetchDecoder|memData~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\FetchDecoder|memData~12_combout ),
	.datad(gnd),
	.datae(!\Datapath|IMMmux|y[11]~13_combout ),
	.dataf(!\Controller|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~4 .extended_lut = "off";
defparam \Datapath|bus|Mux4~4 .lut_mask = 64'h0303CFCF00000000;
defparam \Datapath|bus|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \Datapath|bus|Mux4~0 (
// Equation(s):
// \Datapath|bus|Mux4~0_combout  = ( \Datapath|regFile|rd2[11]~11_combout  & ( \Datapath|ALu|Add0~49_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|IMMmux|y[11]~13_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[11]~11_combout  & ( \Datapath|ALu|Add0~49_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|IMMmux|y[11]~13_combout ))) ) ) ) # ( \Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|ALu|Add0~49_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|IMMmux|y[11]~13_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|regFile|rd2[11]~11_combout  & ( !\Datapath|ALu|Add0~49_sumout  & ( (\Controller|Selector13~1_combout  & (\Controller|Selector11~1_combout  & 
// \Datapath|IMMmux|y[11]~13_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Datapath|IMMmux|y[11]~13_combout ),
	.datad(!\Controller|Selector14~0_combout ),
	.datae(!\Datapath|regFile|rd2[11]~11_combout ),
	.dataf(!\Datapath|ALu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~0 .extended_lut = "off";
defparam \Datapath|bus|Mux4~0 .lut_mask = 64'h01011112EFCDFFDE;
defparam \Datapath|bus|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \Datapath|bus|Mux4~2 (
// Equation(s):
// \Datapath|bus|Mux4~2_combout  = ( \Datapath|shift|ShiftLeft0~13_combout  & ( \Datapath|shift|ShiftLeft0~12_combout  ) ) # ( !\Datapath|shift|ShiftLeft0~13_combout  & ( \Datapath|shift|ShiftLeft0~12_combout  & ( (((!\Datapath|shift|ShiftLeft0~7_combout ) # 
// (\Datapath|shift|ShiftLeft0~1_combout )) # (\Datapath|shift|ShiftLeft0~0_combout )) # (\Datapath|bus|Mux3~0_combout ) ) ) ) # ( \Datapath|shift|ShiftLeft0~13_combout  & ( !\Datapath|shift|ShiftLeft0~12_combout  & ( (!\Datapath|bus|Mux3~0_combout  & 
// (!\Datapath|shift|ShiftLeft0~0_combout  & (!\Datapath|shift|ShiftLeft0~1_combout  & \Datapath|shift|ShiftLeft0~7_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux3~0_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~13_combout ),
	.dataf(!\Datapath|shift|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~2 .extended_lut = "off";
defparam \Datapath|bus|Mux4~2 .lut_mask = 64'h00000080FF7FFFFF;
defparam \Datapath|bus|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \Datapath|bus|Mux4~1 (
// Equation(s):
// \Datapath|bus|Mux4~1_combout  = ( \Datapath|shift|ShiftLeft0~18_combout  & ( \Datapath|bus|Mux7~4_combout  & ( (!\Datapath|shift|ShiftLeft0~1_combout  & (!\Datapath|shift|ShiftLeft0~0_combout  & (\Datapath|shift|ShiftLeft0~7_combout  & 
// !\Datapath|bus|Mux3~0_combout ))) ) ) )

	.dataa(!\Datapath|shift|ShiftLeft0~1_combout ),
	.datab(!\Datapath|shift|ShiftLeft0~0_combout ),
	.datac(!\Datapath|shift|ShiftLeft0~7_combout ),
	.datad(!\Datapath|bus|Mux3~0_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~18_combout ),
	.dataf(!\Datapath|bus|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~1 .extended_lut = "off";
defparam \Datapath|bus|Mux4~1 .lut_mask = 64'h0000000000000800;
defparam \Datapath|bus|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \Datapath|bus|Mux4~3 (
// Equation(s):
// \Datapath|bus|Mux4~3_combout  = ( \Datapath|bus|Mux4~1_combout  & ( \Datapath|ALu|resmul [11] & ( \Datapath|bus|Mux5~4_combout  ) ) ) # ( !\Datapath|bus|Mux4~1_combout  & ( \Datapath|ALu|resmul [11] & ( (\Datapath|bus|Mux5~4_combout  & 
// (((\Datapath|bus|Mux4~2_combout  & \Datapath|bus|Mux7~5_combout )) # (\Datapath|bus|Mux7~1_combout ))) ) ) ) # ( \Datapath|bus|Mux4~1_combout  & ( !\Datapath|ALu|resmul [11] & ( (\Datapath|bus|Mux5~4_combout  & !\Datapath|bus|Mux7~1_combout ) ) ) ) # ( 
// !\Datapath|bus|Mux4~1_combout  & ( !\Datapath|ALu|resmul [11] & ( (\Datapath|bus|Mux4~2_combout  & (\Datapath|bus|Mux7~5_combout  & (\Datapath|bus|Mux5~4_combout  & !\Datapath|bus|Mux7~1_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux4~2_combout ),
	.datab(!\Datapath|bus|Mux7~5_combout ),
	.datac(!\Datapath|bus|Mux5~4_combout ),
	.datad(!\Datapath|bus|Mux7~1_combout ),
	.datae(!\Datapath|bus|Mux4~1_combout ),
	.dataf(!\Datapath|ALu|resmul [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~3 .extended_lut = "off";
defparam \Datapath|bus|Mux4~3 .lut_mask = 64'h01000F00010F0F0F;
defparam \Datapath|bus|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \Datapath|bus|Mux4~6 (
// Equation(s):
// \Datapath|bus|Mux4~6_combout  = ( \Datapath|bus|Mux4~0_combout  & ( \Datapath|bus|Mux4~3_combout  & ( (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux4~5_combout ) ) ) ) # ( !\Datapath|bus|Mux4~0_combout  & ( \Datapath|bus|Mux4~3_combout  & ( 
// (!\Controller|busOp[2]~0_combout ) # (\Datapath|bus|Mux4~5_combout ) ) ) ) # ( \Datapath|bus|Mux4~0_combout  & ( !\Datapath|bus|Mux4~3_combout  & ( ((!\Controller|busOp[2]~0_combout  & ((\Datapath|bus|Mux4~4_combout ) # (\Datapath|bus|Mux5~1_combout )))) 
// # (\Datapath|bus|Mux4~5_combout ) ) ) ) # ( !\Datapath|bus|Mux4~0_combout  & ( !\Datapath|bus|Mux4~3_combout  & ( ((!\Controller|busOp[2]~0_combout  & \Datapath|bus|Mux4~4_combout )) # (\Datapath|bus|Mux4~5_combout ) ) ) )

	.dataa(!\Datapath|bus|Mux4~5_combout ),
	.datab(!\Controller|busOp[2]~0_combout ),
	.datac(!\Datapath|bus|Mux5~1_combout ),
	.datad(!\Datapath|bus|Mux4~4_combout ),
	.datae(!\Datapath|bus|Mux4~0_combout ),
	.dataf(!\Datapath|bus|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux4~6 .extended_lut = "off";
defparam \Datapath|bus|Mux4~6 .lut_mask = 64'h55DD5DDDDDDDDDDD;
defparam \Datapath|bus|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFD5003FF57BFE00CFFFFFC0000";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N3
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & 
// ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux4~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a91~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a91~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \exmem|dataOut1[11]~15 (
// Equation(s):
// \exmem|dataOut1[11]~15_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[11]~15 .extended_lut = "off";
defparam \exmem|dataOut1[11]~15 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \exmem|dataOut1[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \FetchDecoder|instruction~15 (
// Equation(s):
// \FetchDecoder|instruction~15_combout  = ( \FetchDecoder|instruction~15_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[11]~15_combout  & ((!\exmem|Equal0~6_combout ) # (!\exmem|Equal0~7_combout ))) ) ) ) # ( 
// !\FetchDecoder|instruction~15_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[11]~15_combout  & ((!\exmem|Equal0~6_combout ) # (!\exmem|Equal0~7_combout ))) ) ) ) # ( \FetchDecoder|instruction~15_combout  & ( 
// !\Controller|Decoder1~7_combout  ) )

	.dataa(gnd),
	.datab(!\exmem|dataOut1[11]~15_combout ),
	.datac(!\exmem|Equal0~6_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\FetchDecoder|instruction~15_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~15 .extended_lut = "off";
defparam \FetchDecoder|instruction~15 .lut_mask = 64'h0000FFFF33303330;
defparam \FetchDecoder|instruction~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \InstructionDecoder|regAddB[3]~3 (
// Equation(s):
// \InstructionDecoder|regAddB[3]~3_combout  = ( \FetchDecoder|instruction~15_combout  & ( \InstructionDecoder|regAddB[3]~1_combout  & ( \InstructionDecoder|regAddB[3]~0_combout  ) ) ) # ( \FetchDecoder|instruction~15_combout  & ( 
// !\InstructionDecoder|regAddB[3]~1_combout  ) )

	.dataa(gnd),
	.datab(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~15_combout ),
	.dataf(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[3]~3 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[3]~3 .lut_mask = 64'h0000FFFF00003333;
defparam \InstructionDecoder|regAddB[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N49
dffeas \Datapath|regFile|RAM~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~84 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~68feeder (
// Equation(s):
// \Datapath|regFile|RAM~68feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~68feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \Datapath|regFile|RAM~68DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~68DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~68DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~68DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~100feeder (
// Equation(s):
// \Datapath|regFile|RAM~100feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~100feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N19
dffeas \Datapath|regFile|RAM~100DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~100DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~100DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~100DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~116feeder (
// Equation(s):
// \Datapath|regFile|RAM~116feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~116feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N35
dffeas \Datapath|regFile|RAM~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~116 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~336 (
// Equation(s):
// \Datapath|regFile|RAM~336_combout  = ( \Datapath|regFile|RAM~100DUPLICATE_q  & ( \Datapath|regFile|RAM~116_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~68DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~84_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~100DUPLICATE_q  & ( \Datapath|regFile|RAM~116_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  
// & ((\Datapath|regFile|RAM~68DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~84_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( 
// \Datapath|regFile|RAM~100DUPLICATE_q  & ( !\Datapath|regFile|RAM~116_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~68DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  
// & (\Datapath|regFile|RAM~84_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( !\Datapath|regFile|RAM~100DUPLICATE_q  & ( !\Datapath|regFile|RAM~116_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~68DUPLICATE_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~84_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~84_q ),
	.datad(!\Datapath|regFile|RAM~68DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~100DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~116_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~336 .extended_lut = "off";
defparam \Datapath|regFile|RAM~336 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|regFile|RAM~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N8
dffeas \Datapath|regFile|RAM~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~164 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \Datapath|regFile|RAM~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~180 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \Datapath|regFile|RAM~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~132 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N35
dffeas \Datapath|regFile|RAM~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~148 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~337 (
// Equation(s):
// \Datapath|regFile|RAM~337_combout  = ( \Datapath|regFile|RAM~132_q  & ( \Datapath|regFile|RAM~148_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout ) # ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~164_q )) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~180_q )))) ) ) ) # ( !\Datapath|regFile|RAM~132_q  & ( \Datapath|regFile|RAM~148_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~164_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~180_q ))))) ) ) ) # ( \Datapath|regFile|RAM~132_q  & ( 
// !\Datapath|regFile|RAM~148_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )))) # (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~164_q )) 
// # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~180_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~132_q  & ( !\Datapath|regFile|RAM~148_q  & ( (\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~164_q )) # (\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~180_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\Datapath|regFile|RAM~164_q ),
	.datac(!\Datapath|regFile|RAM~180_q ),
	.datad(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datae(!\Datapath|regFile|RAM~132_q ),
	.dataf(!\Datapath|regFile|RAM~148_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~337 .extended_lut = "off";
defparam \Datapath|regFile|RAM~337 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Datapath|regFile|RAM~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N56
dffeas \Datapath|regFile|RAM~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~20 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~52feeder (
// Equation(s):
// \Datapath|regFile|RAM~52feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~52feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N5
dffeas \Datapath|regFile|RAM~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~52 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~36feeder (
// Equation(s):
// \Datapath|regFile|RAM~36feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~36feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N19
dffeas \Datapath|regFile|RAM~36DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~36DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~36DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~36DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \Datapath|regFile|RAM~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~4 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~335 (
// Equation(s):
// \Datapath|regFile|RAM~335_combout  = ( \Datapath|regFile|RAM~36DUPLICATE_q  & ( \Datapath|regFile|RAM~4_q  & ( (!\InstructionDecoder|regAddB[0]~4_combout ) # ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~20_q )) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & ((\Datapath|regFile|RAM~52_q )))) ) ) ) # ( !\Datapath|regFile|RAM~36DUPLICATE_q  & ( \Datapath|regFile|RAM~4_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout )) 
// # (\Datapath|regFile|RAM~20_q ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((\InstructionDecoder|regAddB[0]~4_combout  & \Datapath|regFile|RAM~52_q )))) ) ) ) # ( \Datapath|regFile|RAM~36DUPLICATE_q  & ( !\Datapath|regFile|RAM~4_q  & ( 
// (!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~20_q  & (\InstructionDecoder|regAddB[0]~4_combout ))) # (\InstructionDecoder|regAddB[1]~5_combout  & (((!\InstructionDecoder|regAddB[0]~4_combout ) # (\Datapath|regFile|RAM~52_q )))) ) ) 
// ) # ( !\Datapath|regFile|RAM~36DUPLICATE_q  & ( !\Datapath|regFile|RAM~4_q  & ( (\InstructionDecoder|regAddB[0]~4_combout  & ((!\InstructionDecoder|regAddB[1]~5_combout  & (\Datapath|regFile|RAM~20_q )) # (\InstructionDecoder|regAddB[1]~5_combout  & 
// ((\Datapath|regFile|RAM~52_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~20_q ),
	.datab(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datac(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datad(!\Datapath|regFile|RAM~52_q ),
	.datae(!\Datapath|regFile|RAM~36DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~335 .extended_lut = "off";
defparam \Datapath|regFile|RAM~335 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Datapath|regFile|RAM~335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N2
dffeas \Datapath|regFile|RAM~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~404_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~212 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N41
dffeas \Datapath|regFile|RAM~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~196 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N56
dffeas \Datapath|regFile|RAM~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~228 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~244feeder (
// Equation(s):
// \Datapath|regFile|RAM~244feeder_combout  = ( \Datapath|bus|Mux11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Datapath|bus|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~244feeder .extended_lut = "off";
defparam \Datapath|regFile|RAM~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Datapath|regFile|RAM~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N4
dffeas \Datapath|regFile|RAM~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~244 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~338 (
// Equation(s):
// \Datapath|regFile|RAM~338_combout  = ( \Datapath|regFile|RAM~228_q  & ( \Datapath|regFile|RAM~244_q  & ( ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~196_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & 
// (\Datapath|regFile|RAM~212_q ))) # (\InstructionDecoder|regAddB[1]~5_combout ) ) ) ) # ( !\Datapath|regFile|RAM~228_q  & ( \Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & 
// ((\Datapath|regFile|RAM~196_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~212_q )))) # (\InstructionDecoder|regAddB[1]~5_combout  & (\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( \Datapath|regFile|RAM~228_q  & ( 
// !\Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~196_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~212_q )))) # 
// (\InstructionDecoder|regAddB[1]~5_combout  & (!\InstructionDecoder|regAddB[0]~4_combout )) ) ) ) # ( !\Datapath|regFile|RAM~228_q  & ( !\Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddB[1]~5_combout  & 
// ((!\InstructionDecoder|regAddB[0]~4_combout  & ((\Datapath|regFile|RAM~196_q ))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~212_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~212_q ),
	.datad(!\Datapath|regFile|RAM~196_q ),
	.datae(!\Datapath|regFile|RAM~228_q ),
	.dataf(!\Datapath|regFile|RAM~244_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~338 .extended_lut = "off";
defparam \Datapath|regFile|RAM~338 .lut_mask = 64'h028A46CE139B57DF;
defparam \Datapath|regFile|RAM~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~339 (
// Equation(s):
// \Datapath|regFile|RAM~339_combout  = ( \Datapath|regFile|RAM~335_combout  & ( \Datapath|regFile|RAM~338_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~336_combout )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~337_combout )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~335_combout  & ( \Datapath|regFile|RAM~338_combout  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~336_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~337_combout )) # 
// (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( \Datapath|regFile|RAM~335_combout  & ( !\Datapath|regFile|RAM~338_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # 
// ((\Datapath|regFile|RAM~336_combout )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~337_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~335_combout  & ( 
// !\Datapath|regFile|RAM~338_combout  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~336_combout ))) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// (!\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~337_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~336_combout ),
	.datad(!\Datapath|regFile|RAM~337_combout ),
	.datae(!\Datapath|regFile|RAM~335_combout ),
	.dataf(!\Datapath|regFile|RAM~338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~339 .extended_lut = "off";
defparam \Datapath|regFile|RAM~339 .lut_mask = 64'h02468ACE13579BDF;
defparam \Datapath|regFile|RAM~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \Datapath|regFile|rd2[4]~6 (
// Equation(s):
// \Datapath|regFile|rd2[4]~6_combout  = ( !\Datapath|regFile|WideOr1~combout  & ( \Datapath|regFile|RAM~339_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Datapath|regFile|WideOr1~combout ),
	.dataf(!\Datapath|regFile|RAM~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[4]~6 .extended_lut = "off";
defparam \Datapath|regFile|rd2[4]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \Datapath|regFile|rd2[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \FetchDecoder|memData~6 (
// Equation(s):
// \FetchDecoder|memData~6_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|Equal0~6_combout  & ( \FetchDecoder|memData~6_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( \exmem|Equal0~6_combout  & ( (!\exmem|Equal0~7_combout  & 
// ((\exmem|dataOut1[4]~5_combout ))) # (\exmem|Equal0~7_combout  & (\switches[4]~input_o )) ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|Equal0~6_combout  & ( \FetchDecoder|memData~6_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( 
// !\exmem|Equal0~6_combout  & ( \exmem|dataOut1[4]~5_combout  ) ) )

	.dataa(!\switches[4]~input_o ),
	.datab(!\FetchDecoder|memData~6_combout ),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(!\exmem|dataOut1[4]~5_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~6 .extended_lut = "off";
defparam \FetchDecoder|memData~6 .lut_mask = 64'h00FF333305F53333;
defparam \FetchDecoder|memData~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N54
cyclonev_lcell_comb \Datapath|bus|Mux11~2 (
// Equation(s):
// \Datapath|bus|Mux11~2_combout  = ( \Datapath|IMMmux|y[4]~23_combout  & ( \Datapath|ALu|Add0~25_sumout  & ( (!\Controller|Selector14~0_combout ) # ((!\Controller|Selector11~1_combout ) # (!\Datapath|regFile|rd2[4]~6_combout  $ 
// (!\Controller|Selector13~1_combout ))) ) ) ) # ( !\Datapath|IMMmux|y[4]~23_combout  & ( \Datapath|ALu|Add0~25_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|regFile|rd2[4]~6_combout ))) ) ) ) # ( \Datapath|IMMmux|y[4]~23_combout  & ( !\Datapath|ALu|Add0~25_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|regFile|rd2[4]~6_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|IMMmux|y[4]~23_combout  & ( !\Datapath|ALu|Add0~25_sumout  & ( (\Datapath|regFile|rd2[4]~6_combout  & (\Controller|Selector13~1_combout  & 
// \Controller|Selector11~1_combout )) ) ) )

	.dataa(!\Datapath|regFile|rd2[4]~6_combout ),
	.datab(!\Controller|Selector13~1_combout ),
	.datac(!\Controller|Selector14~0_combout ),
	.datad(!\Controller|Selector11~1_combout ),
	.datae(!\Datapath|IMMmux|y[4]~23_combout ),
	.dataf(!\Datapath|ALu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux11~2 .extended_lut = "off";
defparam \Datapath|bus|Mux11~2 .lut_mask = 64'h00110036FFD1FFF6;
defparam \Datapath|bus|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \Datapath|bus|Mux11~1 (
// Equation(s):
// \Datapath|bus|Mux11~1_combout  = ( \Datapath|bus|Mux15~5_combout  & ( \Datapath|ALu|resmul [4] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & ((\Datapath|shift|ShiftLeft0~14_combout ) # (\Datapath|IMMmux|y[2]~3_combout )))) ) ) 
// ) # ( !\Datapath|bus|Mux15~5_combout  & ( \Datapath|ALu|resmul [4] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & (!\Datapath|IMMmux|y[2]~3_combout  & \Datapath|shift|ShiftLeft0~14_combout ))) ) ) ) # ( 
// \Datapath|bus|Mux15~5_combout  & ( !\Datapath|ALu|resmul [4] & ( (\Controller|WideOr19~1_combout  & (\Datapath|bus|Mux3~1_combout  & ((\Datapath|shift|ShiftLeft0~14_combout ) # (\Datapath|IMMmux|y[2]~3_combout )))) ) ) ) # ( !\Datapath|bus|Mux15~5_combout 
//  & ( !\Datapath|ALu|resmul [4] & ( (\Controller|WideOr19~1_combout  & (\Datapath|bus|Mux3~1_combout  & (!\Datapath|IMMmux|y[2]~3_combout  & \Datapath|shift|ShiftLeft0~14_combout ))) ) ) )

	.dataa(!\Controller|WideOr19~1_combout ),
	.datab(!\Datapath|bus|Mux3~1_combout ),
	.datac(!\Datapath|IMMmux|y[2]~3_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~14_combout ),
	.datae(!\Datapath|bus|Mux15~5_combout ),
	.dataf(!\Datapath|ALu|resmul [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux11~1 .extended_lut = "off";
defparam \Datapath|bus|Mux11~1 .lut_mask = 64'h00100111AABAABBB;
defparam \Datapath|bus|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N6
cyclonev_lcell_comb \Datapath|bus|Mux11~3 (
// Equation(s):
// \Datapath|bus|Mux11~3_combout  = ( \Datapath|bus|Mux11~2_combout  & ( \Datapath|bus|Mux11~1_combout  & ( ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[4]~23_combout )) # (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~6_combout )))) # 
// (\Controller|Selector9~4_combout ) ) ) ) # ( !\Datapath|bus|Mux11~2_combout  & ( \Datapath|bus|Mux11~1_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[4]~23_combout )) # 
// (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~6_combout ))))) # (\Controller|Selector9~4_combout  & (((!\Datapath|bus|Mux11~0_combout )))) ) ) ) # ( \Datapath|bus|Mux11~2_combout  & ( !\Datapath|bus|Mux11~1_combout  & ( 
// (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[4]~23_combout )) # (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~6_combout ))))) # (\Controller|Selector9~4_combout  & 
// (((\Datapath|bus|Mux11~0_combout )))) ) ) ) # ( !\Datapath|bus|Mux11~2_combout  & ( !\Datapath|bus|Mux11~1_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & (\Datapath|IMMmux|y[4]~23_combout )) # 
// (\Datapath|bus|Mux11~0_combout  & ((\FetchDecoder|memData~6_combout ))))) ) ) )

	.dataa(!\Controller|Selector9~4_combout ),
	.datab(!\Datapath|IMMmux|y[4]~23_combout ),
	.datac(!\FetchDecoder|memData~6_combout ),
	.datad(!\Datapath|bus|Mux11~0_combout ),
	.datae(!\Datapath|bus|Mux11~2_combout ),
	.dataf(!\Datapath|bus|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux11~3 .extended_lut = "off";
defparam \Datapath|bus|Mux11~3 .lut_mask = 64'h220A225F770A775F;
defparam \Datapath|bus|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N39
cyclonev_lcell_comb \Datapath|bus|Mux11~4 (
// Equation(s):
// \Datapath|bus|Mux11~4_combout  = ( \Datapath|pc|pcAddress [4] & ( \Datapath|bus|Mux11~3_combout  & ( (!\Datapath|bus|Mux15~2_combout ) # ((\Datapath|regFile|rd2[4]~6_combout  & !\Datapath|bus|Mux15~3_combout )) ) ) ) # ( !\Datapath|pc|pcAddress [4] & ( 
// \Datapath|bus|Mux11~3_combout  & ( (!\Datapath|bus|Mux15~3_combout  & ((!\Datapath|bus|Mux15~2_combout ) # (\Datapath|regFile|rd2[4]~6_combout ))) ) ) ) # ( \Datapath|pc|pcAddress [4] & ( !\Datapath|bus|Mux11~3_combout  & ( (!\Datapath|bus|Mux15~2_combout 
//  & ((\Datapath|bus|Mux15~3_combout ))) # (\Datapath|bus|Mux15~2_combout  & (\Datapath|regFile|rd2[4]~6_combout  & !\Datapath|bus|Mux15~3_combout )) ) ) ) # ( !\Datapath|pc|pcAddress [4] & ( !\Datapath|bus|Mux11~3_combout  & ( 
// (\Datapath|regFile|rd2[4]~6_combout  & (\Datapath|bus|Mux15~2_combout  & !\Datapath|bus|Mux15~3_combout )) ) ) )

	.dataa(!\Datapath|regFile|rd2[4]~6_combout ),
	.datab(gnd),
	.datac(!\Datapath|bus|Mux15~2_combout ),
	.datad(!\Datapath|bus|Mux15~3_combout ),
	.datae(!\Datapath|pc|pcAddress [4]),
	.dataf(!\Datapath|bus|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux11~4 .extended_lut = "off";
defparam \Datapath|bus|Mux11~4 .lut_mask = 64'h050005F0F500F5F0;
defparam \Datapath|bus|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022800048A0208A1486229142C11";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N6
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux11~4_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & ((\exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \exmem|dataOut1[4]~5 (
// Equation(s):
// \exmem|dataOut1[4]~5_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & 
// ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[4]~5 .extended_lut = "off";
defparam \exmem|dataOut1[4]~5 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \exmem|dataOut1[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N27
cyclonev_lcell_comb \FetchDecoder|instruction~5 (
// Equation(s):
// \FetchDecoder|instruction~5_combout  = ( \exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( (!\exmem|Equal0~7_combout  & (\exmem|dataOut1[4]~5_combout )) # (\exmem|Equal0~7_combout  & ((\switches[4]~input_o ))) ) ) ) # ( 
// !\exmem|Equal0~6_combout  & ( \Controller|Decoder1~7_combout  & ( \exmem|dataOut1[4]~5_combout  ) ) ) # ( \exmem|Equal0~6_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~5_combout  ) ) ) # ( !\exmem|Equal0~6_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~5_combout  ) ) )

	.dataa(!\FetchDecoder|instruction~5_combout ),
	.datab(!\exmem|dataOut1[4]~5_combout ),
	.datac(!\exmem|Equal0~7_combout ),
	.datad(!\switches[4]~input_o ),
	.datae(!\exmem|Equal0~6_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~5 .extended_lut = "off";
defparam \FetchDecoder|instruction~5 .lut_mask = 64'h555555553333303F;
defparam \FetchDecoder|instruction~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \InstructionDecoder|regAddA[1]~0 (
// Equation(s):
// \InstructionDecoder|regAddA[1]~0_combout  = ( \FetchDecoder|instruction~6_combout  & ( \FetchDecoder|instruction~5_combout  & ( !\FetchDecoder|instruction~1_combout  ) ) ) # ( !\FetchDecoder|instruction~6_combout  & ( \FetchDecoder|instruction~5_combout  
// & ( !\FetchDecoder|instruction~1_combout  ) ) ) # ( \FetchDecoder|instruction~6_combout  & ( !\FetchDecoder|instruction~5_combout  & ( !\FetchDecoder|instruction~1_combout  ) ) ) # ( !\FetchDecoder|instruction~6_combout  & ( 
// !\FetchDecoder|instruction~5_combout  & ( (!\FetchDecoder|instruction~1_combout ) # ((!\FetchDecoder|instruction~4_combout  & (!\FetchDecoder|instruction~3_combout  & \FetchDecoder|instruction~2_combout ))) ) ) )

	.dataa(!\FetchDecoder|instruction~4_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~3_combout ),
	.datad(!\FetchDecoder|instruction~2_combout ),
	.datae(!\FetchDecoder|instruction~6_combout ),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[1]~0 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[1]~0 .lut_mask = 64'hCCECCCCCCCCCCCCC;
defparam \InstructionDecoder|regAddA[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \InstructionDecoder|regAddA[0]~1 (
// Equation(s):
// \InstructionDecoder|regAddA[0]~1_combout  = ( \InstructionDecoder|regAddA[1]~0_combout  & ( (\FetchDecoder|instruction~0_combout  & \InstructionDecoder|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FetchDecoder|instruction~0_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[0]~1 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[0]~1 .lut_mask = 64'h00000000000F000F;
defparam \InstructionDecoder|regAddA[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N34
dffeas \Datapath|regFile|RAM~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~15 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N18
cyclonev_lcell_comb \Datapath|regFile|RAM~256 (
// Equation(s):
// \Datapath|regFile|RAM~256_combout  = ( \Datapath|regFile|RAM~15_q  & ( \Datapath|regFile|RAM~47_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~31_q )) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~63_q )))) ) ) ) # ( !\Datapath|regFile|RAM~15_q  & ( \Datapath|regFile|RAM~47_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (\InstructionDecoder|regAddA[1]~2_combout )) # 
// (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~31_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~63_q ))))) ) ) ) # ( \Datapath|regFile|RAM~15_q  & ( 
// !\Datapath|regFile|RAM~47_q  & ( (!\InstructionDecoder|regAddA[0]~1_combout  & (!\InstructionDecoder|regAddA[1]~2_combout )) # (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & (\Datapath|regFile|RAM~31_q )) # 
// (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~63_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~15_q  & ( !\Datapath|regFile|RAM~47_q  & ( (\InstructionDecoder|regAddA[0]~1_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & 
// (\Datapath|regFile|RAM~31_q )) # (\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~63_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[0]~1_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\Datapath|regFile|RAM~31_q ),
	.datad(!\Datapath|regFile|RAM~63_q ),
	.datae(!\Datapath|regFile|RAM~15_q ),
	.dataf(!\Datapath|regFile|RAM~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~256 .extended_lut = "off";
defparam \Datapath|regFile|RAM~256 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Datapath|regFile|RAM~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N39
cyclonev_lcell_comb \Datapath|regFile|RAM~260 (
// Equation(s):
// \Datapath|regFile|RAM~260_combout  = ( \Datapath|regFile|RAM~258_combout  & ( \Datapath|regFile|RAM~257_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~256_combout ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~259_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~258_combout  & ( \Datapath|regFile|RAM~257_combout  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~256_combout  & (!\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # 
// (\Datapath|regFile|RAM~259_combout )))) ) ) ) # ( \Datapath|regFile|RAM~258_combout  & ( !\Datapath|regFile|RAM~257_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # 
// (\Datapath|regFile|RAM~256_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~259_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~258_combout  & ( 
// !\Datapath|regFile|RAM~257_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~256_combout  & (!\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~259_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~256_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~259_combout ),
	.datae(!\Datapath|regFile|RAM~258_combout ),
	.dataf(!\Datapath|regFile|RAM~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~260 .extended_lut = "off";
defparam \Datapath|regFile|RAM~260 .lut_mask = 64'h40434C4F70737C7F;
defparam \Datapath|regFile|RAM~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  = ( \Datapath|regFile|RAM~260_combout  & ( (\Controller|currentstate [6] & (\Controller|Decoder1~0_combout  & (\Controller|Decoder1~1_combout  & \Datapath|regFile|WideOr0~combout ))) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Controller|Decoder1~0_combout ),
	.datac(!\Controller|Decoder1~1_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .lut_mask = 64'h0000000000010001;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout  = ( \TopMultiplexer|y~0_combout  & ( (!\TopMultiplexer|y~1_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TopMultiplexer|y~1_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\TopMultiplexer|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  & \exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & 
// ((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000089802AA2601026AA060984C00F3";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux2~6_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & 
// ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h4747474700CC33FF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N18
cyclonev_lcell_comb \exmem|dataOut1[13]~8 (
// Equation(s):
// \exmem|dataOut1[13]~8_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[13]~8 .extended_lut = "off";
defparam \exmem|dataOut1[13]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \exmem|dataOut1[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \FetchDecoder|instruction~8 (
// Equation(s):
// \FetchDecoder|instruction~8_combout  = ( \FetchDecoder|instruction~16_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[13]~8_combout  & ((!\exmem|Equal0~0_combout ) # (!\exmem|Equal0~7_combout ))) ) ) ) # ( 
// !\FetchDecoder|instruction~16_combout  & ( \Controller|Decoder1~7_combout  & ( \exmem|dataOut1[13]~8_combout  ) ) ) # ( \FetchDecoder|instruction~16_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~8_combout  ) ) ) # ( 
// !\FetchDecoder|instruction~16_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~8_combout  ) ) )

	.dataa(!\exmem|Equal0~0_combout ),
	.datab(!\exmem|dataOut1[13]~8_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\FetchDecoder|instruction~16_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~8 .extended_lut = "off";
defparam \FetchDecoder|instruction~8 .lut_mask = 64'h0F0F0F0F33333322;
defparam \FetchDecoder|instruction~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N9
cyclonev_lcell_comb \InstructionDecoder|regAddB[3]~1 (
// Equation(s):
// \InstructionDecoder|regAddB[3]~1_combout  = ( !\FetchDecoder|instruction~8_combout  & ( (\FetchDecoder|instruction~4_combout  & !\FetchDecoder|instruction~7_combout ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~7_combout ),
	.datad(gnd),
	.datae(!\FetchDecoder|instruction~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddB[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddB[3]~1 .extended_lut = "off";
defparam \InstructionDecoder|regAddB[3]~1 .lut_mask = 64'h3030000030300000;
defparam \InstructionDecoder|regAddB[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \Datapath|regFile|WideOr1 (
// Equation(s):
// \Datapath|regFile|WideOr1~combout  = ( \FetchDecoder|instruction~13_combout  & ( \FetchDecoder|instruction~15_combout  & ( (\InstructionDecoder|regAddB[3]~1_combout  & !\InstructionDecoder|regAddB[3]~0_combout ) ) ) ) # ( 
// !\FetchDecoder|instruction~13_combout  & ( \FetchDecoder|instruction~15_combout  & ( (\InstructionDecoder|regAddB[3]~1_combout  & !\InstructionDecoder|regAddB[3]~0_combout ) ) ) ) # ( \FetchDecoder|instruction~13_combout  & ( 
// !\FetchDecoder|instruction~15_combout  & ( (\InstructionDecoder|regAddB[3]~1_combout  & !\InstructionDecoder|regAddB[3]~0_combout ) ) ) ) # ( !\FetchDecoder|instruction~13_combout  & ( !\FetchDecoder|instruction~15_combout  & ( 
// (!\InstructionDecoder|regAddB[3]~1_combout  & (!\FetchDecoder|instruction~12_combout  & ((!\FetchDecoder|instruction~14_combout )))) # (\InstructionDecoder|regAddB[3]~1_combout  & ((!\InstructionDecoder|regAddB[3]~0_combout ) # 
// ((!\FetchDecoder|instruction~12_combout  & !\FetchDecoder|instruction~14_combout )))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~1_combout ),
	.datab(!\FetchDecoder|instruction~12_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datad(!\FetchDecoder|instruction~14_combout ),
	.datae(!\FetchDecoder|instruction~13_combout ),
	.dataf(!\FetchDecoder|instruction~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|WideOr1 .extended_lut = "off";
defparam \Datapath|regFile|WideOr1 .lut_mask = 64'hDC50505050505050;
defparam \Datapath|regFile|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N41
dffeas \Datapath|regFile|RAM~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~85 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~326 (
// Equation(s):
// \Datapath|regFile|RAM~326_combout  = ( \Datapath|regFile|RAM~21_q  & ( \Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout ) # ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~85_q )) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((\Datapath|regFile|RAM~213_q )))) ) ) ) # ( !\Datapath|regFile|RAM~21_q  & ( \Datapath|regFile|RAM~149_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & 
// (\Datapath|regFile|RAM~85_q ))) # (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~213_q )))) ) ) ) # ( \Datapath|regFile|RAM~21_q  & ( !\Datapath|regFile|RAM~149_q  & ( 
// (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~85_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~213_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~21_q  & ( !\Datapath|regFile|RAM~149_q  & ( (\InstructionDecoder|regAddB[2]~2_combout  & ((!\InstructionDecoder|regAddB[3]~3_combout  & (\Datapath|regFile|RAM~85_q )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((\Datapath|regFile|RAM~213_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~85_q ),
	.datad(!\Datapath|regFile|RAM~213_q ),
	.datae(!\Datapath|regFile|RAM~21_q ),
	.dataf(!\Datapath|regFile|RAM~149_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~326 .extended_lut = "off";
defparam \Datapath|regFile|RAM~326 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Datapath|regFile|RAM~326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N50
dffeas \Datapath|regFile|RAM~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~229 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N10
dffeas \Datapath|regFile|RAM~101DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~101DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~101DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~101DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~327 (
// Equation(s):
// \Datapath|regFile|RAM~327_combout  = ( \Datapath|regFile|RAM~101DUPLICATE_q  & ( \Datapath|regFile|RAM~37_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~165_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~229_q )))) ) ) ) # ( !\Datapath|regFile|RAM~101DUPLICATE_q  & ( \Datapath|regFile|RAM~37_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout 
// )) # (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~165_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~229_q ))))) ) ) ) # ( 
// \Datapath|regFile|RAM~101DUPLICATE_q  & ( !\Datapath|regFile|RAM~37_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout )) # (\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~165_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~229_q ))))) ) ) ) # ( !\Datapath|regFile|RAM~101DUPLICATE_q  & ( !\Datapath|regFile|RAM~37_q  & ( 
// (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~165_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~229_q ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~165_q ),
	.datad(!\Datapath|regFile|RAM~229_q ),
	.datae(!\Datapath|regFile|RAM~101DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~37_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~327 .extended_lut = "off";
defparam \Datapath|regFile|RAM~327 .lut_mask = 64'h041526378C9DAEBF;
defparam \Datapath|regFile|RAM~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \Datapath|regFile|RAM~328 (
// Equation(s):
// \Datapath|regFile|RAM~328_combout  = ( \Datapath|regFile|RAM~245_q  & ( \Datapath|regFile|RAM~53_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~117_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~181_q )) # (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~245_q  & ( \Datapath|regFile|RAM~53_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & 
// ((!\InstructionDecoder|regAddB[2]~2_combout ) # ((\Datapath|regFile|RAM~117_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~181_q ))) ) ) ) # ( \Datapath|regFile|RAM~245_q  & ( 
// !\Datapath|regFile|RAM~53_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~117_q )))) # (\InstructionDecoder|regAddB[3]~3_combout  & (((\Datapath|regFile|RAM~181_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~245_q  & ( !\Datapath|regFile|RAM~53_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout  & (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~117_q )))) # 
// (\InstructionDecoder|regAddB[3]~3_combout  & (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~181_q ))) ) ) )

	.dataa(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\Datapath|regFile|RAM~181_q ),
	.datad(!\Datapath|regFile|RAM~117_q ),
	.datae(!\Datapath|regFile|RAM~245_q ),
	.dataf(!\Datapath|regFile|RAM~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~328 .extended_lut = "off";
defparam \Datapath|regFile|RAM~328 .lut_mask = 64'h042615378CAE9DBF;
defparam \Datapath|regFile|RAM~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \Datapath|regFile|RAM~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~133 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \Datapath|regFile|RAM~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~403_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~197 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \Datapath|regFile|RAM~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~5 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \Datapath|regFile|RAM~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~69 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \Datapath|regFile|RAM~325 (
// Equation(s):
// \Datapath|regFile|RAM~325_combout  = ( \Datapath|regFile|RAM~5_q  & ( \Datapath|regFile|RAM~69_q  & ( (!\InstructionDecoder|regAddB[3]~3_combout ) # ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~133_q )) # 
// (\InstructionDecoder|regAddB[2]~2_combout  & ((\Datapath|regFile|RAM~197_q )))) ) ) ) # ( !\Datapath|regFile|RAM~5_q  & ( \Datapath|regFile|RAM~69_q  & ( (!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~133_q  & 
// (\InstructionDecoder|regAddB[3]~3_combout ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout ) # (\Datapath|regFile|RAM~197_q )))) ) ) ) # ( \Datapath|regFile|RAM~5_q  & ( !\Datapath|regFile|RAM~69_q  & ( 
// (!\InstructionDecoder|regAddB[2]~2_combout  & (((!\InstructionDecoder|regAddB[3]~3_combout )) # (\Datapath|regFile|RAM~133_q ))) # (\InstructionDecoder|regAddB[2]~2_combout  & (((\InstructionDecoder|regAddB[3]~3_combout  & \Datapath|regFile|RAM~197_q )))) 
// ) ) ) # ( !\Datapath|regFile|RAM~5_q  & ( !\Datapath|regFile|RAM~69_q  & ( (\InstructionDecoder|regAddB[3]~3_combout  & ((!\InstructionDecoder|regAddB[2]~2_combout  & (\Datapath|regFile|RAM~133_q )) # (\InstructionDecoder|regAddB[2]~2_combout  & 
// ((\Datapath|regFile|RAM~197_q ))))) ) ) )

	.dataa(!\Datapath|regFile|RAM~133_q ),
	.datab(!\InstructionDecoder|regAddB[2]~2_combout ),
	.datac(!\InstructionDecoder|regAddB[3]~3_combout ),
	.datad(!\Datapath|regFile|RAM~197_q ),
	.datae(!\Datapath|regFile|RAM~5_q ),
	.dataf(!\Datapath|regFile|RAM~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~325 .extended_lut = "off";
defparam \Datapath|regFile|RAM~325 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Datapath|regFile|RAM~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~329 (
// Equation(s):
// \Datapath|regFile|RAM~329_combout  = ( \Datapath|regFile|RAM~328_combout  & ( \Datapath|regFile|RAM~325_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~327_combout )))) # 
// (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~326_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~328_combout  & ( \Datapath|regFile|RAM~325_combout  & ( 
// (!\InstructionDecoder|regAddB[0]~4_combout  & (((!\InstructionDecoder|regAddB[1]~5_combout ) # (\Datapath|regFile|RAM~327_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~326_combout  & 
// ((!\InstructionDecoder|regAddB[1]~5_combout )))) ) ) ) # ( \Datapath|regFile|RAM~328_combout  & ( !\Datapath|regFile|RAM~325_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~327_combout  & 
// \InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (((\InstructionDecoder|regAddB[1]~5_combout )) # (\Datapath|regFile|RAM~326_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~328_combout  & ( 
// !\Datapath|regFile|RAM~325_combout  & ( (!\InstructionDecoder|regAddB[0]~4_combout  & (((\Datapath|regFile|RAM~327_combout  & \InstructionDecoder|regAddB[1]~5_combout )))) # (\InstructionDecoder|regAddB[0]~4_combout  & (\Datapath|regFile|RAM~326_combout  
// & ((!\InstructionDecoder|regAddB[1]~5_combout )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~326_combout ),
	.datab(!\InstructionDecoder|regAddB[0]~4_combout ),
	.datac(!\Datapath|regFile|RAM~327_combout ),
	.datad(!\InstructionDecoder|regAddB[1]~5_combout ),
	.datae(!\Datapath|regFile|RAM~328_combout ),
	.dataf(!\Datapath|regFile|RAM~325_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~329 .extended_lut = "off";
defparam \Datapath|regFile|RAM~329 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Datapath|regFile|RAM~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \Datapath|regFile|rd2[5]~4 (
// Equation(s):
// \Datapath|regFile|rd2[5]~4_combout  = ( \Datapath|regFile|RAM~329_combout  & ( !\Datapath|regFile|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Datapath|regFile|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\Datapath|regFile|RAM~329_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|rd2[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|rd2[5]~4 .extended_lut = "off";
defparam \Datapath|regFile|rd2[5]~4 .lut_mask = 64'h00000000FF00FF00;
defparam \Datapath|regFile|rd2[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \FetchDecoder|memData~7 (
// Equation(s):
// \FetchDecoder|memData~7_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|Equal0~7_combout  & ( \FetchDecoder|memData~7_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( \exmem|Equal0~7_combout  & ( (!\exmem|Equal0~6_combout  & 
// (\exmem|dataOut1[5]~6_combout )) # (\exmem|Equal0~6_combout  & ((\switches[5]~input_o ))) ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|Equal0~7_combout  & ( \FetchDecoder|memData~7_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  & ( 
// !\exmem|Equal0~7_combout  & ( \exmem|dataOut1[5]~6_combout  ) ) )

	.dataa(!\FetchDecoder|memData~7_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\exmem|dataOut1[5]~6_combout ),
	.datad(!\switches[5]~input_o ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|memData~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|memData~7 .extended_lut = "off";
defparam \FetchDecoder|memData~7 .lut_mask = 64'h0F0F55550C3F5555;
defparam \FetchDecoder|memData~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \Datapath|bus|Mux10~1 (
// Equation(s):
// \Datapath|bus|Mux10~1_combout  = ( \Datapath|regFile|rd2[5]~4_combout  & ( \Datapath|ALu|Add0~29_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector14~0_combout ) # (!\Controller|Selector13~1_combout  $ 
// (!\Datapath|IMMmux|y[5]~24_combout ))) ) ) ) # ( !\Datapath|regFile|rd2[5]~4_combout  & ( \Datapath|ALu|Add0~29_sumout  & ( (!\Controller|Selector11~1_combout ) # ((!\Controller|Selector13~1_combout  & ((!\Controller|Selector14~0_combout ))) # 
// (\Controller|Selector13~1_combout  & (\Datapath|IMMmux|y[5]~24_combout ))) ) ) ) # ( \Datapath|regFile|rd2[5]~4_combout  & ( !\Datapath|ALu|Add0~29_sumout  & ( (\Controller|Selector11~1_combout  & (!\Controller|Selector13~1_combout  $ 
// (((!\Datapath|IMMmux|y[5]~24_combout ) # (!\Controller|Selector14~0_combout ))))) ) ) ) # ( !\Datapath|regFile|rd2[5]~4_combout  & ( !\Datapath|ALu|Add0~29_sumout  & ( (\Controller|Selector13~1_combout  & (\Controller|Selector11~1_combout  & 
// \Datapath|IMMmux|y[5]~24_combout )) ) ) )

	.dataa(!\Controller|Selector13~1_combout ),
	.datab(!\Controller|Selector11~1_combout ),
	.datac(!\Datapath|IMMmux|y[5]~24_combout ),
	.datad(!\Controller|Selector14~0_combout ),
	.datae(!\Datapath|regFile|rd2[5]~4_combout ),
	.dataf(!\Datapath|ALu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux10~1 .extended_lut = "off";
defparam \Datapath|bus|Mux10~1 .lut_mask = 64'h01011112EFCDFFDE;
defparam \Datapath|bus|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Datapath|bus|Mux10~0 (
// Equation(s):
// \Datapath|bus|Mux10~0_combout  = ( \Datapath|shift|ShiftLeft0~10_combout  & ( \Datapath|ALu|resmul [5] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & ((!\Datapath|IMMmux|y[2]~3_combout ) # (\Datapath|shift|ShiftLeft0~8_combout 
// )))) ) ) ) # ( !\Datapath|shift|ShiftLeft0~10_combout  & ( \Datapath|ALu|resmul [5] & ( (!\Controller|WideOr19~1_combout ) # ((\Datapath|bus|Mux3~1_combout  & (\Datapath|IMMmux|y[2]~3_combout  & \Datapath|shift|ShiftLeft0~8_combout ))) ) ) ) # ( 
// \Datapath|shift|ShiftLeft0~10_combout  & ( !\Datapath|ALu|resmul [5] & ( (\Datapath|bus|Mux3~1_combout  & (\Controller|WideOr19~1_combout  & ((!\Datapath|IMMmux|y[2]~3_combout ) # (\Datapath|shift|ShiftLeft0~8_combout )))) ) ) ) # ( 
// !\Datapath|shift|ShiftLeft0~10_combout  & ( !\Datapath|ALu|resmul [5] & ( (\Datapath|bus|Mux3~1_combout  & (\Controller|WideOr19~1_combout  & (\Datapath|IMMmux|y[2]~3_combout  & \Datapath|shift|ShiftLeft0~8_combout ))) ) ) )

	.dataa(!\Datapath|bus|Mux3~1_combout ),
	.datab(!\Controller|WideOr19~1_combout ),
	.datac(!\Datapath|IMMmux|y[2]~3_combout ),
	.datad(!\Datapath|shift|ShiftLeft0~8_combout ),
	.datae(!\Datapath|shift|ShiftLeft0~10_combout ),
	.dataf(!\Datapath|ALu|resmul [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux10~0 .extended_lut = "off";
defparam \Datapath|bus|Mux10~0 .lut_mask = 64'h00011011CCCDDCDD;
defparam \Datapath|bus|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \Datapath|bus|Mux10~2 (
// Equation(s):
// \Datapath|bus|Mux10~2_combout  = ( \Datapath|bus|Mux10~1_combout  & ( \Datapath|bus|Mux10~0_combout  & ( ((!\Datapath|bus|Mux11~0_combout  & ((\Datapath|IMMmux|y[5]~24_combout ))) # (\Datapath|bus|Mux11~0_combout  & (\FetchDecoder|memData~7_combout ))) # 
// (\Controller|Selector9~4_combout ) ) ) ) # ( !\Datapath|bus|Mux10~1_combout  & ( \Datapath|bus|Mux10~0_combout  & ( (!\Datapath|bus|Mux11~0_combout  & (((\Controller|Selector9~4_combout ) # (\Datapath|IMMmux|y[5]~24_combout )))) # 
// (\Datapath|bus|Mux11~0_combout  & (\FetchDecoder|memData~7_combout  & ((!\Controller|Selector9~4_combout )))) ) ) ) # ( \Datapath|bus|Mux10~1_combout  & ( !\Datapath|bus|Mux10~0_combout  & ( (!\Datapath|bus|Mux11~0_combout  & 
// (((\Datapath|IMMmux|y[5]~24_combout  & !\Controller|Selector9~4_combout )))) # (\Datapath|bus|Mux11~0_combout  & (((\Controller|Selector9~4_combout )) # (\FetchDecoder|memData~7_combout ))) ) ) ) # ( !\Datapath|bus|Mux10~1_combout  & ( 
// !\Datapath|bus|Mux10~0_combout  & ( (!\Controller|Selector9~4_combout  & ((!\Datapath|bus|Mux11~0_combout  & ((\Datapath|IMMmux|y[5]~24_combout ))) # (\Datapath|bus|Mux11~0_combout  & (\FetchDecoder|memData~7_combout )))) ) ) )

	.dataa(!\FetchDecoder|memData~7_combout ),
	.datab(!\Datapath|IMMmux|y[5]~24_combout ),
	.datac(!\Datapath|bus|Mux11~0_combout ),
	.datad(!\Controller|Selector9~4_combout ),
	.datae(!\Datapath|bus|Mux10~1_combout ),
	.dataf(!\Datapath|bus|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux10~2 .extended_lut = "off";
defparam \Datapath|bus|Mux10~2 .lut_mask = 64'h3500350F35F035FF;
defparam \Datapath|bus|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \Datapath|bus|Mux10~3 (
// Equation(s):
// \Datapath|bus|Mux10~3_combout  = ( \Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux10~2_combout  & ( (\Datapath|pc|pcAddress [5] & !\Datapath|bus|Mux15~2_combout ) ) ) ) # ( !\Datapath|bus|Mux15~3_combout  & ( \Datapath|bus|Mux10~2_combout  & ( 
// (!\Datapath|bus|Mux15~2_combout ) # (\Datapath|regFile|rd2[5]~4_combout ) ) ) ) # ( \Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux10~2_combout  & ( (\Datapath|pc|pcAddress [5] & !\Datapath|bus|Mux15~2_combout ) ) ) ) # ( 
// !\Datapath|bus|Mux15~3_combout  & ( !\Datapath|bus|Mux10~2_combout  & ( (\Datapath|regFile|rd2[5]~4_combout  & \Datapath|bus|Mux15~2_combout ) ) ) )

	.dataa(!\Datapath|regFile|rd2[5]~4_combout ),
	.datab(!\Datapath|pc|pcAddress [5]),
	.datac(!\Datapath|bus|Mux15~2_combout ),
	.datad(gnd),
	.datae(!\Datapath|bus|Mux15~3_combout ),
	.dataf(!\Datapath|bus|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|bus|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|bus|Mux10~3 .extended_lut = "off";
defparam \Datapath|bus|Mux10~3 .lut_mask = 64'h05053030F5F53030;
defparam \Datapath|bus|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002180055060010600087180C36C40";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// ( \exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux10~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (\exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N12
cyclonev_lcell_comb \exmem|dataOut1[5]~6 (
// Equation(s):
// \exmem|dataOut1[5]~6_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[5]~6 .extended_lut = "off";
defparam \exmem|dataOut1[5]~6 .lut_mask = 64'h333333330F0F0F0F;
defparam \exmem|dataOut1[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \FetchDecoder|instruction~6 (
// Equation(s):
// \FetchDecoder|instruction~6_combout  = ( \Controller|Decoder1~7_combout  & ( \switches[5]~input_o  & ( ((\exmem|Equal0~7_combout  & \exmem|Equal0~6_combout )) # (\exmem|dataOut1[5]~6_combout ) ) ) ) # ( !\Controller|Decoder1~7_combout  & ( 
// \switches[5]~input_o  & ( \FetchDecoder|instruction~6_combout  ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\switches[5]~input_o  & ( (\exmem|dataOut1[5]~6_combout  & ((!\exmem|Equal0~7_combout ) # (!\exmem|Equal0~6_combout ))) ) ) ) # ( 
// !\Controller|Decoder1~7_combout  & ( !\switches[5]~input_o  & ( \FetchDecoder|instruction~6_combout  ) ) )

	.dataa(!\exmem|Equal0~7_combout ),
	.datab(!\FetchDecoder|instruction~6_combout ),
	.datac(!\exmem|dataOut1[5]~6_combout ),
	.datad(!\exmem|Equal0~6_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\switches[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~6 .extended_lut = "off";
defparam \FetchDecoder|instruction~6 .lut_mask = 64'h33330F0A33330F5F;
defparam \FetchDecoder|instruction~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \InstructionDecoder|flagOp[0]~0 (
// Equation(s):
// \InstructionDecoder|flagOp[0]~0_combout  = ( !\FetchDecoder|instruction~5_combout  & ( !\FetchDecoder|instruction~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FetchDecoder|instruction~6_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[0]~0 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[0]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \InstructionDecoder|flagOp[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N48
cyclonev_lcell_comb \InstructionDecoder|flagOp[2]~6 (
// Equation(s):
// \InstructionDecoder|flagOp[2]~6_combout  = ( \InstructionDecoder|flagOp[0]~1_combout  & ( \InstructionDecoder|regAddB[3]~0_combout  & ( (\InstructionDecoder|flagOp[0]~0_combout  & (\FetchDecoder|instruction~4_combout  & 
// \InstructionDecoder|Equal0~0_combout )) ) ) ) # ( \InstructionDecoder|flagOp[0]~1_combout  & ( !\InstructionDecoder|regAddB[3]~0_combout  & ( (\FetchDecoder|instruction~4_combout  & (\InstructionDecoder|Equal0~0_combout  & 
// ((\FetchDecoder|instruction~14_combout ) # (\InstructionDecoder|flagOp[0]~0_combout )))) ) ) ) # ( !\InstructionDecoder|flagOp[0]~1_combout  & ( !\InstructionDecoder|regAddB[3]~0_combout  & ( (\FetchDecoder|instruction~4_combout  & 
// (\FetchDecoder|instruction~14_combout  & \InstructionDecoder|Equal0~0_combout )) ) ) )

	.dataa(!\InstructionDecoder|flagOp[0]~0_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~14_combout ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|flagOp[0]~1_combout ),
	.dataf(!\InstructionDecoder|regAddB[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|flagOp[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|flagOp[2]~6 .extended_lut = "off";
defparam \InstructionDecoder|flagOp[2]~6 .lut_mask = 64'h0003001300000011;
defparam \InstructionDecoder|flagOp[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~9 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~9_combout  = (\InstructionDecoder|flagOp[2]~6_combout  & \InstructionDecoder|flagOp[3]~5_combout )

	.dataa(gnd),
	.datab(!\InstructionDecoder|flagOp[2]~6_combout ),
	.datac(gnd),
	.datad(!\InstructionDecoder|flagOp[3]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~9 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~9 .lut_mask = 64'h0033003300330033;
defparam \Datapath|pc|pcAddress[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~12 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~12_combout  = ( !\Controller|WideOr22~1_combout  & ( \Controller|Decoder1~6_combout  ) ) # ( !\Controller|WideOr22~1_combout  & ( !\Controller|Decoder1~6_combout  & ( ((!\Datapath|pc|pcAddress[15]~9_combout  & 
// ((\Datapath|pc|pcAddress[15]~7_combout ) # (\Datapath|pc|pcAddress[15]~8_combout )))) # (\Datapath|pc|pcAddress[15]~11_combout ) ) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~9_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~8_combout ),
	.datac(!\Datapath|pc|pcAddress[15]~11_combout ),
	.datad(!\Datapath|pc|pcAddress[15]~7_combout ),
	.datae(!\Controller|WideOr22~1_combout ),
	.dataf(!\Controller|Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~12 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~12 .lut_mask = 64'h2FAF0000FFFF0000;
defparam \Datapath|pc|pcAddress[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N36
cyclonev_lcell_comb \Datapath|pc|Add1~61 (
// Equation(s):
// \Datapath|pc|Add1~61_sumout  = SUM(( \Datapath|pc|pcAddress [12] ) + ( GND ) + ( \Datapath|pc|Add1~58  ))
// \Datapath|pc|Add1~62  = CARRY(( \Datapath|pc|pcAddress [12] ) + ( GND ) + ( \Datapath|pc|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~61_sumout ),
	.cout(\Datapath|pc|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~61 .extended_lut = "off";
defparam \Datapath|pc|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \Datapath|pc|Add0~61 (
// Equation(s):
// \Datapath|pc|Add0~61_sumout  = SUM(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|pcAddress [12] ) + ( \Datapath|pc|Add0~58  ))
// \Datapath|pc|Add0~62  = CARRY(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & ((\FetchDecoder|instruction~3_combout 
// )))) ) + ( \Datapath|pc|pcAddress [12] ) + ( \Datapath|pc|Add0~58  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [12]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~61_sumout ),
	.cout(\Datapath|pc|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~61 .extended_lut = "off";
defparam \Datapath|pc|Add0~61 .lut_mask = 64'h0000FF0000000C2E;
defparam \Datapath|pc|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \Datapath|pc|pcAddress~39 (
// Equation(s):
// \Datapath|pc|pcAddress~39_combout  = ( \Datapath|pc|Add1~61_sumout  & ( \Datapath|pc|Add0~61_sumout  & ( ((!\Datapath|pc|pcAddress[15]~12_combout ) # ((\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~291_combout ))) # 
// (\Controller|Decoder1~6_combout ) ) ) ) # ( !\Datapath|pc|Add1~61_sumout  & ( \Datapath|pc|Add0~61_sumout  & ( (\Datapath|pc|pcAddress[15]~12_combout  & (((\Datapath|regFile|WideOr0~combout  & \Datapath|regFile|RAM~291_combout )) # 
// (\Controller|Decoder1~6_combout ))) ) ) ) # ( \Datapath|pc|Add1~61_sumout  & ( !\Datapath|pc|Add0~61_sumout  & ( (!\Datapath|pc|pcAddress[15]~12_combout ) # ((!\Controller|Decoder1~6_combout  & (\Datapath|regFile|WideOr0~combout  & 
// \Datapath|regFile|RAM~291_combout ))) ) ) ) # ( !\Datapath|pc|Add1~61_sumout  & ( !\Datapath|pc|Add0~61_sumout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|WideOr0~combout  & (\Datapath|regFile|RAM~291_combout  & 
// \Datapath|pc|pcAddress[15]~12_combout ))) ) ) )

	.dataa(!\Controller|Decoder1~6_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Datapath|regFile|RAM~291_combout ),
	.datad(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datae(!\Datapath|pc|Add1~61_sumout ),
	.dataf(!\Datapath|pc|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~39 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~39 .lut_mask = 64'h0002FF020057FF57;
defparam \Datapath|pc|pcAddress~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N50
dffeas \Datapath|pc|pcAddress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[12] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N39
cyclonev_lcell_comb \Datapath|pc|Add1~9 (
// Equation(s):
// \Datapath|pc|Add1~9_sumout  = SUM(( \Datapath|pc|pcAddress [13] ) + ( GND ) + ( \Datapath|pc|Add1~62  ))
// \Datapath|pc|Add1~10  = CARRY(( \Datapath|pc|pcAddress [13] ) + ( GND ) + ( \Datapath|pc|Add1~62  ))

	.dataa(!\Datapath|pc|pcAddress [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~9_sumout ),
	.cout(\Datapath|pc|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~9 .extended_lut = "off";
defparam \Datapath|pc|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath|pc|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \Datapath|pc|Add0~9 (
// Equation(s):
// \Datapath|pc|Add0~9_sumout  = SUM(( \Datapath|pc|pcAddress [13] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~62  ))
// \Datapath|pc|Add0~10  = CARRY(( \Datapath|pc|pcAddress [13] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~62  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\Datapath|pc|pcAddress [13]),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~9_sumout ),
	.cout(\Datapath|pc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~9 .extended_lut = "off";
defparam \Datapath|pc|Add0~9 .lut_mask = 64'h0000F3D1000000FF;
defparam \Datapath|pc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \Datapath|pc|pcAddress~19 (
// Equation(s):
// \Datapath|pc|pcAddress~19_combout  = ( \Datapath|regFile|RAM~270_combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & ((\Datapath|regFile|WideOr0~combout ))) # (\Controller|Decoder1~6_combout  & 
// (\Datapath|pc|Add0~9_sumout )) ) ) ) # ( !\Datapath|regFile|RAM~270_combout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (\Datapath|pc|Add0~9_sumout  & \Controller|Decoder1~6_combout ) ) ) ) # ( \Datapath|regFile|RAM~270_combout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~9_sumout  ) ) ) # ( !\Datapath|regFile|RAM~270_combout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~9_sumout  ) ) )

	.dataa(!\Datapath|pc|Add1~9_sumout ),
	.datab(!\Datapath|pc|Add0~9_sumout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|regFile|RAM~270_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~19 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~19 .lut_mask = 64'h55555555030303F3;
defparam \Datapath|pc|pcAddress~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \Datapath|pc|pcAddress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[13] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N42
cyclonev_lcell_comb \Datapath|pc|Add1~5 (
// Equation(s):
// \Datapath|pc|Add1~5_sumout  = SUM(( \Datapath|pc|pcAddress [14] ) + ( GND ) + ( \Datapath|pc|Add1~10  ))
// \Datapath|pc|Add1~6  = CARRY(( \Datapath|pc|pcAddress [14] ) + ( GND ) + ( \Datapath|pc|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~5_sumout ),
	.cout(\Datapath|pc|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~5 .extended_lut = "off";
defparam \Datapath|pc|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Datapath|pc|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \Datapath|pc|Add0~5 (
// Equation(s):
// \Datapath|pc|Add0~5_sumout  = SUM(( \Datapath|pc|pcAddress [14] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~10  ))
// \Datapath|pc|Add0~6  = CARRY(( \Datapath|pc|pcAddress [14] ) + ( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|Add0~10  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\Datapath|pc|pcAddress [14]),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~3_combout ),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~5_sumout ),
	.cout(\Datapath|pc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~5 .extended_lut = "off";
defparam \Datapath|pc|Add0~5 .lut_mask = 64'h0000F3D1000000FF;
defparam \Datapath|pc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \Datapath|pc|pcAddress~18 (
// Equation(s):
// \Datapath|pc|pcAddress~18_combout  = ( \Datapath|regFile|RAM~265_combout  & ( \Datapath|pc|Add0~5_sumout  & ( (!\Datapath|pc|pcAddress[15]~12_combout  & (\Datapath|pc|Add1~5_sumout )) # (\Datapath|pc|pcAddress[15]~12_combout  & 
// (((\Controller|Decoder1~6_combout ) # (\Datapath|regFile|WideOr0~combout )))) ) ) ) # ( !\Datapath|regFile|RAM~265_combout  & ( \Datapath|pc|Add0~5_sumout  & ( (!\Datapath|pc|pcAddress[15]~12_combout  & (\Datapath|pc|Add1~5_sumout )) # 
// (\Datapath|pc|pcAddress[15]~12_combout  & ((\Controller|Decoder1~6_combout ))) ) ) ) # ( \Datapath|regFile|RAM~265_combout  & ( !\Datapath|pc|Add0~5_sumout  & ( (!\Datapath|pc|pcAddress[15]~12_combout  & (\Datapath|pc|Add1~5_sumout )) # 
// (\Datapath|pc|pcAddress[15]~12_combout  & (((\Datapath|regFile|WideOr0~combout  & !\Controller|Decoder1~6_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~265_combout  & ( !\Datapath|pc|Add0~5_sumout  & ( (\Datapath|pc|Add1~5_sumout  & 
// !\Datapath|pc|pcAddress[15]~12_combout ) ) ) )

	.dataa(!\Datapath|pc|Add1~5_sumout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datae(!\Datapath|regFile|RAM~265_combout ),
	.dataf(!\Datapath|pc|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~18 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~18 .lut_mask = 64'h55005530550F553F;
defparam \Datapath|pc|pcAddress~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N14
dffeas \Datapath|pc|pcAddress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[14] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \TopMultiplexer|y~0 (
// Equation(s):
// \TopMultiplexer|y~0_combout  = ( \Datapath|pc|pcAddress [14] & ( \Datapath|regFile|RAM~265_combout  & ( ((\Controller|Decoder1~1_combout  & (!\Controller|currentstate [6] & \Controller|Decoder1~0_combout ))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|pc|pcAddress [14] & ( \Datapath|regFile|RAM~265_combout  & ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) ) # ( \Datapath|pc|pcAddress 
// [14] & ( !\Datapath|regFile|RAM~265_combout  & ( (\Controller|Decoder1~1_combout  & (!\Controller|currentstate [6] & \Controller|Decoder1~0_combout )) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|currentstate [6]),
	.datad(!\Controller|Decoder1~0_combout ),
	.datae(!\Datapath|pc|pcAddress [14]),
	.dataf(!\Datapath|regFile|RAM~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~0 .extended_lut = "off";
defparam \TopMultiplexer|y~0 .lut_mask = 64'h0000005033233373;
defparam \TopMultiplexer|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  = (\TopMultiplexer|y~1_combout  & (\TopMultiplexer|y~0_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ))

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~0_combout ),
	.datac(gnd),
	.datad(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .lut_mask = 64'h0011001100110011;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004188055062030635580188C40C51";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N39
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux8~3_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \exmem|dataOut1[7]~3 (
// Equation(s):
// \exmem|dataOut1[7]~3_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) # (\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[7]~3 .extended_lut = "off";
defparam \exmem|dataOut1[7]~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \exmem|dataOut1[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \FetchDecoder|instruction~18 (
// Equation(s):
// \FetchDecoder|instruction~18_combout  = ( \TopMultiplexer|y~14_combout  & ( \exmem|dataOut1[7]~3_combout  ) ) # ( !\TopMultiplexer|y~14_combout  & ( \exmem|dataOut1[7]~3_combout  & ( ((\TopMultiplexer|y~1_combout ) # (\switches[7]~input_o )) # 
// (\TopMultiplexer|y~13_combout ) ) ) ) # ( !\TopMultiplexer|y~14_combout  & ( !\exmem|dataOut1[7]~3_combout  & ( (!\TopMultiplexer|y~13_combout  & (\switches[7]~input_o  & !\TopMultiplexer|y~1_combout )) ) ) )

	.dataa(!\TopMultiplexer|y~13_combout ),
	.datab(!\switches[7]~input_o ),
	.datac(!\TopMultiplexer|y~1_combout ),
	.datad(gnd),
	.datae(!\TopMultiplexer|y~14_combout ),
	.dataf(!\exmem|dataOut1[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~18 .extended_lut = "off";
defparam \FetchDecoder|instruction~18 .lut_mask = 64'h202000007F7FFFFF;
defparam \FetchDecoder|instruction~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \FetchDecoder|instruction~3 (
// Equation(s):
// \FetchDecoder|instruction~3_combout  = ( \FetchDecoder|instruction~18_combout  & ( \Controller|Decoder1~7_combout  & ( ((\exmem|Equal0~6_combout  & !\TopMultiplexer|y~0_combout )) # (\exmem|dataOut1[7]~3_combout ) ) ) ) # ( 
// !\FetchDecoder|instruction~18_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[7]~3_combout  & ((!\exmem|Equal0~6_combout ) # (\TopMultiplexer|y~0_combout ))) ) ) ) # ( \FetchDecoder|instruction~18_combout  & ( 
// !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~3_combout  ) ) ) # ( !\FetchDecoder|instruction~18_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~3_combout  ) ) )

	.dataa(!\exmem|dataOut1[7]~3_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\FetchDecoder|instruction~3_combout ),
	.datad(!\TopMultiplexer|y~0_combout ),
	.datae(!\FetchDecoder|instruction~18_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~3 .extended_lut = "off";
defparam \FetchDecoder|instruction~3 .lut_mask = 64'h0F0F0F0F44557755;
defparam \FetchDecoder|instruction~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N15
cyclonev_lcell_comb \InstructionDecoder|regAddA[3]~4 (
// Equation(s):
// \InstructionDecoder|regAddA[3]~4_combout  = ( \InstructionDecoder|Equal0~0_combout  & ( \FetchDecoder|instruction~11_combout  & ( (!\FetchDecoder|instruction~1_combout ) # ((\InstructionDecoder|regAddA[1]~6_combout  & (!\FetchDecoder|instruction~3_combout 
//  & \FetchDecoder|instruction~2_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~6_combout ),
	.datab(!\FetchDecoder|instruction~3_combout ),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\FetchDecoder|instruction~2_combout ),
	.datae(!\InstructionDecoder|Equal0~0_combout ),
	.dataf(!\FetchDecoder|instruction~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[3]~4 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[3]~4 .lut_mask = 64'h000000000000F0F4;
defparam \InstructionDecoder|regAddA[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \Datapath|regFile|RAM~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~100 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N34
dffeas \Datapath|regFile|RAM~116DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~116DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~116DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~116DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \Datapath|regFile|RAM~440 (
// Equation(s):
// \Datapath|regFile|RAM~440_combout  = ( \Datapath|regFile|RAM~116DUPLICATE_q  & ( \Datapath|regFile|RAM~84_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) # 
// (\Datapath|regFile|RAM~100_q ) ) ) ) # ( !\Datapath|regFile|RAM~116DUPLICATE_q  & ( \Datapath|regFile|RAM~84_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~100_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~116DUPLICATE_q  & ( !\Datapath|regFile|RAM~84_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// ((!\InstructionDecoder|Equal0~0_combout )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~100_q ))) ) ) ) # ( 
// !\Datapath|regFile|RAM~116DUPLICATE_q  & ( !\Datapath|regFile|RAM~84_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~100_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & 
// (!\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~100_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~100_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~116DUPLICATE_q ),
	.dataf(!\Datapath|regFile|RAM~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~440 .extended_lut = "off";
defparam \Datapath|regFile|RAM~440 .lut_mask = 64'hEE0EEE1FFF0EFF1F;
defparam \Datapath|regFile|RAM~440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N43
dffeas \Datapath|regFile|RAM~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~68 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \Datapath|regFile|RAM~487 (
// Equation(s):
// \Datapath|regFile|RAM~487_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~68_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~68_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~68_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~440_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~100_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~100_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~100_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~440_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~100_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~440_combout ),
	.datag(!\Datapath|regFile|RAM~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~487 .extended_lut = "on";
defparam \Datapath|regFile|RAM~487 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~487 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~442 (
// Equation(s):
// \Datapath|regFile|RAM~442_combout  = ( \Datapath|regFile|RAM~228_q  & ( \Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # (((!\InstructionDecoder|Equal0~0_combout ) # (\Datapath|regFile|RAM~212_q )) # 
// (\InstructionDecoder|regAddA[1]~2_combout )) ) ) ) # ( !\Datapath|regFile|RAM~228_q  & ( \Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|regAddA[1]~2_combout )) # 
// (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|Equal0~0_combout ) # (\Datapath|regFile|RAM~212_q ))) # (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout 
// )))) ) ) ) # ( \Datapath|regFile|RAM~228_q  & ( !\Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # ((!\InstructionDecoder|regAddA[1]~2_combout  & \Datapath|regFile|RAM~212_q ))) ) ) 
// ) # ( !\Datapath|regFile|RAM~228_q  & ( !\Datapath|regFile|RAM~244_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout ) # (\Datapath|regFile|RAM~212_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datac(!\InstructionDecoder|Equal0~0_combout ),
	.datad(!\Datapath|regFile|RAM~212_q ),
	.datae(!\Datapath|regFile|RAM~228_q ),
	.dataf(!\Datapath|regFile|RAM~244_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~442 .extended_lut = "off";
defparam \Datapath|regFile|RAM~442 .lut_mask = 64'hC8CCFAFEC9CDFBFF;
defparam \Datapath|regFile|RAM~442 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \Datapath|regFile|RAM~479 (
// Equation(s):
// \Datapath|regFile|RAM~479_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~196_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  
// & (\Datapath|regFile|RAM~196_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~196_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~442_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~228_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~228_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~228_q )) # (\FetchDecoder|instruction~0_combout  & ((\Datapath|regFile|RAM~442_combout ))))))) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~228_q ),
	.datad(!\FetchDecoder|instruction~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~442_combout ),
	.datag(!\Datapath|regFile|RAM~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~479_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~479 .extended_lut = "on";
defparam \Datapath|regFile|RAM~479 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~479 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N7
dffeas \Datapath|regFile|RAM~164DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~400_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~164DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~164DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~164DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N34
dffeas \Datapath|regFile|RAM~148DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~148DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~148DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~148DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~441 (
// Equation(s):
// \Datapath|regFile|RAM~441_combout  = ( \Datapath|regFile|RAM~180_q  & ( \Datapath|regFile|RAM~148DUPLICATE_q  & ( ((!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout ))) # 
// (\Datapath|regFile|RAM~164DUPLICATE_q ) ) ) ) # ( !\Datapath|regFile|RAM~180_q  & ( \Datapath|regFile|RAM~148DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~164DUPLICATE_q  & 
// ((!\InstructionDecoder|regAddA[1]~0_combout ) # (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~180_q  & ( !\Datapath|regFile|RAM~148DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & 
// ((!\InstructionDecoder|regAddA[1]~0_combout ) # ((!\InstructionDecoder|Equal0~0_combout )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # 
// (\Datapath|regFile|RAM~164DUPLICATE_q ))) ) ) ) # ( !\Datapath|regFile|RAM~180_q  & ( !\Datapath|regFile|RAM~148DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # 
// (\Datapath|regFile|RAM~164DUPLICATE_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~164DUPLICATE_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~164DUPLICATE_q ),
	.datad(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datae(!\Datapath|regFile|RAM~180_q ),
	.dataf(!\Datapath|regFile|RAM~148DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~441 .extended_lut = "off";
defparam \Datapath|regFile|RAM~441 .lut_mask = 64'hEE0EEE1FFF0EFF1F;
defparam \Datapath|regFile|RAM~441 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~483 (
// Equation(s):
// \Datapath|regFile|RAM~483_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~132_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  
// & (\Datapath|regFile|RAM~132_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~132_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~441_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((\Datapath|regFile|RAM~164DUPLICATE_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & ((!\FetchDecoder|instruction~0_combout  & 
// (\Datapath|regFile|RAM~164DUPLICATE_q )) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~164DUPLICATE_q )) # (\InstructionDecoder|Equal0~0_combout  & ((\Datapath|regFile|RAM~441_combout ))))))) ) 
// )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\FetchDecoder|instruction~0_combout ),
	.datac(!\Datapath|regFile|RAM~164DUPLICATE_q ),
	.datad(!\InstructionDecoder|Equal0~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~441_combout ),
	.datag(!\Datapath|regFile|RAM~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~483 .extended_lut = "on";
defparam \Datapath|regFile|RAM~483 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~483 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \Datapath|regFile|RAM~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~36 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N55
dffeas \Datapath|regFile|RAM~20DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~20DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~20DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~20DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \Datapath|regFile|RAM~439 (
// Equation(s):
// \Datapath|regFile|RAM~439_combout  = ( \Datapath|regFile|RAM~52_q  & ( \Datapath|regFile|RAM~20DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # 
// (\Datapath|regFile|RAM~36_q )) ) ) ) # ( !\Datapath|regFile|RAM~52_q  & ( \Datapath|regFile|RAM~20DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\Datapath|regFile|RAM~36_q  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// (!\InstructionDecoder|Equal0~0_combout )))) ) ) ) # ( \Datapath|regFile|RAM~52_q  & ( !\Datapath|regFile|RAM~20DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout ) # 
// ((!\InstructionDecoder|Equal0~0_combout )))) # (\InstructionDecoder|regAddA[1]~2_combout  & (((\InstructionDecoder|regAddA[1]~0_combout  & \InstructionDecoder|Equal0~0_combout )) # (\Datapath|regFile|RAM~36_q ))) ) ) ) # ( !\Datapath|regFile|RAM~52_q  & ( 
// !\Datapath|regFile|RAM~20DUPLICATE_q  & ( (!\InstructionDecoder|regAddA[1]~0_combout  & (((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~36_q )))) # (\InstructionDecoder|regAddA[1]~0_combout  & (!\InstructionDecoder|Equal0~0_combout 
//  & ((!\InstructionDecoder|regAddA[1]~2_combout ) # (\Datapath|regFile|RAM~36_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\Datapath|regFile|RAM~36_q ),
	.datae(!\Datapath|regFile|RAM~52_q ),
	.dataf(!\Datapath|regFile|RAM~20DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~439 .extended_lut = "off";
defparam \Datapath|regFile|RAM~439 .lut_mask = 64'hE0EEE1EFF0FEF1FF;
defparam \Datapath|regFile|RAM~439 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Datapath|regFile|RAM~491 (
// Equation(s):
// \Datapath|regFile|RAM~491_combout  = ( !\InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~4_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & 
// (\Datapath|regFile|RAM~4_q )) # (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~4_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~439_combout ))))))) ) ) # ( 
// \InstructionDecoder|regAddA[1]~2_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~36_q )))) # (\FetchDecoder|instruction~0_combout  & ((!\InstructionDecoder|Equal0~0_combout  & (\Datapath|regFile|RAM~36_q )) # 
// (\InstructionDecoder|Equal0~0_combout  & ((!\InstructionDecoder|regAddA[1]~0_combout  & (\Datapath|regFile|RAM~36_q )) # (\InstructionDecoder|regAddA[1]~0_combout  & ((\Datapath|regFile|RAM~439_combout ))))))) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\Datapath|regFile|RAM~36_q ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\InstructionDecoder|regAddA[1]~2_combout ),
	.dataf(!\Datapath|regFile|RAM~439_combout ),
	.datag(!\Datapath|regFile|RAM~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~491 .extended_lut = "on";
defparam \Datapath|regFile|RAM~491 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \Datapath|regFile|RAM~491 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~287 (
// Equation(s):
// \Datapath|regFile|RAM~287_combout  = ( \Datapath|regFile|RAM~483_combout  & ( \Datapath|regFile|RAM~491_combout  & ( (!\InstructionDecoder|regAddA[2]~3_combout ) # ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~487_combout )) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~479_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~483_combout  & ( \Datapath|regFile|RAM~491_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~487_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~479_combout )))) ) ) ) # ( 
// \Datapath|regFile|RAM~483_combout  & ( !\Datapath|regFile|RAM~491_combout  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~487_combout ))) # (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((!\InstructionDecoder|regAddA[2]~3_combout ) # ((\Datapath|regFile|RAM~479_combout )))) ) ) ) # ( !\Datapath|regFile|RAM~483_combout  & ( !\Datapath|regFile|RAM~491_combout  & ( (\InstructionDecoder|regAddA[2]~3_combout  & 
// ((!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~487_combout )) # (\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~479_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datab(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datac(!\Datapath|regFile|RAM~487_combout ),
	.datad(!\Datapath|regFile|RAM~479_combout ),
	.datae(!\Datapath|regFile|RAM~483_combout ),
	.dataf(!\Datapath|regFile|RAM~491_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~287 .extended_lut = "off";
defparam \Datapath|regFile|RAM~287 .lut_mask = 64'h021346578A9BCEDF;
defparam \Datapath|regFile|RAM~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \exmem|Equal0~12 (
// Equation(s):
// \exmem|Equal0~12_combout  = ( \Controller|Decoder1~7_combout  & ( (\Datapath|pc|pcAddress [3] & \Datapath|pc|pcAddress [4]) ) ) # ( !\Controller|Decoder1~7_combout  & ( \InstructionDecoder|Equal0~0_combout  ) )

	.dataa(!\InstructionDecoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Datapath|pc|pcAddress [3]),
	.datad(!\Datapath|pc|pcAddress [4]),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~12 .extended_lut = "off";
defparam \exmem|Equal0~12 .lut_mask = 64'h55555555000F000F;
defparam \exmem|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \exmem|Equal0~3 (
// Equation(s):
// \exmem|Equal0~3_combout  = ( \Datapath|regFile|RAM~282_combout  & ( \exmem|Equal0~10_combout  & ( (\Controller|Decoder1~7_combout  & \exmem|Equal0~12_combout ) ) ) ) # ( !\Datapath|regFile|RAM~282_combout  & ( \exmem|Equal0~10_combout  & ( 
// (\Controller|Decoder1~7_combout  & \exmem|Equal0~12_combout ) ) ) ) # ( \Datapath|regFile|RAM~282_combout  & ( !\exmem|Equal0~10_combout  & ( (\exmem|Equal0~12_combout  & (((\Datapath|regFile|RAM~287_combout  & \InstructionDecoder|regAddA[1]~0_combout )) 
// # (\Controller|Decoder1~7_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~282_combout  & ( !\exmem|Equal0~10_combout  & ( (\Controller|Decoder1~7_combout  & \exmem|Equal0~12_combout ) ) ) )

	.dataa(!\Datapath|regFile|RAM~287_combout ),
	.datab(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datac(!\Controller|Decoder1~7_combout ),
	.datad(!\exmem|Equal0~12_combout ),
	.datae(!\Datapath|regFile|RAM~282_combout ),
	.dataf(!\exmem|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~3 .extended_lut = "off";
defparam \exmem|Equal0~3 .lut_mask = 64'h000F001F000F000F;
defparam \exmem|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \FetchDecoder|instruction~16 (
// Equation(s):
// \FetchDecoder|instruction~16_combout  = ( \exmem|Equal0~4_combout  & ( \exmem|Equal0~5_combout  & ( (\exmem|Equal0~3_combout  & (\exmem|Equal0~1_combout  & \exmem|Equal0~2_combout )) ) ) )

	.dataa(!\exmem|Equal0~3_combout ),
	.datab(!\exmem|Equal0~1_combout ),
	.datac(!\exmem|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\exmem|Equal0~4_combout ),
	.dataf(!\exmem|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~16 .extended_lut = "off";
defparam \FetchDecoder|instruction~16 .lut_mask = 64'h0000000000000101;
defparam \FetchDecoder|instruction~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \FetchDecoder|instruction~4 (
// Equation(s):
// \FetchDecoder|instruction~4_combout  = ( \FetchDecoder|instruction~4_combout  & ( \exmem|dataOut1[14]~4_combout  & ( (!\exmem|Equal0~0_combout ) # ((!\exmem|Equal0~7_combout ) # ((!\FetchDecoder|instruction~16_combout ) # (!\Controller|Decoder1~7_combout 
// ))) ) ) ) # ( !\FetchDecoder|instruction~4_combout  & ( \exmem|dataOut1[14]~4_combout  & ( (\Controller|Decoder1~7_combout  & ((!\exmem|Equal0~0_combout ) # ((!\exmem|Equal0~7_combout ) # (!\FetchDecoder|instruction~16_combout )))) ) ) ) # ( 
// \FetchDecoder|instruction~4_combout  & ( !\exmem|dataOut1[14]~4_combout  & ( !\Controller|Decoder1~7_combout  ) ) )

	.dataa(!\exmem|Equal0~0_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\FetchDecoder|instruction~16_combout ),
	.datad(!\Controller|Decoder1~7_combout ),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\exmem|dataOut1[14]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~4 .extended_lut = "off";
defparam \FetchDecoder|instruction~4 .lut_mask = 64'h0000FF0000FEFFFE;
defparam \FetchDecoder|instruction~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \InstructionDecoder|regAddA[1]~6 (
// Equation(s):
// \InstructionDecoder|regAddA[1]~6_combout  = ( !\FetchDecoder|instruction~5_combout  & ( (!\FetchDecoder|instruction~4_combout  & !\FetchDecoder|instruction~6_combout ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(gnd),
	.datad(!\FetchDecoder|instruction~6_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[1]~6 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[1]~6 .lut_mask = 64'hCC00CC0000000000;
defparam \InstructionDecoder|regAddA[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \InstructionDecoder|regAddA[2]~3 (
// Equation(s):
// \InstructionDecoder|regAddA[2]~3_combout  = ( \InstructionDecoder|Equal0~0_combout  & ( \FetchDecoder|instruction~10_combout  & ( (!\FetchDecoder|instruction~1_combout ) # ((\InstructionDecoder|regAddA[1]~6_combout  & (!\FetchDecoder|instruction~3_combout 
//  & \FetchDecoder|instruction~2_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~6_combout ),
	.datab(!\FetchDecoder|instruction~3_combout ),
	.datac(!\FetchDecoder|instruction~2_combout ),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(!\InstructionDecoder|Equal0~0_combout ),
	.dataf(!\FetchDecoder|instruction~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|regAddA[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|regAddA[2]~3 .extended_lut = "off";
defparam \InstructionDecoder|regAddA[2]~3 .lut_mask = 64'h000000000000FF04;
defparam \InstructionDecoder|regAddA[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N4
dffeas \Datapath|regFile|RAM~188DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~188DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~188DUPLICATE .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~188DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N33
cyclonev_lcell_comb \Datapath|regFile|RAM~290 (
// Equation(s):
// \Datapath|regFile|RAM~290_combout  = ( \Datapath|regFile|RAM~252_q  & ( \Datapath|regFile|RAM~60_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~188DUPLICATE_q )))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~124_q ))) ) ) ) # ( !\Datapath|regFile|RAM~252_q  & ( \Datapath|regFile|RAM~60_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & 
// (((!\InstructionDecoder|regAddA[3]~4_combout ) # (\Datapath|regFile|RAM~188DUPLICATE_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~124_q  & (!\InstructionDecoder|regAddA[3]~4_combout ))) ) ) ) # ( \Datapath|regFile|RAM~252_q 
//  & ( !\Datapath|regFile|RAM~60_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout  & \Datapath|regFile|RAM~188DUPLICATE_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (((\InstructionDecoder|regAddA[3]~4_combout )) # (\Datapath|regFile|RAM~124_q ))) ) ) ) # ( !\Datapath|regFile|RAM~252_q  & ( !\Datapath|regFile|RAM~60_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\InstructionDecoder|regAddA[3]~4_combout  & 
// \Datapath|regFile|RAM~188DUPLICATE_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~124_q  & (!\InstructionDecoder|regAddA[3]~4_combout ))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\Datapath|regFile|RAM~124_q ),
	.datac(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datad(!\Datapath|regFile|RAM~188DUPLICATE_q ),
	.datae(!\Datapath|regFile|RAM~252_q ),
	.dataf(!\Datapath|regFile|RAM~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~290 .extended_lut = "off";
defparam \Datapath|regFile|RAM~290 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Datapath|regFile|RAM~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \Datapath|regFile|RAM~413 (
// Equation(s):
// \Datapath|regFile|RAM~413_combout  = ( \Datapath|regFile|RAM~204_q  & ( \Datapath|regFile|RAM~140_q  & ( ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~12_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~76_q ))) # (\InstructionDecoder|regAddA[3]~4_combout ) ) ) ) # ( !\Datapath|regFile|RAM~204_q  & ( \Datapath|regFile|RAM~140_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~12_q )) # 
// (\InstructionDecoder|regAddA[3]~4_combout ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~76_q ))) ) ) ) # ( \Datapath|regFile|RAM~204_q  & ( !\Datapath|regFile|RAM~140_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & (!\InstructionDecoder|regAddA[3]~4_combout  & ((\Datapath|regFile|RAM~12_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (((\Datapath|regFile|RAM~76_q )) # (\InstructionDecoder|regAddA[3]~4_combout ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~204_q  & ( !\Datapath|regFile|RAM~140_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~12_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~76_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~76_q ),
	.datad(!\Datapath|regFile|RAM~12_q ),
	.datae(!\Datapath|regFile|RAM~204_q ),
	.dataf(!\Datapath|regFile|RAM~140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~413 .extended_lut = "off";
defparam \Datapath|regFile|RAM~413 .lut_mask = 64'h048C159D26AE37BF;
defparam \Datapath|regFile|RAM~413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y14_N43
dffeas \Datapath|regFile|RAM~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~405_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~236 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \Datapath|regFile|RAM~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~44 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \Datapath|regFile|RAM~289 (
// Equation(s):
// \Datapath|regFile|RAM~289_combout  = ( \Datapath|regFile|RAM~44_q  & ( \Datapath|regFile|RAM~108_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~172_q ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~236_q ))) ) ) ) # ( !\Datapath|regFile|RAM~44_q  & ( \Datapath|regFile|RAM~108_q  & ( (!\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & 
// ((\Datapath|regFile|RAM~172_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~236_q )))) ) ) ) # ( \Datapath|regFile|RAM~44_q  & ( !\Datapath|regFile|RAM~108_q  & ( 
// (!\InstructionDecoder|regAddA[2]~3_combout  & ((!\InstructionDecoder|regAddA[3]~4_combout ) # ((\Datapath|regFile|RAM~172_q )))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\InstructionDecoder|regAddA[3]~4_combout  & (\Datapath|regFile|RAM~236_q ))) ) 
// ) ) # ( !\Datapath|regFile|RAM~44_q  & ( !\Datapath|regFile|RAM~108_q  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~172_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & 
// (\Datapath|regFile|RAM~236_q )))) ) ) )

	.dataa(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~236_q ),
	.datad(!\Datapath|regFile|RAM~172_q ),
	.datae(!\Datapath|regFile|RAM~44_q ),
	.dataf(!\Datapath|regFile|RAM~108_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~289 .extended_lut = "off";
defparam \Datapath|regFile|RAM~289 .lut_mask = 64'h012389AB4567CDEF;
defparam \Datapath|regFile|RAM~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \Datapath|regFile|RAM~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Datapath|bus|Mux3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Datapath|regFile|RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~156 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N10
dffeas \Datapath|regFile|RAM~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|regFile|RAM~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Datapath|regFile|RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|regFile|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|regFile|RAM~28 .is_wysiwyg = "true";
defparam \Datapath|regFile|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~288 (
// Equation(s):
// \Datapath|regFile|RAM~288_combout  = ( \Datapath|regFile|RAM~92_q  & ( \Datapath|regFile|RAM~28_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout ) # ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~156_q ))) # 
// (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~220_q ))) ) ) ) # ( !\Datapath|regFile|RAM~92_q  & ( \Datapath|regFile|RAM~28_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((!\InstructionDecoder|regAddA[2]~3_combout )))) # 
// (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~156_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~220_q )))) ) ) ) # ( \Datapath|regFile|RAM~92_q  & ( 
// !\Datapath|regFile|RAM~28_q  & ( (!\InstructionDecoder|regAddA[3]~4_combout  & (((\InstructionDecoder|regAddA[2]~3_combout )))) # (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & ((\Datapath|regFile|RAM~156_q ))) 
// # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~220_q )))) ) ) ) # ( !\Datapath|regFile|RAM~92_q  & ( !\Datapath|regFile|RAM~28_q  & ( (\InstructionDecoder|regAddA[3]~4_combout  & ((!\InstructionDecoder|regAddA[2]~3_combout  & 
// ((\Datapath|regFile|RAM~156_q ))) # (\InstructionDecoder|regAddA[2]~3_combout  & (\Datapath|regFile|RAM~220_q )))) ) ) )

	.dataa(!\Datapath|regFile|RAM~220_q ),
	.datab(!\InstructionDecoder|regAddA[3]~4_combout ),
	.datac(!\Datapath|regFile|RAM~156_q ),
	.datad(!\InstructionDecoder|regAddA[2]~3_combout ),
	.datae(!\Datapath|regFile|RAM~92_q ),
	.dataf(!\Datapath|regFile|RAM~28_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~288 .extended_lut = "off";
defparam \Datapath|regFile|RAM~288 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Datapath|regFile|RAM~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \Datapath|regFile|RAM~414 (
// Equation(s):
// \Datapath|regFile|RAM~414_combout  = ( \Datapath|regFile|RAM~413_combout  & ( \Datapath|regFile|RAM~288_combout  & ( (\InstructionDecoder|regAddA[1]~2_combout  & (\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) ) ) ) # 
// ( !\Datapath|regFile|RAM~413_combout  & ( \Datapath|regFile|RAM~288_combout  & ( !\InstructionDecoder|regAddA[1]~2_combout  $ (((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~413_combout  & ( !\Datapath|regFile|RAM~288_combout  & ( (\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout ) ) ) ) # ( !\Datapath|regFile|RAM~413_combout  & ( !\Datapath|regFile|RAM~288_combout  & ( 
// (!\InstructionDecoder|regAddA[1]~2_combout ) # ((\InstructionDecoder|Equal0~0_combout  & \InstructionDecoder|regAddA[1]~0_combout )) ) ) )

	.dataa(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datab(!\InstructionDecoder|Equal0~0_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datad(gnd),
	.datae(!\Datapath|regFile|RAM~413_combout ),
	.dataf(!\Datapath|regFile|RAM~288_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~414 .extended_lut = "off";
defparam \Datapath|regFile|RAM~414 .lut_mask = 64'hABAB0303A9A90101;
defparam \Datapath|regFile|RAM~414 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \Datapath|regFile|RAM~291 (
// Equation(s):
// \Datapath|regFile|RAM~291_combout  = ( \Datapath|regFile|RAM~289_combout  & ( \Datapath|regFile|RAM~414_combout  & ( (!\FetchDecoder|instruction~0_combout  & (((\Datapath|regFile|RAM~413_combout ) # (\InstructionDecoder|regAddA[1]~2_combout )))) # 
// (\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~290_combout  & (\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( !\Datapath|regFile|RAM~289_combout  & ( \Datapath|regFile|RAM~414_combout  & ( (!\FetchDecoder|instruction~0_combout  & 
// (((!\InstructionDecoder|regAddA[1]~2_combout  & \Datapath|regFile|RAM~413_combout )))) # (\FetchDecoder|instruction~0_combout  & (\Datapath|regFile|RAM~290_combout  & (\InstructionDecoder|regAddA[1]~2_combout ))) ) ) ) # ( 
// \Datapath|regFile|RAM~289_combout  & ( !\Datapath|regFile|RAM~414_combout  & ( ((\Datapath|regFile|RAM~413_combout ) # (\InstructionDecoder|regAddA[1]~2_combout )) # (\FetchDecoder|instruction~0_combout ) ) ) ) # ( !\Datapath|regFile|RAM~289_combout  & ( 
// !\Datapath|regFile|RAM~414_combout  & ( (!\InstructionDecoder|regAddA[1]~2_combout  & ((\Datapath|regFile|RAM~413_combout ) # (\FetchDecoder|instruction~0_combout ))) ) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\Datapath|regFile|RAM~290_combout ),
	.datac(!\InstructionDecoder|regAddA[1]~2_combout ),
	.datad(!\Datapath|regFile|RAM~413_combout ),
	.datae(!\Datapath|regFile|RAM~289_combout ),
	.dataf(!\Datapath|regFile|RAM~414_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|RAM~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|RAM~291 .extended_lut = "off";
defparam \Datapath|regFile|RAM~291 .lut_mask = 64'h50F05FFF01A10BAB;
defparam \Datapath|regFile|RAM~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \TopMultiplexer|y~14 (
// Equation(s):
// \TopMultiplexer|y~14_combout  = ( \Datapath|regFile|RAM~291_combout  & ( \Datapath|pc|pcAddress [12] & ( ((\Controller|Decoder1~0_combout  & (\Controller|Decoder1~1_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|regFile|RAM~291_combout  & ( \Datapath|pc|pcAddress [12] & ( (\Controller|Decoder1~0_combout  & (\Controller|Decoder1~1_combout  & !\Controller|currentstate [6])) ) ) ) # ( \Datapath|regFile|RAM~291_combout  & ( !\Datapath|pc|pcAddress [12] & 
// ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~0_combout ) # ((!\Controller|Decoder1~1_combout ) # (\Controller|currentstate [6])))) ) ) )

	.dataa(!\Controller|Decoder1~0_combout ),
	.datab(!\Controller|Decoder1~1_combout ),
	.datac(!\Datapath|regFile|WideOr0~combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|regFile|RAM~291_combout ),
	.dataf(!\Datapath|pc|pcAddress [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~14 .extended_lut = "off";
defparam \TopMultiplexer|y~14 .lut_mask = 64'h00000E0F11001F0F;
defparam \TopMultiplexer|y~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \exmem|Equal0~7 (
// Equation(s):
// \exmem|Equal0~7_combout  = ( !\TopMultiplexer|y~1_combout  & ( !\TopMultiplexer|y~0_combout  & ( (!\TopMultiplexer|y~14_combout  & !\TopMultiplexer|y~13_combout ) ) ) )

	.dataa(!\TopMultiplexer|y~14_combout ),
	.datab(!\TopMultiplexer|y~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\TopMultiplexer|y~1_combout ),
	.dataf(!\TopMultiplexer|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~7 .extended_lut = "off";
defparam \exmem|Equal0~7 .lut_mask = 64'h8888000000000000;
defparam \exmem|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \FetchDecoder|instruction~1 (
// Equation(s):
// \FetchDecoder|instruction~1_combout  = ( \FetchDecoder|instruction~1_combout  & ( \exmem|dataOut1[15]~1_combout  & ( (!\exmem|Equal0~0_combout ) # ((!\exmem|Equal0~7_combout ) # ((!\Controller|Decoder1~7_combout ) # (!\FetchDecoder|instruction~16_combout 
// ))) ) ) ) # ( !\FetchDecoder|instruction~1_combout  & ( \exmem|dataOut1[15]~1_combout  & ( (\Controller|Decoder1~7_combout  & ((!\exmem|Equal0~0_combout ) # ((!\exmem|Equal0~7_combout ) # (!\FetchDecoder|instruction~16_combout )))) ) ) ) # ( 
// \FetchDecoder|instruction~1_combout  & ( !\exmem|dataOut1[15]~1_combout  & ( !\Controller|Decoder1~7_combout  ) ) )

	.dataa(!\exmem|Equal0~0_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\Controller|Decoder1~7_combout ),
	.datad(!\FetchDecoder|instruction~16_combout ),
	.datae(!\FetchDecoder|instruction~1_combout ),
	.dataf(!\exmem|dataOut1[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~1 .extended_lut = "off";
defparam \FetchDecoder|instruction~1 .lut_mask = 64'h0000F0F00F0EFFFE;
defparam \FetchDecoder|instruction~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \InstructionDecoder|instructionOp[0]~3 (
// Equation(s):
// \InstructionDecoder|instructionOp[0]~3_combout  = ( \FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~1_combout  & (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout )) ) ) # ( 
// !\FetchDecoder|instruction~4_combout  & ( (!\FetchDecoder|instruction~8_combout  & !\FetchDecoder|instruction~7_combout ) ) )

	.dataa(!\FetchDecoder|instruction~1_combout ),
	.datab(!\FetchDecoder|instruction~8_combout ),
	.datac(gnd),
	.datad(!\FetchDecoder|instruction~7_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|instructionOp[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|instructionOp[0]~3 .extended_lut = "off";
defparam \InstructionDecoder|instructionOp[0]~3 .lut_mask = 64'hCC00CC0088008800;
defparam \InstructionDecoder|instructionOp[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \Datapath|pc|pcAddress~36 (
// Equation(s):
// \Datapath|pc|pcAddress~36_combout  = ( \Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~49_sumout  & ( (!\Controller|Decoder1~6_combout  & (((\Datapath|regFile|RAM~303_combout  & \Datapath|regFile|WideOr0~combout )))) # 
// (\Controller|Decoder1~6_combout  & (\Datapath|pc|Add0~49_sumout )) ) ) ) # ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~49_sumout  ) ) # ( \Datapath|pc|pcAddress[15]~12_combout  & ( !\Datapath|pc|Add1~49_sumout  & ( 
// (!\Controller|Decoder1~6_combout  & (((\Datapath|regFile|RAM~303_combout  & \Datapath|regFile|WideOr0~combout )))) # (\Controller|Decoder1~6_combout  & (\Datapath|pc|Add0~49_sumout )) ) ) )

	.dataa(!\Datapath|pc|Add0~49_sumout ),
	.datab(!\Datapath|regFile|RAM~303_combout ),
	.datac(!\Controller|Decoder1~6_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|pc|pcAddress[15]~12_combout ),
	.dataf(!\Datapath|pc|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~36 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~36 .lut_mask = 64'h00000535FFFF0535;
defparam \Datapath|pc|pcAddress~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \Datapath|pc|pcAddress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[9] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \exmem|Equal0~0 (
// Equation(s):
// \exmem|Equal0~0_combout  = ( \Datapath|regFile|RAM~299_combout  & ( \Datapath|pc|pcAddress [10] & ( (!\Datapath|regFile|WideOr0~combout  & !\Controller|Decoder1~7_combout ) ) ) ) # ( !\Datapath|regFile|RAM~299_combout  & ( \Datapath|pc|pcAddress [10] & ( 
// (!\Controller|Decoder1~7_combout  & ((!\Datapath|regFile|WideOr0~combout ) # (!\Datapath|regFile|RAM~303_combout ))) ) ) ) # ( \Datapath|regFile|RAM~299_combout  & ( !\Datapath|pc|pcAddress [10] & ( (!\Controller|Decoder1~7_combout  & 
// ((!\Datapath|regFile|WideOr0~combout ))) # (\Controller|Decoder1~7_combout  & (!\Datapath|pc|pcAddress [9])) ) ) ) # ( !\Datapath|regFile|RAM~299_combout  & ( !\Datapath|pc|pcAddress [10] & ( (!\Controller|Decoder1~7_combout  & 
// (((!\Datapath|regFile|WideOr0~combout ) # (!\Datapath|regFile|RAM~303_combout )))) # (\Controller|Decoder1~7_combout  & (!\Datapath|pc|pcAddress [9])) ) ) )

	.dataa(!\Datapath|pc|pcAddress [9]),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~7_combout ),
	.datad(!\Datapath|regFile|RAM~303_combout ),
	.datae(!\Datapath|regFile|RAM~299_combout ),
	.dataf(!\Datapath|pc|pcAddress [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|Equal0~0 .extended_lut = "off";
defparam \exmem|Equal0~0 .lut_mask = 64'hFACACACAF0C0C0C0;
defparam \exmem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \FetchDecoder|instruction~7 (
// Equation(s):
// \FetchDecoder|instruction~7_combout  = ( \FetchDecoder|instruction~16_combout  & ( \Controller|Decoder1~7_combout  & ( (\exmem|dataOut1[12]~7_combout  & ((!\exmem|Equal0~0_combout ) # (!\exmem|Equal0~7_combout ))) ) ) ) # ( 
// !\FetchDecoder|instruction~16_combout  & ( \Controller|Decoder1~7_combout  & ( \exmem|dataOut1[12]~7_combout  ) ) ) # ( \FetchDecoder|instruction~16_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~7_combout  ) ) ) # ( 
// !\FetchDecoder|instruction~16_combout  & ( !\Controller|Decoder1~7_combout  & ( \FetchDecoder|instruction~7_combout  ) ) )

	.dataa(!\exmem|Equal0~0_combout ),
	.datab(!\exmem|Equal0~7_combout ),
	.datac(!\exmem|dataOut1[12]~7_combout ),
	.datad(!\FetchDecoder|instruction~7_combout ),
	.datae(!\FetchDecoder|instruction~16_combout ),
	.dataf(!\Controller|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~7 .extended_lut = "off";
defparam \FetchDecoder|instruction~7 .lut_mask = 64'h00FF00FF0F0F0E0E;
defparam \FetchDecoder|instruction~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \Controller|currentstate~0 (
// Equation(s):
// \Controller|currentstate~0_combout  = ( !\FetchDecoder|instruction~8_combout  & ( (!\FetchDecoder|instruction~7_combout  & (\FetchDecoder|instruction~3_combout  & ((!\FetchDecoder|instruction~1_combout ) # (!\FetchDecoder|instruction~4_combout )))) ) )

	.dataa(!\FetchDecoder|instruction~7_combout ),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(!\FetchDecoder|instruction~4_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~0 .extended_lut = "off";
defparam \Controller|currentstate~0 .lut_mask = 64'h00A800A800000000;
defparam \Controller|currentstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \Controller|WideOr0~2 (
// Equation(s):
// \Controller|WideOr0~2_combout  = ( !\InstructionDecoder|instructionOp[0]~2_combout  & ( (!\Controller|currentstate~0_combout  & (!\InstructionDecoder|instructionOp[1]~0_combout  & !\InstructionDecoder|instructionOp[2]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate~0_combout ),
	.datac(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datad(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datae(gnd),
	.dataf(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr0~2 .extended_lut = "off";
defparam \Controller|WideOr0~2 .lut_mask = 64'hC000C00000000000;
defparam \Controller|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \Controller|WideOr0~1 (
// Equation(s):
// \Controller|WideOr0~1_combout  = ( \FetchDecoder|instruction~1_combout  & ( \FetchDecoder|instruction~7_combout  & ( (((\InstructionDecoder|instructionOp[2]~1_combout ) # (\InstructionDecoder|instructionOp[0]~2_combout )) # 
// (\Controller|currentstate~0_combout )) # (\InstructionDecoder|instructionOp[1]~0_combout ) ) ) ) # ( !\FetchDecoder|instruction~1_combout  & ( \FetchDecoder|instruction~7_combout  & ( (((\InstructionDecoder|instructionOp[2]~1_combout ) # 
// (\InstructionDecoder|instructionOp[0]~2_combout )) # (\Controller|currentstate~0_combout )) # (\InstructionDecoder|instructionOp[1]~0_combout ) ) ) ) # ( \FetchDecoder|instruction~1_combout  & ( !\FetchDecoder|instruction~7_combout  ) ) # ( 
// !\FetchDecoder|instruction~1_combout  & ( !\FetchDecoder|instruction~7_combout  & ( (((\InstructionDecoder|instructionOp[2]~1_combout ) # (\InstructionDecoder|instructionOp[0]~2_combout )) # (\Controller|currentstate~0_combout )) # 
// (\InstructionDecoder|instructionOp[1]~0_combout ) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datab(!\Controller|currentstate~0_combout ),
	.datac(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datad(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datae(!\FetchDecoder|instruction~1_combout ),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr0~1 .extended_lut = "off";
defparam \Controller|WideOr0~1 .lut_mask = 64'h7FFFFFFF7FFF7FFF;
defparam \Controller|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \Controller|WideOr0~0 (
// Equation(s):
// \Controller|WideOr0~0_combout  = ( \FetchDecoder|instruction~1_combout  & ( \FetchDecoder|instruction~7_combout  & ( (!\InstructionDecoder|instructionOp[2]~1_combout  & (!\InstructionDecoder|instructionOp[0]~2_combout  & 
// (!\InstructionDecoder|instructionOp[1]~0_combout  & !\Controller|currentstate~0_combout ))) ) ) ) # ( !\FetchDecoder|instruction~1_combout  & ( \FetchDecoder|instruction~7_combout  & ( (!\InstructionDecoder|instructionOp[2]~1_combout  & 
// (!\InstructionDecoder|instructionOp[0]~2_combout  & (!\InstructionDecoder|instructionOp[1]~0_combout  & !\Controller|currentstate~0_combout ))) ) ) ) # ( \FetchDecoder|instruction~1_combout  & ( !\FetchDecoder|instruction~7_combout  & ( 
// (!\InstructionDecoder|instructionOp[1]~0_combout  & (!\Controller|currentstate~0_combout  & ((!\InstructionDecoder|instructionOp[2]~1_combout ) # (!\InstructionDecoder|instructionOp[0]~2_combout )))) ) ) ) # ( !\FetchDecoder|instruction~1_combout  & ( 
// !\FetchDecoder|instruction~7_combout  & ( (!\InstructionDecoder|instructionOp[1]~0_combout  & (((\InstructionDecoder|instructionOp[0]~2_combout )))) # (\InstructionDecoder|instructionOp[1]~0_combout  & (!\InstructionDecoder|instructionOp[2]~1_combout  $ 
// (((!\InstructionDecoder|instructionOp[0]~2_combout  & \Controller|currentstate~0_combout ))))) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datab(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datac(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datad(!\Controller|currentstate~0_combout ),
	.datae(!\FetchDecoder|instruction~1_combout ),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr0~0 .extended_lut = "off";
defparam \Controller|WideOr0~0 .lut_mask = 64'h3A36E00080008000;
defparam \Controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \Controller|WideOr0~3 (
// Equation(s):
// \Controller|WideOr0~3_combout  = ( !\FetchDecoder|instruction~4_combout  & ( ((!\FetchDecoder|instruction~8_combout  & (((\Controller|WideOr0~0_combout )))) # (\FetchDecoder|instruction~8_combout  & (!\Controller|WideOr0~1_combout ))) ) ) # ( 
// \FetchDecoder|instruction~4_combout  & ( ((!\FetchDecoder|instruction~8_combout  & (((\FetchDecoder|instruction~7_combout )))) # (\FetchDecoder|instruction~8_combout  & (\Controller|WideOr0~2_combout  & (\FetchDecoder|instruction~1_combout  & 
// !\FetchDecoder|instruction~7_combout )))) ) )

	.dataa(!\Controller|WideOr0~2_combout ),
	.datab(!\Controller|WideOr0~1_combout ),
	.datac(!\FetchDecoder|instruction~1_combout ),
	.datad(!\FetchDecoder|instruction~8_combout ),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(!\Controller|WideOr0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|WideOr0~3 .extended_lut = "on";
defparam \Controller|WideOr0~3 .lut_mask = 64'h0FCC00050FCCFF00;
defparam \Controller|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \Controller|currentstate~15 (
// Equation(s):
// \Controller|currentstate~15_combout  = ( \Controller|currentstate~5_combout  & ( \FetchDecoder|instruction~8_combout  & ( (\Datapath|pc|pcAddress[15]~0_combout  & (!\Controller|WideOr0~3_combout  & (\reset~input_o  & \Controller|Decoder1~1_combout ))) ) ) 
// )

	.dataa(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datab(!\Controller|WideOr0~3_combout ),
	.datac(!\reset~input_o ),
	.datad(!\Controller|Decoder1~1_combout ),
	.datae(!\Controller|currentstate~5_combout ),
	.dataf(!\FetchDecoder|instruction~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~15 .extended_lut = "off";
defparam \Controller|currentstate~15 .lut_mask = 64'h0000000000000004;
defparam \Controller|currentstate~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas \Controller|currentstate[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|currentstate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[5] .is_wysiwyg = "true";
defparam \Controller|currentstate[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \Controller|currentstate~2 (
// Equation(s):
// \Controller|currentstate~2_combout  = ( \Controller|currentstate [4] & ( (\Controller|currentstate [5] & (\Controller|currentstate [7] & \Controller|currentstate [2])) ) )

	.dataa(!\Controller|currentstate [5]),
	.datab(!\Controller|currentstate [7]),
	.datac(!\Controller|currentstate [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|currentstate [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~2 .extended_lut = "off";
defparam \Controller|currentstate~2 .lut_mask = 64'h0000000001010101;
defparam \Controller|currentstate~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \Controller|currentstate~13 (
// Equation(s):
// \Controller|currentstate~13_combout  = ( \Controller|WideOr0~3_combout  & ( \Controller|currentstate~5_combout  ) ) # ( !\Controller|WideOr0~3_combout  & ( (\FetchDecoder|instruction~1_combout  & \Controller|currentstate~5_combout ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~1_combout ),
	.datac(gnd),
	.datad(!\Controller|currentstate~5_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~13 .extended_lut = "off";
defparam \Controller|currentstate~13 .lut_mask = 64'h0033003300FF00FF;
defparam \Controller|currentstate~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \Controller|currentstate~14 (
// Equation(s):
// \Controller|currentstate~14_combout  = ( \Datapath|pc|pcAddress[15]~0_combout  & ( \Controller|currentstate~1_combout  & ( (\reset~input_o  & ((\Controller|Decoder1~1_combout ) # (\Controller|currentstate~2_combout ))) ) ) ) # ( 
// \Datapath|pc|pcAddress[15]~0_combout  & ( !\Controller|currentstate~1_combout  & ( (\Controller|currentstate~13_combout  & (\reset~input_o  & \Controller|Decoder1~1_combout )) ) ) )

	.dataa(!\Controller|currentstate~2_combout ),
	.datab(!\Controller|currentstate~13_combout ),
	.datac(!\reset~input_o ),
	.datad(!\Controller|Decoder1~1_combout ),
	.datae(!\Datapath|pc|pcAddress[15]~0_combout ),
	.dataf(!\Controller|currentstate~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~14 .extended_lut = "off";
defparam \Controller|currentstate~14 .lut_mask = 64'h000000030000050F;
defparam \Controller|currentstate~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \Controller|currentstate[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|currentstate~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[7] .is_wysiwyg = "true";
defparam \Controller|currentstate[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \Controller|Decoder1~5 (
// Equation(s):
// \Controller|Decoder1~5_combout  = ( \Controller|currentstate [6] & ( !\Controller|currentstate [1] & ( (!\Controller|currentstate [3] & (\Controller|currentstate [2] & (!\Controller|currentstate [0] & \Controller|currentstate [7]))) ) ) )

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [0]),
	.datad(!\Controller|currentstate [7]),
	.datae(!\Controller|currentstate [6]),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~5 .extended_lut = "off";
defparam \Controller|Decoder1~5 .lut_mask = 64'h0000002000000000;
defparam \Controller|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N57
cyclonev_lcell_comb \Controller|Decoder1~6 (
// Equation(s):
// \Controller|Decoder1~6_combout  = ( \Controller|Decoder1~5_combout  & ( \Controller|Decoder1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|Decoder1~5_combout ),
	.dataf(!\Controller|Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~6 .extended_lut = "off";
defparam \Controller|Decoder1~6 .lut_mask = 64'h000000000000FFFF;
defparam \Controller|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N45
cyclonev_lcell_comb \Datapath|pc|Add1~1 (
// Equation(s):
// \Datapath|pc|Add1~1_sumout  = SUM(( \Datapath|pc|pcAddress [15] ) + ( GND ) + ( \Datapath|pc|Add1~6  ))

	.dataa(!\Datapath|pc|pcAddress [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Datapath|pc|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add1~1 .extended_lut = "off";
defparam \Datapath|pc|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Datapath|pc|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \Datapath|pc|Add0~1 (
// Equation(s):
// \Datapath|pc|Add0~1_sumout  = SUM(( (!\Datapath|extend|always0~1_combout  & (((\Datapath|extend|extendedImmediate~0_combout )))) # (\Datapath|extend|always0~1_combout  & (!\InstructionDecoder|instructionOp[0]~3_combout  & 
// ((\FetchDecoder|instruction~3_combout )))) ) + ( \Datapath|pc|pcAddress [15] ) + ( \Datapath|pc|Add0~6  ))

	.dataa(!\InstructionDecoder|instructionOp[0]~3_combout ),
	.datab(!\Datapath|extend|always0~1_combout ),
	.datac(!\Datapath|extend|extendedImmediate~0_combout ),
	.datad(!\FetchDecoder|instruction~3_combout ),
	.datae(gnd),
	.dataf(!\Datapath|pc|pcAddress [15]),
	.datag(gnd),
	.cin(\Datapath|pc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Datapath|pc|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|Add0~1 .extended_lut = "off";
defparam \Datapath|pc|Add0~1 .lut_mask = 64'h0000FF0000000C2E;
defparam \Datapath|pc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \Datapath|pc|pcAddress~13 (
// Equation(s):
// \Datapath|pc|pcAddress~13_combout  = ( \Datapath|pc|Add0~1_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( ((\Datapath|regFile|RAM~260_combout  & \Datapath|regFile|WideOr0~combout )) # (\Controller|Decoder1~6_combout ) ) ) ) # ( 
// !\Datapath|pc|Add0~1_sumout  & ( \Datapath|pc|pcAddress[15]~12_combout  & ( (!\Controller|Decoder1~6_combout  & (\Datapath|regFile|RAM~260_combout  & \Datapath|regFile|WideOr0~combout )) ) ) ) # ( \Datapath|pc|Add0~1_sumout  & ( 
// !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~1_sumout  ) ) ) # ( !\Datapath|pc|Add0~1_sumout  & ( !\Datapath|pc|pcAddress[15]~12_combout  & ( \Datapath|pc|Add1~1_sumout  ) ) )

	.dataa(!\Controller|Decoder1~6_combout ),
	.datab(!\Datapath|pc|Add1~1_sumout ),
	.datac(!\Datapath|regFile|RAM~260_combout ),
	.datad(!\Datapath|regFile|WideOr0~combout ),
	.datae(!\Datapath|pc|Add0~1_sumout ),
	.dataf(!\Datapath|pc|pcAddress[15]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress~13 .extended_lut = "off";
defparam \Datapath|pc|pcAddress~13 .lut_mask = 64'h33333333000A555F;
defparam \Datapath|pc|pcAddress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \Datapath|pc|pcAddress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Datapath|pc|pcAddress~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\Datapath|pc|pcAddress[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Datapath|pc|pcAddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15] .is_wysiwyg = "true";
defparam \Datapath|pc|pcAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N9
cyclonev_lcell_comb \TopMultiplexer|y~15 (
// Equation(s):
// \TopMultiplexer|y~15_combout  = ( \Datapath|pc|pcAddress [15] & ( \Datapath|regFile|RAM~260_combout  & ( ((\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6]))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|pc|pcAddress [15] & ( \Datapath|regFile|RAM~260_combout  & ( (\Datapath|regFile|WideOr0~combout  & ((!\Controller|Decoder1~1_combout ) # ((!\Controller|Decoder1~0_combout ) # (\Controller|currentstate [6])))) ) ) ) # ( \Datapath|pc|pcAddress 
// [15] & ( !\Datapath|regFile|RAM~260_combout  & ( (\Controller|Decoder1~1_combout  & (\Controller|Decoder1~0_combout  & !\Controller|currentstate [6])) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~0_combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(!\Datapath|pc|pcAddress [15]),
	.dataf(!\Datapath|regFile|RAM~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~15 .extended_lut = "off";
defparam \TopMultiplexer|y~15 .lut_mask = 64'h0000050032333733;
defparam \TopMultiplexer|y~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N10
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\TopMultiplexer|y~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005327FA2541FC7408942826802F4A";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \exmem|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Datapath|bus|Mux15~9_combout }),
	.portaaddr({\TopMultiplexer|y~14_combout ,\TopMultiplexer|y~13_combout ,\TopMultiplexer|y~12_combout ,\TopMultiplexer|y~11_combout ,\TopMultiplexer|y~10_combout ,\TopMultiplexer|y~9_combout ,\TopMultiplexer|y~8_combout ,\TopMultiplexer|y~7_combout ,
\TopMultiplexer|y~6_combout ,\TopMultiplexer|y~5_combout ,\TopMultiplexer|y~4_combout ,\TopMultiplexer|y~3_combout ,\TopMultiplexer|y~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\BitGen|Add1~33_sumout ,\BitGen|Add1~29_sumout ,\BitGen|Add1~25_sumout ,\BitGen|Add1~21_sumout ,\BitGen|Add1~17_sumout ,\BitGen|Add1~13_sumout ,\BitGen|Add1~9_sumout ,\BitGen|Add1~5_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,
\Add0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\exmem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Tron.ram0_exmem_68f12d0.hdl.mif";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "exmem:exmem|altsyncram:ram_rtl_0|altsyncram_2352:auto_generated|ALTSYNCRAM";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \exmem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & ((\exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout )))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\exmem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N39
cyclonev_lcell_comb \exmem|dataOut1[0]~0 (
// Equation(s):
// \exmem|dataOut1[0]~0_combout  = ( \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ) # (\exmem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_a [2] & \exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|dataOut1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|dataOut1[0]~0 .extended_lut = "off";
defparam \exmem|dataOut1[0]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \exmem|dataOut1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \FetchDecoder|instruction~0 (
// Equation(s):
// \FetchDecoder|instruction~0_combout  = ( \Controller|Decoder1~7_combout  & ( \switches[0]~input_o  & ( ((\exmem|Equal0~6_combout  & \exmem|Equal0~7_combout )) # (\exmem|dataOut1[0]~0_combout ) ) ) ) # ( !\Controller|Decoder1~7_combout  & ( 
// \switches[0]~input_o  & ( \FetchDecoder|instruction~0_combout  ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\switches[0]~input_o  & ( (\exmem|dataOut1[0]~0_combout  & ((!\exmem|Equal0~6_combout ) # (!\exmem|Equal0~7_combout ))) ) ) ) # ( 
// !\Controller|Decoder1~7_combout  & ( !\switches[0]~input_o  & ( \FetchDecoder|instruction~0_combout  ) ) )

	.dataa(!\exmem|dataOut1[0]~0_combout ),
	.datab(!\exmem|Equal0~6_combout ),
	.datac(!\FetchDecoder|instruction~0_combout ),
	.datad(!\exmem|Equal0~7_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~0 .extended_lut = "off";
defparam \FetchDecoder|instruction~0 .lut_mask = 64'h0F0F55440F0F5577;
defparam \FetchDecoder|instruction~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \Datapath|regFile|WideOr0 (
// Equation(s):
// \Datapath|regFile|WideOr0~combout  = ( \FetchDecoder|instruction~10_combout  & ( \InstructionDecoder|Equal0~0_combout  & ( \InstructionDecoder|regAddA[1]~0_combout  ) ) ) # ( !\FetchDecoder|instruction~10_combout  & ( \InstructionDecoder|Equal0~0_combout  
// & ( (\InstructionDecoder|regAddA[1]~0_combout  & (((\FetchDecoder|instruction~11_combout ) # (\FetchDecoder|instruction~9_combout )) # (\FetchDecoder|instruction~0_combout ))) ) ) )

	.dataa(!\FetchDecoder|instruction~0_combout ),
	.datab(!\FetchDecoder|instruction~9_combout ),
	.datac(!\FetchDecoder|instruction~11_combout ),
	.datad(!\InstructionDecoder|regAddA[1]~0_combout ),
	.datae(!\FetchDecoder|instruction~10_combout ),
	.dataf(!\InstructionDecoder|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|regFile|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|regFile|WideOr0 .extended_lut = "off";
defparam \Datapath|regFile|WideOr0 .lut_mask = 64'h00000000007F00FF;
defparam \Datapath|regFile|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \TopMultiplexer|y~13 (
// Equation(s):
// \TopMultiplexer|y~13_combout  = ( \Datapath|regFile|RAM~295_combout  & ( \Datapath|pc|pcAddress [11] & ( ((!\Controller|currentstate [6] & (\Controller|Decoder1~1_combout  & \Controller|Decoder1~0_combout ))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|regFile|RAM~295_combout  & ( \Datapath|pc|pcAddress [11] & ( (!\Controller|currentstate [6] & (\Controller|Decoder1~1_combout  & \Controller|Decoder1~0_combout )) ) ) ) # ( \Datapath|regFile|RAM~295_combout  & ( !\Datapath|pc|pcAddress [11] & 
// ( (\Datapath|regFile|WideOr0~combout  & (((!\Controller|Decoder1~1_combout ) # (!\Controller|Decoder1~0_combout )) # (\Controller|currentstate [6]))) ) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~1_combout ),
	.datad(!\Controller|Decoder1~0_combout ),
	.datae(!\Datapath|regFile|RAM~295_combout ),
	.dataf(!\Datapath|pc|pcAddress [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~13 .extended_lut = "off";
defparam \TopMultiplexer|y~13 .lut_mask = 64'h00003331000A333B;
defparam \TopMultiplexer|y~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \FetchDecoder|instruction~17 (
// Equation(s):
// \FetchDecoder|instruction~17_combout  = ( \TopMultiplexer|y~14_combout  & ( \exmem|dataOut1[6]~2_combout  ) ) # ( !\TopMultiplexer|y~14_combout  & ( (!\TopMultiplexer|y~1_combout  & ((!\TopMultiplexer|y~13_combout  & (\switches[6]~input_o )) # 
// (\TopMultiplexer|y~13_combout  & ((\exmem|dataOut1[6]~2_combout ))))) # (\TopMultiplexer|y~1_combout  & (((\exmem|dataOut1[6]~2_combout )))) ) )

	.dataa(!\TopMultiplexer|y~1_combout ),
	.datab(!\TopMultiplexer|y~13_combout ),
	.datac(!\switches[6]~input_o ),
	.datad(!\exmem|dataOut1[6]~2_combout ),
	.datae(gnd),
	.dataf(!\TopMultiplexer|y~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~17 .extended_lut = "off";
defparam \FetchDecoder|instruction~17 .lut_mask = 64'h087F087F00FF00FF;
defparam \FetchDecoder|instruction~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \FetchDecoder|instruction~2 (
// Equation(s):
// \FetchDecoder|instruction~2_combout  = ( \Controller|Decoder1~7_combout  & ( \exmem|Equal0~6_combout  & ( (!\TopMultiplexer|y~0_combout  & (\FetchDecoder|instruction~17_combout )) # (\TopMultiplexer|y~0_combout  & ((\exmem|dataOut1[6]~2_combout ))) ) ) ) 
// # ( !\Controller|Decoder1~7_combout  & ( \exmem|Equal0~6_combout  & ( \FetchDecoder|instruction~2_combout  ) ) ) # ( \Controller|Decoder1~7_combout  & ( !\exmem|Equal0~6_combout  & ( \exmem|dataOut1[6]~2_combout  ) ) ) # ( !\Controller|Decoder1~7_combout  
// & ( !\exmem|Equal0~6_combout  & ( \FetchDecoder|instruction~2_combout  ) ) )

	.dataa(!\FetchDecoder|instruction~2_combout ),
	.datab(!\FetchDecoder|instruction~17_combout ),
	.datac(!\exmem|dataOut1[6]~2_combout ),
	.datad(!\TopMultiplexer|y~0_combout ),
	.datae(!\Controller|Decoder1~7_combout ),
	.dataf(!\exmem|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FetchDecoder|instruction~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FetchDecoder|instruction~2 .extended_lut = "off";
defparam \FetchDecoder|instruction~2 .lut_mask = 64'h55550F0F5555330F;
defparam \FetchDecoder|instruction~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \InstructionDecoder|instructionOp[2]~1 (
// Equation(s):
// \InstructionDecoder|instructionOp[2]~1_combout  = ( !\FetchDecoder|instruction~7_combout  & ( (\FetchDecoder|instruction~2_combout  & (!\FetchDecoder|instruction~8_combout  & ((!\FetchDecoder|instruction~4_combout ) # (!\FetchDecoder|instruction~1_combout 
// )))) ) )

	.dataa(!\FetchDecoder|instruction~2_combout ),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(gnd),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\InstructionDecoder|instructionOp[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \InstructionDecoder|instructionOp[2]~1 .extended_lut = "off";
defparam \InstructionDecoder|instructionOp[2]~1 .lut_mask = 64'h5040504000000000;
defparam \InstructionDecoder|instructionOp[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \Controller|Selector5~1 (
// Equation(s):
// \Controller|Selector5~1_combout  = ( \Controller|WideOr0~3_combout  & ( \Controller|currentstate [3] ) ) # ( !\Controller|WideOr0~3_combout  & ( (\Controller|currentstate [3] & ((!\Controller|currentstate [2]) # 
// ((\InstructionDecoder|instructionOp[2]~1_combout ) # (\Controller|currentstate [6])))) ) )

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate [6]),
	.datad(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector5~1 .extended_lut = "off";
defparam \Controller|Selector5~1 .lut_mask = 64'h4555455555555555;
defparam \Controller|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \Controller|Selector5~0 (
// Equation(s):
// \Controller|Selector5~0_combout  = ( \Controller|currentstate [2] & ( (!\Controller|currentstate [3] & !\Controller|currentstate [6]) ) )

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|currentstate [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector5~0 .extended_lut = "off";
defparam \Controller|Selector5~0 .lut_mask = 64'h0000000088888888;
defparam \Controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \Controller|Selector5~2 (
// Equation(s):
// \Controller|Selector5~2_combout  = ( !\Controller|Selector5~0_combout  & ( (\Datapath|pc|pcAddress[15]~0_combout  & (\Controller|Decoder1~1_combout  & (\reset~input_o  & !\Controller|Selector5~1_combout ))) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datab(!\Controller|Decoder1~1_combout ),
	.datac(!\reset~input_o ),
	.datad(!\Controller|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\Controller|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector5~2 .extended_lut = "off";
defparam \Controller|Selector5~2 .lut_mask = 64'h0100010000000000;
defparam \Controller|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \Controller|currentstate[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[2] .is_wysiwyg = "true";
defparam \Controller|currentstate[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \Controller|currentstate~3 (
// Equation(s):
// \Controller|currentstate~3_combout  = ( \Controller|WideOr0~3_combout  & ( (!\Controller|currentstate [3] & (\Controller|currentstate [2] & !\Controller|currentstate [6])) # (\Controller|currentstate [3] & (!\Controller|currentstate [2])) ) ) # ( 
// !\Controller|WideOr0~3_combout  & ( (!\Controller|currentstate [2] & (\Controller|currentstate [3])) # (\Controller|currentstate [2] & (!\Controller|currentstate [6] & ((!\Controller|currentstate [3]) # (!\Controller|currentstate~0_combout )))) ) )

	.dataa(!\Controller|currentstate [3]),
	.datab(!\Controller|currentstate [2]),
	.datac(!\Controller|currentstate~0_combout ),
	.datad(!\Controller|currentstate [6]),
	.datae(gnd),
	.dataf(!\Controller|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~3 .extended_lut = "off";
defparam \Controller|currentstate~3 .lut_mask = 64'h7644764466446644;
defparam \Controller|currentstate~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \Controller|currentstate~4 (
// Equation(s):
// \Controller|currentstate~4_combout  = ( \Controller|currentstate~2_combout  & ( \Datapath|pc|pcAddress[15]~0_combout  & ( (\reset~input_o  & (((!\Controller|currentstate~3_combout  & \Controller|Decoder1~1_combout )) # (\Controller|currentstate~1_combout 
// ))) ) ) ) # ( !\Controller|currentstate~2_combout  & ( \Datapath|pc|pcAddress[15]~0_combout  & ( (!\Controller|currentstate~3_combout  & (\Controller|Decoder1~1_combout  & \reset~input_o )) ) ) )

	.dataa(!\Controller|currentstate~3_combout ),
	.datab(!\Controller|currentstate~1_combout ),
	.datac(!\Controller|Decoder1~1_combout ),
	.datad(!\reset~input_o ),
	.datae(!\Controller|currentstate~2_combout ),
	.dataf(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~4 .extended_lut = "off";
defparam \Controller|currentstate~4 .lut_mask = 64'h00000000000A003B;
defparam \Controller|currentstate~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \Controller|currentstate[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|currentstate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[3] .is_wysiwyg = "true";
defparam \Controller|currentstate[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N45
cyclonev_lcell_comb \Controller|currentstate~5 (
// Equation(s):
// \Controller|currentstate~5_combout  = (\Controller|currentstate [3] & (\Controller|currentstate [2] & !\Controller|currentstate [6]))

	.dataa(!\Controller|currentstate [3]),
	.datab(gnd),
	.datac(!\Controller|currentstate [2]),
	.datad(!\Controller|currentstate [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~5 .extended_lut = "off";
defparam \Controller|currentstate~5 .lut_mask = 64'h0500050005000500;
defparam \Controller|currentstate~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \Controller|currentstate[1]~6 (
// Equation(s):
// \Controller|currentstate[1]~6_combout  = ( \Controller|Decoder1~1_combout  & ( \Controller|currentstate~5_combout  ) )

	.dataa(gnd),
	.datab(!\Controller|currentstate~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controller|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate[1]~6 .extended_lut = "off";
defparam \Controller|currentstate[1]~6 .lut_mask = 64'h0000000033333333;
defparam \Controller|currentstate[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \Controller|currentstate~9 (
// Equation(s):
// \Controller|currentstate~9_combout  = ( \Controller|Decoder1~1_combout  & ( \Controller|currentstate~1_combout  & ( (!\Controller|currentstate [2]) # (\Controller|currentstate~2_combout ) ) ) ) # ( !\Controller|Decoder1~1_combout  & ( 
// \Controller|currentstate~1_combout  & ( \Controller|currentstate~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|currentstate~2_combout ),
	.datad(!\Controller|currentstate [2]),
	.datae(!\Controller|Decoder1~1_combout ),
	.dataf(!\Controller|currentstate~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~9 .extended_lut = "off";
defparam \Controller|currentstate~9 .lut_mask = 64'h000000000F0FFF0F;
defparam \Controller|currentstate~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \Controller|Selector1~0 (
// Equation(s):
// \Controller|Selector1~0_combout  = ( !\InstructionDecoder|instructionOp[2]~1_combout  & ( !\InstructionDecoder|instructionOp[1]~0_combout  & ( (!\InstructionDecoder|instructionOp[0]~2_combout  & (!\Controller|currentstate~0_combout  & 
// (!\FetchDecoder|instruction~4_combout  $ (\FetchDecoder|instruction~1_combout )))) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datab(!\Controller|currentstate~0_combout ),
	.datac(!\FetchDecoder|instruction~4_combout ),
	.datad(!\FetchDecoder|instruction~1_combout ),
	.datae(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.dataf(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~0 .extended_lut = "off";
defparam \Controller|Selector1~0 .lut_mask = 64'h8008000000000000;
defparam \Controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \Controller|Selector1~1 (
// Equation(s):
// \Controller|Selector1~1_combout  = ( !\FetchDecoder|instruction~4_combout  & ( \FetchDecoder|instruction~1_combout  & ( (\InstructionDecoder|instructionOp[0]~2_combout  & (((\InstructionDecoder|instructionOp[2]~1_combout ) # 
// (\Controller|currentstate~0_combout )) # (\InstructionDecoder|instructionOp[1]~0_combout ))) ) ) ) # ( \FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~1_combout  & ( \InstructionDecoder|instructionOp[0]~2_combout  ) ) ) # ( 
// !\FetchDecoder|instruction~4_combout  & ( !\FetchDecoder|instruction~1_combout  & ( (\InstructionDecoder|instructionOp[0]~2_combout  & (\InstructionDecoder|instructionOp[1]~0_combout  & \InstructionDecoder|instructionOp[2]~1_combout )) ) ) )

	.dataa(!\InstructionDecoder|instructionOp[0]~2_combout ),
	.datab(!\InstructionDecoder|instructionOp[1]~0_combout ),
	.datac(!\Controller|currentstate~0_combout ),
	.datad(!\InstructionDecoder|instructionOp[2]~1_combout ),
	.datae(!\FetchDecoder|instruction~4_combout ),
	.dataf(!\FetchDecoder|instruction~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~1 .extended_lut = "off";
defparam \Controller|Selector1~1 .lut_mask = 64'h0011555515550000;
defparam \Controller|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \Controller|Selector1~2 (
// Equation(s):
// \Controller|Selector1~2_combout  = ( \FetchDecoder|instruction~7_combout  & ( \Controller|Selector1~1_combout  & ( (\Controller|WideOr0~2_combout  & ((!\FetchDecoder|instruction~8_combout ) # (!\FetchDecoder|instruction~4_combout ))) ) ) ) # ( 
// !\FetchDecoder|instruction~7_combout  & ( \Controller|Selector1~1_combout  & ( (!\FetchDecoder|instruction~8_combout ) # (\Controller|Selector1~0_combout ) ) ) ) # ( \FetchDecoder|instruction~7_combout  & ( !\Controller|Selector1~1_combout  & ( 
// (\Controller|WideOr0~2_combout  & ((!\FetchDecoder|instruction~8_combout ) # (!\FetchDecoder|instruction~4_combout ))) ) ) ) # ( !\FetchDecoder|instruction~7_combout  & ( !\Controller|Selector1~1_combout  & ( (\Controller|Selector1~0_combout  & 
// \FetchDecoder|instruction~8_combout ) ) ) )

	.dataa(!\Controller|Selector1~0_combout ),
	.datab(!\Controller|WideOr0~2_combout ),
	.datac(!\FetchDecoder|instruction~8_combout ),
	.datad(!\FetchDecoder|instruction~4_combout ),
	.datae(!\FetchDecoder|instruction~7_combout ),
	.dataf(!\Controller|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Selector1~2 .extended_lut = "off";
defparam \Controller|Selector1~2 .lut_mask = 64'h05053330F5F53330;
defparam \Controller|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \Controller|currentstate~10 (
// Equation(s):
// \Controller|currentstate~10_combout  = ( \Controller|Selector1~2_combout  & ( (\Datapath|pc|pcAddress[15]~0_combout  & (\reset~input_o  & ((\Controller|currentstate~9_combout ) # (\Controller|currentstate[1]~6_combout )))) ) ) # ( 
// !\Controller|Selector1~2_combout  & ( (\Datapath|pc|pcAddress[15]~0_combout  & (\Controller|currentstate~9_combout  & \reset~input_o )) ) )

	.dataa(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datab(!\Controller|currentstate[1]~6_combout ),
	.datac(!\Controller|currentstate~9_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\Controller|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~10 .extended_lut = "off";
defparam \Controller|currentstate~10 .lut_mask = 64'h0005000500150015;
defparam \Controller|currentstate~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N29
dffeas \Controller|currentstate[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Controller|currentstate~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[0] .is_wysiwyg = "true";
defparam \Controller|currentstate[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \Datapath|pc|pcAddress[15]~0 (
// Equation(s):
// \Datapath|pc|pcAddress[15]~0_combout  = ( !\Controller|currentstate [1] & ( !\Controller|currentstate [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controller|currentstate [0]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Datapath|pc|pcAddress[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Datapath|pc|pcAddress[15]~0 .extended_lut = "off";
defparam \Datapath|pc|pcAddress[15]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \Datapath|pc|pcAddress[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \Controller|currentstate~16 (
// Equation(s):
// \Controller|currentstate~16_combout  = ( \Controller|currentstate~5_combout  & ( \FetchDecoder|instruction~7_combout  & ( (\Datapath|pc|pcAddress[15]~0_combout  & (!\Controller|WideOr0~3_combout  & (\Controller|Decoder1~1_combout  & \reset~input_o ))) ) ) 
// )

	.dataa(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datab(!\Controller|WideOr0~3_combout ),
	.datac(!\Controller|Decoder1~1_combout ),
	.datad(!\reset~input_o ),
	.datae(!\Controller|currentstate~5_combout ),
	.dataf(!\FetchDecoder|instruction~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~16 .extended_lut = "off";
defparam \Controller|currentstate~16 .lut_mask = 64'h0000000000000004;
defparam \Controller|currentstate~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \Controller|currentstate[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|currentstate~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[4] .is_wysiwyg = "true";
defparam \Controller|currentstate[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \Controller|Decoder1~1 (
// Equation(s):
// \Controller|Decoder1~1_combout  = ( !\Controller|currentstate [5] & ( (!\Controller|currentstate [4] & !\Controller|currentstate [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controller|currentstate [4]),
	.datad(!\Controller|currentstate [7]),
	.datae(gnd),
	.dataf(!\Controller|currentstate [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|Decoder1~1 .extended_lut = "off";
defparam \Controller|Decoder1~1 .lut_mask = 64'hF000F00000000000;
defparam \Controller|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \Controller|currentstate~11 (
// Equation(s):
// \Controller|currentstate~11_combout  = ( \Controller|WideOr0~3_combout  & ( !\Controller|currentstate [6] ) ) # ( !\Controller|WideOr0~3_combout  & ( !\Controller|currentstate [6] & ( !\FetchDecoder|instruction~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\FetchDecoder|instruction~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Controller|WideOr0~3_combout ),
	.dataf(!\Controller|currentstate [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~11 .extended_lut = "off";
defparam \Controller|currentstate~11 .lut_mask = 64'hCCCCFFFF00000000;
defparam \Controller|currentstate~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \Controller|currentstate~12 (
// Equation(s):
// \Controller|currentstate~12_combout  = ( !\Controller|currentstate~11_combout  & ( \Controller|currentstate [2] & ( (\Controller|Decoder1~1_combout  & (\Datapath|pc|pcAddress[15]~0_combout  & (\Controller|currentstate [3] & \reset~input_o ))) ) ) )

	.dataa(!\Controller|Decoder1~1_combout ),
	.datab(!\Datapath|pc|pcAddress[15]~0_combout ),
	.datac(!\Controller|currentstate [3]),
	.datad(!\reset~input_o ),
	.datae(!\Controller|currentstate~11_combout ),
	.dataf(!\Controller|currentstate [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controller|currentstate~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controller|currentstate~12 .extended_lut = "off";
defparam \Controller|currentstate~12 .lut_mask = 64'h0000000000010000;
defparam \Controller|currentstate~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \Controller|currentstate[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controller|currentstate~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controller|currentstate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Controller|currentstate[6] .is_wysiwyg = "true";
defparam \Controller|currentstate[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N27
cyclonev_lcell_comb \TopMultiplexer|y~1 (
// Equation(s):
// \TopMultiplexer|y~1_combout  = ( \Datapath|regFile|RAM~270_combout  & ( \Datapath|pc|pcAddress [13] & ( ((!\Controller|currentstate [6] & (\Controller|Decoder1~0_combout  & \Controller|Decoder1~1_combout ))) # (\Datapath|regFile|WideOr0~combout ) ) ) ) # 
// ( !\Datapath|regFile|RAM~270_combout  & ( \Datapath|pc|pcAddress [13] & ( (!\Controller|currentstate [6] & (\Controller|Decoder1~0_combout  & \Controller|Decoder1~1_combout )) ) ) ) # ( \Datapath|regFile|RAM~270_combout  & ( !\Datapath|pc|pcAddress [13] & 
// ( (\Datapath|regFile|WideOr0~combout  & (((!\Controller|Decoder1~0_combout ) # (!\Controller|Decoder1~1_combout )) # (\Controller|currentstate [6]))) ) ) )

	.dataa(!\Controller|currentstate [6]),
	.datab(!\Datapath|regFile|WideOr0~combout ),
	.datac(!\Controller|Decoder1~0_combout ),
	.datad(!\Controller|Decoder1~1_combout ),
	.datae(!\Datapath|regFile|RAM~270_combout ),
	.dataf(!\Datapath|pc|pcAddress [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TopMultiplexer|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TopMultiplexer|y~1 .extended_lut = "off";
defparam \TopMultiplexer|y~1 .lut_mask = 64'h00003331000A333B;
defparam \TopMultiplexer|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout  = ( \TopMultiplexer|y~0_combout  & ( (\TopMultiplexer|y~1_combout  & \exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TopMultiplexer|y~1_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\TopMultiplexer|y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \exmem|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \VGAControl|hCount [15] ) + ( VCC ) + ( \Add0~58  ))

	.dataa(!\VGAControl|hCount [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000000000005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \BitGen|Add0~29 (
// Equation(s):
// \BitGen|Add0~29_sumout  = SUM(( \Add0~61_sumout  ) + ( GND ) + ( \BitGen|Add0~26  ))
// \BitGen|Add0~30  = CARRY(( \Add0~61_sumout  ) + ( GND ) + ( \BitGen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~29_sumout ),
	.cout(\BitGen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~29 .extended_lut = "off";
defparam \BitGen|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \BitGen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \BitGen|Add0~33 (
// Equation(s):
// \BitGen|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \BitGen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\BitGen|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add0~33 .extended_lut = "off";
defparam \BitGen|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \BitGen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \BitGen|Add1~37 (
// Equation(s):
// \BitGen|Add1~37_sumout  = SUM(( !\VGAControl|vCount [8] $ (!\BitGen|Add0~29_sumout  $ (\VGAControl|vCount [6])) ) + ( \BitGen|Add1~35  ) + ( \BitGen|Add1~34  ))
// \BitGen|Add1~38  = CARRY(( !\VGAControl|vCount [8] $ (!\BitGen|Add0~29_sumout  $ (\VGAControl|vCount [6])) ) + ( \BitGen|Add1~35  ) + ( \BitGen|Add1~34  ))
// \BitGen|Add1~39  = SHARE((!\VGAControl|vCount [8] & (\BitGen|Add0~29_sumout  & \VGAControl|vCount [6])) # (\VGAControl|vCount [8] & ((\VGAControl|vCount [6]) # (\BitGen|Add0~29_sumout ))))

	.dataa(!\VGAControl|vCount [8]),
	.datab(gnd),
	.datac(!\BitGen|Add0~29_sumout ),
	.datad(!\VGAControl|vCount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~34 ),
	.sharein(\BitGen|Add1~35 ),
	.combout(),
	.sumout(\BitGen|Add1~37_sumout ),
	.cout(\BitGen|Add1~38 ),
	.shareout(\BitGen|Add1~39 ));
// synopsys translate_off
defparam \BitGen|Add1~37 .extended_lut = "off";
defparam \BitGen|Add1~37 .lut_mask = 64'h0000055F00005AA5;
defparam \BitGen|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \BitGen|Add1~41 (
// Equation(s):
// \BitGen|Add1~41_sumout  = SUM(( !\BitGen|Add0~33_sumout  $ (!\VGAControl|vCount [7] $ (\VGAControl|vCount [9])) ) + ( \BitGen|Add1~39  ) + ( \BitGen|Add1~38  ))
// \BitGen|Add1~42  = CARRY(( !\BitGen|Add0~33_sumout  $ (!\VGAControl|vCount [7] $ (\VGAControl|vCount [9])) ) + ( \BitGen|Add1~39  ) + ( \BitGen|Add1~38  ))
// \BitGen|Add1~43  = SHARE((!\BitGen|Add0~33_sumout  & (\VGAControl|vCount [7] & \VGAControl|vCount [9])) # (\BitGen|Add0~33_sumout  & ((\VGAControl|vCount [9]) # (\VGAControl|vCount [7]))))

	.dataa(gnd),
	.datab(!\BitGen|Add0~33_sumout ),
	.datac(!\VGAControl|vCount [7]),
	.datad(!\VGAControl|vCount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~38 ),
	.sharein(\BitGen|Add1~39 ),
	.combout(),
	.sumout(\BitGen|Add1~41_sumout ),
	.cout(\BitGen|Add1~42 ),
	.shareout(\BitGen|Add1~43 ));
// synopsys translate_off
defparam \BitGen|Add1~41 .extended_lut = "off";
defparam \BitGen|Add1~41 .lut_mask = 64'h0000033F00003CC3;
defparam \BitGen|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\BitGen|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\BitGen|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \BitGen|Add1~1 (
// Equation(s):
// \BitGen|Add1~1_sumout  = SUM(( !\VGAControl|vCount [10] $ (\VGAControl|vCount [8]) ) + ( \BitGen|Add1~43  ) + ( \BitGen|Add1~42  ))

	.dataa(gnd),
	.datab(!\VGAControl|vCount [10]),
	.datac(!\VGAControl|vCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\BitGen|Add1~42 ),
	.sharein(\BitGen|Add1~43 ),
	.combout(),
	.sumout(\BitGen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Add1~1 .extended_lut = "off";
defparam \BitGen|Add1~1 .lut_mask = 64'h000000000000C3C3;
defparam \BitGen|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \exmem|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\BitGen|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \exmem|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( 
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0]) # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) 
// # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ))))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] 
// & (((\exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] 
// & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h500350F35F035FF3;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 
//  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 
// ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N54
cyclonev_lcell_comb \BitGen|Equal17~0 (
// Equation(s):
// \BitGen|Equal17~0_combout  = ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~0 .extended_lut = "off";
defparam \BitGen|Equal17~0 .lut_mask = 64'hEA40AA0040400000;
defparam \BitGen|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h050503F3F5F503F3;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & 
// ((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 
//  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 
// ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h2222777705AF05AF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] 
// & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h474747470033CCFF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \BitGen|Equal17~2 (
// Equation(s):
// \BitGen|Equal17~2_combout  = ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~2 .extended_lut = "off";
defparam \BitGen|Equal17~2 .lut_mask = 64'hC0C0AA00C0C00000;
defparam \BitGen|Equal17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # 
// ( !\exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N15
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] 
// & (((\exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & \exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & !\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h550F3300550F33FF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \BitGen|Equal17~1 (
// Equation(s):
// \BitGen|Equal17~1_combout  = ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout )) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~1 .extended_lut = "off";
defparam \BitGen|Equal17~1 .lut_mask = 64'hA000CCCCA0000000;
defparam \BitGen|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout  = ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\exmem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))))) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datag(!\exmem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .extended_lut = "on";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h1B000A001B005F00;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N24
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & !\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h550F550F0033FF33;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h333300FF55550F0F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N57
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h330F330F0055FF55;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N15
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1]) # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) ) ) ) # 
// ( !\exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 
//  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N36
cyclonev_lcell_comb \BitGen|Equal17~3 (
// Equation(s):
// \BitGen|Equal17~3_combout  = ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & \exmem|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~3 .extended_lut = "off";
defparam \BitGen|Equal17~3 .lut_mask = 64'hF808F00008080000;
defparam \BitGen|Equal17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N0
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] 
// & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  & 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] 
// & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & (\exmem|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & (\exmem|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N18
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1]) # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) ) ) ) 
// # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [1]) # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) ) ) ) # 
// ( !\exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & 
// \exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \exmem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N30
cyclonev_lcell_comb \BitGen|Equal17~4 (
// Equation(s):
// \BitGen|Equal17~4_combout  = ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout )) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & (!\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~4 .extended_lut = "off";
defparam \BitGen|Equal17~4 .lut_mask = 64'h88008800F0F00000;
defparam \BitGen|Equal17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N48
cyclonev_lcell_comb \BitGen|Equal17~5 (
// Equation(s):
// \BitGen|Equal17~5_combout  = ( \BitGen|Equal17~3_combout  & ( \BitGen|Equal17~4_combout  & ( (\BitGen|Equal17~0_combout  & (\BitGen|Equal17~2_combout  & (\BitGen|Equal17~1_combout  & !\exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ))) 
// ) ) )

	.dataa(!\BitGen|Equal17~0_combout ),
	.datab(!\BitGen|Equal17~2_combout ),
	.datac(!\BitGen|Equal17~1_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.datae(!\BitGen|Equal17~3_combout ),
	.dataf(!\BitGen|Equal17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal17~5 .extended_lut = "off";
defparam \BitGen|Equal17~5 .lut_mask = 64'h0000000000000100;
defparam \BitGen|Equal17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N30
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) 
// # ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & (\exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y19_N3
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( ((!\exmem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) # ( 
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & (\exmem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # 
// (\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\exmem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))) ) ) ) # ( \exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\exmem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ) ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\exmem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & \exmem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  ) ) ) # ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  ) ) ) # ( \exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \exmem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\exmem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \exmem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datab(!\exmem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datac(!\exmem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\exmem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datae(!\exmem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\exmem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ) ) ) # ( !\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & 
// \exmem|ram_rtl_0|auto_generated|address_reg_b [2]) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\exmem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \BitGen|VGA_R[0]~0 (
// Equation(s):
// \BitGen|VGA_R[0]~0_combout  = ( \VGAControl|bright~q  & ( \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & (\BitGen|Equal17~5_combout  & 
// !\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\BitGen|Equal17~5_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGAControl|bright~q ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_R[0]~0 .extended_lut = "off";
defparam \BitGen|VGA_R[0]~0 .lut_mask = 64'h0000000000002020;
defparam \BitGen|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \BitGen|Equal18~0 (
// Equation(s):
// \BitGen|Equal18~0_combout  = ( \exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  & 
// \BitGen|Equal17~5_combout )) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\BitGen|Equal17~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal18~0 .extended_lut = "off";
defparam \BitGen|Equal18~0 .lut_mask = 64'h0000000008080808;
defparam \BitGen|Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \BitGen|Equal19~0 (
// Equation(s):
// \BitGen|Equal19~0_combout  = ( !\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & (\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  & 
// \BitGen|Equal17~5_combout )) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\BitGen|Equal17~5_combout ),
	.datae(gnd),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|Equal19~0 .extended_lut = "off";
defparam \BitGen|Equal19~0 .lut_mask = 64'h0022002200000000;
defparam \BitGen|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \BitGen|VGA_R[2]~1 (
// Equation(s):
// \BitGen|VGA_R[2]~1_combout  = ( \BitGen|Equal19~0_combout  & ( (\VGAControl|bright~q  & ((!\VGAControl|vCount [1] $ (!\VGAControl|vCount [0])) # (\BitGen|Equal18~0_combout ))) ) ) # ( !\BitGen|Equal19~0_combout  & ( (\BitGen|Equal18~0_combout  & 
// \VGAControl|bright~q ) ) )

	.dataa(!\VGAControl|vCount [1]),
	.datab(!\BitGen|Equal18~0_combout ),
	.datac(!\VGAControl|vCount [0]),
	.datad(!\VGAControl|bright~q ),
	.datae(gnd),
	.dataf(!\BitGen|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_R[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_R[2]~1 .extended_lut = "off";
defparam \BitGen|VGA_R[2]~1 .lut_mask = 64'h00330033007B007B;
defparam \BitGen|VGA_R[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \BitGen|VGA_G[1]~0 (
// Equation(s):
// \BitGen|VGA_G[1]~0_combout  = ( \BitGen|Equal17~5_combout  & ( \VGAControl|bright~q  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  $ 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\BitGen|Equal17~5_combout ),
	.dataf(!\VGAControl|bright~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_G[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_G[1]~0 .extended_lut = "off";
defparam \BitGen|VGA_G[1]~0 .lut_mask = 64'h00000000000030C0;
defparam \BitGen|VGA_G[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \BitGen|VGA_G[5]~1 (
// Equation(s):
// \BitGen|VGA_G[5]~1_combout  = ( \VGAControl|bright~q  & ( ((\BitGen|Equal19~0_combout  & (!\VGAControl|vCount [1] $ (\VGAControl|vCount [0])))) # (\BitGen|Equal18~0_combout ) ) )

	.dataa(!\VGAControl|vCount [1]),
	.datab(!\BitGen|Equal18~0_combout ),
	.datac(!\BitGen|Equal19~0_combout ),
	.datad(!\VGAControl|vCount [0]),
	.datae(gnd),
	.dataf(!\VGAControl|bright~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_G[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_G[5]~1 .extended_lut = "off";
defparam \BitGen|VGA_G[5]~1 .lut_mask = 64'h000000003B373B37;
defparam \BitGen|VGA_G[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \BitGen|VGA_B[0]~0 (
// Equation(s):
// \BitGen|VGA_B[0]~0_combout  = ( \VGAControl|bright~q  & ( !\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & ( (\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  & (\BitGen|Equal17~5_combout  & 
// !\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\BitGen|Equal17~5_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGAControl|bright~q ),
	.dataf(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_B[0]~0 .extended_lut = "off";
defparam \BitGen|VGA_B[0]~0 .lut_mask = 64'h0000101000000000;
defparam \BitGen|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \BitGen|VGA_B[1]~1 (
// Equation(s):
// \BitGen|VGA_B[1]~1_combout  = ( \BitGen|Equal17~5_combout  & ( \VGAControl|bright~q  & ( (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  & (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  $ 
// (!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datac(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\exmem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\BitGen|Equal17~5_combout ),
	.dataf(!\VGAControl|bright~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BitGen|VGA_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BitGen|VGA_B[1]~1 .extended_lut = "off";
defparam \BitGen|VGA_B[1]~1 .lut_mask = 64'h0000000000003C00;
defparam \BitGen|VGA_B[1]~1 .shared_arith = "off";
// synopsys translate_on

endmodule
