\hypertarget{classBaseTLB}{
\section{クラス BaseTLB}
\label{classBaseTLB}\index{BaseTLB@{BaseTLB}}
}


{\ttfamily \#include $<$tlb.hh$>$}BaseTLBに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=11cm]{classBaseTLB}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBaseTLB_1_1Translation}{Translation}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{Mode} \{ \hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348}{Read}, 
\hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1}{Write}, 
\hyperlink{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a31b7313c05d32519f3869a3de8be95e6}{Execute}
 \}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
virtual void \hyperlink{classBaseTLB_aff4b9d01b9a4712c699cfb2dd9b3b8cd}{demapPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)=0
\item 
virtual void \hyperlink{classBaseTLB_a5958bc92949a47d1be1088468abdc006}{flushAll} ()=0
\item 
virtual void \hyperlink{classBaseTLB_abb09460e26e2667f44dad5f0679835e5}{takeOverFrom} (\hyperlink{classBaseTLB}{BaseTLB} $\ast$otlb)=0
\item 
virtual \hyperlink{classBaseMasterPort}{BaseMasterPort} $\ast$ \hyperlink{classBaseTLB_a5125451589673cb85c7cab06c2ac5434}{getMasterPort} ()
\item 
void \hyperlink{classBaseTLB_afea64b0aa579c17485db54c6a5c2ede3}{memInvalidate} ()
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseTLB_ac8e9bca1fe09b54b17069200cac8c9d3}{BaseTLB} (const \hyperlink{classSimObject_a0f0761d2db586a23bb2a2880b8f387bb}{Params} $\ast$p)
\end{DoxyCompactItemize}


\subsection{列挙型}
\hypertarget{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}{
\index{BaseTLB@{BaseTLB}!Mode@{Mode}}
\index{Mode@{Mode}!BaseTLB@{BaseTLB}}
\subsubsection[{Mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Mode}}}
\label{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{Read@{Read}!BaseTLB@{BaseTLB}}\index{BaseTLB@{BaseTLB}!Read@{Read}}\item[{\em 
\hypertarget{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348}{
Read}
\label{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a809abe96853e69894bbf8e5730b31348}
}]\index{Write@{Write}!BaseTLB@{BaseTLB}}\index{BaseTLB@{BaseTLB}!Write@{Write}}\item[{\em 
\hypertarget{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1}{
Write}
\label{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1}
}]\index{Execute@{Execute}!BaseTLB@{BaseTLB}}\index{BaseTLB@{BaseTLB}!Execute@{Execute}}\item[{\em 
\hypertarget{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a31b7313c05d32519f3869a3de8be95e6}{
Execute}
\label{classBaseTLB_a46c8a310cf4c094f8c80e1cb8dc1f911a31b7313c05d32519f3869a3de8be95e6}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
62 { Read, Write, Execute };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classBaseTLB_ac8e9bca1fe09b54b17069200cac8c9d3}{
\index{BaseTLB@{BaseTLB}!BaseTLB@{BaseTLB}}
\index{BaseTLB@{BaseTLB}!BaseTLB@{BaseTLB}}
\subsubsection[{BaseTLB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseTLB} (const {\bf Params} $\ast$ {\em p})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classBaseTLB_ac8e9bca1fe09b54b17069200cac8c9d3}



\begin{DoxyCode}
58         : SimObject(p)
59     {}
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBaseTLB_aff4b9d01b9a4712c699cfb2dd9b3b8cd}{
\index{BaseTLB@{BaseTLB}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!BaseTLB@{BaseTLB}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}virtual void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classBaseTLB_aff4b9d01b9a4712c699cfb2dd9b3b8cd}


\hyperlink{classPowerISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{TLB}, \hyperlink{classSparcISA_1_1TLB_a2d698ff909513b48a1263f8a5440e067}{TLB}, \hyperlink{classX86ISA_1_1TLB_a18477caae4a9699b99ee4f1ebca75c31}{TLB}, と \hyperlink{classGenericTLB_a2d698ff909513b48a1263f8a5440e067}{GenericTLB}で実装されています。\hypertarget{classBaseTLB_a5958bc92949a47d1be1088468abdc006}{
\index{BaseTLB@{BaseTLB}!flushAll@{flushAll}}
\index{flushAll@{flushAll}!BaseTLB@{BaseTLB}}
\subsubsection[{flushAll}]{\setlength{\rightskip}{0pt plus 5cm}virtual void flushAll ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classBaseTLB_a5958bc92949a47d1be1088468abdc006}
Remove all entries from the TLB 

\hyperlink{classAlphaISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, \hyperlink{classArmISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, \hyperlink{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, \hyperlink{classMipsISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, \hyperlink{classPowerISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, \hyperlink{classSparcISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}, と \hyperlink{classX86ISA_1_1TLB_aca1483a67aee5a91e442f7131d66bcbd}{TLB}で実装されています。\hypertarget{classBaseTLB_a5125451589673cb85c7cab06c2ac5434}{
\index{BaseTLB@{BaseTLB}!getMasterPort@{getMasterPort}}
\index{getMasterPort@{getMasterPort}!BaseTLB@{BaseTLB}}
\subsubsection[{getMasterPort}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf BaseMasterPort}$\ast$ getMasterPort ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classBaseTLB_a5125451589673cb85c7cab06c2ac5434}
Get the table walker master port if present. This is used for migrating port connections during a CPU \hyperlink{classBaseTLB_abb09460e26e2667f44dad5f0679835e5}{takeOverFrom()} call. For architectures that do not have a table walker, NULL is returned, hence the use of a pointer rather than a reference.

\begin{DoxyReturn}{戻り値}
A pointer to the walker master port or NULL if not present 
\end{DoxyReturn}


\hyperlink{classArmISA_1_1TLB_a2ea87b216b1f58953a679590672be258}{TLB}, と \hyperlink{classX86ISA_1_1TLB_a2ea87b216b1f58953a679590672be258}{TLB}で再定義されています。


\begin{DoxyCode}
86 { return NULL; }
\end{DoxyCode}
\hypertarget{classBaseTLB_afea64b0aa579c17485db54c6a5c2ede3}{
\index{BaseTLB@{BaseTLB}!memInvalidate@{memInvalidate}}
\index{memInvalidate@{memInvalidate}!BaseTLB@{BaseTLB}}
\subsubsection[{memInvalidate}]{\setlength{\rightskip}{0pt plus 5cm}void memInvalidate ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classBaseTLB_afea64b0aa579c17485db54c6a5c2ede3}
Invalidate the contents of memory buffers.

When the switching to hardware virtualized CPU models, we need to make sure that we don't have any cached state in the system that might become stale when we return. This method is used to flush all such state back to main memory.

This does {\itshape not\/} cause any dirty state to be written back to memory. 

\hyperlink{classDrainable_a7f243f736712f56d8dd50cd21c77b9d1}{Drainable}を再定義しています。


\begin{DoxyCode}
88 { flushAll(); }
\end{DoxyCode}
\hypertarget{classBaseTLB_abb09460e26e2667f44dad5f0679835e5}{
\index{BaseTLB@{BaseTLB}!takeOverFrom@{takeOverFrom}}
\index{takeOverFrom@{takeOverFrom}!BaseTLB@{BaseTLB}}
\subsubsection[{takeOverFrom}]{\setlength{\rightskip}{0pt plus 5cm}virtual void takeOverFrom ({\bf BaseTLB} $\ast$ {\em otlb})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classBaseTLB_abb09460e26e2667f44dad5f0679835e5}
Take over from an old tlb context 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
sim/\hyperlink{sim_2tlb_8hh}{tlb.hh}\end{DoxyCompactItemize}
