

================================================================
== Vitis HLS Report for 'CORDIC_V_Pipeline_VITIS_LOOP_94_2'
================================================================
* Date:           Fri Jun 17 13:15:51 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.224 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       11|  80.000 ns|  0.440 us|    2|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_94_2  |        0|        9|         1|          1|          1|  0 ~ 9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|      68|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln94_fu_115_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln94_fu_110_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|    4|          8|
    |p_Val2_135_fu_52         |   9|          2|   16|         32|
    |p_Val2_s_fu_48           |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_56                  |   4|   0|    4|          0|
    |p_Val2_135_fu_52         |  16|   0|   16|          0|
    |p_Val2_s_fu_48           |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  CORDIC_V_Pipeline_VITIS_LOOP_94_2|  return value|
|temp_y_V_1             |   in|   16|     ap_none|                         temp_y_V_1|        scalar|
|temp_x_V_1             |   in|   16|     ap_none|                         temp_x_V_1|        scalar|
|k                      |   in|    4|     ap_none|                                  k|        scalar|
|temp_y_V_2_out         |  out|   16|      ap_vld|                     temp_y_V_2_out|       pointer|
|temp_y_V_2_out_ap_vld  |  out|    1|      ap_vld|                     temp_y_V_2_out|       pointer|
|temp_x_V_2_out         |  out|   16|      ap_vld|                     temp_x_V_2_out|       pointer|
|temp_x_V_2_out_ap_vld  |  out|    1|      ap_vld|                     temp_x_V_2_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

