mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:40761
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/xclbin/vadd.hw.xo.compile_summary, at Fri Oct 30 11:43:26 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Oct 30 11:43:26 2020
Running Rule Check Server on port:40803
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Fri Oct 30 11:43:27 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 191.79 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 0h 3m 12s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:37893
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/xclbin/vadd.hw.xclbin.link_summary, at Fri Oct 30 11:46:41 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Oct 30 11:46:41 2020
Running Rule Check Server on port:40109
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Fri Oct 30 11:46:42 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:46:50] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Oct 30 11:47:01 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM28' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM29' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM30' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM31' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:47:05] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:47:12] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 352207 ; free virtual = 444785
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:47:12] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.table_HBM0:HBM[0] -sp vadd_1.table_HBM1:HBM[1] -sp vadd_1.table_HBM2:HBM[2] -sp vadd_1.table_HBM3:HBM[3] -sp vadd_1.table_HBM4:HBM[4] -sp vadd_1.table_HBM5:HBM[5] -sp vadd_1.table_HBM6:HBM[6] -sp vadd_1.table_HBM7:HBM[7] -sp vadd_1.table_HBM8:HBM[8] -sp vadd_1.table_HBM9:HBM[9] -sp vadd_1.table_HBM10:HBM[10] -sp vadd_1.table_HBM11:HBM[11] -sp vadd_1.table_HBM12:HBM[12] -sp vadd_1.table_HBM13:HBM[13] -sp vadd_1.table_HBM14:HBM[14] -sp vadd_1.table_HBM15:HBM[15] -sp vadd_1.table_HBM16:HBM[16] -sp vadd_1.table_HBM17:HBM[17] -sp vadd_1.table_HBM18:HBM[18] -sp vadd_1.table_HBM19:HBM[19] -sp vadd_1.table_HBM20:HBM[20] -sp vadd_1.table_HBM21:HBM[21] -sp vadd_1.table_HBM22:HBM[22] -sp vadd_1.table_HBM23:HBM[23] -sp vadd_1.table_HBM24:HBM[24] -sp vadd_1.table_HBM25:HBM[25] -sp vadd_1.table_HBM26:HBM[26] -sp vadd_1.table_HBM27:HBM[27] -sp vadd_1.table_HBM28:HBM[28] -sp vadd_1.table_HBM29:HBM[29] -sp vadd_1.table_HBM30:HBM[30] -sp vadd_1.table_HBM31:HBM[31] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM28, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM29, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM30, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM31, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM0 to HBM[0] for directive vadd_1.table_HBM0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM1 to HBM[1] for directive vadd_1.table_HBM1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM2 to HBM[2] for directive vadd_1.table_HBM2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM3 to HBM[3] for directive vadd_1.table_HBM3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM4 to HBM[4] for directive vadd_1.table_HBM4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM5 to HBM[5] for directive vadd_1.table_HBM5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM6 to HBM[6] for directive vadd_1.table_HBM6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM7 to HBM[7] for directive vadd_1.table_HBM7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM8 to HBM[8] for directive vadd_1.table_HBM8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM9 to HBM[9] for directive vadd_1.table_HBM9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM10 to HBM[10] for directive vadd_1.table_HBM10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM11 to HBM[11] for directive vadd_1.table_HBM11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM12 to HBM[12] for directive vadd_1.table_HBM12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM13 to HBM[13] for directive vadd_1.table_HBM13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM14 to HBM[14] for directive vadd_1.table_HBM14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM15 to HBM[15] for directive vadd_1.table_HBM15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM16 to HBM[16] for directive vadd_1.table_HBM16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM17 to HBM[17] for directive vadd_1.table_HBM17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM18 to HBM[18] for directive vadd_1.table_HBM18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM19 to HBM[19] for directive vadd_1.table_HBM19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM20 to HBM[20] for directive vadd_1.table_HBM20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM21 to HBM[21] for directive vadd_1.table_HBM21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM22 to HBM[22] for directive vadd_1.table_HBM22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM23 to HBM[23] for directive vadd_1.table_HBM23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM24 to HBM[24] for directive vadd_1.table_HBM24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM25 to HBM[25] for directive vadd_1.table_HBM25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM26 to HBM[26] for directive vadd_1.table_HBM26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM27 to HBM[27] for directive vadd_1.table_HBM27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM28 to HBM[28] for directive vadd_1.table_HBM28:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM29 to HBM[29] for directive vadd_1.table_HBM29:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM30 to HBM[30] for directive vadd_1.table_HBM30:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM31 to HBM[31] for directive vadd_1.table_HBM31:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [11:47:18] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 352210 ; free virtual = 444789
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:47:18] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:47:22] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 352202 ; free virtual = 444786
INFO: [v++ 60-1441] [11:47:22] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 352220 ; free virtual = 444804
INFO: [v++ 60-1443] [11:47:22] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [11:47:26] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 352220 ; free virtual = 444804
INFO: [v++ 60-1443] [11:47:26] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [v++ 60-1441] [11:47:27] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.312 ; gain = 0.000 ; free physical = 352218 ; free virtual = 444802
INFO: [v++ 60-1443] [11:47:27] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[11:49:37] Run vpl: Step create_project: Started
Creating Vivado project.
[11:49:41] Run vpl: Step create_project: Completed
[11:49:41] Run vpl: Step create_bd: Started
[11:51:49] Run vpl: Step create_bd: RUNNING...
[11:53:31] Run vpl: Step create_bd: RUNNING...
[11:55:20] Run vpl: Step create_bd: RUNNING...
[11:57:30] Run vpl: Step create_bd: RUNNING...
[11:59:47] Run vpl: Step create_bd: RUNNING...
[12:02:08] Run vpl: Step create_bd: RUNNING...
[12:03:26] Run vpl: Step create_bd: RUNNING...
[12:03:59] Run vpl: Step create_bd: Completed
[12:03:59] Run vpl: Step update_bd: Started
[12:05:47] Run vpl: Step update_bd: RUNNING...
[12:07:31] Run vpl: Step update_bd: RUNNING...
[12:08:29] Run vpl: Step update_bd: Completed
[12:08:29] Run vpl: Step generate_target: Started
[12:10:11] Run vpl: Step generate_target: RUNNING...
[12:11:58] Run vpl: Step generate_target: RUNNING...
[12:13:39] Run vpl: Step generate_target: RUNNING...
[12:15:45] Run vpl: Step generate_target: RUNNING...
[12:17:31] Run vpl: Step generate_target: RUNNING...
[12:20:00] Run vpl: Step generate_target: RUNNING...
[12:21:53] Run vpl: Step generate_target: Completed
[12:21:53] Run vpl: Step config_hw_runs: Started
[12:24:08] Run vpl: Step config_hw_runs: Completed
[12:24:08] Run vpl: Step synth: Started
[12:25:30] Block-level synthesis in progress, 0 of 65 jobs complete, 8 jobs running.
[12:26:58] Block-level synthesis in progress, 0 of 65 jobs complete, 8 jobs running.
[12:28:23] Block-level synthesis in progress, 5 of 65 jobs complete, 7 jobs running.
[12:29:57] Block-level synthesis in progress, 7 of 65 jobs complete, 7 jobs running.
[12:31:56] Block-level synthesis in progress, 13 of 65 jobs complete, 8 jobs running.
[12:33:46] Block-level synthesis in progress, 17 of 65 jobs complete, 6 jobs running.
[12:35:13] Block-level synthesis in progress, 21 of 65 jobs complete, 8 jobs running.
[12:38:09] Block-level synthesis in progress, 28 of 65 jobs complete, 7 jobs running.
[12:39:38] Block-level synthesis in progress, 38 of 65 jobs complete, 4 jobs running.
[12:44:16] Block-level synthesis in progress, 53 of 65 jobs complete, 3 jobs running.
[12:49:37] Block-level synthesis in progress, 65 of 65 jobs complete, 0 jobs running.
[12:55:31] Top-level synthesis in progress.
[13:00:20] Top-level synthesis in progress.
[13:03:54] Top-level synthesis in progress.
[13:06:15] Top-level synthesis in progress.
[13:11:58] Top-level synthesis in progress.
[13:16:43] Top-level synthesis in progress.
[13:21:27] Top-level synthesis in progress.
[13:23:36] Top-level synthesis in progress.
[13:28:52] Top-level synthesis in progress.
[13:34:59] Top-level synthesis in progress.
[13:40:37] Top-level synthesis in progress.
[13:45:02] Top-level synthesis in progress.
[13:49:41] Top-level synthesis in progress.
[13:54:43] Top-level synthesis in progress.
[13:59:30] Top-level synthesis in progress.
[14:01:39] Top-level synthesis in progress.
[14:05:31] Top-level synthesis in progress.
[14:06:55] Top-level synthesis in progress.
[14:08:21] Top-level synthesis in progress.
[14:09:47] Top-level synthesis in progress.
[14:11:19] Top-level synthesis in progress.
[14:12:47] Top-level synthesis in progress.
[14:14:27] Top-level synthesis in progress.
[14:15:59] Top-level synthesis in progress.
[14:18:30] Top-level synthesis in progress.
[14:21:52] Top-level synthesis in progress.
[14:25:40] Top-level synthesis in progress.
[14:28:16] Top-level synthesis in progress.
[14:33:10] Top-level synthesis in progress.
[14:36:59] Top-level synthesis in progress.
[14:40:43] Top-level synthesis in progress.
[14:43:17] Top-level synthesis in progress.
[14:45:35] Top-level synthesis in progress.
[14:47:37] Top-level synthesis in progress.
[14:49:05] Top-level synthesis in progress.
[14:50:36] Top-level synthesis in progress.
[14:52:09] Top-level synthesis in progress.
[14:53:42] Top-level synthesis in progress.
[14:55:11] Top-level synthesis in progress.
[14:56:46] Top-level synthesis in progress.
[14:59:28] Top-level synthesis in progress.
[15:01:46] Top-level synthesis in progress.
[15:04:20] Top-level synthesis in progress.
[15:06:49] Top-level synthesis in progress.
[15:08:23] Top-level synthesis in progress.
[15:09:54] Top-level synthesis in progress.
[15:11:25] Top-level synthesis in progress.
[15:13:54] Top-level synthesis in progress.
[15:15:25] Top-level synthesis in progress.
[15:16:56] Top-level synthesis in progress.
[15:18:19] Top-level synthesis in progress.
[15:19:39] Top-level synthesis in progress.
[15:21:09] Top-level synthesis in progress.
[15:22:39] Top-level synthesis in progress.
[15:24:14] Top-level synthesis in progress.
[15:27:09] Top-level synthesis in progress.
[15:29:14] Top-level synthesis in progress.
[15:31:18] Top-level synthesis in progress.
[15:32:48] Top-level synthesis in progress.
[15:34:16] Top-level synthesis in progress.
[15:35:47] Top-level synthesis in progress.
[15:37:21] Top-level synthesis in progress.
[15:38:52] Top-level synthesis in progress.
[15:40:24] Top-level synthesis in progress.
[15:43:14] Top-level synthesis in progress.
[15:47:01] Top-level synthesis in progress.
[15:48:34] Top-level synthesis in progress.
[15:50:16] Top-level synthesis in progress.
[15:54:02] Top-level synthesis in progress.
[15:58:07] Top-level synthesis in progress.
[16:02:02] Top-level synthesis in progress.
[16:05:51] Top-level synthesis in progress.
[16:09:41] Top-level synthesis in progress.
[16:13:56] Top-level synthesis in progress.
[16:18:01] Top-level synthesis in progress.
[16:22:30] Top-level synthesis in progress.
[16:26:31] Top-level synthesis in progress.
[16:30:27] Top-level synthesis in progress.
[16:34:21] Top-level synthesis in progress.
[16:38:13] Top-level synthesis in progress.
[16:43:06] Top-level synthesis in progress.
[16:46:48] Top-level synthesis in progress.
[16:50:29] Top-level synthesis in progress.
[16:54:33] Top-level synthesis in progress.
[16:58:27] Top-level synthesis in progress.
[17:02:10] Top-level synthesis in progress.
[17:06:04] Top-level synthesis in progress.
[17:09:49] Top-level synthesis in progress.
[17:13:35] Top-level synthesis in progress.
[17:16:13] Top-level synthesis in progress.
[17:18:56] Top-level synthesis in progress.
[17:22:33] Top-level synthesis in progress.
[17:25:20] Top-level synthesis in progress.
[17:28:49] Top-level synthesis in progress.
[17:30:17] Top-level synthesis in progress.
[17:31:47] Top-level synthesis in progress.
[17:33:18] Top-level synthesis in progress.
[17:34:50] Top-level synthesis in progress.
[17:36:20] Top-level synthesis in progress.
[17:37:51] Top-level synthesis in progress.
[17:39:23] Top-level synthesis in progress.
[17:40:54] Top-level synthesis in progress.
[17:42:26] Top-level synthesis in progress.
[17:43:57] Top-level synthesis in progress.
[17:45:27] Top-level synthesis in progress.
[17:47:00] Top-level synthesis in progress.
[17:48:42] Top-level synthesis in progress.
[17:52:26] Top-level synthesis in progress.
[17:55:01] Top-level synthesis in progress.
[17:57:32] Top-level synthesis in progress.
[18:00:03] Top-level synthesis in progress.
[18:01:36] Top-level synthesis in progress.
[18:03:07] Top-level synthesis in progress.
[18:04:35] Top-level synthesis in progress.
[18:06:06] Top-level synthesis in progress.
[18:07:37] Top-level synthesis in progress.
[18:09:10] Top-level synthesis in progress.
[18:10:38] Top-level synthesis in progress.
[18:12:05] Top-level synthesis in progress.
[18:13:36] Top-level synthesis in progress.
[18:15:08] Top-level synthesis in progress.
[18:16:36] Top-level synthesis in progress.
[18:18:03] Top-level synthesis in progress.
[18:19:28] Top-level synthesis in progress.
[18:20:54] Top-level synthesis in progress.
[18:22:21] Top-level synthesis in progress.
[18:24:44] Top-level synthesis in progress.
[18:26:12] Top-level synthesis in progress.
[18:27:41] Top-level synthesis in progress.
[18:29:31] Top-level synthesis in progress.
[18:31:58] Top-level synthesis in progress.
[18:34:28] Top-level synthesis in progress.
[18:36:09] Top-level synthesis in progress.
[18:39:56] Top-level synthesis in progress.
[18:41:21] Top-level synthesis in progress.
[18:42:50] Top-level synthesis in progress.
[18:44:23] Top-level synthesis in progress.
[18:45:54] Top-level synthesis in progress.
[18:47:20] Top-level synthesis in progress.
[18:48:48] Top-level synthesis in progress.
[18:50:14] Top-level synthesis in progress.
[18:51:43] Top-level synthesis in progress.
[18:53:09] Top-level synthesis in progress.
[18:54:45] Top-level synthesis in progress.
[18:56:17] Top-level synthesis in progress.
[18:58:41] Top-level synthesis in progress.
[19:04:09] Top-level synthesis in progress.
[19:09:55] Top-level synthesis in progress.
[19:12:40] Top-level synthesis in progress.
[19:15:27] Top-level synthesis in progress.
[19:17:03] Top-level synthesis in progress.
[19:19:39] Top-level synthesis in progress.
[19:21:11] Top-level synthesis in progress.
[19:22:54] Top-level synthesis in progress.
[19:24:23] Top-level synthesis in progress.
[19:25:53] Top-level synthesis in progress.
[19:28:30] Top-level synthesis in progress.
[19:29:55] Top-level synthesis in progress.
[19:31:21] Top-level synthesis in progress.
[19:32:46] Top-level synthesis in progress.
[19:34:13] Top-level synthesis in progress.
[19:35:44] Top-level synthesis in progress.
[19:37:12] Top-level synthesis in progress.
[19:38:38] Top-level synthesis in progress.
[19:40:05] Top-level synthesis in progress.
[19:41:31] Top-level synthesis in progress.
[19:43:01] Top-level synthesis in progress.
[19:44:29] Top-level synthesis in progress.
[19:45:55] Top-level synthesis in progress.
[19:47:24] Top-level synthesis in progress.
[19:48:58] Top-level synthesis in progress.
[19:50:29] Top-level synthesis in progress.
[19:52:32] Top-level synthesis in progress.
[19:54:04] Top-level synthesis in progress.
[19:56:14] Top-level synthesis in progress.
[19:57:45] Top-level synthesis in progress.
[19:59:46] Top-level synthesis in progress.
[20:01:13] Top-level synthesis in progress.
[20:02:56] Top-level synthesis in progress.
[20:04:25] Top-level synthesis in progress.
[20:06:55] Top-level synthesis in progress.
[20:09:02] Top-level synthesis in progress.
[20:11:04] Top-level synthesis in progress.
[20:13:33] Top-level synthesis in progress.
[20:16:02] Top-level synthesis in progress.
[20:17:34] Top-level synthesis in progress.
[20:19:46] Top-level synthesis in progress.
[20:22:18] Top-level synthesis in progress.
[20:24:49] Top-level synthesis in progress.
[20:27:41] Top-level synthesis in progress.
[20:29:30] Top-level synthesis in progress.
[20:31:56] Top-level synthesis in progress.
[20:33:31] Top-level synthesis in progress.
[20:36:04] Top-level synthesis in progress.
[20:38:26] Top-level synthesis in progress.
[20:39:57] Top-level synthesis in progress.
[20:41:28] Top-level synthesis in progress.
[20:42:58] Top-level synthesis in progress.
[20:44:34] Top-level synthesis in progress.
[20:48:37] Top-level synthesis in progress.
[20:51:18] Top-level synthesis in progress.
[20:52:49] Top-level synthesis in progress.
[20:54:27] Top-level synthesis in progress.
[20:57:19] Top-level synthesis in progress.
[20:58:50] Top-level synthesis in progress.
[21:01:33] Top-level synthesis in progress.
[21:02:59] Top-level synthesis in progress.
[21:04:25] Top-level synthesis in progress.
[21:05:53] Top-level synthesis in progress.
[21:07:25] Top-level synthesis in progress.
[21:09:21] Top-level synthesis in progress.
[21:11:51] Top-level synthesis in progress.
[21:13:22] Top-level synthesis in progress.
[21:15:11] Top-level synthesis in progress.
[21:17:40] Top-level synthesis in progress.
[21:19:12] Top-level synthesis in progress.
[21:20:53] Top-level synthesis in progress.
[21:24:37] Top-level synthesis in progress.
[21:28:29] Top-level synthesis in progress.
[21:31:03] Top-level synthesis in progress.
[21:33:53] Top-level synthesis in progress.
[21:37:55] Top-level synthesis in progress.
[21:42:27] Top-level synthesis in progress.
[21:46:14] Top-level synthesis in progress.
[21:49:52] Top-level synthesis in progress.
[21:53:41] Top-level synthesis in progress.
[21:56:18] Top-level synthesis in progress.
[22:00:10] Top-level synthesis in progress.
[22:02:29] Top-level synthesis in progress.
[22:06:24] Top-level synthesis in progress.
[22:09:02] Top-level synthesis in progress.
[22:11:27] Top-level synthesis in progress.
[22:12:58] Top-level synthesis in progress.
[22:14:33] Top-level synthesis in progress.
[22:17:02] Top-level synthesis in progress.
[22:19:43] Top-level synthesis in progress.
[22:23:46] Top-level synthesis in progress.
[22:25:15] Top-level synthesis in progress.
[22:26:51] Top-level synthesis in progress.
[22:29:00] Run vpl: Step synth: Completed
[22:29:00] Run vpl: Step impl: Started
Makefile:93: recipe for target 'xclbin/vadd.hw.xclbin' failed
