<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 83.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;row_product/src/row_product.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5537]" key="HLS 207-5537" tag="" content="&apos;#pragma HLS unroll&apos; can only be applied inside loop body: row_product/src/row_product.cpp:10:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5335]" key="HLS 207-5335" tag="" content="Only for/while loops support the &apos;Unroll &apos;: /home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:70:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 6.94 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.17 seconds; current allocated memory: 85.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:68:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:92:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:96:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_1&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:86) in function &apos;hls::vector&lt;double, 5ul&gt;::operator*=&apos; completely with a factor of 5 (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:86)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_137_1&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:86) in function &apos;hls::vector&lt;double, 5ul&gt;::operator+=&apos; completely with a factor of 5 (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:86)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ptr(double const (&amp;) [5])&apos; into &apos;std::array&lt;double, 5ul&gt;::data()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::data()&apos; into &apos;std::array&lt;double, 5ul&gt;::begin()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:123:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::data()&apos; into &apos;std::array&lt;double, 5ul&gt;::end()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:131:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::begin()&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:67:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::end()&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:67:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ref(double const (&amp;) [5], unsigned long)&apos; into &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;extract_row(csr_t_2, int)&apos; (row_product/src/row_product.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ref(double const (&amp;) [5], unsigned long)&apos; into &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; into &apos;row_scalar_mult(hls::vector&lt;double, 5ul&gt;&amp;, double)&apos; (row_product/src/row_product.cpp:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; into &apos;row_scalar_mult(hls::vector&lt;double, 5ul&gt;&amp;, double)&apos; (row_product/src/row_product.cpp:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; into &apos;row_add(hls::vector&lt;double, 5ul&gt;&amp;, hls::vector&lt;double, 5ul&gt;&amp;)&apos; (row_product/src/row_product.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;append_row(csr_out_t*, hls::vector&lt;double, 5ul&gt;&amp;, int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_element(csr_t_1, int, int)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_row(csr_t_2, int)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;row_scalar_mult(hls::vector&lt;double, 5ul&gt;&amp;, double)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;row_add(hls::vector&lt;double, 5ul&gt;&amp;, hls::vector&lt;double, 5ul&gt;&amp;)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;append_row(csr_out_t*, hls::vector&lt;double, 5ul&gt;&amp;, int)&apos; into &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;buffer_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;mult_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;extracted_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;row_product(int*, int*, double*, int*, int*, double*, int*, int*, double*)&apos; (row_product/src/row_product.cpp:83:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.6 seconds; current allocated memory: 88.275 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 88.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 91.020 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:113)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;extracted_row.data._M_elems&apos;(row_product/src/row_product.cpp:127:28) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:113:44) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:113) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:114)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:131:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:114:41) that takes precendence." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:128:17) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:114:41) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:114) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:115)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;mult_row.data._M_elems&apos;(row_product/src/row_product.cpp:128:17) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:115:39) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:115) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;__range._M_elems&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:71: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 91.108 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:113)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;extracted_row.data._M_elems&apos;(row_product/src/row_product.cpp:127:28) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:113:44) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:113) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:114)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:131:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:114:41) that takes precendence." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:128:17) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:114:41) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:114) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:115)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;mult_row.data._M_elems&apos;(row_product/src/row_product.cpp:128:17) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:115:39) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:115) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;__range._M_elems&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-4&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1&apos; (row_product/src/row_product.cpp:35) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos; (row_product/src/row_product.cpp:9) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-5.1.3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_70_1&apos; (row_product/src/row_product.cpp:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-5.3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 113.547 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_121_2&apos; (row_product/src/row_product.cpp:121:36) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_119_1&apos; (row_product/src/row_product.cpp:119:32) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 109.038 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;row_product&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 1 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 2 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 3 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 4 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 7 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 9 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 10, loop &apos;VITIS_LOOP_35_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;row_product&apos; (loop &apos;VITIS_LOOP_11_1&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:20) and &apos;icmp&apos; operation (&apos;icmp_ln13&apos;, row_product/src/row_product.cpp:13)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 10, Depth = 20, loop &apos;VITIS_LOOP_11_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_121_2.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_121_2.3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_70_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule bus request on port &apos;csr_z&apos; (row_product/src/row_product.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop &apos;VITIS_LOOP_70_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_119_1.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_119_1.3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 110.886 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 113.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/csr_x&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/csr_y&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/csr_z&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_rowptr&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_colind&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x_data&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_rowptr&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_colind&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y_data&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_rowptr&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_colind&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/z_data&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;row_product&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;x_rowptr&apos;, &apos;x_colind&apos;, &apos;x_data&apos;, &apos;y_rowptr&apos;, &apos;y_colind&apos;, &apos;y_data&apos;, &apos;z_rowptr&apos;, &apos;z_colind&apos;, &apos;z_data&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_7_full_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_7_max_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;row_product&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 118.276 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 5.71 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.84 seconds; current allocated memory: 135.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 21.14 seconds. CPU system time: 0.91 seconds. Elapsed time: 20.88 seconds; current allocated memory: 136.877 MB." resolution=""/>
</Messages>
