// Seed: 2300601080
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    input id_3,
    input reg id_4,
    input id_5,
    output reg id_6
);
  always @(1 or posedge id_1) begin
    case (id_3)
      1'b0: id_6 = 1;
      id_4: id_6 = 1'b0;
      id_5: id_6 <= id_5;
      id_5: id_6 = 1;
    endcase
  end
endmodule
