{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569354424096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569354424098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 16:47:03 2019 " "Processing started: Tue Sep 24 16:47:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569354424098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354424098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354424098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569354425064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569354425064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(7) " "Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1569354438293 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "MUX_ALUSRC_FWDB MUX.v(19) " "Verilog Module Declaration warning at MUX.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"MUX_ALUSRC_FWDB\"" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(6) " "Verilog HDL information at PC.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1569354438296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MIPS_PIPELINE_FPGA.v 26 26 " "Using design file MIPS_PIPELINE_FPGA.v, which is not specified as a design file for the current project, but contains definitions for 26 design units and 26 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modulos/ALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "2 Door_BNE_BEQ " "Found entity 2: Door_BNE_BEQ" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControleALU " "Found entity 3: ControleALU" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "4 Controller " "Found entity 4: Controller" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "5 Data_Memory " "Found entity 5: Data_Memory" {  } { { "Modulos/Data_Memory.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ext_Sinal " "Found entity 6: Ext_Sinal" {  } { { "Modulos/Ext_Sinal.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Ext_Sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "7 LeftShift2 " "Found entity 7: LeftShift2" {  } { { "Modulos/LeftShift2.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/LeftShift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "8 Memoria_instrucoes " "Found entity 8: Memoria_instrucoes" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX_32b " "Found entity 9: MUX_32b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX_5b " "Found entity 10: MUX_5b" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "11 MUX_ALUSRC_FWDB " "Found entity 11: MUX_ALUSRC_FWDB" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "12 MUX_FWDA " "Found entity 12: MUX_FWDA" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pipeline_PC " "Found entity 13: Pipeline_PC" {  } { { "Modulos/PC.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "14 Registradores " "Found entity 14: Registradores" {  } { { "Modulos/Registradores.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "15 Somador " "Found entity 15: Somador" {  } { { "Modulos/Somador.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "16 Somador4 " "Found entity 16: Somador4" {  } { { "Modulos/Somador4.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Somador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "17 Harzard " "Found entity 17: Harzard" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "18 Forwarding " "Found entity 18: Forwarding" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "19 EXE_MEM " "Found entity 19: EXE_MEM" {  } { { "Pipeline/Regs_Pipeline/EXE_MEM.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "20 ID_EXE " "Found entity 20: ID_EXE" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "21 IF_ID " "Found entity 21: IF_ID" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "22 MEM_WB " "Found entity 22: MEM_WB" {  } { { "Pipeline/Regs_Pipeline/MEM_WB.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "23 Conversor_7Seg_Melhorado " "Found entity 23: Conversor_7Seg_Melhorado" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "24 Mem_Exibi " "Found entity 24: Mem_Exibi" {  } { { "Modulos/Memoria_de_exibicao.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_de_exibicao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "25 DivisorClk " "Found entity 25: DivisorClk" {  } { { "Modulos/DivisorClk.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""} { "Info" "ISGN_ENTITY_NAME" "26 MIPS_PIPELINE_FPGA " "Found entity 26: MIPS_PIPELINE_FPGA" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354438305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1569354438305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_PIPELINE_FPGA " "Elaborating entity \"MIPS_PIPELINE_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569354438322 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..7\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[8..7\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1569354438328 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[5\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1569354438328 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..1\] MIPS_PIPELINE_FPGA.v(70) " "Output port \"LEDG\[3..1\]\" at MIPS_PIPELINE_FPGA.v(70) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1569354438328 "|MIPS_PIPELINE_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR MIPS_PIPELINE_FPGA.v(71) " "Output port \"LEDR\" at MIPS_PIPELINE_FPGA.v(71) has no driver" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1569354438328 "|MIPS_PIPELINE_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline_PC Pipeline_PC:PCUNIT " "Elaborating entity \"Pipeline_PC\" for hierarchy \"Pipeline_PC:PCUNIT\"" {  } { { "MIPS_PIPELINE_FPGA.v" "PCUNIT" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_instrucoes Memoria_instrucoes:IMemory " "Elaborating entity \"Memoria_instrucoes\" for hierarchy \"Memoria_instrucoes:IMemory\"" {  } { { "MIPS_PIPELINE_FPGA.v" "IMemory" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438338 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I_Mem\[16..31\] 0 Memoria_instrucoes.v(5) " "Net \"I_Mem\[16..31\]\" at Memoria_instrucoes.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1569354438345 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438348 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[15\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[15\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438349 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438350 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[14\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[14\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438351 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[13\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[13\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438352 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[12\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[12\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438353 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438354 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[11\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[11\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438355 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438356 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[10\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[10\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438357 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438358 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[9\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[9\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438359 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438360 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[8\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[8\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438361 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438362 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438363 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438363 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438363 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[7\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[7\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438364 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438365 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[6\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[6\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438366 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[5\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[5\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438367 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438368 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[4\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[4\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438369 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[3\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[3\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438370 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438371 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[2\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[2\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438372 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438373 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438374 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[1\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[1\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[0\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[0\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[1\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[1\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[2\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[2\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[3\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[3\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[4\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[4\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[5\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[5\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[6\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[6\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438375 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[7\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[7\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[8\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[8\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[9\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[9\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[10\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[10\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[11\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[11\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[12\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[12\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[13\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[13\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[14\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[14\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[15\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[15\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[16\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[16\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[17\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[17\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[18\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[18\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[19\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[19\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[20\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[20\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438376 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[21\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[21\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[22\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[22\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[23\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[23\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[24\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[24\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[25\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[25\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[26\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[26\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[27\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[27\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[28\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[28\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[29\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[29\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[30\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[30\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Mem\[0\]\[31\] Memoria_instrucoes.v(8) " "Inferred latch for \"I_Mem\[0\]\[31\]\" at Memoria_instrucoes.v(8)" {  } { { "Modulos/Memoria_instrucoes.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Memoria_instrucoes.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438377 "|MIPS_PIPELINE_FPGA|Memoria_instrucoes:IMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Control " "Elaborating entity \"Controller\" for hierarchy \"Controller:Control\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Control" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438443 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Controller_Write Controller.v(8) " "Verilog HDL Always Construct warning at Controller.v(8): variable \"Controller_Write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1569354438444 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(19) " "Verilog HDL Case Statement warning at Controller.v(19): incomplete case statement has no default case item" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1569354438445 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438446 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] Controller.v(19) " "Inferred latch for \"Branch\[0\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] Controller.v(19) " "Inferred latch for \"Branch\[1\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(19) " "Inferred latch for \"MemWrite\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.v(19) " "Inferred latch for \"ALUOp\[0\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.v(19) " "Inferred latch for \"ALUOp\[1\]\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.v(19) " "Inferred latch for \"MemRead\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.v(19) " "Inferred latch for \"MemtoReg\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(19) " "Inferred latch for \"RegWrite\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438447 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.v(19) " "Inferred latch for \"ALUSrc\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438448 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.v(19) " "Inferred latch for \"RegDst\" at Controller.v(19)" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438448 "|MIPS_PIPELINE_FPGA|Controller:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5b MUX_5b:MuxRegDst " "Elaborating entity \"MUX_5b\" for hierarchy \"MUX_5b:MuxRegDst\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxRegDst" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Registradores:Regs " "Elaborating entity \"Registradores\" for hierarchy \"Registradores:Regs\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Regs" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext_Sinal Ext_Sinal:SignExt " "Elaborating entity \"Ext_Sinal\" for hierarchy \"Ext_Sinal:SignExt\"" {  } { { "MIPS_PIPELINE_FPGA.v" "SignExt" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleALU ControleALU:ALUcontrol " "Elaborating entity \"ControleALU\" for hierarchy \"ControleALU:ALUcontrol\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ALUcontrol" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438586 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(23) " "Verilog HDL Case Statement warning at ControleALU.v(23): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1569354438586 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControleALU.v(15) " "Verilog HDL Case Statement warning at ControleALU.v(15): incomplete case statement has no default case item" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Controle_ALU ControleALU.v(14) " "Verilog HDL Always Construct warning at ControleALU.v(14): inferring latch(es) for variable \"Controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[0\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[0\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[1\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[1\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[2\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[2\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Controle_ALU\[3\] ControleALU.v(14) " "Inferred latch for \"Controle_ALU\[3\]\" at ControleALU.v(14)" {  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438587 "|MIPS_PIPELINE_FPGA|ControleALU:ALUcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALUSRC_FWDB MUX_ALUSRC_FWDB:MuxALUSrcFWDB " "Elaborating entity \"MUX_ALUSRC_FWDB\" for hierarchy \"MUX_ALUSRC_FWDB:MuxALUSrcFWDB\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxALUSrcFWDB" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438592 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(29) " "Verilog HDL Case Statement warning at MUX.v(29): incomplete case statement has no default case item" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1569354438593 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Saida_Mux_FWRB_ALUSrc_Out MUX.v(29) " "Verilog HDL Always Construct warning at MUX.v(29): inferring latch(es) for variable \"Saida_Mux_FWRB_ALUSrc_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438593 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[0\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[0\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[1\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[1\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[2\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[2\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[3\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[3\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[4\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[4\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[5\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[5\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[6\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[6\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438594 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[7\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[7\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438595 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[8\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[8\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[9\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[9\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[10\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[10\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[11\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[11\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[12\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[12\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[13\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[13\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[14\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[14\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[15\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[15\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[16\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[16\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[17\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[17\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[18\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[18\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[19\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[19\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[20\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[20\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[21\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[21\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[22\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[22\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[23\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[23\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[24\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[24\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[25\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[25\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438596 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[26\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[26\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[27\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[27\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[28\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[28\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[29\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[29\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[30\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[30\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRB_ALUSrc_Out\[31\] MUX.v(29) " "Inferred latch for \"Saida_Mux_FWRB_ALUSrc_Out\[31\]\" at MUX.v(29)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438597 "|MIPS_PIPELINE_FPGA|MUX_ALUSRC_FWDB:MuxALUSrcFWDB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_FWDA MUX_FWDA:MuxFwdA " "Elaborating entity \"MUX_FWDA\" for hierarchy \"MUX_FWDA:MuxFwdA\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxFwdA" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438605 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX.v(49) " "Verilog HDL Case Statement warning at MUX.v(49): incomplete case statement has no default case item" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Saida_Mux_FWRBA_Out MUX.v(49) " "Verilog HDL Always Construct warning at MUX.v(49): inferring latch(es) for variable \"Saida_Mux_FWRBA_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[0\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[0\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[1\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[1\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[2\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[2\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[3\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[3\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[4\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[4\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438606 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[5\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[5\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[6\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[6\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[7\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[7\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[8\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[8\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[9\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[9\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[10\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[10\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[11\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[11\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[12\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[12\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[13\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[13\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[14\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[14\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[15\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[15\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[16\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[16\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[17\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[17\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[18\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[18\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[19\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[19\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[20\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[20\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[21\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[21\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438607 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[22\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[22\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[23\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[23\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[24\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[24\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[25\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[25\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[26\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[26\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[27\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[27\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[28\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[28\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[29\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[29\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[30\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[30\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida_Mux_FWRBA_Out\[31\] MUX.v(49) " "Inferred latch for \"Saida_Mux_FWRBA_Out\[31\]\" at MUX.v(49)" {  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354438608 "|MIPS_PIPELINE_FPGA|MUX_FWDA:MuxFwdA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4 Somador4:ADD_PC " "Elaborating entity \"Somador4\" for hierarchy \"Somador4:ADD_PC\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ADD_PC" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:AddALU " "Elaborating entity \"Somador\" for hierarchy \"Somador:AddALU\"" {  } { { "MIPS_PIPELINE_FPGA.v" "AddALU" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ALU1" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift2 LeftShift2:Shift2 " "Elaborating entity \"LeftShift2\" for hierarchy \"LeftShift2:Shift2\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Shift2" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Door_BNE_BEQ Door_BNE_BEQ:DoorAND " "Elaborating entity \"Door_BNE_BEQ\" for hierarchy \"Door_BNE_BEQ:DoorAND\"" {  } { { "MIPS_PIPELINE_FPGA.v" "DoorAND" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(8) " "Verilog HDL assignment warning at AND.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569354438643 "|MIPS_PIPELINE_FPGA|Door_BNE_BEQ:DoorAND"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AND.v(9) " "Verilog HDL assignment warning at AND.v(9): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/AND.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/AND.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1569354438643 "|MIPS_PIPELINE_FPGA|Door_BNE_BEQ:DoorAND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32b MUX_32b:MuxBranch " "Elaborating entity \"MUX_32b\" for hierarchy \"MUX_32b:MuxBranch\"" {  } { { "MIPS_PIPELINE_FPGA.v" "MuxBranch" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DataMemory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DataMemory\"" {  } { { "MIPS_PIPELINE_FPGA.v" "DataMemory" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:REG_IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:REG_IF_ID\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_IF_ID" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:REG_ID_EXE " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:REG_ID_EXE\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_ID_EXE" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:REG_EXE_MEM " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:REG_EXE_MEM\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_EXE_MEM" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:REG_MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:REG_MEM_WB\"" {  } { { "MIPS_PIPELINE_FPGA.v" "REG_MEM_WB" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Harzard Harzard:Hazard_Module " "Elaborating entity \"Harzard\" for hierarchy \"Harzard:Hazard_Module\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Hazard_Module" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438871 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Harzard.v(9) " "Verilog HDL Always Construct warning at Harzard.v(9): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1569354438872 "|MIPS_PIPELINE_FPGA|Harzard:Hazard_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_MemRead_In Harzard.v(15) " "Verilog HDL Always Construct warning at Harzard.v(15): variable \"EX_MemRead_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1569354438872 "|MIPS_PIPELINE_FPGA|Harzard:Hazard_Module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Instruction_In Harzard.v(15) " "Verilog HDL Always Construct warning at Harzard.v(15): variable \"EX_Instruction_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Pipeline/Hazard_Forwarding/Harzard.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Harzard.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1569354438872 "|MIPS_PIPELINE_FPGA|Harzard:Hazard_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:Forward_Module " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:Forward_Module\"" {  } { { "MIPS_PIPELINE_FPGA.v" "Forward_Module" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClk DivisorClk:CLK " "Elaborating entity \"DivisorClk\" for hierarchy \"DivisorClk:CLK\"" {  } { { "MIPS_PIPELINE_FPGA.v" "CLK" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Exibi Mem_Exibi:exibe " "Elaborating entity \"Mem_Exibi\" for hierarchy \"Mem_Exibi:exibe\"" {  } { { "MIPS_PIPELINE_FPGA.v" "exibe" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_7Seg_Melhorado Conversor_7Seg_Melhorado:ConvMe " "Elaborating entity \"Conversor_7Seg_Melhorado\" for hierarchy \"Conversor_7Seg_Melhorado:ConvMe\"" {  } { { "MIPS_PIPELINE_FPGA.v" "ConvMe" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354438954 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod0" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "Div0" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div1\"" {  } { { "Modulos/Conversor_7Seg.v" "Div1" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div2\"" {  } { { "Modulos/Conversor_7Seg.v" "Div2" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div3\"" {  } { { "Modulos/Conversor_7Seg.v" "Div3" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div4\"" {  } { { "Modulos/Conversor_7Seg.v" "Div4" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div5\"" {  } { { "Modulos/Conversor_7Seg.v" "Div5" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Div6\"" {  } { { "Modulos/Conversor_7Seg.v" "Div6" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod1\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod1" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod2\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod2" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult0\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult0" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod3\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod3" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult1\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult1" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod4\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod4" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult2\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult2" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod5\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod5" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult3\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult3" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod6\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod6" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mult4\"" {  } { { "Modulos/Conversor_7Seg.v" "Mult4" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor_7Seg_Melhorado:ConvMe\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor_7Seg_Melhorado:ConvMe\|Mod7\"" {  } { { "Modulos/Conversor_7Seg.v" "Mod7" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354444447 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1569354444447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354444510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444510 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354444510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354444765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444765 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354444765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354444831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444831 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354444831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354444938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354444938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354444959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354444959 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354444959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445092 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445256 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445397 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445545 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445711 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445786 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445864 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445925 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354445971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354445971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354445988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354445988 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354445988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jgt " "Found entity 1: mult_jgt" {  } { { "db/mult_jgt.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_jgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446036 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ncm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ncm " "Found entity 1: lpm_divide_ncm" {  } { { "db/lpm_divide_ncm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ncm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446090 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgt " "Found entity 1: mult_rgt" {  } { { "db/mult_rgt.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_rgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446149 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hcm " "Found entity 1: lpm_divide_hcm" {  } { { "db/lpm_divide_hcm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_hcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446202 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_1ht.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446258 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446316 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgt " "Found entity 1: mult_lgt" {  } { { "db/mult_lgt.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7\"" {  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354446368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7 " "Instantiated megafunction \"Conversor_7Seg_Melhorado:ConvMe\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354446368 ""}  } { { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1569354446368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/lpm_divide_ocm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569354446519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354446519 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_mult7 " "Synthesized away node \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_mult7\"" {  } { { "db/mult_lgt.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354447789 "|MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_out8 " "Synthesized away node \"Conversor_7Seg_Melhorado:ConvMe\|lpm_mult:Mult4\|mult_lgt:auto_generated\|mac_out8\"" {  } { { "db/mult_lgt.tdf" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/db/mult_lgt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Modulos/Conversor_7Seg.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Conversor_7Seg.v" 12 -1 0 } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 358 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354447789 "|MIPS_PIPELINE_FPGA|Conversor_7Seg_Melhorado:ConvMe|lpm_mult:Mult4|mult_lgt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1569354447789 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1569354447789 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "241 " "Ignored 241 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "241 " "Ignored 241 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1569354449559 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1569354449559 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:Control\|RegDst Controller:Control\|ALUOp\[1\] " "Duplicate LATCH primitive \"Controller:Control\|RegDst\" merged with LATCH primitive \"Controller:Control\|ALUOp\[1\]\"" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354449633 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:Control\|MemtoReg Controller:Control\|ALUSrc " "Duplicate LATCH primitive \"Controller:Control\|MemtoReg\" merged with LATCH primitive \"Controller:Control\|ALUSrc\"" {  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1569354449633 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1569354449633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:ALUcontrol\|Controle_ALU\[3\] " "Latch ControleALU:ALUcontrol\|Controle_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:ALUcontrol\|Controle_ALU\[0\] " "Latch ControleALU:ALUcontrol\|Controle_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:ALUcontrol\|Controle_ALU\[1\] " "Latch ControleALU:ALUcontrol\|Controle_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[2\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[2\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[1\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449645 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[1\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[0\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[0\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleALU:ALUcontrol\|Controle_ALU\[2\] " "Latch ControleALU:ALUcontrol\|Controle_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[31\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[31\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[30\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[30\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[29\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[29\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[28\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[28\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[27\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[27\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[26\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[26\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449646 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[25\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[25\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[24\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[24\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[23\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[23\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[22\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[22\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[21\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[21\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[20\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[20\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[19\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[19\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449647 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[18\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[18\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[17\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[17\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[16\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[16\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[15\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[15\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[14\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[14\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[13\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[13\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[12\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[12\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[11\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[11\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[10\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[10\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[9\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[9\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449648 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[8\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[8\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[7\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[7\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[6\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[6\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[5\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[5\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[4\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[4\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[3\] " "Latch MUX_FWDA:MuxFwdA\|Saida_Mux_FWRBA_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[3\] " "Latch MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Saida_Mux_FWRB_ALUSrc_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Forwarding:Forward_Module\|ForwardB_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Control\|ALUOp\[1\] " "Latch Controller:Control\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Control\|ALUSrc " "Latch Controller:Control\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Control\|MemRead " "Latch Controller:Control\|MemRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Control\|RegWrite " "Latch Controller:Control\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449649 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Control\|MemWrite " "Latch Controller:Control\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1569354449650 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1569354449650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569354455933 "|MIPS_PIPELINE_FPGA|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569354455933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569354456398 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569354469744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg " "Generated suppressed messages file /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354470090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569354470963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569354470963 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569354471742 "|MIPS_PIPELINE_FPGA|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569354471742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16596 " "Implemented 16596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569354471743 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569354471743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16466 " "Implemented 16466 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569354471743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Implemented 22 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1569354471743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569354471743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569354471791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 16:47:51 2019 " "Processing ended: Tue Sep 24 16:47:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569354471791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569354471791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569354471791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569354471791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1569354472792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569354472793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 16:47:52 2019 " "Processing started: Tue Sep 24 16:47:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569354472793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1569354472793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1569354472793 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1569354472822 ""}
{ "Info" "0" "" "Project  = MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Project  = MIPS_PIPELINE_FPGA" 0 0 "Fitter" 0 0 1569354472823 ""}
{ "Info" "0" "" "Revision = MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Revision = MIPS_PIPELINE_FPGA" 0 0 "Fitter" 0 0 1569354472823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1569354473172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1569354473172 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_PIPELINE_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS_PIPELINE_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1569354473220 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1569354473289 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1569354473289 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1569354473747 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1569354473752 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1569354473945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1569354473945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569354473983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569354473983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569354473983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569354473983 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1569354473983 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1569354473983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1569354473993 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1569354479905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_PIPELINE_FPGA.SDC " "Synopsys Design Constraints File file not found: 'MIPS_PIPELINE_FPGA.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1569354479918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1569354479919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1569354480050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1569354480051 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1569354480053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481024 ""}  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorClk:CLK\|clk_out  " "Automatically promoted node DivisorClk:CLK\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Forwarding:Forward_Module\|ForwardB_Out\[1\] " "Destination node Forwarding:Forward_Module\|ForwardB_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Forwarding:Forward_Module\|ForwardA_Out\[1\] " "Destination node Forwarding:Forward_Module\|ForwardA_Out\[1\]" {  } { { "Pipeline/Hazard_Forwarding/Forwarding.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Hazard_Forwarding/Forwarding.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClk:CLK\|clk_out~0 " "Destination node DivisorClk:CLK\|clk_out~0" {  } { { "Modulos/DivisorClk.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 23386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[2\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[2\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[5\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[5\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[3\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[3\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[0\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[0\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[1\] " "Destination node ID_EXE:REG_ID_EXE\|EX_Instruction_Out\[1\]" {  } { { "Pipeline/Regs_Pipeline/ID_EXE.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/ID_EXE.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\] " "Destination node IF_ID:REG_IF_ID\|ID_Instruction_Out\[29\]" {  } { { "Pipeline/Regs_Pipeline/IF_ID.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Pipeline/Regs_Pipeline/IF_ID.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[0\]~output " "Destination node LEDG\[0\]~output" {  } { { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 29209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1569354481024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1569354481024 ""}  } { { "Modulos/DivisorClk.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/DivisorClk.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Mux32~0  " "Automatically promoted node MUX_ALUSRC_FWDB:MuxALUSrcFWDB\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481025 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX_FWDA:MuxFwdA\|Mux32~0  " "Automatically promoted node MUX_FWDA:MuxFwdA\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481025 ""}  } { { "Modulos/MUX.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/MUX.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Control\|Decoder0~1  " "Automatically promoted node Controller:Control\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481025 ""}  } { { "Modulos/Controller.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 25953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControleALU:ALUcontrol\|Mux1~0  " "Automatically promoted node ControleALU:ALUcontrol\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1569354481025 ""}  } { { "Modulos/ControleALU.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/ControleALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 24197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1569354481025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1569354482214 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569354482224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1569354482225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569354482241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1569354482259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1569354482283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1569354482289 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1569354482300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1569354482300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569354485396 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1569354485417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1569354488240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569354491173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1569354491307 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1569354511318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569354511319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1569354513649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1569354522948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1569354522948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1569354541604 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1569354541604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569354541609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.93 " "Total time spent on timing analysis during the Fitter is 5.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1569354542026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569354542122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569354543502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1569354543509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1569354545098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1569354547464 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPS_PIPELINE_FPGA.v" "" { Text "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1569354551194 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1569354551194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.fit.smsg " "Generated suppressed messages file /media/grobs/DOC/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/MIPS_PIPELINE_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1569354552097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1831 " "Peak virtual memory: 1831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569354553783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 16:49:13 2019 " "Processing ended: Tue Sep 24 16:49:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569354553783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569354553783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569354553783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1569354553783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1569354554580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569354554581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 16:49:14 2019 " "Processing started: Tue Sep 24 16:49:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569354554581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1569354554581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1569354554582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1569354555143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1569354558202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1569354558308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569354558636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 16:49:18 2019 " "Processing ended: Tue Sep 24 16:49:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569354558636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569354558636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569354558636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1569354558636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1569354558847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1569354559618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569354559619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 16:49:19 2019 " "Processing started: Tue Sep 24 16:49:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569354559619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1569354559619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA " "Command: quartus_sta MIPS_PIPELINE_FPGA -c MIPS_PIPELINE_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1569354559619 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1569354559656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1569354560451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1569354560451 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1569354560538 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1569354560538 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1569354561402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_PIPELINE_FPGA.SDC " "Synopsys Design Constraints File file not found: 'MIPS_PIPELINE_FPGA.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1569354561660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354561660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClk:CLK\|clk_out DivisorClk:CLK\|clk_out " "create_clock -period 1.000 -name DivisorClk:CLK\|clk_out DivisorClk:CLK\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Forwarding:Forward_Module\|ForwardB_Out\[0\] Forwarding:Forward_Module\|ForwardB_Out\[0\] " "create_clock -period 1.000 -name Forwarding:Forward_Module\|ForwardB_Out\[0\] Forwarding:Forward_Module\|ForwardB_Out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Forwarding:Forward_Module\|ForwardA_Out\[0\] Forwarding:Forward_Module\|ForwardA_Out\[0\] " "create_clock -period 1.000 -name Forwarding:Forward_Module\|ForwardA_Out\[0\] Forwarding:Forward_Module\|ForwardA_Out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " "create_clock -period 1.000 -name IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " "create_clock -period 1.000 -name ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1569354561727 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569354561727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1569354561789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569354561790 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1569354561792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569354561800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569354562175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569354562175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.075 " "Worst-case setup slack is -7.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.075          -12927.330 DivisorClk:CLK\|clk_out  " "   -7.075          -12927.330 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.751            -176.991 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "   -5.751            -176.991 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.918            -146.592 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "   -4.918            -146.592 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -241.858 KEY\[2\]  " "   -4.730            -241.858 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.244             -70.722 CLOCK_50  " "   -4.244             -70.722 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825             -10.543 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "   -2.825             -10.543 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230              -6.762 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -2.230              -6.762 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354562176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.152               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 DivisorClk:CLK\|clk_out  " "    0.405               0.000 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 CLOCK_50  " "    0.655               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 KEY\[2\]  " "    0.677               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.799               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.993               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    1.279               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354562203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.635 " "Worst-case recovery slack is -4.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.635             -18.137 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -4.635             -18.137 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354562205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.491 " "Worst-case removal slack is 1.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.491               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    1.491               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354562206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -85.240 KEY\[2\]  " "   -3.000             -85.240 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 CLOCK_50  " "   -3.000             -45.405 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3795.890 DivisorClk:CLK\|clk_out  " "   -1.285           -3795.890 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.389               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.396               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    0.401               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.413               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354562210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354562210 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569354562470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569354562511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569354563985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569354564408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569354564467 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569354564467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.441 " "Worst-case setup slack is -6.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441          -11784.909 DivisorClk:CLK\|clk_out  " "   -6.441          -11784.909 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.317            -163.722 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "   -5.317            -163.722 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521            -134.081 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "   -4.521            -134.081 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208            -213.723 KEY\[2\]  " "   -4.208            -213.723 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.805             -60.294 CLOCK_50  " "   -3.805             -60.294 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -10.092 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "   -2.702             -10.092 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121              -6.619 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -2.121              -6.619 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354564471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.103               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 DivisorClk:CLK\|clk_out  " "    0.355               0.000 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 CLOCK_50  " "    0.599               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 KEY\[2\]  " "    0.617               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.777               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.989               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    1.350               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354564502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.252 " "Worst-case recovery slack is -4.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252             -16.514 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -4.252             -16.514 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354564507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.420 " "Worst-case removal slack is 1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    1.420               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354564512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -85.240 KEY\[2\]  " "   -3.000             -85.240 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 CLOCK_50  " "   -3.000             -45.405 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3795.890 DivisorClk:CLK\|clk_out  " "   -1.285           -3795.890 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.340               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.350               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    0.387               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.417               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354564518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354564518 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569354564827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569354565138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569354565162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569354565162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.265 " "Worst-case setup slack is -3.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265           -5314.425 DivisorClk:CLK\|clk_out  " "   -3.265           -5314.425 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390             -71.508 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "   -2.390             -71.508 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034             -59.360 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "   -2.034             -59.360 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705             -81.152 KEY\[2\]  " "   -1.705             -81.152 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690             -18.767 CLOCK_50  " "   -1.690             -18.767 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -4.648 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "   -1.327              -4.648 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952              -1.823 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -0.952              -1.823 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354565168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 DivisorClk:CLK\|clk_out  " "    0.178               0.000 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.184               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.261               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.267               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 KEY\[2\]  " "    0.283               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 CLOCK_50  " "    0.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    0.357               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354565205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.097 " "Worst-case recovery slack is -2.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097              -7.767 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "   -2.097              -7.767 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354565212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.991 " "Worst-case removal slack is 0.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.991               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354565223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.198 KEY\[2\]  " "   -3.000             -99.198 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.549 CLOCK_50  " "   -3.000             -45.549 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2954.000 DivisorClk:CLK\|clk_out  " "   -1.000           -2954.000 DivisorClk:CLK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\]  " "    0.408               0.000 ID_EXE:REG_ID_EXE\|EX_ALUOp_Out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\]  " "    0.411               0.000 Forwarding:Forward_Module\|ForwardA_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\]  " "    0.415               0.000 IF_ID:REG_IF_ID\|ID_Instruction_Out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\]  " "    0.443               0.000 Forwarding:Forward_Module\|ForwardB_Out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569354565234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569354565234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569354566167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569354566309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569354566582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 16:49:26 2019 " "Processing ended: Tue Sep 24 16:49:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569354566582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569354566582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569354566582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569354566582 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 241 s " "Quartus Prime Full Compilation was successful. 0 errors, 241 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569354567759 ""}
