Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 14:25:35 2019
| Host         : DESKTOP-P1VCJHC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_2_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 9)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axi_smc_0'. These changes may impact your design.








Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 14:25:35 2019
| Host         : DESKTOP-P1VCJHC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_dma_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1 (Rev. 18)) to Vivado generation flows.

