 
****************************************
Report : qor
Design : SQUID_DECODER
Version: Q-2019.12-SP5-5
Date   : Sun Sep 25 17:27:51 2022
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          1.59
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.59
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2643
  Buf/Inv Cell Count:             490
  Buf Cell Count:                  70
  Inv Cell Count:                 420
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2643
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2093.966021
  Noncombinational Area:     0.000000
  Buf/Inv Area:            152.683999
  Total Buffer Area:            42.53
  Total Inverter Area:         110.15
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2093.966021
  Design Area:            2093.966021


  Design Rules
  -----------------------------------
  Total Number of Nets:          2707
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.33
  Logic Optimization:                 10.78
  Mapping Optimization:              129.06
  -----------------------------------------
  Overall Compile Time:              170.91
  Overall Compile Wall Clock Time:   171.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
