[1F[0J[?25h[0;39;49mBench Clock Reset Complete
ATE0-->ATE0
OK
AT+BLEINIT=0-->OK
AT+CWMODE=0-->OK
Cycle counts:          245554,   8234,   8234,   8210,   8211,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208,   8198,   8208, 
Branch mispredictions:            30,     21,     22,     14,     14,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13,     10,     13, 
ICache misses:       108,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0,      0, 
Result: 172035a2fe772183901baea7f11acdf4
Expected result: [17, 20, 35, a2, fe, 77, 21, 83, 90, 1b, ae, a7, f1, 1a, cd, f4]
