#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/multipliers/new/version_1/multiplier_16bits_version1.v tests/multipliers/version1/multiplier_16bits_version1.v -debug_all
./simv
