{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 13:03:06 2013 " "Info: Processing started: Sun Aug 25 13:03:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off m_group2 -c m_group2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off m_group2 -c m_group2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "key:KEY\|key_out_reg " "Info: Detected ripple clock \"key:KEY\|key_out_reg\" as buffer" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:KEY\|key_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[2\] register datarate_ctrl:D1\|cnt\[12\] 21.74 MHz 46.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 21.74 MHz between source register \"state\[2\]\" and destination register \"datarate_ctrl:D1\|cnt\[12\]\" (period= 46.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.910 ns + Longest register register " "Info: + Longest register to register delay is 16.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LC_X5_Y1_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 2.853 ns WideOr8~0 2 COMB LC_X2_Y1_N1 5 " "Info: 2: + IC(1.939 ns) + CELL(0.914 ns) = 2.853 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; COMB Node = 'WideOr8~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { state[2] WideOr8~0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.747 ns) 6.013 ns datarate_ctrl:D1\|Add1~5 3 COMB LC_X2_Y1_N5 2 " "Info: 3: + IC(2.413 ns) + CELL(0.747 ns) = 6.013 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.160 ns" { WideOr8~0 datarate_ctrl:D1|Add1~5 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.136 ns datarate_ctrl:D1\|Add1~21 4 COMB LC_X2_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 6.136 ns; Loc. = LC_X2_Y1_N6; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.259 ns datarate_ctrl:D1\|Add1~9 5 COMB LC_X2_Y1_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.259 ns; Loc. = LC_X2_Y1_N7; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.382 ns datarate_ctrl:D1\|Add1~3 6 COMB LC_X2_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.382 ns; Loc. = LC_X2_Y1_N8; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.197 ns datarate_ctrl:D1\|Add1~14 7 COMB LC_X2_Y1_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 7.197 ns; Loc. = LC_X2_Y1_N9; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~14 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.739 ns) + CELL(1.099 ns) 12.035 ns datarate_ctrl:D1\|LessThan0~37 8 COMB LC_X2_Y4_N9 1 " "Info: 8: + IC(3.739 ns) + CELL(1.099 ns) = 12.035 ns; Loc. = LC_X2_Y4_N9; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~37'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { datarate_ctrl:D1|Add1~14 datarate_ctrl:D1|LessThan0~37 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 12.281 ns datarate_ctrl:D1\|LessThan0~12 9 COMB LC_X3_Y4_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.246 ns) = 12.281 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { datarate_ctrl:D1|LessThan0~37 datarate_ctrl:D1|LessThan0~12 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 13.256 ns datarate_ctrl:D1\|LessThan0~0 10 COMB LC_X3_Y4_N6 13 " "Info: 10: + IC(0.000 ns) + CELL(0.975 ns) = 13.256 ns; Loc. = LC_X3_Y4_N6; Fanout = 13; COMB Node = 'datarate_ctrl:D1\|LessThan0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { datarate_ctrl:D1|LessThan0~12 datarate_ctrl:D1|LessThan0~0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(1.760 ns) 16.910 ns datarate_ctrl:D1\|cnt\[12\] 11 REG LC_X3_Y2_N6 4 " "Info: 11: + IC(1.894 ns) + CELL(1.760 ns) = 16.910 ns; Loc. = LC_X3_Y2_N6; Fanout = 4; REG Node = 'datarate_ctrl:D1\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.654 ns" { datarate_ctrl:D1|LessThan0~0 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.925 ns ( 40.95 % ) " "Info: Total cell delay = 6.925 ns ( 40.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.985 ns ( 59.05 % ) " "Info: Total interconnect delay = 9.985 ns ( 59.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.910 ns" { state[2] WideOr8~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~14 datarate_ctrl:D1|LessThan0~37 datarate_ctrl:D1|LessThan0~12 datarate_ctrl:D1|LessThan0~0 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.910 ns" { state[2] {} WideOr8~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~21 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~3 {} datarate_ctrl:D1|Add1~14 {} datarate_ctrl:D1|LessThan0~37 {} datarate_ctrl:D1|LessThan0~12 {} datarate_ctrl:D1|LessThan0~0 {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 1.939ns 2.413ns 0.000ns 0.000ns 0.000ns 0.000ns 3.739ns 0.000ns 0.000ns 1.894ns } { 0.000ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 1.099ns 0.246ns 0.975ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.381 ns - Smallest " "Info: - Smallest clock skew is -5.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_3 95 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(0.918 ns) 5.686 ns datarate_ctrl:D1\|cnt\[12\] 2 REG LC_X3_Y2_N6 4 " "Info: 2: + IC(3.636 ns) + CELL(0.918 ns) = 5.686 ns; Loc. = LC_X3_Y2_N6; Fanout = 4; REG Node = 'datarate_ctrl:D1\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.05 % ) " "Info: Total cell delay = 2.050 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 63.95 % ) " "Info: Total interconnect delay = 3.636 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.067 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_3 95 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 6.062 ns key:KEY\|key_out_reg 2 REG LC_X6_Y4_N7 5 " "Info: 2: + IC(3.636 ns) + CELL(1.294 ns) = 6.062 ns; Loc. = LC_X6_Y4_N7; Fanout = 5; REG Node = 'key:KEY\|key_out_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { clk key:KEY|key_out_reg } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.087 ns) + CELL(0.918 ns) 11.067 ns state\[2\] 3 REG LC_X5_Y1_N2 16 " "Info: 3: + IC(4.087 ns) + CELL(0.918 ns) = 11.067 ns; Loc. = LC_X5_Y1_N2; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.22 % ) " "Info: Total cell delay = 3.344 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.723 ns ( 69.78 % ) " "Info: Total interconnect delay = 7.723 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.067 ns" { clk key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.067 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} state[2] {} } { 0.000ns 0.000ns 3.636ns 4.087ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.067 ns" { clk key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.067 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} state[2] {} } { 0.000ns 0.000ns 3.636ns 4.087ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.910 ns" { state[2] WideOr8~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~14 datarate_ctrl:D1|LessThan0~37 datarate_ctrl:D1|LessThan0~12 datarate_ctrl:D1|LessThan0~0 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.910 ns" { state[2] {} WideOr8~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~21 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~3 {} datarate_ctrl:D1|Add1~14 {} datarate_ctrl:D1|LessThan0~37 {} datarate_ctrl:D1|LessThan0~12 {} datarate_ctrl:D1|LessThan0~0 {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 1.939ns 2.413ns 0.000ns 0.000ns 0.000ns 0.000ns 3.739ns 0.000ns 0.000ns 1.894ns } { 0.000ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 1.099ns 0.246ns 0.975ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.067 ns" { clk key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.067 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} state[2] {} } { 0.000ns 0.000ns 3.636ns 4.087ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:KEY\|count_high\[16\] add0 clk 0.377 ns register " "Info: tsu for register \"key:KEY\|count_high\[16\]\" (data pin = \"add0\", clock pin = \"clk\") is 0.377 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.730 ns + Longest pin register " "Info: + Longest pin to register delay is 5.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns add0 1 PIN PIN_1 46 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 46; PIN Node = 'add0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { add0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.838 ns) + CELL(1.760 ns) 5.730 ns key:KEY\|count_high\[16\] 2 REG LC_X4_Y3_N0 4 " "Info: 2: + IC(2.838 ns) + CELL(1.760 ns) = 5.730 ns; Loc. = LC_X4_Y3_N0; Fanout = 4; REG Node = 'key:KEY\|count_high\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { add0 key:KEY|count_high[16] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 50.47 % ) " "Info: Total cell delay = 2.892 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.838 ns ( 49.53 % ) " "Info: Total interconnect delay = 2.838 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.730 ns" { add0 key:KEY|count_high[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.730 ns" { add0 {} add0~combout {} key:KEY|count_high[16] {} } { 0.000ns 0.000ns 2.838ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_3 95 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(0.918 ns) 5.686 ns key:KEY\|count_high\[16\] 2 REG LC_X4_Y3_N0 4 " "Info: 2: + IC(3.636 ns) + CELL(0.918 ns) = 5.686 ns; Loc. = LC_X4_Y3_N0; Fanout = 4; REG Node = 'key:KEY\|count_high\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { clk key:KEY|count_high[16] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.05 % ) " "Info: Total cell delay = 2.050 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 63.95 % ) " "Info: Total interconnect delay = 3.636 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk key:KEY|count_high[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} key:KEY|count_high[16] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.730 ns" { add0 key:KEY|count_high[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.730 ns" { add0 {} add0~combout {} key:KEY|count_high[16] {} } { 0.000ns 0.000ns 2.838ns } { 0.000ns 1.132ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk key:KEY|count_high[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} key:KEY|count_high[16] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk en1 state\[2\] 28.756 ns register " "Info: tco from clock \"clk\" to destination pin \"en1\" through register \"state\[2\]\" is 28.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.067 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_3 95 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(1.294 ns) 6.062 ns key:KEY\|key_out_reg 2 REG LC_X6_Y4_N7 5 " "Info: 2: + IC(3.636 ns) + CELL(1.294 ns) = 6.062 ns; Loc. = LC_X6_Y4_N7; Fanout = 5; REG Node = 'key:KEY\|key_out_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { clk key:KEY|key_out_reg } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.087 ns) + CELL(0.918 ns) 11.067 ns state\[2\] 3 REG LC_X5_Y1_N2 16 " "Info: 3: + IC(4.087 ns) + CELL(0.918 ns) = 11.067 ns; Loc. = LC_X5_Y1_N2; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.22 % ) " "Info: Total cell delay = 3.344 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.723 ns ( 69.78 % ) " "Info: Total interconnect delay = 7.723 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.067 ns" { clk key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.067 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} state[2] {} } { 0.000ns 0.000ns 3.636ns 4.087ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.313 ns + Longest register pin " "Info: + Longest register to pin delay is 17.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LC_X5_Y1_N2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 2.853 ns WideOr8~0 2 COMB LC_X2_Y1_N1 5 " "Info: 2: + IC(1.939 ns) + CELL(0.914 ns) = 2.853 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; COMB Node = 'WideOr8~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { state[2] WideOr8~0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.747 ns) 6.013 ns datarate_ctrl:D1\|Add1~5 3 COMB LC_X2_Y1_N5 2 " "Info: 3: + IC(2.413 ns) + CELL(0.747 ns) = 6.013 ns; Loc. = LC_X2_Y1_N5; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.160 ns" { WideOr8~0 datarate_ctrl:D1|Add1~5 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.136 ns datarate_ctrl:D1\|Add1~21 4 COMB LC_X2_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 6.136 ns; Loc. = LC_X2_Y1_N6; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.259 ns datarate_ctrl:D1\|Add1~9 5 COMB LC_X2_Y1_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.259 ns; Loc. = LC_X2_Y1_N7; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.382 ns datarate_ctrl:D1\|Add1~3 6 COMB LC_X2_Y1_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.382 ns; Loc. = LC_X2_Y1_N8; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 6.781 ns datarate_ctrl:D1\|Add1~15 7 COMB LC_X2_Y1_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 6.781 ns; Loc. = LC_X2_Y1_N9; Fanout = 6; COMB Node = 'datarate_ctrl:D1\|Add1~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~15 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 8.015 ns datarate_ctrl:D1\|Add1~16 8 COMB LC_X3_Y1_N1 3 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 8.015 ns; Loc. = LC_X3_Y1_N1; Fanout = 3; COMB Node = 'datarate_ctrl:D1\|Add1~16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.511 ns) 10.286 ns datarate_ctrl:D1\|Equal0~5 9 COMB LC_X7_Y1_N7 1 " "Info: 9: + IC(1.760 ns) + CELL(0.511 ns) = 10.286 ns; Loc. = LC_X7_Y1_N7; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|Equal0~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~5 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.914 ns) 12.317 ns datarate_ctrl:D1\|Equal0~8 10 COMB LC_X6_Y1_N2 10 " "Info: 10: + IC(1.117 ns) + CELL(0.914 ns) = 12.317 ns; Loc. = LC_X6_Y1_N2; Fanout = 10; COMB Node = 'datarate_ctrl:D1\|Equal0~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { datarate_ctrl:D1|Equal0~5 datarate_ctrl:D1|Equal0~8 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(2.322 ns) 17.313 ns en1 11 PIN PIN_6 0 " "Info: 11: + IC(2.674 ns) + CELL(2.322 ns) = 17.313 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'en1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.410 ns ( 42.80 % ) " "Info: Total cell delay = 7.410 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.903 ns ( 57.20 % ) " "Info: Total interconnect delay = 9.903 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.313 ns" { state[2] WideOr8~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~5 datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.313 ns" { state[2] {} WideOr8~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~21 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~3 {} datarate_ctrl:D1|Add1~15 {} datarate_ctrl:D1|Add1~16 {} datarate_ctrl:D1|Equal0~5 {} datarate_ctrl:D1|Equal0~8 {} en1 {} } { 0.000ns 1.939ns 2.413ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.760ns 1.117ns 2.674ns } { 0.000ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.067 ns" { clk key:KEY|key_out_reg state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.067 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} state[2] {} } { 0.000ns 0.000ns 3.636ns 4.087ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.313 ns" { state[2] WideOr8~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~21 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~3 datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~5 datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.313 ns" { state[2] {} WideOr8~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~21 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~3 {} datarate_ctrl:D1|Add1~15 {} datarate_ctrl:D1|Add1~16 {} datarate_ctrl:D1|Equal0~5 {} datarate_ctrl:D1|Equal0~8 {} en1 {} } { 0.000ns 1.939ns 2.413ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.760ns 1.117ns 2.674ns } { 0.000ns 0.914ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:KEY\|count_high\[0\] add0 clk 0.745 ns register " "Info: th for register \"key:KEY\|count_high\[0\]\" (data pin = \"add0\", clock pin = \"clk\") is 0.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_3 95 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(0.918 ns) 5.686 ns key:KEY\|count_high\[0\] 2 REG LC_X2_Y3_N4 3 " "Info: 2: + IC(3.636 ns) + CELL(0.918 ns) = 5.686 ns; Loc. = LC_X2_Y3_N4; Fanout = 3; REG Node = 'key:KEY\|count_high\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { clk key:KEY|count_high[0] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.05 % ) " "Info: Total cell delay = 2.050 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 63.95 % ) " "Info: Total interconnect delay = 3.636 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk key:KEY|count_high[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} key:KEY|count_high[0] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.162 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns add0 1 PIN PIN_1 46 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 46; PIN Node = 'add0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { add0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(1.760 ns) 5.162 ns key:KEY\|count_high\[0\] 2 REG LC_X2_Y3_N4 3 " "Info: 2: + IC(2.270 ns) + CELL(1.760 ns) = 5.162 ns; Loc. = LC_X2_Y3_N4; Fanout = 3; REG Node = 'key:KEY\|count_high\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { add0 key:KEY|count_high[0] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 56.02 % ) " "Info: Total cell delay = 2.892 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 43.98 % ) " "Info: Total interconnect delay = 2.270 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { add0 key:KEY|count_high[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { add0 {} add0~combout {} key:KEY|count_high[0] {} } { 0.000ns 0.000ns 2.270ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { clk key:KEY|count_high[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { clk {} clk~combout {} key:KEY|count_high[0] {} } { 0.000ns 0.000ns 3.636ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { add0 key:KEY|count_high[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { add0 {} add0~combout {} key:KEY|count_high[0] {} } { 0.000ns 0.000ns 2.270ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 13:03:07 2013 " "Info: Processing ended: Sun Aug 25 13:03:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
