
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bd4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ce0  08002ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d04  08002d04  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002d04  08002d04  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d04  08002d04  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d04  08002d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d08  08002d08  00012d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002d0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000068  08002d74  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08002d74  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe3f  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002641  00000000  00000000  0002fed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  00032518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c0  00000000  00000000  00033008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018387  00000000  00000000  000339c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dec1  00000000  00000000  0004bd4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085c07  00000000  00000000  00059c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000df817  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a64  00000000  00000000  000df86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cc8 	.word	0x08002cc8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002cc8 	.word	0x08002cc8

0800014c <clear_all_7seg_en>:
	{0,0,0,1,1,1,1}, //7
	{0,0,0,0,0,0,0}, //8
	{0,0,0,0,1,0,0} //9
};

void clear_all_7seg_en(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000150:	2201      	movs	r2, #1
 8000152:	2110      	movs	r1, #16
 8000154:	4809      	ldr	r0, [pc, #36]	; (800017c <clear_all_7seg_en+0x30>)
 8000156:	f001 fda2 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 800015a:	2201      	movs	r2, #1
 800015c:	2120      	movs	r1, #32
 800015e:	4807      	ldr	r0, [pc, #28]	; (800017c <clear_all_7seg_en+0x30>)
 8000160:	f001 fd9d 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000164:	2201      	movs	r2, #1
 8000166:	2140      	movs	r1, #64	; 0x40
 8000168:	4804      	ldr	r0, [pc, #16]	; (800017c <clear_all_7seg_en+0x30>)
 800016a:	f001 fd98 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 800016e:	2201      	movs	r2, #1
 8000170:	2180      	movs	r1, #128	; 0x80
 8000172:	4802      	ldr	r0, [pc, #8]	; (800017c <clear_all_7seg_en+0x30>)
 8000174:	f001 fd93 	bl	8001c9e <HAL_GPIO_WritePin>
}
 8000178:	bf00      	nop
 800017a:	bd80      	pop	{r7, pc}
 800017c:	40010c00 	.word	0x40010c00

08000180 <display7SEG_0>:

void display7SEG_0(int num) {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	if (num < 0 || num > 9) return;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b00      	cmp	r3, #0
 800018c:	db63      	blt.n	8000256 <display7SEG_0+0xd6>
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	2b09      	cmp	r3, #9
 8000192:	dc60      	bgt.n	8000256 <display7SEG_0+0xd6>

	HAL_GPIO_WritePin(SEG_A_0_GPIO_Port, SEG_A_0_Pin, digitSegment[num][0]);
 8000194:	4932      	ldr	r1, [pc, #200]	; (8000260 <display7SEG_0+0xe0>)
 8000196:	687a      	ldr	r2, [r7, #4]
 8000198:	4613      	mov	r3, r2
 800019a:	00db      	lsls	r3, r3, #3
 800019c:	1a9b      	subs	r3, r3, r2
 800019e:	440b      	add	r3, r1
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	461a      	mov	r2, r3
 80001a4:	2180      	movs	r1, #128	; 0x80
 80001a6:	482f      	ldr	r0, [pc, #188]	; (8000264 <display7SEG_0+0xe4>)
 80001a8:	f001 fd79 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_0_GPIO_Port, SEG_B_0_Pin, digitSegment[num][1]);
 80001ac:	492c      	ldr	r1, [pc, #176]	; (8000260 <display7SEG_0+0xe0>)
 80001ae:	687a      	ldr	r2, [r7, #4]
 80001b0:	4613      	mov	r3, r2
 80001b2:	00db      	lsls	r3, r3, #3
 80001b4:	1a9b      	subs	r3, r3, r2
 80001b6:	440b      	add	r3, r1
 80001b8:	3301      	adds	r3, #1
 80001ba:	781b      	ldrb	r3, [r3, #0]
 80001bc:	461a      	mov	r2, r3
 80001be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001c2:	4828      	ldr	r0, [pc, #160]	; (8000264 <display7SEG_0+0xe4>)
 80001c4:	f001 fd6b 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_0_GPIO_Port, SEG_C_0_Pin, digitSegment[num][2]);
 80001c8:	4925      	ldr	r1, [pc, #148]	; (8000260 <display7SEG_0+0xe0>)
 80001ca:	687a      	ldr	r2, [r7, #4]
 80001cc:	4613      	mov	r3, r2
 80001ce:	00db      	lsls	r3, r3, #3
 80001d0:	1a9b      	subs	r3, r3, r2
 80001d2:	440b      	add	r3, r1
 80001d4:	3302      	adds	r3, #2
 80001d6:	781b      	ldrb	r3, [r3, #0]
 80001d8:	461a      	mov	r2, r3
 80001da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001de:	4821      	ldr	r0, [pc, #132]	; (8000264 <display7SEG_0+0xe4>)
 80001e0:	f001 fd5d 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_0_GPIO_Port, SEG_D_0_Pin, digitSegment[num][3]);
 80001e4:	491e      	ldr	r1, [pc, #120]	; (8000260 <display7SEG_0+0xe0>)
 80001e6:	687a      	ldr	r2, [r7, #4]
 80001e8:	4613      	mov	r3, r2
 80001ea:	00db      	lsls	r3, r3, #3
 80001ec:	1a9b      	subs	r3, r3, r2
 80001ee:	440b      	add	r3, r1
 80001f0:	3303      	adds	r3, #3
 80001f2:	781b      	ldrb	r3, [r3, #0]
 80001f4:	461a      	mov	r2, r3
 80001f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001fa:	481a      	ldr	r0, [pc, #104]	; (8000264 <display7SEG_0+0xe4>)
 80001fc:	f001 fd4f 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_0_GPIO_Port, SEG_E_0_Pin, digitSegment[num][4]);
 8000200:	4917      	ldr	r1, [pc, #92]	; (8000260 <display7SEG_0+0xe0>)
 8000202:	687a      	ldr	r2, [r7, #4]
 8000204:	4613      	mov	r3, r2
 8000206:	00db      	lsls	r3, r3, #3
 8000208:	1a9b      	subs	r3, r3, r2
 800020a:	440b      	add	r3, r1
 800020c:	3304      	adds	r3, #4
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	461a      	mov	r2, r3
 8000212:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000216:	4813      	ldr	r0, [pc, #76]	; (8000264 <display7SEG_0+0xe4>)
 8000218:	f001 fd41 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_0_GPIO_Port, SEG_F_0_Pin, digitSegment[num][5]);
 800021c:	4910      	ldr	r1, [pc, #64]	; (8000260 <display7SEG_0+0xe0>)
 800021e:	687a      	ldr	r2, [r7, #4]
 8000220:	4613      	mov	r3, r2
 8000222:	00db      	lsls	r3, r3, #3
 8000224:	1a9b      	subs	r3, r3, r2
 8000226:	440b      	add	r3, r1
 8000228:	3305      	adds	r3, #5
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	461a      	mov	r2, r3
 800022e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000232:	480c      	ldr	r0, [pc, #48]	; (8000264 <display7SEG_0+0xe4>)
 8000234:	f001 fd33 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_0_GPIO_Port, SEG_G_0_Pin, digitSegment[num][6]);
 8000238:	4909      	ldr	r1, [pc, #36]	; (8000260 <display7SEG_0+0xe0>)
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	4613      	mov	r3, r2
 800023e:	00db      	lsls	r3, r3, #3
 8000240:	1a9b      	subs	r3, r3, r2
 8000242:	440b      	add	r3, r1
 8000244:	3306      	adds	r3, #6
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	461a      	mov	r2, r3
 800024a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024e:	4805      	ldr	r0, [pc, #20]	; (8000264 <display7SEG_0+0xe4>)
 8000250:	f001 fd25 	bl	8001c9e <HAL_GPIO_WritePin>
 8000254:	e000      	b.n	8000258 <display7SEG_0+0xd8>
	if (num < 0 || num > 9) return;
 8000256:	bf00      	nop
}
 8000258:	3708      	adds	r7, #8
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	20000000 	.word	0x20000000
 8000264:	40010800 	.word	0x40010800

08000268 <set_7seg_buffer_0>:
	HAL_GPIO_WritePin(SEG_E_1_GPIO_Port, SEG_E_1_Pin, digitSegment[num][4]);
	HAL_GPIO_WritePin(SEG_F_1_GPIO_Port, SEG_F_1_Pin, digitSegment[num][5]);
	HAL_GPIO_WritePin(SEG_G_1_GPIO_Port, SEG_G_1_Pin, digitSegment[num][6]);
}

void set_7seg_buffer_0(int num) {
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	led_7seg_buffer[0] = num / 10;
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	4a0d      	ldr	r2, [pc, #52]	; (80002a8 <set_7seg_buffer_0+0x40>)
 8000274:	fb82 1203 	smull	r1, r2, r2, r3
 8000278:	1092      	asrs	r2, r2, #2
 800027a:	17db      	asrs	r3, r3, #31
 800027c:	1ad3      	subs	r3, r2, r3
 800027e:	4a0b      	ldr	r2, [pc, #44]	; (80002ac <set_7seg_buffer_0+0x44>)
 8000280:	6013      	str	r3, [r2, #0]
	led_7seg_buffer[1] = num % 10;
 8000282:	6879      	ldr	r1, [r7, #4]
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <set_7seg_buffer_0+0x40>)
 8000286:	fb83 2301 	smull	r2, r3, r3, r1
 800028a:	109a      	asrs	r2, r3, #2
 800028c:	17cb      	asrs	r3, r1, #31
 800028e:	1ad2      	subs	r2, r2, r3
 8000290:	4613      	mov	r3, r2
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	4413      	add	r3, r2
 8000296:	005b      	lsls	r3, r3, #1
 8000298:	1aca      	subs	r2, r1, r3
 800029a:	4b04      	ldr	r3, [pc, #16]	; (80002ac <set_7seg_buffer_0+0x44>)
 800029c:	605a      	str	r2, [r3, #4]
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	66666667 	.word	0x66666667
 80002ac:	200000a0 	.word	0x200000a0

080002b0 <set_7seg_buffer_1>:

void set_7seg_buffer_1(int num) {
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	led_7seg_buffer[2] = num / 10;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <set_7seg_buffer_1+0x40>)
 80002bc:	fb82 1203 	smull	r1, r2, r2, r3
 80002c0:	1092      	asrs	r2, r2, #2
 80002c2:	17db      	asrs	r3, r3, #31
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	4a0b      	ldr	r2, [pc, #44]	; (80002f4 <set_7seg_buffer_1+0x44>)
 80002c8:	6093      	str	r3, [r2, #8]
	led_7seg_buffer[3] = num % 10;
 80002ca:	6879      	ldr	r1, [r7, #4]
 80002cc:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <set_7seg_buffer_1+0x40>)
 80002ce:	fb83 2301 	smull	r2, r3, r3, r1
 80002d2:	109a      	asrs	r2, r3, #2
 80002d4:	17cb      	asrs	r3, r1, #31
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	4613      	mov	r3, r2
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	4413      	add	r3, r2
 80002de:	005b      	lsls	r3, r3, #1
 80002e0:	1aca      	subs	r2, r1, r3
 80002e2:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <set_7seg_buffer_1+0x44>)
 80002e4:	60da      	str	r2, [r3, #12]
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	66666667 	.word	0x66666667
 80002f4:	200000a0 	.word	0x200000a0

080002f8 <update_7seg_multiplex>:

static uint8_t led_7seg_idx = 0;
void update_7seg_multiplex(void) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
	clear_all_7seg_en();
 80002fc:	f7ff ff26 	bl	800014c <clear_all_7seg_en>

	switch(led_7seg_idx) {
 8000300:	4b25      	ldr	r3, [pc, #148]	; (8000398 <update_7seg_multiplex+0xa0>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b03      	cmp	r3, #3
 8000306:	d837      	bhi.n	8000378 <update_7seg_multiplex+0x80>
 8000308:	a201      	add	r2, pc, #4	; (adr r2, 8000310 <update_7seg_multiplex+0x18>)
 800030a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800030e:	bf00      	nop
 8000310:	08000321 	.word	0x08000321
 8000314:	08000337 	.word	0x08000337
 8000318:	0800034d 	.word	0x0800034d
 800031c:	08000363 	.word	0x08000363
		case 0:
			display7SEG_0(led_7seg_buffer[0]);
 8000320:	4b1e      	ldr	r3, [pc, #120]	; (800039c <update_7seg_multiplex+0xa4>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4618      	mov	r0, r3
 8000326:	f7ff ff2b 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
 800032a:	2200      	movs	r2, #0
 800032c:	2110      	movs	r1, #16
 800032e:	481c      	ldr	r0, [pc, #112]	; (80003a0 <update_7seg_multiplex+0xa8>)
 8000330:	f001 fcb5 	bl	8001c9e <HAL_GPIO_WritePin>
			break;
 8000334:	e021      	b.n	800037a <update_7seg_multiplex+0x82>
		case 1:
			display7SEG_0(led_7seg_buffer[1]);
 8000336:	4b19      	ldr	r3, [pc, #100]	; (800039c <update_7seg_multiplex+0xa4>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	4618      	mov	r0, r3
 800033c:	f7ff ff20 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
 8000340:	2200      	movs	r2, #0
 8000342:	2120      	movs	r1, #32
 8000344:	4816      	ldr	r0, [pc, #88]	; (80003a0 <update_7seg_multiplex+0xa8>)
 8000346:	f001 fcaa 	bl	8001c9e <HAL_GPIO_WritePin>
			break;
 800034a:	e016      	b.n	800037a <update_7seg_multiplex+0x82>
		case 2:
			display7SEG_0(led_7seg_buffer[2]);
 800034c:	4b13      	ldr	r3, [pc, #76]	; (800039c <update_7seg_multiplex+0xa4>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	4618      	mov	r0, r3
 8000352:	f7ff ff15 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
 8000356:	2200      	movs	r2, #0
 8000358:	2140      	movs	r1, #64	; 0x40
 800035a:	4811      	ldr	r0, [pc, #68]	; (80003a0 <update_7seg_multiplex+0xa8>)
 800035c:	f001 fc9f 	bl	8001c9e <HAL_GPIO_WritePin>
			break;
 8000360:	e00b      	b.n	800037a <update_7seg_multiplex+0x82>
		case 3:
			display7SEG_0(led_7seg_buffer[3]);
 8000362:	4b0e      	ldr	r3, [pc, #56]	; (800039c <update_7seg_multiplex+0xa4>)
 8000364:	68db      	ldr	r3, [r3, #12]
 8000366:	4618      	mov	r0, r3
 8000368:	f7ff ff0a 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
 800036c:	2200      	movs	r2, #0
 800036e:	2180      	movs	r1, #128	; 0x80
 8000370:	480b      	ldr	r0, [pc, #44]	; (80003a0 <update_7seg_multiplex+0xa8>)
 8000372:	f001 fc94 	bl	8001c9e <HAL_GPIO_WritePin>
			break;
 8000376:	e000      	b.n	800037a <update_7seg_multiplex+0x82>
		default: break;
 8000378:	bf00      	nop
	}

	++led_7seg_idx;
 800037a:	4b07      	ldr	r3, [pc, #28]	; (8000398 <update_7seg_multiplex+0xa0>)
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	3301      	adds	r3, #1
 8000380:	b2da      	uxtb	r2, r3
 8000382:	4b05      	ldr	r3, [pc, #20]	; (8000398 <update_7seg_multiplex+0xa0>)
 8000384:	701a      	strb	r2, [r3, #0]
	if (led_7seg_idx >= 4) led_7seg_idx = 0;
 8000386:	4b04      	ldr	r3, [pc, #16]	; (8000398 <update_7seg_multiplex+0xa0>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b03      	cmp	r3, #3
 800038c:	d902      	bls.n	8000394 <update_7seg_multiplex+0x9c>
 800038e:	4b02      	ldr	r3, [pc, #8]	; (8000398 <update_7seg_multiplex+0xa0>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
}
 8000394:	bf00      	nop
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20000084 	.word	0x20000084
 800039c:	200000a0 	.word	0x200000a0
 80003a0:	40010c00 	.word	0x40010c00

080003a4 <blink_debug_led>:
 */
#include "main.h"
#include "global.h"
#include "displayLED.h"

void blink_debug_led(void) {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80003a8:	2101      	movs	r1, #1
 80003aa:	4802      	ldr	r0, [pc, #8]	; (80003b4 <blink_debug_led+0x10>)
 80003ac:	f001 fc8f 	bl	8001cce <HAL_GPIO_TogglePin>
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40010800 	.word	0x40010800

080003b8 <blink_red_LEDs>:

void blink_red_LEDs(void) {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 80003bc:	2102      	movs	r1, #2
 80003be:	4804      	ldr	r0, [pc, #16]	; (80003d0 <blink_red_LEDs+0x18>)
 80003c0:	f001 fc85 	bl	8001cce <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 80003c4:	2110      	movs	r1, #16
 80003c6:	4802      	ldr	r0, [pc, #8]	; (80003d0 <blink_red_LEDs+0x18>)
 80003c8:	f001 fc81 	bl	8001cce <HAL_GPIO_TogglePin>
}
 80003cc:	bf00      	nop
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40010800 	.word	0x40010800

080003d4 <blink_amber_LEDs>:
void blink_amber_LEDs(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin);
 80003d8:	2104      	movs	r1, #4
 80003da:	4804      	ldr	r0, [pc, #16]	; (80003ec <blink_amber_LEDs+0x18>)
 80003dc:	f001 fc77 	bl	8001cce <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 80003e0:	2120      	movs	r1, #32
 80003e2:	4802      	ldr	r0, [pc, #8]	; (80003ec <blink_amber_LEDs+0x18>)
 80003e4:	f001 fc73 	bl	8001cce <HAL_GPIO_TogglePin>
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40010800 	.word	0x40010800

080003f0 <blink_green_LEDs>:
void blink_green_LEDs(void) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
 80003f4:	2108      	movs	r1, #8
 80003f6:	4804      	ldr	r0, [pc, #16]	; (8000408 <blink_green_LEDs+0x18>)
 80003f8:	f001 fc69 	bl	8001cce <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 80003fc:	2140      	movs	r1, #64	; 0x40
 80003fe:	4802      	ldr	r0, [pc, #8]	; (8000408 <blink_green_LEDs+0x18>)
 8000400:	f001 fc65 	bl	8001cce <HAL_GPIO_TogglePin>
}
 8000404:	bf00      	nop
 8000406:	bd80      	pop	{r7, pc}
 8000408:	40010800 	.word	0x40010800

0800040c <set_red_LEDs>:

void set_red_LEDs(int status_0, int status_1) {
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, status_0);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	b2db      	uxtb	r3, r3
 800041a:	461a      	mov	r2, r3
 800041c:	2102      	movs	r1, #2
 800041e:	4807      	ldr	r0, [pc, #28]	; (800043c <set_red_LEDs+0x30>)
 8000420:	f001 fc3d 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, status_1);
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	b2db      	uxtb	r3, r3
 8000428:	461a      	mov	r2, r3
 800042a:	2110      	movs	r1, #16
 800042c:	4803      	ldr	r0, [pc, #12]	; (800043c <set_red_LEDs+0x30>)
 800042e:	f001 fc36 	bl	8001c9e <HAL_GPIO_WritePin>
}
 8000432:	bf00      	nop
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40010800 	.word	0x40010800

08000440 <set_amber_LEDs>:

void set_amber_LEDs(int status_0, int status_1) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, status_0);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	b2db      	uxtb	r3, r3
 800044e:	461a      	mov	r2, r3
 8000450:	2104      	movs	r1, #4
 8000452:	4807      	ldr	r0, [pc, #28]	; (8000470 <set_amber_LEDs+0x30>)
 8000454:	f001 fc23 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, status_1);
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	b2db      	uxtb	r3, r3
 800045c:	461a      	mov	r2, r3
 800045e:	2120      	movs	r1, #32
 8000460:	4803      	ldr	r0, [pc, #12]	; (8000470 <set_amber_LEDs+0x30>)
 8000462:	f001 fc1c 	bl	8001c9e <HAL_GPIO_WritePin>
}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40010800 	.word	0x40010800

08000474 <set_green_LEDs>:

void set_green_LEDs(int status_0, int status_1) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, status_0);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	b2db      	uxtb	r3, r3
 8000482:	461a      	mov	r2, r3
 8000484:	2108      	movs	r1, #8
 8000486:	4807      	ldr	r0, [pc, #28]	; (80004a4 <set_green_LEDs+0x30>)
 8000488:	f001 fc09 	bl	8001c9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, status_1);
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	b2db      	uxtb	r3, r3
 8000490:	461a      	mov	r2, r3
 8000492:	2140      	movs	r1, #64	; 0x40
 8000494:	4803      	ldr	r0, [pc, #12]	; (80004a4 <set_green_LEDs+0x30>)
 8000496:	f001 fc02 	bl	8001c9e <HAL_GPIO_WritePin>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40010800 	.word	0x40010800

080004a8 <clear_all_LEDs>:

void clear_all_LEDs(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	set_red_LEDs(OFF, OFF);
 80004ac:	2101      	movs	r1, #1
 80004ae:	2001      	movs	r0, #1
 80004b0:	f7ff ffac 	bl	800040c <set_red_LEDs>
	set_amber_LEDs(OFF, OFF);
 80004b4:	2101      	movs	r1, #1
 80004b6:	2001      	movs	r0, #1
 80004b8:	f7ff ffc2 	bl	8000440 <set_amber_LEDs>
	set_green_LEDs(OFF, OFF);
 80004bc:	2101      	movs	r1, #1
 80004be:	2001      	movs	r0, #1
 80004c0:	f7ff ffd8 	bl	8000474 <set_green_LEDs>
}
 80004c4:	bf00      	nop
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <initAuto>:
static uint8_t time_route1 = 0;

#define COUNTER_CYCLE	10 //1000ms
static uint8_t counter = COUNTER_CYCLE;

void initAuto(void) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 80004cc:	f7ff ffec 	bl	80004a8 <clear_all_LEDs>
	clear_all_7seg_en();
 80004d0:	f7ff fe3c 	bl	800014c <clear_all_7seg_en>

	red_counter = red_counter_buffer;
 80004d4:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <initAuto+0x3c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	b2da      	uxtb	r2, r3
 80004da:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <initAuto+0x40>)
 80004dc:	701a      	strb	r2, [r3, #0]
	amber_counter = amber_counter_buffer;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <initAuto+0x44>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	4b0a      	ldr	r3, [pc, #40]	; (8000510 <initAuto+0x48>)
 80004e6:	701a      	strb	r2, [r3, #0]
	green_counter = green_counter_buffer;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <initAuto+0x4c>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <initAuto+0x50>)
 80004f0:	701a      	strb	r2, [r3, #0]

	mode = AUTO_MODE;
 80004f2:	4b0a      	ldr	r3, [pc, #40]	; (800051c <initAuto+0x54>)
 80004f4:	221e      	movs	r2, #30
 80004f6:	601a      	str	r2, [r3, #0]
	status = AUTO_DIR0_GREEN;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <initAuto+0x58>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	601a      	str	r2, [r3, #0]
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000050 	.word	0x20000050
 8000508:	20000046 	.word	0x20000046
 800050c:	20000054 	.word	0x20000054
 8000510:	20000047 	.word	0x20000047
 8000514:	20000058 	.word	0x20000058
 8000518:	20000048 	.word	0x20000048
 800051c:	2000004c 	.word	0x2000004c
 8000520:	2000008c 	.word	0x2000008c

08000524 <fsm_automatic_run>:

void fsm_automatic_run(void) {
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
	if (mode != AUTO_MODE) return;
 8000528:	4b8f      	ldr	r3, [pc, #572]	; (8000768 <fsm_automatic_run+0x244>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b1e      	cmp	r3, #30
 800052e:	f040 8119 	bne.w	8000764 <fsm_automatic_run+0x240>

	// BUTTON_MODE: change mode to manual mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000532:	2000      	movs	r0, #0
 8000534:	f000 fcd2 	bl	8000edc <is_button_pressed>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d009      	beq.n	8000552 <fsm_automatic_run+0x2e>
 800053e:	4b8b      	ldr	r3, [pc, #556]	; (800076c <fsm_automatic_run+0x248>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d105      	bne.n	8000552 <fsm_automatic_run+0x2e>
		is_mode_button_locked = 1;
 8000546:	4b89      	ldr	r3, [pc, #548]	; (800076c <fsm_automatic_run+0x248>)
 8000548:	2201      	movs	r2, #1
 800054a:	601a      	str	r2, [r3, #0]

		initMan(); // Prepare resources for manual mode
 800054c:	f000 fae8 	bl	8000b20 <initMan>

		return;
 8000550:	e109      	b.n	8000766 <fsm_automatic_run+0x242>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 8000552:	2000      	movs	r0, #0
 8000554:	f000 fcc2 	bl	8000edc <is_button_pressed>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d102      	bne.n	8000564 <fsm_automatic_run+0x40>
		is_mode_button_locked = 0;
 800055e:	4b83      	ldr	r3, [pc, #524]	; (800076c <fsm_automatic_run+0x248>)
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000564:	2003      	movs	r0, #3
 8000566:	f000 fcd3 	bl	8000f10 <is_button_pressed_1s>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <fsm_automatic_run+0x50>
		initAuto();
 8000570:	f7ff ffaa 	bl	80004c8 <initAuto>
	}

	// Use counter to increase delay to 1000ms
	if (counter <= 0) {
 8000574:	4b7e      	ldr	r3, [pc, #504]	; (8000770 <fsm_automatic_run+0x24c>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	f040 80ec 	bne.w	8000756 <fsm_automatic_run+0x232>
		counter = COUNTER_CYCLE;
 800057e:	4b7c      	ldr	r3, [pc, #496]	; (8000770 <fsm_automatic_run+0x24c>)
 8000580:	220a      	movs	r2, #10
 8000582:	701a      	strb	r2, [r3, #0]
		switch(status) {
 8000584:	4b7b      	ldr	r3, [pc, #492]	; (8000774 <fsm_automatic_run+0x250>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2b04      	cmp	r3, #4
 800058a:	f200 80d5 	bhi.w	8000738 <fsm_automatic_run+0x214>
 800058e:	a201      	add	r2, pc, #4	; (adr r2, 8000594 <fsm_automatic_run+0x70>)
 8000590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000594:	080005a9 	.word	0x080005a9
 8000598:	080005e5 	.word	0x080005e5
 800059c:	0800063f 	.word	0x0800063f
 80005a0:	0800068f 	.word	0x0800068f
 80005a4:	080006e9 	.word	0x080006e9
			case INIT:
				red_counter = red_counter_buffer;
 80005a8:	4b73      	ldr	r3, [pc, #460]	; (8000778 <fsm_automatic_run+0x254>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b73      	ldr	r3, [pc, #460]	; (800077c <fsm_automatic_run+0x258>)
 80005b0:	701a      	strb	r2, [r3, #0]
				amber_counter = amber_counter_buffer;
 80005b2:	4b73      	ldr	r3, [pc, #460]	; (8000780 <fsm_automatic_run+0x25c>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	4b72      	ldr	r3, [pc, #456]	; (8000784 <fsm_automatic_run+0x260>)
 80005ba:	701a      	strb	r2, [r3, #0]
				green_counter = green_counter_buffer;
 80005bc:	4b72      	ldr	r3, [pc, #456]	; (8000788 <fsm_automatic_run+0x264>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	b2da      	uxtb	r2, r3
 80005c2:	4b72      	ldr	r3, [pc, #456]	; (800078c <fsm_automatic_run+0x268>)
 80005c4:	701a      	strb	r2, [r3, #0]
				status = AUTO_DIR0_GREEN;
 80005c6:	4b6b      	ldr	r3, [pc, #428]	; (8000774 <fsm_automatic_run+0x250>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	601a      	str	r2, [r3, #0]

				time_route0 = green_counter;
 80005cc:	4b6f      	ldr	r3, [pc, #444]	; (800078c <fsm_automatic_run+0x268>)
 80005ce:	781a      	ldrb	r2, [r3, #0]
 80005d0:	4b6f      	ldr	r3, [pc, #444]	; (8000790 <fsm_automatic_run+0x26c>)
 80005d2:	701a      	strb	r2, [r3, #0]
				time_route1 = green_counter + amber_counter;
 80005d4:	4b6d      	ldr	r3, [pc, #436]	; (800078c <fsm_automatic_run+0x268>)
 80005d6:	781a      	ldrb	r2, [r3, #0]
 80005d8:	4b6a      	ldr	r3, [pc, #424]	; (8000784 <fsm_automatic_run+0x260>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	4413      	add	r3, r2
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	4b6c      	ldr	r3, [pc, #432]	; (8000794 <fsm_automatic_run+0x270>)
 80005e2:	701a      	strb	r2, [r3, #0]

			case AUTO_DIR0_GREEN:
				set_red_LEDs(OFF , ON);
 80005e4:	2100      	movs	r1, #0
 80005e6:	2001      	movs	r0, #1
 80005e8:	f7ff ff10 	bl	800040c <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 80005ec:	2101      	movs	r1, #1
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff ff26 	bl	8000440 <set_amber_LEDs>
				set_green_LEDs(ON, OFF);
 80005f4:	2101      	movs	r1, #1
 80005f6:	2000      	movs	r0, #0
 80005f8:	f7ff ff3c 	bl	8000474 <set_green_LEDs>

				time_route0 = green_counter;
 80005fc:	4b63      	ldr	r3, [pc, #396]	; (800078c <fsm_automatic_run+0x268>)
 80005fe:	781a      	ldrb	r2, [r3, #0]
 8000600:	4b63      	ldr	r3, [pc, #396]	; (8000790 <fsm_automatic_run+0x26c>)
 8000602:	701a      	strb	r2, [r3, #0]
				time_route1 = green_counter + amber_counter_buffer;
 8000604:	4b5e      	ldr	r3, [pc, #376]	; (8000780 <fsm_automatic_run+0x25c>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	b2da      	uxtb	r2, r3
 800060a:	4b60      	ldr	r3, [pc, #384]	; (800078c <fsm_automatic_run+0x268>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4413      	add	r3, r2
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4b60      	ldr	r3, [pc, #384]	; (8000794 <fsm_automatic_run+0x270>)
 8000614:	701a      	strb	r2, [r3, #0]

				if (green_counter <= 0) {
 8000616:	4b5d      	ldr	r3, [pc, #372]	; (800078c <fsm_automatic_run+0x268>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d108      	bne.n	8000630 <fsm_automatic_run+0x10c>
					status = AUTO_DIR0_AMBER;
 800061e:	4b55      	ldr	r3, [pc, #340]	; (8000774 <fsm_automatic_run+0x250>)
 8000620:	2202      	movs	r2, #2
 8000622:	601a      	str	r2, [r3, #0]
					amber_counter = amber_counter_buffer;
 8000624:	4b56      	ldr	r3, [pc, #344]	; (8000780 <fsm_automatic_run+0x25c>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	b2da      	uxtb	r2, r3
 800062a:	4b56      	ldr	r3, [pc, #344]	; (8000784 <fsm_automatic_run+0x260>)
 800062c:	701a      	strb	r2, [r3, #0]
				} else {
					green_counter--;
				}
				break;
 800062e:	e087      	b.n	8000740 <fsm_automatic_run+0x21c>
					green_counter--;
 8000630:	4b56      	ldr	r3, [pc, #344]	; (800078c <fsm_automatic_run+0x268>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	3b01      	subs	r3, #1
 8000636:	b2da      	uxtb	r2, r3
 8000638:	4b54      	ldr	r3, [pc, #336]	; (800078c <fsm_automatic_run+0x268>)
 800063a:	701a      	strb	r2, [r3, #0]
				break;
 800063c:	e080      	b.n	8000740 <fsm_automatic_run+0x21c>

			case AUTO_DIR0_AMBER:
				set_red_LEDs(OFF, ON);
 800063e:	2100      	movs	r1, #0
 8000640:	2001      	movs	r0, #1
 8000642:	f7ff fee3 	bl	800040c <set_red_LEDs>
				set_amber_LEDs(ON, OFF);
 8000646:	2101      	movs	r1, #1
 8000648:	2000      	movs	r0, #0
 800064a:	f7ff fef9 	bl	8000440 <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 800064e:	2101      	movs	r1, #1
 8000650:	2001      	movs	r0, #1
 8000652:	f7ff ff0f 	bl	8000474 <set_green_LEDs>

				time_route0 = amber_counter;
 8000656:	4b4b      	ldr	r3, [pc, #300]	; (8000784 <fsm_automatic_run+0x260>)
 8000658:	781a      	ldrb	r2, [r3, #0]
 800065a:	4b4d      	ldr	r3, [pc, #308]	; (8000790 <fsm_automatic_run+0x26c>)
 800065c:	701a      	strb	r2, [r3, #0]
				time_route1 = amber_counter;
 800065e:	4b49      	ldr	r3, [pc, #292]	; (8000784 <fsm_automatic_run+0x260>)
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	4b4c      	ldr	r3, [pc, #304]	; (8000794 <fsm_automatic_run+0x270>)
 8000664:	701a      	strb	r2, [r3, #0]

				if (amber_counter <= 0) {
 8000666:	4b47      	ldr	r3, [pc, #284]	; (8000784 <fsm_automatic_run+0x260>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d108      	bne.n	8000680 <fsm_automatic_run+0x15c>
					status = AUTO_DIR1_GREEN;
 800066e:	4b41      	ldr	r3, [pc, #260]	; (8000774 <fsm_automatic_run+0x250>)
 8000670:	2203      	movs	r2, #3
 8000672:	601a      	str	r2, [r3, #0]
					green_counter = green_counter_buffer;
 8000674:	4b44      	ldr	r3, [pc, #272]	; (8000788 <fsm_automatic_run+0x264>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	b2da      	uxtb	r2, r3
 800067a:	4b44      	ldr	r3, [pc, #272]	; (800078c <fsm_automatic_run+0x268>)
 800067c:	701a      	strb	r2, [r3, #0]
				} else {
					amber_counter--;
				}
				break;
 800067e:	e05f      	b.n	8000740 <fsm_automatic_run+0x21c>
					amber_counter--;
 8000680:	4b40      	ldr	r3, [pc, #256]	; (8000784 <fsm_automatic_run+0x260>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	3b01      	subs	r3, #1
 8000686:	b2da      	uxtb	r2, r3
 8000688:	4b3e      	ldr	r3, [pc, #248]	; (8000784 <fsm_automatic_run+0x260>)
 800068a:	701a      	strb	r2, [r3, #0]
				break;
 800068c:	e058      	b.n	8000740 <fsm_automatic_run+0x21c>

			case AUTO_DIR1_GREEN:
				set_red_LEDs(ON, OFF);
 800068e:	2101      	movs	r1, #1
 8000690:	2000      	movs	r0, #0
 8000692:	f7ff febb 	bl	800040c <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000696:	2101      	movs	r1, #1
 8000698:	2001      	movs	r0, #1
 800069a:	f7ff fed1 	bl	8000440 <set_amber_LEDs>
				set_green_LEDs(OFF, ON);
 800069e:	2100      	movs	r1, #0
 80006a0:	2001      	movs	r0, #1
 80006a2:	f7ff fee7 	bl	8000474 <set_green_LEDs>

				time_route0 = green_counter + amber_counter_buffer;
 80006a6:	4b36      	ldr	r3, [pc, #216]	; (8000780 <fsm_automatic_run+0x25c>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <fsm_automatic_run+0x268>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	4413      	add	r3, r2
 80006b2:	b2da      	uxtb	r2, r3
 80006b4:	4b36      	ldr	r3, [pc, #216]	; (8000790 <fsm_automatic_run+0x26c>)
 80006b6:	701a      	strb	r2, [r3, #0]
				time_route1 = green_counter;
 80006b8:	4b34      	ldr	r3, [pc, #208]	; (800078c <fsm_automatic_run+0x268>)
 80006ba:	781a      	ldrb	r2, [r3, #0]
 80006bc:	4b35      	ldr	r3, [pc, #212]	; (8000794 <fsm_automatic_run+0x270>)
 80006be:	701a      	strb	r2, [r3, #0]

				if (green_counter <= 0) {
 80006c0:	4b32      	ldr	r3, [pc, #200]	; (800078c <fsm_automatic_run+0x268>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d108      	bne.n	80006da <fsm_automatic_run+0x1b6>
					status = AUTO_DIR1_AMBER;
 80006c8:	4b2a      	ldr	r3, [pc, #168]	; (8000774 <fsm_automatic_run+0x250>)
 80006ca:	2204      	movs	r2, #4
 80006cc:	601a      	str	r2, [r3, #0]
					amber_counter = amber_counter_buffer;
 80006ce:	4b2c      	ldr	r3, [pc, #176]	; (8000780 <fsm_automatic_run+0x25c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	4b2b      	ldr	r3, [pc, #172]	; (8000784 <fsm_automatic_run+0x260>)
 80006d6:	701a      	strb	r2, [r3, #0]
				} else {
					green_counter--;
				}
				break;
 80006d8:	e032      	b.n	8000740 <fsm_automatic_run+0x21c>
					green_counter--;
 80006da:	4b2c      	ldr	r3, [pc, #176]	; (800078c <fsm_automatic_run+0x268>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	3b01      	subs	r3, #1
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4b2a      	ldr	r3, [pc, #168]	; (800078c <fsm_automatic_run+0x268>)
 80006e4:	701a      	strb	r2, [r3, #0]
				break;
 80006e6:	e02b      	b.n	8000740 <fsm_automatic_run+0x21c>

			case AUTO_DIR1_AMBER:
				set_red_LEDs(ON, OFF);
 80006e8:	2101      	movs	r1, #1
 80006ea:	2000      	movs	r0, #0
 80006ec:	f7ff fe8e 	bl	800040c <set_red_LEDs>
				set_amber_LEDs(OFF, ON);
 80006f0:	2100      	movs	r1, #0
 80006f2:	2001      	movs	r0, #1
 80006f4:	f7ff fea4 	bl	8000440 <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 80006f8:	2101      	movs	r1, #1
 80006fa:	2001      	movs	r0, #1
 80006fc:	f7ff feba 	bl	8000474 <set_green_LEDs>

				time_route0 = amber_counter;
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <fsm_automatic_run+0x260>)
 8000702:	781a      	ldrb	r2, [r3, #0]
 8000704:	4b22      	ldr	r3, [pc, #136]	; (8000790 <fsm_automatic_run+0x26c>)
 8000706:	701a      	strb	r2, [r3, #0]
				time_route1 = amber_counter;
 8000708:	4b1e      	ldr	r3, [pc, #120]	; (8000784 <fsm_automatic_run+0x260>)
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <fsm_automatic_run+0x270>)
 800070e:	701a      	strb	r2, [r3, #0]

				if (amber_counter <= 0) {
 8000710:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <fsm_automatic_run+0x260>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d108      	bne.n	800072a <fsm_automatic_run+0x206>
					status = AUTO_DIR0_GREEN;
 8000718:	4b16      	ldr	r3, [pc, #88]	; (8000774 <fsm_automatic_run+0x250>)
 800071a:	2201      	movs	r2, #1
 800071c:	601a      	str	r2, [r3, #0]
					green_counter = green_counter_buffer;
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <fsm_automatic_run+0x264>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	4b19      	ldr	r3, [pc, #100]	; (800078c <fsm_automatic_run+0x268>)
 8000726:	701a      	strb	r2, [r3, #0]
				} else {
					amber_counter--;
				}
				break;
 8000728:	e00a      	b.n	8000740 <fsm_automatic_run+0x21c>
					amber_counter--;
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <fsm_automatic_run+0x260>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	3b01      	subs	r3, #1
 8000730:	b2da      	uxtb	r2, r3
 8000732:	4b14      	ldr	r3, [pc, #80]	; (8000784 <fsm_automatic_run+0x260>)
 8000734:	701a      	strb	r2, [r3, #0]
				break;
 8000736:	e003      	b.n	8000740 <fsm_automatic_run+0x21c>

			default:
				status = INIT;
 8000738:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <fsm_automatic_run+0x250>)
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
				break;
 800073e:	bf00      	nop
		}

		set_7seg_buffer_0(time_route0);
 8000740:	4b13      	ldr	r3, [pc, #76]	; (8000790 <fsm_automatic_run+0x26c>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fd8f 	bl	8000268 <set_7seg_buffer_0>
		set_7seg_buffer_1(time_route1);
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <fsm_automatic_run+0x270>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff fdae 	bl	80002b0 <set_7seg_buffer_1>
 8000754:	e007      	b.n	8000766 <fsm_automatic_run+0x242>
	} else --counter;
 8000756:	4b06      	ldr	r3, [pc, #24]	; (8000770 <fsm_automatic_run+0x24c>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	3b01      	subs	r3, #1
 800075c:	b2da      	uxtb	r2, r3
 800075e:	4b04      	ldr	r3, [pc, #16]	; (8000770 <fsm_automatic_run+0x24c>)
 8000760:	701a      	strb	r2, [r3, #0]
 8000762:	e000      	b.n	8000766 <fsm_automatic_run+0x242>
	if (mode != AUTO_MODE) return;
 8000764:	bf00      	nop
}
 8000766:	bd80      	pop	{r7, pc}
 8000768:	2000004c 	.word	0x2000004c
 800076c:	20000090 	.word	0x20000090
 8000770:	20000049 	.word	0x20000049
 8000774:	2000008c 	.word	0x2000008c
 8000778:	20000050 	.word	0x20000050
 800077c:	20000046 	.word	0x20000046
 8000780:	20000054 	.word	0x20000054
 8000784:	20000047 	.word	0x20000047
 8000788:	20000058 	.word	0x20000058
 800078c:	20000048 	.word	0x20000048
 8000790:	20000085 	.word	0x20000085
 8000794:	20000086 	.word	0x20000086

08000798 <initConfig>:
static uint8_t auto_up_flag = 0;

static uint8_t blink_counter = 0;
#define BLINK_CYCLE	5 //500ms

void initConfig(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 800079c:	f7ff fe84 	bl	80004a8 <clear_all_LEDs>
	clear_all_7seg_en();
 80007a0:	f7ff fcd4 	bl	800014c <clear_all_7seg_en>

	auto_up_flag = 0;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <initConfig+0x34>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
	blink_counter = 0;
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <initConfig+0x38>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]

	mode = CONFIG_MODE;
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <initConfig+0x3c>)
 80007b2:	2220      	movs	r2, #32
 80007b4:	601a      	str	r2, [r3, #0]
	status = CONFIG_RED;
 80007b6:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <initConfig+0x40>)
 80007b8:	2214      	movs	r2, #20
 80007ba:	601a      	str	r2, [r3, #0]
	temp_counter = red_counter_buffer;
 80007bc:	4b07      	ldr	r3, [pc, #28]	; (80007dc <initConfig+0x44>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <initConfig+0x48>)
 80007c4:	701a      	strb	r2, [r3, #0]
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000088 	.word	0x20000088
 80007d0:	20000089 	.word	0x20000089
 80007d4:	2000004c 	.word	0x2000004c
 80007d8:	2000008c 	.word	0x2000008c
 80007dc:	20000050 	.word	0x20000050
 80007e0:	20000087 	.word	0x20000087

080007e4 <balanceCounter>:

void balanceCounter(void) {
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
    // amber = 20% of red, integer math
    amber_counter_buffer = red_counter_buffer / 5;
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <balanceCounter+0x74>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a1b      	ldr	r2, [pc, #108]	; (800085c <balanceCounter+0x78>)
 80007ee:	fb82 1203 	smull	r1, r2, r2, r3
 80007f2:	1052      	asrs	r2, r2, #1
 80007f4:	17db      	asrs	r3, r3, #31
 80007f6:	1ad3      	subs	r3, r2, r3
 80007f8:	4a19      	ldr	r2, [pc, #100]	; (8000860 <balanceCounter+0x7c>)
 80007fa:	6013      	str	r3, [r2, #0]
    if (amber_counter_buffer < 1) amber_counter_buffer = 1;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <balanceCounter+0x7c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	dc02      	bgt.n	800080a <balanceCounter+0x26>
 8000804:	4b16      	ldr	r3, [pc, #88]	; (8000860 <balanceCounter+0x7c>)
 8000806:	2201      	movs	r2, #1
 8000808:	601a      	str	r2, [r3, #0]

    green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <balanceCounter+0x74>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <balanceCounter+0x7c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	4a13      	ldr	r2, [pc, #76]	; (8000864 <balanceCounter+0x80>)
 8000816:	6013      	str	r3, [r2, #0]
    if (green_counter_buffer <= 0) {
 8000818:	4b12      	ldr	r3, [pc, #72]	; (8000864 <balanceCounter+0x80>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dc17      	bgt.n	8000850 <balanceCounter+0x6c>
        amber_counter_buffer = (red_counter_buffer >= 2) ? 1 : 0;
 8000820:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <balanceCounter+0x74>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b01      	cmp	r3, #1
 8000826:	bfcc      	ite	gt
 8000828:	2301      	movgt	r3, #1
 800082a:	2300      	movle	r3, #0
 800082c:	b2db      	uxtb	r3, r3
 800082e:	461a      	mov	r2, r3
 8000830:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <balanceCounter+0x7c>)
 8000832:	601a      	str	r2, [r3, #0]
        green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <balanceCounter+0x74>)
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <balanceCounter+0x7c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	1ad3      	subs	r3, r2, r3
 800083e:	4a09      	ldr	r2, [pc, #36]	; (8000864 <balanceCounter+0x80>)
 8000840:	6013      	str	r3, [r2, #0]
        if (green_counter_buffer <= 0) green_counter_buffer = 1;
 8000842:	4b08      	ldr	r3, [pc, #32]	; (8000864 <balanceCounter+0x80>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	dc02      	bgt.n	8000850 <balanceCounter+0x6c>
 800084a:	4b06      	ldr	r3, [pc, #24]	; (8000864 <balanceCounter+0x80>)
 800084c:	2201      	movs	r2, #1
 800084e:	601a      	str	r2, [r3, #0]
    }
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	20000050 	.word	0x20000050
 800085c:	66666667 	.word	0x66666667
 8000860:	20000054 	.word	0x20000054
 8000864:	20000058 	.word	0x20000058

08000868 <fsm_config_run>:


void fsm_config_run(void) {
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
	if (mode != CONFIG_MODE) {
 800086c:	4ba0      	ldr	r3, [pc, #640]	; (8000af0 <fsm_config_run+0x288>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b20      	cmp	r3, #32
 8000872:	f040 813a 	bne.w	8000aea <fsm_config_run+0x282>
		return;
	}

	// BUTTON_MODE: change mode to auto mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000876:	2000      	movs	r0, #0
 8000878:	f000 fb30 	bl	8000edc <is_button_pressed>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d00e      	beq.n	80008a0 <fsm_config_run+0x38>
 8000882:	4b9c      	ldr	r3, [pc, #624]	; (8000af4 <fsm_config_run+0x28c>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d10a      	bne.n	80008a0 <fsm_config_run+0x38>
		is_mode_button_locked = 1;
 800088a:	4b9a      	ldr	r3, [pc, #616]	; (8000af4 <fsm_config_run+0x28c>)
 800088c:	2201      	movs	r2, #1
 800088e:	601a      	str	r2, [r3, #0]

		balanceCounter();
 8000890:	f7ff ffa8 	bl	80007e4 <balanceCounter>
		initAuto(); // Prepare resources for auto mode
 8000894:	f7ff fe18 	bl	80004c8 <initAuto>

		is_mode_button_locked = 1;
 8000898:	4b96      	ldr	r3, [pc, #600]	; (8000af4 <fsm_config_run+0x28c>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
		return;
 800089e:	e125      	b.n	8000aec <fsm_config_run+0x284>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 80008a0:	2000      	movs	r0, #0
 80008a2:	f000 fb1b 	bl	8000edc <is_button_pressed>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d102      	bne.n	80008b2 <fsm_config_run+0x4a>
		is_mode_button_locked = 0;
 80008ac:	4b91      	ldr	r3, [pc, #580]	; (8000af4 <fsm_config_run+0x28c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP: count up temp_counter
	if (is_button_pressed(BUTTON_NEXT_OR_UP) && is_up_button_locked == 0) {
 80008b2:	2001      	movs	r0, #1
 80008b4:	f000 fb12 	bl	8000edc <is_button_pressed>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d014      	beq.n	80008e8 <fsm_config_run+0x80>
 80008be:	4b8e      	ldr	r3, [pc, #568]	; (8000af8 <fsm_config_run+0x290>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d110      	bne.n	80008e8 <fsm_config_run+0x80>
		is_up_button_locked = 1;
 80008c6:	4b8c      	ldr	r3, [pc, #560]	; (8000af8 <fsm_config_run+0x290>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	601a      	str	r2, [r3, #0]
		temp_counter += 1;
 80008cc:	4b8b      	ldr	r3, [pc, #556]	; (8000afc <fsm_config_run+0x294>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	3301      	adds	r3, #1
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	4b89      	ldr	r3, [pc, #548]	; (8000afc <fsm_config_run+0x294>)
 80008d6:	701a      	strb	r2, [r3, #0]
		if (temp_counter > 99) temp_counter = 0;
 80008d8:	4b88      	ldr	r3, [pc, #544]	; (8000afc <fsm_config_run+0x294>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b63      	cmp	r3, #99	; 0x63
 80008de:	d90c      	bls.n	80008fa <fsm_config_run+0x92>
 80008e0:	4b86      	ldr	r3, [pc, #536]	; (8000afc <fsm_config_run+0x294>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e008      	b.n	80008fa <fsm_config_run+0x92>
	} else if (!is_button_pressed(BUTTON_NEXT_OR_UP)) {
 80008e8:	2001      	movs	r0, #1
 80008ea:	f000 faf7 	bl	8000edc <is_button_pressed>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d102      	bne.n	80008fa <fsm_config_run+0x92>
		is_up_button_locked = 0;
 80008f4:	4b80      	ldr	r3, [pc, #512]	; (8000af8 <fsm_config_run+0x290>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP (long press): auto count up temp_counter every 500ms
	if (is_button_pressed_1s(BUTTON_NEXT_OR_UP)) {
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fb08 	bl	8000f10 <is_button_pressed_1s>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d003      	beq.n	800090e <fsm_config_run+0xa6>
		auto_up_flag = 1;
 8000906:	4b7e      	ldr	r3, [pc, #504]	; (8000b00 <fsm_config_run+0x298>)
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
 800090c:	e008      	b.n	8000920 <fsm_config_run+0xb8>
	} else if (!is_button_pressed_1s(BUTTON_NEXT_OR_UP)) {
 800090e:	2001      	movs	r0, #1
 8000910:	f000 fafe 	bl	8000f10 <is_button_pressed_1s>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d102      	bne.n	8000920 <fsm_config_run+0xb8>
		auto_up_flag = 0;
 800091a:	4b79      	ldr	r3, [pc, #484]	; (8000b00 <fsm_config_run+0x298>)
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]
	}

	// BUTTON_SET: set temp_counter to counter
	if (is_button_pressed(BUTTON_SET) && is_set_button_locked == 0) {
 8000920:	2002      	movs	r0, #2
 8000922:	f000 fadb 	bl	8000edc <is_button_pressed>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d03e      	beq.n	80009aa <fsm_config_run+0x142>
 800092c:	4b75      	ldr	r3, [pc, #468]	; (8000b04 <fsm_config_run+0x29c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d13a      	bne.n	80009aa <fsm_config_run+0x142>
		is_set_button_locked = 1;
 8000934:	4b73      	ldr	r3, [pc, #460]	; (8000b04 <fsm_config_run+0x29c>)
 8000936:	2201      	movs	r2, #1
 8000938:	601a      	str	r2, [r3, #0]

		if (status == CONFIG_RED) {
 800093a:	4b73      	ldr	r3, [pc, #460]	; (8000b08 <fsm_config_run+0x2a0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b14      	cmp	r3, #20
 8000940:	d10d      	bne.n	800095e <fsm_config_run+0xf6>
			red_counter_buffer = temp_counter;
 8000942:	4b6e      	ldr	r3, [pc, #440]	; (8000afc <fsm_config_run+0x294>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	461a      	mov	r2, r3
 8000948:	4b70      	ldr	r3, [pc, #448]	; (8000b0c <fsm_config_run+0x2a4>)
 800094a:	601a      	str	r2, [r3, #0]
			temp_counter = amber_counter_buffer;
 800094c:	4b70      	ldr	r3, [pc, #448]	; (8000b10 <fsm_config_run+0x2a8>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b6a      	ldr	r3, [pc, #424]	; (8000afc <fsm_config_run+0x294>)
 8000954:	701a      	strb	r2, [r3, #0]
			status = CONFIG_AMBER;
 8000956:	4b6c      	ldr	r3, [pc, #432]	; (8000b08 <fsm_config_run+0x2a0>)
 8000958:	2215      	movs	r2, #21
 800095a:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 800095c:	e02f      	b.n	80009be <fsm_config_run+0x156>
		}
		else if (status == CONFIG_AMBER) {
 800095e:	4b6a      	ldr	r3, [pc, #424]	; (8000b08 <fsm_config_run+0x2a0>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2b15      	cmp	r3, #21
 8000964:	d10d      	bne.n	8000982 <fsm_config_run+0x11a>
			amber_counter_buffer = temp_counter;
 8000966:	4b65      	ldr	r3, [pc, #404]	; (8000afc <fsm_config_run+0x294>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	461a      	mov	r2, r3
 800096c:	4b68      	ldr	r3, [pc, #416]	; (8000b10 <fsm_config_run+0x2a8>)
 800096e:	601a      	str	r2, [r3, #0]
			temp_counter = green_counter_buffer;
 8000970:	4b68      	ldr	r3, [pc, #416]	; (8000b14 <fsm_config_run+0x2ac>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4b61      	ldr	r3, [pc, #388]	; (8000afc <fsm_config_run+0x294>)
 8000978:	701a      	strb	r2, [r3, #0]
			status = CONFIG_GREEN;
 800097a:	4b63      	ldr	r3, [pc, #396]	; (8000b08 <fsm_config_run+0x2a0>)
 800097c:	2216      	movs	r2, #22
 800097e:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 8000980:	e01d      	b.n	80009be <fsm_config_run+0x156>
		}
		else if (status == CONFIG_GREEN) {
 8000982:	4b61      	ldr	r3, [pc, #388]	; (8000b08 <fsm_config_run+0x2a0>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	2b16      	cmp	r3, #22
 8000988:	d119      	bne.n	80009be <fsm_config_run+0x156>
			green_counter_buffer = temp_counter;
 800098a:	4b5c      	ldr	r3, [pc, #368]	; (8000afc <fsm_config_run+0x294>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	461a      	mov	r2, r3
 8000990:	4b60      	ldr	r3, [pc, #384]	; (8000b14 <fsm_config_run+0x2ac>)
 8000992:	601a      	str	r2, [r3, #0]
			balanceCounter();
 8000994:	f7ff ff26 	bl	80007e4 <balanceCounter>
			temp_counter = red_counter_buffer;
 8000998:	4b5c      	ldr	r3, [pc, #368]	; (8000b0c <fsm_config_run+0x2a4>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b57      	ldr	r3, [pc, #348]	; (8000afc <fsm_config_run+0x294>)
 80009a0:	701a      	strb	r2, [r3, #0]
			status = CONFIG_RED;
 80009a2:	4b59      	ldr	r3, [pc, #356]	; (8000b08 <fsm_config_run+0x2a0>)
 80009a4:	2214      	movs	r2, #20
 80009a6:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 80009a8:	e009      	b.n	80009be <fsm_config_run+0x156>
		}
	} else if (!is_button_pressed(BUTTON_SET)) {
 80009aa:	2002      	movs	r0, #2
 80009ac:	f000 fa96 	bl	8000edc <is_button_pressed>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d104      	bne.n	80009c0 <fsm_config_run+0x158>
		is_set_button_locked = 0;
 80009b6:	4b53      	ldr	r3, [pc, #332]	; (8000b04 <fsm_config_run+0x29c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	e000      	b.n	80009c0 <fsm_config_run+0x158>
		if (status == CONFIG_RED) {
 80009be:	bf00      	nop
	}

	// BUTTON_RESET (just click): reset temp_counter to the lastest counter
	if (is_button_pressed(BUTTON_RESET) && is_reset_button_locked == 0) {
 80009c0:	2003      	movs	r0, #3
 80009c2:	f000 fa8b 	bl	8000edc <is_button_pressed>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d024      	beq.n	8000a16 <fsm_config_run+0x1ae>
 80009cc:	4b52      	ldr	r3, [pc, #328]	; (8000b18 <fsm_config_run+0x2b0>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d120      	bne.n	8000a16 <fsm_config_run+0x1ae>
		is_reset_button_locked = 1;
 80009d4:	4b50      	ldr	r3, [pc, #320]	; (8000b18 <fsm_config_run+0x2b0>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	601a      	str	r2, [r3, #0]

		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 80009da:	4b4b      	ldr	r3, [pc, #300]	; (8000b08 <fsm_config_run+0x2a0>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2b14      	cmp	r3, #20
 80009e0:	d105      	bne.n	80009ee <fsm_config_run+0x186>
 80009e2:	4b4a      	ldr	r3, [pc, #296]	; (8000b0c <fsm_config_run+0x2a4>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b44      	ldr	r3, [pc, #272]	; (8000afc <fsm_config_run+0x294>)
 80009ea:	701a      	strb	r2, [r3, #0]
 80009ec:	e01d      	b.n	8000a2a <fsm_config_run+0x1c2>
		else if (status == CONFIG_AMBER) temp_counter = amber_counter_buffer;
 80009ee:	4b46      	ldr	r3, [pc, #280]	; (8000b08 <fsm_config_run+0x2a0>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b15      	cmp	r3, #21
 80009f4:	d105      	bne.n	8000a02 <fsm_config_run+0x19a>
 80009f6:	4b46      	ldr	r3, [pc, #280]	; (8000b10 <fsm_config_run+0x2a8>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	4b3f      	ldr	r3, [pc, #252]	; (8000afc <fsm_config_run+0x294>)
 80009fe:	701a      	strb	r2, [r3, #0]
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 8000a00:	e013      	b.n	8000a2a <fsm_config_run+0x1c2>
		else if (status == CONFIG_GREEN) temp_counter = green_counter_buffer;
 8000a02:	4b41      	ldr	r3, [pc, #260]	; (8000b08 <fsm_config_run+0x2a0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b16      	cmp	r3, #22
 8000a08:	d10f      	bne.n	8000a2a <fsm_config_run+0x1c2>
 8000a0a:	4b42      	ldr	r3, [pc, #264]	; (8000b14 <fsm_config_run+0x2ac>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	4b3a      	ldr	r3, [pc, #232]	; (8000afc <fsm_config_run+0x294>)
 8000a12:	701a      	strb	r2, [r3, #0]
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 8000a14:	e009      	b.n	8000a2a <fsm_config_run+0x1c2>
	} else if (!is_button_pressed(BUTTON_RESET)) {
 8000a16:	2003      	movs	r0, #3
 8000a18:	f000 fa60 	bl	8000edc <is_button_pressed>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d104      	bne.n	8000a2c <fsm_config_run+0x1c4>
		is_reset_button_locked = 0;
 8000a22:	4b3d      	ldr	r3, [pc, #244]	; (8000b18 <fsm_config_run+0x2b0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	e000      	b.n	8000a2c <fsm_config_run+0x1c4>
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 8000a2a:	bf00      	nop
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000a2c:	2003      	movs	r0, #3
 8000a2e:	f000 fa6f 	bl	8000f10 <is_button_pressed_1s>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <fsm_config_run+0x1d4>
		initConfig();
 8000a38:	f7ff feae 	bl	8000798 <initConfig>
	}

	// Use a counter to increase the delay to 500ms
	if (blink_counter <= 0) {
 8000a3c:	4b37      	ldr	r3, [pc, #220]	; (8000b1c <fsm_config_run+0x2b4>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d14b      	bne.n	8000adc <fsm_config_run+0x274>
		blink_counter = BLINK_CYCLE;
 8000a44:	4b35      	ldr	r3, [pc, #212]	; (8000b1c <fsm_config_run+0x2b4>)
 8000a46:	2205      	movs	r2, #5
 8000a48:	701a      	strb	r2, [r3, #0]

		if (auto_up_flag == 1) {
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	; (8000b00 <fsm_config_run+0x298>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d105      	bne.n	8000a5e <fsm_config_run+0x1f6>
			++temp_counter;
 8000a52:	4b2a      	ldr	r3, [pc, #168]	; (8000afc <fsm_config_run+0x294>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	3301      	adds	r3, #1
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4b28      	ldr	r3, [pc, #160]	; (8000afc <fsm_config_run+0x294>)
 8000a5c:	701a      	strb	r2, [r3, #0]
		}

		switch(status) {
 8000a5e:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <fsm_config_run+0x2a0>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2b16      	cmp	r3, #22
 8000a64:	d022      	beq.n	8000aac <fsm_config_run+0x244>
 8000a66:	2b16      	cmp	r3, #22
 8000a68:	dc2e      	bgt.n	8000ac8 <fsm_config_run+0x260>
 8000a6a:	2b14      	cmp	r3, #20
 8000a6c:	d002      	beq.n	8000a74 <fsm_config_run+0x20c>
 8000a6e:	2b15      	cmp	r3, #21
 8000a70:	d00e      	beq.n	8000a90 <fsm_config_run+0x228>
 8000a72:	e029      	b.n	8000ac8 <fsm_config_run+0x260>
			case CONFIG_RED:
				set_7seg_buffer_0(1);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff fbf7 	bl	8000268 <set_7seg_buffer_0>
				blink_red_LEDs();
 8000a7a:	f7ff fc9d 	bl	80003b8 <blink_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000a7e:	2101      	movs	r1, #1
 8000a80:	2001      	movs	r0, #1
 8000a82:	f7ff fcdd 	bl	8000440 <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 8000a86:	2101      	movs	r1, #1
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff fcf3 	bl	8000474 <set_green_LEDs>
				break;
 8000a8e:	e01f      	b.n	8000ad0 <fsm_config_run+0x268>
			case CONFIG_AMBER:
				set_7seg_buffer_0(2);
 8000a90:	2002      	movs	r0, #2
 8000a92:	f7ff fbe9 	bl	8000268 <set_7seg_buffer_0>
				blink_amber_LEDs();
 8000a96:	f7ff fc9d 	bl	80003d4 <blink_amber_LEDs>
				set_red_LEDs(OFF, OFF);
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f7ff fcb5 	bl	800040c <set_red_LEDs>
				set_green_LEDs(OFF, OFF);
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	2001      	movs	r0, #1
 8000aa6:	f7ff fce5 	bl	8000474 <set_green_LEDs>
				break;
 8000aaa:	e011      	b.n	8000ad0 <fsm_config_run+0x268>
			case CONFIG_GREEN:
				set_7seg_buffer_0(3);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f7ff fbdb 	bl	8000268 <set_7seg_buffer_0>
				blink_green_LEDs();
 8000ab2:	f7ff fc9d 	bl	80003f0 <blink_green_LEDs>
				set_red_LEDs(OFF, OFF);
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f7ff fca7 	bl	800040c <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000abe:	2101      	movs	r1, #1
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	f7ff fcbd 	bl	8000440 <set_amber_LEDs>
				break;
 8000ac6:	e003      	b.n	8000ad0 <fsm_config_run+0x268>
			default:
				status = CONFIG_RED;
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <fsm_config_run+0x2a0>)
 8000aca:	2214      	movs	r2, #20
 8000acc:	601a      	str	r2, [r3, #0]
				break;
 8000ace:	bf00      	nop
		}

		set_7seg_buffer_1(temp_counter);
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	; (8000afc <fsm_config_run+0x294>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fbeb 	bl	80002b0 <set_7seg_buffer_1>
 8000ada:	e007      	b.n	8000aec <fsm_config_run+0x284>
	} else {
		blink_counter--;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <fsm_config_run+0x2b4>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <fsm_config_run+0x2b4>)
 8000ae6:	701a      	strb	r2, [r3, #0]
 8000ae8:	e000      	b.n	8000aec <fsm_config_run+0x284>
		return;
 8000aea:	bf00      	nop
	}
}
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	2000004c 	.word	0x2000004c
 8000af4:	20000090 	.word	0x20000090
 8000af8:	20000094 	.word	0x20000094
 8000afc:	20000087 	.word	0x20000087
 8000b00:	20000088 	.word	0x20000088
 8000b04:	20000098 	.word	0x20000098
 8000b08:	2000008c 	.word	0x2000008c
 8000b0c:	20000050 	.word	0x20000050
 8000b10:	20000054 	.word	0x20000054
 8000b14:	20000058 	.word	0x20000058
 8000b18:	2000009c 	.word	0x2000009c
 8000b1c:	20000089 	.word	0x20000089

08000b20 <initMan>:
#include "scheduler.h"

static uint8_t counter;
#define COUNTER_CYCLE 10 //1000ms

void initMan(void) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 8000b24:	f7ff fcc0 	bl	80004a8 <clear_all_LEDs>
	clear_all_7seg_en();
 8000b28:	f7ff fb10 	bl	800014c <clear_all_7seg_en>

	mode = MAN_MODE;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <initMan+0x28>)
 8000b2e:	221f      	movs	r2, #31
 8000b30:	601a      	str	r2, [r3, #0]
	status = MAN_DIR0_GREEN;
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <initMan+0x2c>)
 8000b34:	220a      	movs	r2, #10
 8000b36:	601a      	str	r2, [r3, #0]
	set_7seg_buffer_0(99);
 8000b38:	2063      	movs	r0, #99	; 0x63
 8000b3a:	f7ff fb95 	bl	8000268 <set_7seg_buffer_0>
	set_7seg_buffer_1(99);
 8000b3e:	2063      	movs	r0, #99	; 0x63
 8000b40:	f7ff fbb6 	bl	80002b0 <set_7seg_buffer_1>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	2000004c 	.word	0x2000004c
 8000b4c:	2000008c 	.word	0x2000008c

08000b50 <fsm_manual_run>:

void fsm_manual_run(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	if (mode != MAN_MODE) return;
 8000b54:	4b83      	ldr	r3, [pc, #524]	; (8000d64 <fsm_manual_run+0x214>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b1f      	cmp	r3, #31
 8000b5a:	f040 8101 	bne.w	8000d60 <fsm_manual_run+0x210>

	// BUTTON_MODE: change mode to config mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 f9bc 	bl	8000edc <is_button_pressed>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d009      	beq.n	8000b7e <fsm_manual_run+0x2e>
 8000b6a:	4b7f      	ldr	r3, [pc, #508]	; (8000d68 <fsm_manual_run+0x218>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d105      	bne.n	8000b7e <fsm_manual_run+0x2e>
		is_mode_button_locked = 1;
 8000b72:	4b7d      	ldr	r3, [pc, #500]	; (8000d68 <fsm_manual_run+0x218>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	601a      	str	r2, [r3, #0]

		initConfig(); // Prepare resources for config mode
 8000b78:	f7ff fe0e 	bl	8000798 <initConfig>
		return;
 8000b7c:	e0f1      	b.n	8000d62 <fsm_manual_run+0x212>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f000 f9ac 	bl	8000edc <is_button_pressed>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d102      	bne.n	8000b90 <fsm_manual_run+0x40>
		is_mode_button_locked = 0;
 8000b8a:	4b77      	ldr	r3, [pc, #476]	; (8000d68 <fsm_manual_run+0x218>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP: decide which direction to free
	if (is_button_pressed(BUTTON_NEXT_OR_UP) && is_up_button_locked == 0) {
 8000b90:	2001      	movs	r0, #1
 8000b92:	f000 f9a3 	bl	8000edc <is_button_pressed>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d02e      	beq.n	8000bfa <fsm_manual_run+0xaa>
 8000b9c:	4b73      	ldr	r3, [pc, #460]	; (8000d6c <fsm_manual_run+0x21c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d12a      	bne.n	8000bfa <fsm_manual_run+0xaa>
		is_up_button_locked = 1;
 8000ba4:	4b71      	ldr	r3, [pc, #452]	; (8000d6c <fsm_manual_run+0x21c>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	601a      	str	r2, [r3, #0]

		if (status == MAN_DIR1_GREEN) {
 8000baa:	4b71      	ldr	r3, [pc, #452]	; (8000d70 <fsm_manual_run+0x220>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b0c      	cmp	r3, #12
 8000bb0:	d10f      	bne.n	8000bd2 <fsm_manual_run+0x82>
			clear_all_7seg_en();
 8000bb2:	f7ff facb 	bl	800014c <clear_all_7seg_en>
			counter = amber_counter_buffer * COUNTER_CYCLE;
 8000bb6:	4b6f      	ldr	r3, [pc, #444]	; (8000d74 <fsm_manual_run+0x224>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	0092      	lsls	r2, r2, #2
 8000bc0:	4413      	add	r3, r2
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b6c      	ldr	r3, [pc, #432]	; (8000d78 <fsm_manual_run+0x228>)
 8000bc8:	701a      	strb	r2, [r3, #0]
			status = MAN_DIR1_AMBER;
 8000bca:	4b69      	ldr	r3, [pc, #420]	; (8000d70 <fsm_manual_run+0x220>)
 8000bcc:	220d      	movs	r2, #13
 8000bce:	601a      	str	r2, [r3, #0]
		if (status == MAN_DIR1_GREEN) {
 8000bd0:	e01d      	b.n	8000c0e <fsm_manual_run+0xbe>
		}

		else if (status == MAN_DIR0_GREEN) {
 8000bd2:	4b67      	ldr	r3, [pc, #412]	; (8000d70 <fsm_manual_run+0x220>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b0a      	cmp	r3, #10
 8000bd8:	d119      	bne.n	8000c0e <fsm_manual_run+0xbe>
			clear_all_7seg_en();
 8000bda:	f7ff fab7 	bl	800014c <clear_all_7seg_en>
			counter = amber_counter_buffer * COUNTER_CYCLE;
 8000bde:	4b65      	ldr	r3, [pc, #404]	; (8000d74 <fsm_manual_run+0x224>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	461a      	mov	r2, r3
 8000be6:	0092      	lsls	r2, r2, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4b62      	ldr	r3, [pc, #392]	; (8000d78 <fsm_manual_run+0x228>)
 8000bf0:	701a      	strb	r2, [r3, #0]
			status = MAN_DIR0_AMBER;
 8000bf2:	4b5f      	ldr	r3, [pc, #380]	; (8000d70 <fsm_manual_run+0x220>)
 8000bf4:	220b      	movs	r2, #11
 8000bf6:	601a      	str	r2, [r3, #0]
		if (status == MAN_DIR1_GREEN) {
 8000bf8:	e009      	b.n	8000c0e <fsm_manual_run+0xbe>
		}
	} else if (!is_button_pressed(BUTTON_NEXT_OR_UP)) {
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f000 f96e 	bl	8000edc <is_button_pressed>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d104      	bne.n	8000c10 <fsm_manual_run+0xc0>
		is_up_button_locked = 0;
 8000c06:	4b59      	ldr	r3, [pc, #356]	; (8000d6c <fsm_manual_run+0x21c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	e000      	b.n	8000c10 <fsm_manual_run+0xc0>
		if (status == MAN_DIR1_GREEN) {
 8000c0e:	bf00      	nop
	}

	// AMBER count-down before switching to RED
	if (status == MAN_DIR1_AMBER) {
 8000c10:	4b57      	ldr	r3, [pc, #348]	; (8000d70 <fsm_manual_run+0x220>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b0d      	cmp	r3, #13
 8000c16:	d127      	bne.n	8000c68 <fsm_manual_run+0x118>
		if (counter <= 0) {
 8000c18:	4b57      	ldr	r3, [pc, #348]	; (8000d78 <fsm_manual_run+0x228>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d109      	bne.n	8000c34 <fsm_manual_run+0xe4>
			status = MAN_DIR0_GREEN;
 8000c20:	4b53      	ldr	r3, [pc, #332]	; (8000d70 <fsm_manual_run+0x220>)
 8000c22:	220a      	movs	r2, #10
 8000c24:	601a      	str	r2, [r3, #0]
			set_7seg_buffer_0(99);
 8000c26:	2063      	movs	r0, #99	; 0x63
 8000c28:	f7ff fb1e 	bl	8000268 <set_7seg_buffer_0>
			set_7seg_buffer_1(99);
 8000c2c:	2063      	movs	r0, #99	; 0x63
 8000c2e:	f7ff fb3f 	bl	80002b0 <set_7seg_buffer_1>
 8000c32:	e019      	b.n	8000c68 <fsm_manual_run+0x118>
		} else {
			--counter;
 8000c34:	4b50      	ldr	r3, [pc, #320]	; (8000d78 <fsm_manual_run+0x228>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	3b01      	subs	r3, #1
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	4b4e      	ldr	r3, [pc, #312]	; (8000d78 <fsm_manual_run+0x228>)
 8000c3e:	701a      	strb	r2, [r3, #0]
			set_7seg_buffer_0(counter / 10);
 8000c40:	4b4d      	ldr	r3, [pc, #308]	; (8000d78 <fsm_manual_run+0x228>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4a4d      	ldr	r2, [pc, #308]	; (8000d7c <fsm_manual_run+0x22c>)
 8000c46:	fba2 2303 	umull	r2, r3, r2, r3
 8000c4a:	08db      	lsrs	r3, r3, #3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fb0a 	bl	8000268 <set_7seg_buffer_0>
			set_7seg_buffer_1(counter / 10);
 8000c54:	4b48      	ldr	r3, [pc, #288]	; (8000d78 <fsm_manual_run+0x228>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	4a48      	ldr	r2, [pc, #288]	; (8000d7c <fsm_manual_run+0x22c>)
 8000c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5e:	08db      	lsrs	r3, r3, #3
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fb24 	bl	80002b0 <set_7seg_buffer_1>
		}
	}

	if (status == MAN_DIR0_AMBER) {
 8000c68:	4b41      	ldr	r3, [pc, #260]	; (8000d70 <fsm_manual_run+0x220>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b0b      	cmp	r3, #11
 8000c6e:	d127      	bne.n	8000cc0 <fsm_manual_run+0x170>
		if (counter <= 0) {
 8000c70:	4b41      	ldr	r3, [pc, #260]	; (8000d78 <fsm_manual_run+0x228>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d109      	bne.n	8000c8c <fsm_manual_run+0x13c>
			status = MAN_DIR1_GREEN;
 8000c78:	4b3d      	ldr	r3, [pc, #244]	; (8000d70 <fsm_manual_run+0x220>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	601a      	str	r2, [r3, #0]
			set_7seg_buffer_0(99);
 8000c7e:	2063      	movs	r0, #99	; 0x63
 8000c80:	f7ff faf2 	bl	8000268 <set_7seg_buffer_0>
			set_7seg_buffer_1(99);
 8000c84:	2063      	movs	r0, #99	; 0x63
 8000c86:	f7ff fb13 	bl	80002b0 <set_7seg_buffer_1>
 8000c8a:	e019      	b.n	8000cc0 <fsm_manual_run+0x170>
		} else {
			--counter;
 8000c8c:	4b3a      	ldr	r3, [pc, #232]	; (8000d78 <fsm_manual_run+0x228>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b38      	ldr	r3, [pc, #224]	; (8000d78 <fsm_manual_run+0x228>)
 8000c96:	701a      	strb	r2, [r3, #0]
			set_7seg_buffer_0(counter / 10);
 8000c98:	4b37      	ldr	r3, [pc, #220]	; (8000d78 <fsm_manual_run+0x228>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4a37      	ldr	r2, [pc, #220]	; (8000d7c <fsm_manual_run+0x22c>)
 8000c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000ca2:	08db      	lsrs	r3, r3, #3
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fade 	bl	8000268 <set_7seg_buffer_0>
			set_7seg_buffer_1(counter / 10);
 8000cac:	4b32      	ldr	r3, [pc, #200]	; (8000d78 <fsm_manual_run+0x228>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4a32      	ldr	r2, [pc, #200]	; (8000d7c <fsm_manual_run+0x22c>)
 8000cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb6:	08db      	lsrs	r3, r3, #3
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff faf8 	bl	80002b0 <set_7seg_buffer_1>
		}
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000cc0:	2003      	movs	r0, #3
 8000cc2:	f000 f925 	bl	8000f10 <is_button_pressed_1s>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <fsm_manual_run+0x180>
		initMan();
 8000ccc:	f7ff ff28 	bl	8000b20 <initMan>
	}

	// Display
	switch(status) {
 8000cd0:	4b27      	ldr	r3, [pc, #156]	; (8000d70 <fsm_manual_run+0x220>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3b0a      	subs	r3, #10
 8000cd6:	2b03      	cmp	r3, #3
 8000cd8:	d83e      	bhi.n	8000d58 <fsm_manual_run+0x208>
 8000cda:	a201      	add	r2, pc, #4	; (adr r2, 8000ce0 <fsm_manual_run+0x190>)
 8000cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce0:	08000d0b 	.word	0x08000d0b
 8000ce4:	08000cf1 	.word	0x08000cf1
 8000ce8:	08000d3f 	.word	0x08000d3f
 8000cec:	08000d25 	.word	0x08000d25
		case MAN_DIR0_AMBER: // RED - AMBER
			set_red_LEDs(ON, OFF);
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f7ff fb8a 	bl	800040c <set_red_LEDs>
			set_amber_LEDs(OFF, ON);
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f7ff fba0 	bl	8000440 <set_amber_LEDs>
			set_green_LEDs(OFF, OFF);
 8000d00:	2101      	movs	r1, #1
 8000d02:	2001      	movs	r0, #1
 8000d04:	f7ff fbb6 	bl	8000474 <set_green_LEDs>
			break;
 8000d08:	e02b      	b.n	8000d62 <fsm_manual_run+0x212>
		case MAN_DIR0_GREEN: // RED - GREEN
			set_red_LEDs(ON, OFF);
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	f7ff fb7d 	bl	800040c <set_red_LEDs>
			set_amber_LEDs(OFF, OFF);
 8000d12:	2101      	movs	r1, #1
 8000d14:	2001      	movs	r0, #1
 8000d16:	f7ff fb93 	bl	8000440 <set_amber_LEDs>
			set_green_LEDs(OFF, ON);
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	f7ff fba9 	bl	8000474 <set_green_LEDs>
			break;
 8000d22:	e01e      	b.n	8000d62 <fsm_manual_run+0x212>
		case MAN_DIR1_AMBER: // AMBER - RED
			set_red_LEDs(OFF, ON);
 8000d24:	2100      	movs	r1, #0
 8000d26:	2001      	movs	r0, #1
 8000d28:	f7ff fb70 	bl	800040c <set_red_LEDs>
			set_amber_LEDs(ON, OFF);
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff fb86 	bl	8000440 <set_amber_LEDs>
			set_green_LEDs(OFF, OFF);
 8000d34:	2101      	movs	r1, #1
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff fb9c 	bl	8000474 <set_green_LEDs>
			break;
 8000d3c:	e011      	b.n	8000d62 <fsm_manual_run+0x212>
		case MAN_DIR1_GREEN: // GREEN - RED
			set_red_LEDs(OFF, ON);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2001      	movs	r0, #1
 8000d42:	f7ff fb63 	bl	800040c <set_red_LEDs>
			set_amber_LEDs(OFF, OFF);
 8000d46:	2101      	movs	r1, #1
 8000d48:	2001      	movs	r0, #1
 8000d4a:	f7ff fb79 	bl	8000440 <set_amber_LEDs>
			set_green_LEDs(ON, OFF);
 8000d4e:	2101      	movs	r1, #1
 8000d50:	2000      	movs	r0, #0
 8000d52:	f7ff fb8f 	bl	8000474 <set_green_LEDs>
			break;
 8000d56:	e004      	b.n	8000d62 <fsm_manual_run+0x212>
		default:
			status = MAN_DIR0_GREEN;
 8000d58:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <fsm_manual_run+0x220>)
 8000d5a:	220a      	movs	r2, #10
 8000d5c:	601a      	str	r2, [r3, #0]
			break;
 8000d5e:	e000      	b.n	8000d62 <fsm_manual_run+0x212>
	if (mode != MAN_MODE) return;
 8000d60:	bf00      	nop
	}
}
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000004c 	.word	0x2000004c
 8000d68:	20000090 	.word	0x20000090
 8000d6c:	20000094 	.word	0x20000094
 8000d70:	2000008c 	.word	0x2000008c
 8000d74:	20000054 	.word	0x20000054
 8000d78:	2000008a 	.word	0x2000008a
 8000d7c:	cccccccd 	.word	0xcccccccd

08000d80 <button_reading>:
static GPIO_PinState debounceButtonBuffer2[N0_OF_BUTTONS];

static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
	for (int button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	e090      	b.n	8000eae <button_reading+0x12e>

		debounceButtonBuffer2[button_id] = debounceButtonBuffer1[button_id];
 8000d8c:	4a4c      	ldr	r2, [pc, #304]	; (8000ec0 <button_reading+0x140>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	7819      	ldrb	r1, [r3, #0]
 8000d94:	4a4b      	ldr	r2, [pc, #300]	; (8000ec4 <button_reading+0x144>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	460a      	mov	r2, r1
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	d83c      	bhi.n	8000e1e <button_reading+0x9e>
 8000da4:	a201      	add	r2, pc, #4	; (adr r2, 8000dac <button_reading+0x2c>)
 8000da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000daa:	bf00      	nop
 8000dac:	08000dbd 	.word	0x08000dbd
 8000db0:	08000dd5 	.word	0x08000dd5
 8000db4:	08000ded 	.word	0x08000ded
 8000db8:	08000e05 	.word	0x08000e05

		switch (button_id) {
			case 0: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin); break;
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4842      	ldr	r0, [pc, #264]	; (8000ec8 <button_reading+0x148>)
 8000dc0:	f000 ff56 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4a3d      	ldr	r2, [pc, #244]	; (8000ec0 <button_reading+0x140>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	460a      	mov	r2, r1
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	e025      	b.n	8000e20 <button_reading+0xa0>
			case 1: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin); break;
 8000dd4:	2102      	movs	r1, #2
 8000dd6:	483c      	ldr	r0, [pc, #240]	; (8000ec8 <button_reading+0x148>)
 8000dd8:	f000 ff4a 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4619      	mov	r1, r3
 8000de0:	4a37      	ldr	r2, [pc, #220]	; (8000ec0 <button_reading+0x140>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	460a      	mov	r2, r1
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	e019      	b.n	8000e20 <button_reading+0xa0>
			case 2: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin); break;
 8000dec:	2104      	movs	r1, #4
 8000dee:	4836      	ldr	r0, [pc, #216]	; (8000ec8 <button_reading+0x148>)
 8000df0:	f000 ff3e 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000df4:	4603      	mov	r3, r0
 8000df6:	4619      	mov	r1, r3
 8000df8:	4a31      	ldr	r2, [pc, #196]	; (8000ec0 <button_reading+0x140>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	460a      	mov	r2, r1
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	e00d      	b.n	8000e20 <button_reading+0xa0>
			case 3: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_4_GPIO_Port, BUTTON_4_Pin); break;
 8000e04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e08:	4830      	ldr	r0, [pc, #192]	; (8000ecc <button_reading+0x14c>)
 8000e0a:	f000 ff31 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	4619      	mov	r1, r3
 8000e12:	4a2b      	ldr	r2, [pc, #172]	; (8000ec0 <button_reading+0x140>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4413      	add	r3, r2
 8000e18:	460a      	mov	r2, r1
 8000e1a:	701a      	strb	r2, [r3, #0]
 8000e1c:	e000      	b.n	8000e20 <button_reading+0xa0>
			default:
				break;
 8000e1e:	bf00      	nop
		}

		if (debounceButtonBuffer1[button_id] == debounceButtonBuffer2[button_id]) {
 8000e20:	4a27      	ldr	r2, [pc, #156]	; (8000ec0 <button_reading+0x140>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	781a      	ldrb	r2, [r3, #0]
 8000e28:	4926      	ldr	r1, [pc, #152]	; (8000ec4 <button_reading+0x144>)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	440b      	add	r3, r1
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d139      	bne.n	8000ea8 <button_reading+0x128>

			buttonBuffer[button_id] = debounceButtonBuffer1[button_id];
 8000e34:	4a22      	ldr	r2, [pc, #136]	; (8000ec0 <button_reading+0x140>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	7819      	ldrb	r1, [r3, #0]
 8000e3c:	4a24      	ldr	r2, [pc, #144]	; (8000ed0 <button_reading+0x150>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	460a      	mov	r2, r1
 8000e44:	701a      	strb	r2, [r3, #0]

			if (buttonBuffer[button_id] == BUTTON_IS_PRESSED) {
 8000e46:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <button_reading+0x150>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d120      	bne.n	8000e94 <button_reading+0x114>
				if (flagForButtonPress1s[button_id] == 0) {
 8000e52:	4a20      	ldr	r2, [pc, #128]	; (8000ed4 <button_reading+0x154>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4413      	add	r3, r2
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d109      	bne.n	8000e72 <button_reading+0xf2>
					--counterForButtonPress1s[button_id];
 8000e5e:	4a1e      	ldr	r2, [pc, #120]	; (8000ed8 <button_reading+0x158>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	b299      	uxth	r1, r3
 8000e6a:	4a1b      	ldr	r2, [pc, #108]	; (8000ed8 <button_reading+0x158>)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				}
				if (counterForButtonPress1s[button_id] <= 0) {
 8000e72:	4a19      	ldr	r2, [pc, #100]	; (8000ed8 <button_reading+0x158>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d114      	bne.n	8000ea8 <button_reading+0x128>
					flagForButtonPress1s[button_id] = 1;
 8000e7e:	4a15      	ldr	r2, [pc, #84]	; (8000ed4 <button_reading+0x154>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4413      	add	r3, r2
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
					counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000e88:	4a13      	ldr	r2, [pc, #76]	; (8000ed8 <button_reading+0x158>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2164      	movs	r1, #100	; 0x64
 8000e8e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e92:	e009      	b.n	8000ea8 <button_reading+0x128>
				}
			} else { // Reset
				counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000e94:	4a10      	ldr	r2, [pc, #64]	; (8000ed8 <button_reading+0x158>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2164      	movs	r1, #100	; 0x64
 8000e9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[button_id] = 0;
 8000e9e:	4a0d      	ldr	r2, [pc, #52]	; (8000ed4 <button_reading+0x154>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
	for (int button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	f77f af6b 	ble.w	8000d8c <button_reading+0xc>
			}
		}
	}
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	200000b4 	.word	0x200000b4
 8000ec4:	200000b8 	.word	0x200000b8
 8000ec8:	40010c00 	.word	0x40010c00
 8000ecc:	40010800 	.word	0x40010800
 8000ed0:	200000b0 	.word	0x200000b0
 8000ed4:	200000bc 	.word	0x200000bc
 8000ed8:	200000c0 	.word	0x200000c0

08000edc <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d901      	bls.n	8000ef0 <is_button_pressed+0x14>
 8000eec:	2300      	movs	r3, #0
 8000eee:	e007      	b.n	8000f00 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	4a06      	ldr	r2, [pc, #24]	; (8000f0c <is_button_pressed+0x30>)
 8000ef4:	5cd3      	ldrb	r3, [r2, r3]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	bf0c      	ite	eq
 8000efa:	2301      	moveq	r3, #1
 8000efc:	2300      	movne	r3, #0
 8000efe:	b2db      	uxtb	r3, r3
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	200000b0 	.word	0x200000b0

08000f10 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d901      	bls.n	8000f24 <is_button_pressed_1s+0x14>
 8000f20:	2300      	movs	r3, #0
 8000f22:	e007      	b.n	8000f34 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	4a06      	ldr	r2, [pc, #24]	; (8000f40 <is_button_pressed_1s+0x30>)
 8000f28:	5cd3      	ldrb	r3, [r2, r3]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2301      	moveq	r3, #1
 8000f30:	2300      	movne	r3, #0
 8000f32:	b2db      	uxtb	r3, r3
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	200000bc 	.word	0x200000bc

08000f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f48:	f000 fba8 	bl	800169c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f83c 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f50:	f000 f8c2 	bl	80010d8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f54:	f000 f874 	bl	8001040 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f58:	4814      	ldr	r0, [pc, #80]	; (8000fac <main+0x68>)
 8000f5a:	f001 fafd 	bl	8002558 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000f5e:	f000 f991 	bl	8001284 <SCH_Init>

  // Add task: 3 FSM
  SCH_Add_Task(fsm_automatic_run, 100, 100);
 8000f62:	2264      	movs	r2, #100	; 0x64
 8000f64:	2164      	movs	r1, #100	; 0x64
 8000f66:	4812      	ldr	r0, [pc, #72]	; (8000fb0 <main+0x6c>)
 8000f68:	f000 f9e6 	bl	8001338 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 100, 100);
 8000f6c:	2264      	movs	r2, #100	; 0x64
 8000f6e:	2164      	movs	r1, #100	; 0x64
 8000f70:	4810      	ldr	r0, [pc, #64]	; (8000fb4 <main+0x70>)
 8000f72:	f000 f9e1 	bl	8001338 <SCH_Add_Task>
  SCH_Add_Task(fsm_config_run, 100, 100);
 8000f76:	2264      	movs	r2, #100	; 0x64
 8000f78:	2164      	movs	r1, #100	; 0x64
 8000f7a:	480f      	ldr	r0, [pc, #60]	; (8000fb8 <main+0x74>)
 8000f7c:	f000 f9dc 	bl	8001338 <SCH_Add_Task>

  // Add task: other helper functions
  SCH_Add_Task(update_7seg_multiplex, 0, 125);
 8000f80:	227d      	movs	r2, #125	; 0x7d
 8000f82:	2100      	movs	r1, #0
 8000f84:	480d      	ldr	r0, [pc, #52]	; (8000fbc <main+0x78>)
 8000f86:	f000 f9d7 	bl	8001338 <SCH_Add_Task>
  SCH_Add_Task(blink_debug_led, 1000, 1000);
 8000f8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f8e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f92:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <main+0x7c>)
 8000f94:	f000 f9d0 	bl	8001338 <SCH_Add_Task>
  SCH_Add_Task(button_reading, 0, 10);
 8000f98:	220a      	movs	r2, #10
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <main+0x80>)
 8000f9e:	f000 f9cb 	bl	8001338 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000fa2:	f000 fa81 	bl	80014a8 <SCH_Dispatch_Tasks>
	  __WFI(); //Wait for interrupt
 8000fa6:	bf30      	wfi
	  SCH_Dispatch_Tasks();
 8000fa8:	e7fb      	b.n	8000fa2 <main+0x5e>
 8000faa:	bf00      	nop
 8000fac:	200000d0 	.word	0x200000d0
 8000fb0:	08000525 	.word	0x08000525
 8000fb4:	08000b51 	.word	0x08000b51
 8000fb8:	08000869 	.word	0x08000869
 8000fbc:	080002f9 	.word	0x080002f9
 8000fc0:	080003a5 	.word	0x080003a5
 8000fc4:	08000d81 	.word	0x08000d81

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b090      	sub	sp, #64	; 0x40
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	2228      	movs	r2, #40	; 0x28
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f001 fe6e 	bl	8002cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fea:	2302      	movs	r3, #2
 8000fec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff2:	2310      	movs	r3, #16
 8000ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffa:	f107 0318 	add.w	r3, r7, #24
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 fe7e 	bl	8001d00 <HAL_RCC_OscConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800100a:	f000 f8df 	bl	80011cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100e:	230f      	movs	r3, #15
 8001010:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f001 f8ea 	bl	8002200 <HAL_RCC_ClockConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001032:	f000 f8cb 	bl	80011cc <Error_Handler>
  }
}
 8001036:	bf00      	nop
 8001038:	3740      	adds	r7, #64	; 0x40
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <MX_TIM2_Init+0x94>)
 800105e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001062:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001064:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <MX_TIM2_Init+0x94>)
 8001066:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800106a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <MX_TIM2_Init+0x94>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <MX_TIM2_Init+0x94>)
 8001074:	2209      	movs	r2, #9
 8001076:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001078:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <MX_TIM2_Init+0x94>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107e:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <MX_TIM2_Init+0x94>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001084:	4813      	ldr	r0, [pc, #76]	; (80010d4 <MX_TIM2_Init+0x94>)
 8001086:	f001 fa17 	bl	80024b8 <HAL_TIM_Base_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001090:	f000 f89c 	bl	80011cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001098:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	480c      	ldr	r0, [pc, #48]	; (80010d4 <MX_TIM2_Init+0x94>)
 80010a2:	f001 fb95 	bl	80027d0 <HAL_TIM_ConfigClockSource>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010ac:	f000 f88e 	bl	80011cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b4:	2300      	movs	r3, #0
 80010b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010b8:	463b      	mov	r3, r7
 80010ba:	4619      	mov	r1, r3
 80010bc:	4805      	ldr	r0, [pc, #20]	; (80010d4 <MX_TIM2_Init+0x94>)
 80010be:	f001 fd6d 	bl	8002b9c <HAL_TIMEx_MasterConfigSynchronization>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010c8:	f000 f880 	bl	80011cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	200000d0 	.word	0x200000d0

080010d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b2f      	ldr	r3, [pc, #188]	; (80011ac <MX_GPIO_Init+0xd4>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a2e      	ldr	r2, [pc, #184]	; (80011ac <MX_GPIO_Init+0xd4>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b2c      	ldr	r3, [pc, #176]	; (80011ac <MX_GPIO_Init+0xd4>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b29      	ldr	r3, [pc, #164]	; (80011ac <MX_GPIO_Init+0xd4>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a28      	ldr	r2, [pc, #160]	; (80011ac <MX_GPIO_Init+0xd4>)
 800110a:	f043 0308 	orr.w	r3, r3, #8
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b26      	ldr	r3, [pc, #152]	; (80011ac <MX_GPIO_Init+0xd4>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0308 	and.w	r3, r3, #8
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 800111c:	2200      	movs	r2, #0
 800111e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001122:	4823      	ldr	r0, [pc, #140]	; (80011b0 <MX_GPIO_Init+0xd8>)
 8001124:	f000 fdbb 	bl	8001c9e <HAL_GPIO_WritePin>
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 8001128:	2200      	movs	r2, #0
 800112a:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 800112e:	4821      	ldr	r0, [pc, #132]	; (80011b4 <MX_GPIO_Init+0xdc>)
 8001130:	f000 fdb5 	bl	8001c9e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin LED_RED_0_Pin LED_AMBER_0_Pin LED_GREEN_0_Pin
                           LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin SEG_A_0_Pin
                           SEG_B_0_Pin SEG_C_0_Pin SEG_D_0_Pin SEG_E_0_Pin
                           SEG_F_0_Pin SEG_G_0_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 8001134:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001138:	60bb      	str	r3, [r7, #8]
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113a:	2301      	movs	r3, #1
 800113c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2302      	movs	r3, #2
 8001144:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001146:	f107 0308 	add.w	r3, r7, #8
 800114a:	4619      	mov	r1, r3
 800114c:	4818      	ldr	r0, [pc, #96]	; (80011b0 <MX_GPIO_Init+0xd8>)
 800114e:	f000 fc15 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001152:	2307      	movs	r3, #7
 8001154:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115a:	2301      	movs	r3, #1
 800115c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	4619      	mov	r1, r3
 8001164:	4813      	ldr	r0, [pc, #76]	; (80011b4 <MX_GPIO_Init+0xdc>)
 8001166:	f000 fc09 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_B_1_Pin SEG_C_1_Pin SEG_D_1_Pin SEG_E_1_Pin
                           SEG_F_1_Pin SEG_G_1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin SEG_A_1_Pin */
  GPIO_InitStruct.Pin = SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 800116a:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 800116e:	60bb      	str	r3, [r7, #8]
                          |SEG_F_1_Pin|SEG_G_1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|SEG_A_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001170:	2301      	movs	r3, #1
 8001172:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2302      	movs	r3, #2
 800117a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f107 0308 	add.w	r3, r7, #8
 8001180:	4619      	mov	r1, r3
 8001182:	480c      	ldr	r0, [pc, #48]	; (80011b4 <MX_GPIO_Init+0xdc>)
 8001184:	f000 fbfa 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_4_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin;
 8001188:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800118c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001192:	2301      	movs	r3, #1
 8001194:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_4_GPIO_Port, &GPIO_InitStruct);
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	4619      	mov	r1, r3
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_GPIO_Init+0xd8>)
 800119e:	f000 fbed 	bl	800197c <HAL_GPIO_Init>

}
 80011a2:	bf00      	nop
 80011a4:	3718      	adds	r7, #24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40010800 	.word	0x40010800
 80011b4:	40010c00 	.word	0x40010c00

080011b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80011c0:	f000 f950 	bl	8001464 <SCH_Update>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d0:	b672      	cpsid	i
}
 80011d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d4:	e7fe      	b.n	80011d4 <Error_Handler+0x8>
	...

080011d8 <getFreeNode>:
sTasks SCH_tasks_node_pool[SCH_MAX_TASKS];
sTasks *SCH_tasks_list_head = NULL;


// Get a free node in pool
static sTasks* getFreeNode(void) {
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	e015      	b.n	8001210 <getFreeNode+0x38>
		if (SCH_tasks_node_pool[i].TaskID == 0) {
 80011e4:	490f      	ldr	r1, [pc, #60]	; (8001224 <getFreeNode+0x4c>)
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	4613      	mov	r3, r2
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	4413      	add	r3, r2
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	440b      	add	r3, r1
 80011f2:	3310      	adds	r3, #16
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d107      	bne.n	800120a <getFreeNode+0x32>
			return &SCH_tasks_node_pool[i];
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4413      	add	r3, r2
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	4a07      	ldr	r2, [pc, #28]	; (8001224 <getFreeNode+0x4c>)
 8001206:	4413      	add	r3, r2
 8001208:	e006      	b.n	8001218 <getFreeNode+0x40>
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3301      	adds	r3, #1
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2b13      	cmp	r3, #19
 8001214:	dde6      	ble.n	80011e4 <getFreeNode+0xc>
		}
	}
	return NULL; // Run out of memory
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000118 	.word	0x20000118

08001228 <releaseNode>:

// Put node into pool
static void releaseNode(sTasks* node) {
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if (node != NULL) {
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d008      	beq.n	8001248 <releaseNode+0x20>
		node->TaskID = NO_TASK_ID;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
		node->pTask = 0;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
		node->pNext = NULL;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
	}
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
	...

08001254 <getNewTaskID>:

// Get new taskID
static uint32_t newTaskID = 0;
static uint32_t getNewTaskID(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
	newTaskID++;
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <getNewTaskID+0x2c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	4a08      	ldr	r2, [pc, #32]	; (8001280 <getNewTaskID+0x2c>)
 8001260:	6013      	str	r3, [r2, #0]
	if (newTaskID == NO_TASK_ID) {
 8001262:	4b07      	ldr	r3, [pc, #28]	; (8001280 <getNewTaskID+0x2c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d104      	bne.n	8001274 <getNewTaskID+0x20>
		newTaskID++; //Skip NO_TASK_ID value
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <getNewTaskID+0x2c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3301      	adds	r3, #1
 8001270:	4a03      	ldr	r2, [pc, #12]	; (8001280 <getNewTaskID+0x2c>)
 8001272:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 8001274:	4b02      	ldr	r3, [pc, #8]	; (8001280 <getNewTaskID+0x2c>)
 8001276:	681b      	ldr	r3, [r3, #0]
}
 8001278:	4618      	mov	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	200000cc 	.word	0x200000cc

08001284 <SCH_Init>:

void SCH_Init(void) {
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
	SCH_tasks_list_head = NULL;
 800128a:	4b28      	ldr	r3, [pc, #160]	; (800132c <SCH_Init+0xa8>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
	newTaskID = 0;
 8001290:	4b27      	ldr	r3, [pc, #156]	; (8001330 <SCH_Init+0xac>)
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	e03d      	b.n	8001318 <SCH_Init+0x94>
		SCH_tasks_node_pool[i].TaskID = 0;
 800129c:	4925      	ldr	r1, [pc, #148]	; (8001334 <SCH_Init+0xb0>)
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	4613      	mov	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4413      	add	r3, r2
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	440b      	add	r3, r1
 80012aa:	3310      	adds	r3, #16
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].pTask = 0;
 80012b0:	4920      	ldr	r1, [pc, #128]	; (8001334 <SCH_Init+0xb0>)
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	440b      	add	r3, r1
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].Delay = 0;
 80012c2:	491c      	ldr	r1, [pc, #112]	; (8001334 <SCH_Init+0xb0>)
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	440b      	add	r3, r1
 80012d0:	3304      	adds	r3, #4
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].Period = 0;
 80012d6:	4917      	ldr	r1, [pc, #92]	; (8001334 <SCH_Init+0xb0>)
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	440b      	add	r3, r1
 80012e4:	3308      	adds	r3, #8
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].RunMe = 0;
 80012ea:	4912      	ldr	r1, [pc, #72]	; (8001334 <SCH_Init+0xb0>)
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	440b      	add	r3, r1
 80012f8:	330c      	adds	r3, #12
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
		SCH_tasks_node_pool[i].pNext = NULL;
 80012fe:	490d      	ldr	r1, [pc, #52]	; (8001334 <SCH_Init+0xb0>)
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	4413      	add	r3, r2
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	440b      	add	r3, r1
 800130c:	3314      	adds	r3, #20
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3301      	adds	r3, #1
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b13      	cmp	r3, #19
 800131c:	ddbe      	ble.n	800129c <SCH_Init+0x18>
	}
}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	200000c8 	.word	0x200000c8
 8001330:	200000cc 	.word	0x200000cc
 8001334:	20000118 	.word	0x20000118

08001338 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunc)(), uint32_t DELAY, uint32_t PERIOD) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	; 0x28
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
	uint32_t _DELAY = DELAY / TIMER_CYCLE;
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	4a45      	ldr	r2, [pc, #276]	; (800145c <SCH_Add_Task+0x124>)
 8001348:	fba2 2303 	umull	r2, r3, r2, r3
 800134c:	08db      	lsrs	r3, r3, #3
 800134e:	61bb      	str	r3, [r7, #24]
	uint32_t _PERIOD = PERIOD / TIMER_CYCLE;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a42      	ldr	r2, [pc, #264]	; (800145c <SCH_Add_Task+0x124>)
 8001354:	fba2 2303 	umull	r2, r3, r2, r3
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	617b      	str	r3, [r7, #20]

	sTasks *newTask = getFreeNode();
 800135c:	f7ff ff3c 	bl	80011d8 <getFreeNode>
 8001360:	6138      	str	r0, [r7, #16]
	if (newTask == NULL) return NO_TASK_ID;
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <SCH_Add_Task+0x34>
 8001368:	2300      	movs	r3, #0
 800136a:	e072      	b.n	8001452 <SCH_Add_Task+0x11a>

	newTask->pTask = pFunc;
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	601a      	str	r2, [r3, #0]
	newTask->Delay = _DELAY;
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	605a      	str	r2, [r3, #4]
	newTask->Period = _PERIOD;
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	609a      	str	r2, [r3, #8]
	newTask->RunMe = 0;
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	2200      	movs	r2, #0
 8001382:	731a      	strb	r2, [r3, #12]
	newTask->TaskID = getNewTaskID();
 8001384:	f7ff ff66 	bl	8001254 <getNewTaskID>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	611a      	str	r2, [r3, #16]
	newTask->pNext = NULL;
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]

	if (SCH_tasks_list_head == NULL) {
 8001394:	4b32      	ldr	r3, [pc, #200]	; (8001460 <SCH_Add_Task+0x128>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d105      	bne.n	80013a8 <SCH_Add_Task+0x70>
		SCH_tasks_list_head = newTask;
 800139c:	4a30      	ldr	r2, [pc, #192]	; (8001460 <SCH_Add_Task+0x128>)
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	6013      	str	r3, [r2, #0]
		return newTask->TaskID;
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	e054      	b.n	8001452 <SCH_Add_Task+0x11a>
	}

	if (_DELAY < SCH_tasks_list_head->Delay) {
 80013a8:	4b2d      	ldr	r3, [pc, #180]	; (8001460 <SCH_Add_Task+0x128>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d20f      	bcs.n	80013d4 <SCH_Add_Task+0x9c>
		SCH_tasks_list_head->Delay -= _DELAY;
 80013b4:	4b2a      	ldr	r3, [pc, #168]	; (8001460 <SCH_Add_Task+0x128>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6859      	ldr	r1, [r3, #4]
 80013ba:	4b29      	ldr	r3, [pc, #164]	; (8001460 <SCH_Add_Task+0x128>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	1a8a      	subs	r2, r1, r2
 80013c2:	605a      	str	r2, [r3, #4]
		newTask->pNext = SCH_tasks_list_head;
 80013c4:	4b26      	ldr	r3, [pc, #152]	; (8001460 <SCH_Add_Task+0x128>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	615a      	str	r2, [r3, #20]
		SCH_tasks_list_head = newTask;
 80013cc:	4a24      	ldr	r2, [pc, #144]	; (8001460 <SCH_Add_Task+0x128>)
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	e035      	b.n	8001440 <SCH_Add_Task+0x108>
	} else {
		sTasks *curr = SCH_tasks_list_head;
 80013d4:	4b22      	ldr	r3, [pc, #136]	; (8001460 <SCH_Add_Task+0x128>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	627b      	str	r3, [r7, #36]	; 0x24
		sTasks *prev = NULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	623b      	str	r3, [r7, #32]
		uint32_t sumDelay = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]

		while (curr != NULL) {
 80013e2:	e010      	b.n	8001406 <SCH_Add_Task+0xce>
			if (sumDelay + curr->Delay > _DELAY) {
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	4413      	add	r3, r2
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d30d      	bcc.n	800140e <SCH_Add_Task+0xd6>
				// Found the index to insert curr
				break;
			}
			sumDelay += curr->Delay;
 80013f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	69fa      	ldr	r2, [r7, #28]
 80013f8:	4413      	add	r3, r2
 80013fa:	61fb      	str	r3, [r7, #28]
			prev = curr;
 80013fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fe:	623b      	str	r3, [r7, #32]
			curr = curr->pNext;
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	695b      	ldr	r3, [r3, #20]
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
		while (curr != NULL) {
 8001406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1eb      	bne.n	80013e4 <SCH_Add_Task+0xac>
 800140c:	e000      	b.n	8001410 <SCH_Add_Task+0xd8>
				break;
 800140e:	bf00      	nop
		}

		newTask->Delay = _DELAY - sumDelay;
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	1ad2      	subs	r2, r2, r3
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	605a      	str	r2, [r3, #4]

		if (curr != NULL) {
 800141a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141c:	2b00      	cmp	r3, #0
 800141e:	d006      	beq.n	800142e <SCH_Add_Task+0xf6>
			curr->Delay -= newTask->Delay;
 8001420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	1ad2      	subs	r2, r2, r3
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	605a      	str	r2, [r3, #4]
		}

		newTask->pNext = curr;
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001432:	615a      	str	r2, [r3, #20]
		if (prev != NULL) {
 8001434:	6a3b      	ldr	r3, [r7, #32]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d002      	beq.n	8001440 <SCH_Add_Task+0x108>
			prev->pNext = newTask;
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	615a      	str	r2, [r3, #20]
		}
	}

	if (newTask->Delay == 0) {
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d102      	bne.n	800144e <SCH_Add_Task+0x116>
		newTask->RunMe = 1;
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	2201      	movs	r2, #1
 800144c:	731a      	strb	r2, [r3, #12]
	}

	return newTask->TaskID;
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	691b      	ldr	r3, [r3, #16]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3728      	adds	r7, #40	; 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	cccccccd 	.word	0xcccccccd
 8001460:	200000c8 	.word	0x200000c8

08001464 <SCH_Update>:

void SCH_Update(void) {
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
	sTasks *head = SCH_tasks_list_head;
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <SCH_Update+0x40>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	607b      	str	r3, [r7, #4]
	if (head == NULL) return;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d010      	beq.n	8001498 <SCH_Update+0x34>

	if (head->Delay > 0) {
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00d      	beq.n	800149a <SCH_Update+0x36>
		head->Delay--;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	1e5a      	subs	r2, r3, #1
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	605a      	str	r2, [r3, #4]
		if (head->Delay == 0) head->RunMe = 1;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d104      	bne.n	800149a <SCH_Update+0x36>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	731a      	strb	r2, [r3, #12]
 8001496:	e000      	b.n	800149a <SCH_Update+0x36>
	if (head == NULL) return;
 8001498:	bf00      	nop
	}
}
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	200000c8 	.word	0x200000c8

080014a8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
	if (SCH_tasks_list_head == NULL || SCH_tasks_list_head->RunMe == 0) return;
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d038      	beq.n	8001528 <SCH_Dispatch_Tasks+0x80>
 80014b6:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	7b1b      	ldrb	r3, [r3, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d033      	beq.n	8001528 <SCH_Dispatch_Tasks+0x80>

	sTasks *pTaskToRun = SCH_tasks_list_head;
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	607b      	str	r3, [r7, #4]

	SCH_tasks_list_head = SCH_tasks_list_head->pNext;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	4a18      	ldr	r2, [pc, #96]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014ce:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_list_head != NULL && SCH_tasks_list_head->Delay == 0) {
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d008      	beq.n	80014ea <SCH_Dispatch_Tasks+0x42>
 80014d8:	4b15      	ldr	r3, [pc, #84]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d103      	bne.n	80014ea <SCH_Dispatch_Tasks+0x42>
		SCH_tasks_list_head->RunMe = 1;
 80014e2:	4b13      	ldr	r3, [pc, #76]	; (8001530 <SCH_Dispatch_Tasks+0x88>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2201      	movs	r2, #1
 80014e8:	731a      	strb	r2, [r3, #12]
	}

	void (*pFunc)(void) = pTaskToRun->pTask;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	603b      	str	r3, [r7, #0]

	(*pFunc)();
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	4798      	blx	r3

	if (pTaskToRun->Period != 0) { // Check for one-time task
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d011      	beq.n	8001520 <SCH_Dispatch_Tasks+0x78>
		SCH_Add_Task(pTaskToRun->pTask, pTaskToRun->Period * TIMER_CYCLE, pTaskToRun->Period * TIMER_CYCLE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6818      	ldr	r0, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	4613      	mov	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4413      	add	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4619      	mov	r1, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	461a      	mov	r2, r3
 800151c:	f7ff ff0c 	bl	8001338 <SCH_Add_Task>
	}

	releaseNode(pTaskToRun);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fe81 	bl	8001228 <releaseNode>
 8001526:	e000      	b.n	800152a <SCH_Dispatch_Tasks+0x82>
	if (SCH_tasks_list_head == NULL || SCH_tasks_list_head->RunMe == 0) return;
 8001528:	bf00      	nop
}
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200000c8 	.word	0x200000c8

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <HAL_MspInit+0x5c>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	4a14      	ldr	r2, [pc, #80]	; (8001590 <HAL_MspInit+0x5c>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6193      	str	r3, [r2, #24]
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_MspInit+0x5c>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <HAL_MspInit+0x5c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_MspInit+0x60>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4a04      	ldr	r2, [pc, #16]	; (8001594 <HAL_MspInit+0x60>)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	40021000 	.word	0x40021000
 8001594:	40010000 	.word	0x40010000

08001598 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015a8:	d113      	bne.n	80015d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0b      	ldr	r2, [pc, #44]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	201c      	movs	r0, #28
 80015c8:	f000 f9a1 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015cc:	201c      	movs	r0, #28
 80015ce:	f000 f9ba 	bl	8001946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <NMI_Handler+0x4>

080015e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <MemManage_Handler+0x4>

080015f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <UsageFault_Handler+0x4>

080015fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr

08001616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001626:	f000 f87f 	bl	8001728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001634:	4802      	ldr	r0, [pc, #8]	; (8001640 <TIM2_IRQHandler+0x10>)
 8001636:	f000 ffdb 	bl	80025f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	200000d0 	.word	0x200000d0

08001644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001650:	f7ff fff8 	bl	8001644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001654:	480b      	ldr	r0, [pc, #44]	; (8001684 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001656:	490c      	ldr	r1, [pc, #48]	; (8001688 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <LoopFillZerobss+0x16>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166a:	4a09      	ldr	r2, [pc, #36]	; (8001690 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800166c:	4c09      	ldr	r4, [pc, #36]	; (8001694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167a:	f001 faf9 	bl	8002c70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800167e:	f7ff fc61 	bl	8000f44 <main>
  bx lr
 8001682:	4770      	bx	lr
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800168c:	08002d0c 	.word	0x08002d0c
  ldr r2, =_sbss
 8001690:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001694:	200002fc 	.word	0x200002fc

08001698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC1_2_IRQHandler>
	...

0800169c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a0:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_Init+0x28>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a07      	ldr	r2, [pc, #28]	; (80016c4 <HAL_Init+0x28>)
 80016a6:	f043 0310 	orr.w	r3, r3, #16
 80016aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ac:	2003      	movs	r0, #3
 80016ae:	f000 f923 	bl	80018f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b2:	200f      	movs	r0, #15
 80016b4:	f000 f808 	bl	80016c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b8:	f7ff ff3c 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40022000 	.word	0x40022000

080016c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <HAL_InitTick+0x54>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_InitTick+0x58>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016de:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f93b 	bl	8001962 <HAL_SYSTICK_Config>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00e      	b.n	8001714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d80a      	bhi.n	8001712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f000 f903 	bl	800190e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001708:	4a06      	ldr	r2, [pc, #24]	; (8001724 <HAL_InitTick+0x5c>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	2000005c 	.word	0x2000005c
 8001720:	20000064 	.word	0x20000064
 8001724:	20000060 	.word	0x20000060

08001728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_IncTick+0x1c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_IncTick+0x20>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a03      	ldr	r2, [pc, #12]	; (8001748 <HAL_IncTick+0x20>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000064 	.word	0x20000064
 8001748:	200002f8 	.word	0x200002f8

0800174c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return uwTick;
 8001750:	4b02      	ldr	r3, [pc, #8]	; (800175c <HAL_GetTick+0x10>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	200002f8 	.word	0x200002f8

08001760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800177c:	4013      	ands	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800178c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001792:	4a04      	ldr	r2, [pc, #16]	; (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	60d3      	str	r3, [r2, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <__NVIC_GetPriorityGrouping+0x18>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	f003 0307 	and.w	r3, r3, #7
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	db0b      	blt.n	80017ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	f003 021f 	and.w	r2, r3, #31
 80017dc:	4906      	ldr	r1, [pc, #24]	; (80017f8 <__NVIC_EnableIRQ+0x34>)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	095b      	lsrs	r3, r3, #5
 80017e4:	2001      	movs	r0, #1
 80017e6:	fa00 f202 	lsl.w	r2, r0, r2
 80017ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	; (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	; (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	; 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c4:	d301      	bcc.n	80018ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00f      	b.n	80018ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <SysTick_Config+0x40>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d2:	210f      	movs	r1, #15
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f7ff ff90 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <SysTick_Config+0x40>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SysTick_Config+0x40>)
 80018e4:	2207      	movs	r2, #7
 80018e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000e010 	.word	0xe000e010

080018f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ff2d 	bl	8001760 <__NVIC_SetPriorityGrouping>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
 800191a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001920:	f7ff ff42 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8001924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6978      	ldr	r0, [r7, #20]
 800192c:	f7ff ff90 	bl	8001850 <NVIC_EncodePriority>
 8001930:	4602      	mov	r2, r0
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff5f 	bl	80017fc <__NVIC_SetPriority>
}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff35 	bl	80017c4 <__NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffa2 	bl	80018b4 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800197c:	b480      	push	{r7}
 800197e:	b08b      	sub	sp, #44	; 0x2c
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198e:	e148      	b.n	8001c22 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001990:	2201      	movs	r2, #1
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	f040 8137 	bne.w	8001c1c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	4aa3      	ldr	r2, [pc, #652]	; (8001c40 <HAL_GPIO_Init+0x2c4>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d05e      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
 80019b8:	4aa1      	ldr	r2, [pc, #644]	; (8001c40 <HAL_GPIO_Init+0x2c4>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d875      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019be:	4aa1      	ldr	r2, [pc, #644]	; (8001c44 <HAL_GPIO_Init+0x2c8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d058      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
 80019c4:	4a9f      	ldr	r2, [pc, #636]	; (8001c44 <HAL_GPIO_Init+0x2c8>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d86f      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019ca:	4a9f      	ldr	r2, [pc, #636]	; (8001c48 <HAL_GPIO_Init+0x2cc>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d052      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
 80019d0:	4a9d      	ldr	r2, [pc, #628]	; (8001c48 <HAL_GPIO_Init+0x2cc>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d869      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019d6:	4a9d      	ldr	r2, [pc, #628]	; (8001c4c <HAL_GPIO_Init+0x2d0>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d04c      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
 80019dc:	4a9b      	ldr	r2, [pc, #620]	; (8001c4c <HAL_GPIO_Init+0x2d0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d863      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019e2:	4a9b      	ldr	r2, [pc, #620]	; (8001c50 <HAL_GPIO_Init+0x2d4>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d046      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
 80019e8:	4a99      	ldr	r2, [pc, #612]	; (8001c50 <HAL_GPIO_Init+0x2d4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d85d      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019ee:	2b12      	cmp	r3, #18
 80019f0:	d82a      	bhi.n	8001a48 <HAL_GPIO_Init+0xcc>
 80019f2:	2b12      	cmp	r3, #18
 80019f4:	d859      	bhi.n	8001aaa <HAL_GPIO_Init+0x12e>
 80019f6:	a201      	add	r2, pc, #4	; (adr r2, 80019fc <HAL_GPIO_Init+0x80>)
 80019f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019fc:	08001a77 	.word	0x08001a77
 8001a00:	08001a51 	.word	0x08001a51
 8001a04:	08001a63 	.word	0x08001a63
 8001a08:	08001aa5 	.word	0x08001aa5
 8001a0c:	08001aab 	.word	0x08001aab
 8001a10:	08001aab 	.word	0x08001aab
 8001a14:	08001aab 	.word	0x08001aab
 8001a18:	08001aab 	.word	0x08001aab
 8001a1c:	08001aab 	.word	0x08001aab
 8001a20:	08001aab 	.word	0x08001aab
 8001a24:	08001aab 	.word	0x08001aab
 8001a28:	08001aab 	.word	0x08001aab
 8001a2c:	08001aab 	.word	0x08001aab
 8001a30:	08001aab 	.word	0x08001aab
 8001a34:	08001aab 	.word	0x08001aab
 8001a38:	08001aab 	.word	0x08001aab
 8001a3c:	08001aab 	.word	0x08001aab
 8001a40:	08001a59 	.word	0x08001a59
 8001a44:	08001a6d 	.word	0x08001a6d
 8001a48:	4a82      	ldr	r2, [pc, #520]	; (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d013      	beq.n	8001a76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a4e:	e02c      	b.n	8001aaa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	623b      	str	r3, [r7, #32]
          break;
 8001a56:	e029      	b.n	8001aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	623b      	str	r3, [r7, #32]
          break;
 8001a60:	e024      	b.n	8001aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	3308      	adds	r3, #8
 8001a68:	623b      	str	r3, [r7, #32]
          break;
 8001a6a:	e01f      	b.n	8001aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	330c      	adds	r3, #12
 8001a72:	623b      	str	r3, [r7, #32]
          break;
 8001a74:	e01a      	b.n	8001aac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d102      	bne.n	8001a84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a7e:	2304      	movs	r3, #4
 8001a80:	623b      	str	r3, [r7, #32]
          break;
 8001a82:	e013      	b.n	8001aac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d105      	bne.n	8001a98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69fa      	ldr	r2, [r7, #28]
 8001a94:	611a      	str	r2, [r3, #16]
          break;
 8001a96:	e009      	b.n	8001aac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	615a      	str	r2, [r3, #20]
          break;
 8001aa2:	e003      	b.n	8001aac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
          break;
 8001aa8:	e000      	b.n	8001aac <HAL_GPIO_Init+0x130>
          break;
 8001aaa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	2bff      	cmp	r3, #255	; 0xff
 8001ab0:	d801      	bhi.n	8001ab6 <HAL_GPIO_Init+0x13a>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	e001      	b.n	8001aba <HAL_GPIO_Init+0x13e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	3304      	adds	r3, #4
 8001aba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2bff      	cmp	r3, #255	; 0xff
 8001ac0:	d802      	bhi.n	8001ac8 <HAL_GPIO_Init+0x14c>
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	e002      	b.n	8001ace <HAL_GPIO_Init+0x152>
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aca:	3b08      	subs	r3, #8
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	210f      	movs	r1, #15
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	401a      	ands	r2, r3
 8001ae0:	6a39      	ldr	r1, [r7, #32]
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8090 	beq.w	8001c1c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001afc:	4b56      	ldr	r3, [pc, #344]	; (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a55      	ldr	r2, [pc, #340]	; (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b53      	ldr	r3, [pc, #332]	; (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b14:	4a51      	ldr	r2, [pc, #324]	; (8001c5c <HAL_GPIO_Init+0x2e0>)
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	4013      	ands	r3, r2
 8001b36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a49      	ldr	r2, [pc, #292]	; (8001c60 <HAL_GPIO_Init+0x2e4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d00d      	beq.n	8001b5c <HAL_GPIO_Init+0x1e0>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a48      	ldr	r2, [pc, #288]	; (8001c64 <HAL_GPIO_Init+0x2e8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d007      	beq.n	8001b58 <HAL_GPIO_Init+0x1dc>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a47      	ldr	r2, [pc, #284]	; (8001c68 <HAL_GPIO_Init+0x2ec>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d101      	bne.n	8001b54 <HAL_GPIO_Init+0x1d8>
 8001b50:	2302      	movs	r3, #2
 8001b52:	e004      	b.n	8001b5e <HAL_GPIO_Init+0x1e2>
 8001b54:	2303      	movs	r3, #3
 8001b56:	e002      	b.n	8001b5e <HAL_GPIO_Init+0x1e2>
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e000      	b.n	8001b5e <HAL_GPIO_Init+0x1e2>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b60:	f002 0203 	and.w	r2, r2, #3
 8001b64:	0092      	lsls	r2, r2, #2
 8001b66:	4093      	lsls	r3, r2
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b6e:	493b      	ldr	r1, [pc, #236]	; (8001c5c <HAL_GPIO_Init+0x2e0>)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	089b      	lsrs	r3, r3, #2
 8001b74:	3302      	adds	r3, #2
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b88:	4b38      	ldr	r3, [pc, #224]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	4937      	ldr	r1, [pc, #220]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	608b      	str	r3, [r1, #8]
 8001b94:	e006      	b.n	8001ba4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b96:	4b35      	ldr	r3, [pc, #212]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4933      	ldr	r1, [pc, #204]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bb0:	4b2e      	ldr	r3, [pc, #184]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bb2:	68da      	ldr	r2, [r3, #12]
 8001bb4:	492d      	ldr	r1, [pc, #180]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	60cb      	str	r3, [r1, #12]
 8001bbc:	e006      	b.n	8001bcc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bbe:	4b2b      	ldr	r3, [pc, #172]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	4929      	ldr	r1, [pc, #164]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bd8:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	4923      	ldr	r1, [pc, #140]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	491f      	ldr	r1, [pc, #124]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c00:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4919      	ldr	r1, [pc, #100]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
 8001c0c:	e006      	b.n	8001c1c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c0e:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	4915      	ldr	r1, [pc, #84]	; (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c18:	4013      	ands	r3, r2
 8001c1a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1e:	3301      	adds	r3, #1
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f47f aeaf 	bne.w	8001990 <HAL_GPIO_Init+0x14>
  }
}
 8001c32:	bf00      	nop
 8001c34:	bf00      	nop
 8001c36:	372c      	adds	r7, #44	; 0x2c
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	10320000 	.word	0x10320000
 8001c44:	10310000 	.word	0x10310000
 8001c48:	10220000 	.word	0x10220000
 8001c4c:	10210000 	.word	0x10210000
 8001c50:	10120000 	.word	0x10120000
 8001c54:	10110000 	.word	0x10110000
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40010000 	.word	0x40010000
 8001c60:	40010800 	.word	0x40010800
 8001c64:	40010c00 	.word	0x40010c00
 8001c68:	40011000 	.word	0x40011000
 8001c6c:	40010400 	.word	0x40010400

08001c70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	887b      	ldrh	r3, [r7, #2]
 8001c82:	4013      	ands	r3, r2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d002      	beq.n	8001c8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e001      	b.n	8001c92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	807b      	strh	r3, [r7, #2]
 8001caa:	4613      	mov	r3, r2
 8001cac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cae:	787b      	ldrb	r3, [r7, #1]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb4:	887a      	ldrh	r2, [r7, #2]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cba:	e003      	b.n	8001cc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cbc:	887b      	ldrh	r3, [r7, #2]
 8001cbe:	041a      	lsls	r2, r3, #16
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	611a      	str	r2, [r3, #16]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr

08001cce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b085      	sub	sp, #20
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ce0:	887a      	ldrh	r2, [r7, #2]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	041a      	lsls	r2, r3, #16
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	43d9      	mvns	r1, r3
 8001cec:	887b      	ldrh	r3, [r7, #2]
 8001cee:	400b      	ands	r3, r1
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	611a      	str	r2, [r3, #16]
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e26c      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 8087 	beq.w	8001e2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d20:	4b92      	ldr	r3, [pc, #584]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 030c 	and.w	r3, r3, #12
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d00c      	beq.n	8001d46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d2c:	4b8f      	ldr	r3, [pc, #572]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f003 030c 	and.w	r3, r3, #12
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d112      	bne.n	8001d5e <HAL_RCC_OscConfig+0x5e>
 8001d38:	4b8c      	ldr	r3, [pc, #560]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d44:	d10b      	bne.n	8001d5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d46:	4b89      	ldr	r3, [pc, #548]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d06c      	beq.n	8001e2c <HAL_RCC_OscConfig+0x12c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d168      	bne.n	8001e2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e246      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d66:	d106      	bne.n	8001d76 <HAL_RCC_OscConfig+0x76>
 8001d68:	4b80      	ldr	r3, [pc, #512]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a7f      	ldr	r2, [pc, #508]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	e02e      	b.n	8001dd4 <HAL_RCC_OscConfig+0xd4>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10c      	bne.n	8001d98 <HAL_RCC_OscConfig+0x98>
 8001d7e:	4b7b      	ldr	r3, [pc, #492]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a7a      	ldr	r2, [pc, #488]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b78      	ldr	r3, [pc, #480]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a77      	ldr	r2, [pc, #476]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001d90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e01d      	b.n	8001dd4 <HAL_RCC_OscConfig+0xd4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0xbc>
 8001da2:	4b72      	ldr	r3, [pc, #456]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a71      	ldr	r2, [pc, #452]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b6f      	ldr	r3, [pc, #444]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a6e      	ldr	r2, [pc, #440]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e00b      	b.n	8001dd4 <HAL_RCC_OscConfig+0xd4>
 8001dbc:	4b6b      	ldr	r3, [pc, #428]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a6a      	ldr	r2, [pc, #424]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4b68      	ldr	r3, [pc, #416]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a67      	ldr	r2, [pc, #412]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001dce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d013      	beq.n	8001e04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7ff fcb6 	bl	800174c <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de4:	f7ff fcb2 	bl	800174c <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	; 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e1fa      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df6:	4b5d      	ldr	r3, [pc, #372]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f0      	beq.n	8001de4 <HAL_RCC_OscConfig+0xe4>
 8001e02:	e014      	b.n	8001e2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e04:	f7ff fca2 	bl	800174c <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e0c:	f7ff fc9e 	bl	800174c <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b64      	cmp	r3, #100	; 0x64
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e1e6      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1e:	4b53      	ldr	r3, [pc, #332]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f0      	bne.n	8001e0c <HAL_RCC_OscConfig+0x10c>
 8001e2a:	e000      	b.n	8001e2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d063      	beq.n	8001f02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e3a:	4b4c      	ldr	r3, [pc, #304]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 030c 	and.w	r3, r3, #12
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00b      	beq.n	8001e5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e46:	4b49      	ldr	r3, [pc, #292]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d11c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x18c>
 8001e52:	4b46      	ldr	r3, [pc, #280]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d116      	bne.n	8001e8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5e:	4b43      	ldr	r3, [pc, #268]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <HAL_RCC_OscConfig+0x176>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d001      	beq.n	8001e76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e1ba      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e76:	4b3d      	ldr	r3, [pc, #244]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	4939      	ldr	r1, [pc, #228]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8a:	e03a      	b.n	8001f02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d020      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e94:	4b36      	ldr	r3, [pc, #216]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9a:	f7ff fc57 	bl	800174c <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea2:	f7ff fc53 	bl	800174c <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e19b      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb4:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec0:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	4927      	ldr	r1, [pc, #156]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]
 8001ed4:	e015      	b.n	8001f02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed6:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fc36 	bl	800174c <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee4:	f7ff fc32 	bl	800174c <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e17a      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef6:	4b1d      	ldr	r3, [pc, #116]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d03a      	beq.n	8001f84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d019      	beq.n	8001f4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f16:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <HAL_RCC_OscConfig+0x274>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f1c:	f7ff fc16 	bl	800174c <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f24:	f7ff fc12 	bl	800174c <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e15a      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f36:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <HAL_RCC_OscConfig+0x26c>)
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f42:	2001      	movs	r0, #1
 8001f44:	f000 fa9a 	bl	800247c <RCC_Delay>
 8001f48:	e01c      	b.n	8001f84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <HAL_RCC_OscConfig+0x274>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f50:	f7ff fbfc 	bl	800174c <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f56:	e00f      	b.n	8001f78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f58:	f7ff fbf8 	bl	800174c <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d908      	bls.n	8001f78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e140      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	42420000 	.word	0x42420000
 8001f74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f78:	4b9e      	ldr	r3, [pc, #632]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1e9      	bne.n	8001f58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 80a6 	beq.w	80020de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f92:	2300      	movs	r3, #0
 8001f94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f96:	4b97      	ldr	r3, [pc, #604]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d10d      	bne.n	8001fbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	4b94      	ldr	r3, [pc, #592]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4a93      	ldr	r2, [pc, #588]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8001fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fac:	61d3      	str	r3, [r2, #28]
 8001fae:	4b91      	ldr	r3, [pc, #580]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fbe:	4b8e      	ldr	r3, [pc, #568]	; (80021f8 <HAL_RCC_OscConfig+0x4f8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d118      	bne.n	8001ffc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fca:	4b8b      	ldr	r3, [pc, #556]	; (80021f8 <HAL_RCC_OscConfig+0x4f8>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a8a      	ldr	r2, [pc, #552]	; (80021f8 <HAL_RCC_OscConfig+0x4f8>)
 8001fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd6:	f7ff fbb9 	bl	800174c <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fde:	f7ff fbb5 	bl	800174c <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b64      	cmp	r3, #100	; 0x64
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e0fd      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff0:	4b81      	ldr	r3, [pc, #516]	; (80021f8 <HAL_RCC_OscConfig+0x4f8>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0f0      	beq.n	8001fde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d106      	bne.n	8002012 <HAL_RCC_OscConfig+0x312>
 8002004:	4b7b      	ldr	r3, [pc, #492]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	4a7a      	ldr	r2, [pc, #488]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6213      	str	r3, [r2, #32]
 8002010:	e02d      	b.n	800206e <HAL_RCC_OscConfig+0x36e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10c      	bne.n	8002034 <HAL_RCC_OscConfig+0x334>
 800201a:	4b76      	ldr	r3, [pc, #472]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	4a75      	ldr	r2, [pc, #468]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002020:	f023 0301 	bic.w	r3, r3, #1
 8002024:	6213      	str	r3, [r2, #32]
 8002026:	4b73      	ldr	r3, [pc, #460]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	4a72      	ldr	r2, [pc, #456]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	f023 0304 	bic.w	r3, r3, #4
 8002030:	6213      	str	r3, [r2, #32]
 8002032:	e01c      	b.n	800206e <HAL_RCC_OscConfig+0x36e>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2b05      	cmp	r3, #5
 800203a:	d10c      	bne.n	8002056 <HAL_RCC_OscConfig+0x356>
 800203c:	4b6d      	ldr	r3, [pc, #436]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a6c      	ldr	r2, [pc, #432]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	6213      	str	r3, [r2, #32]
 8002048:	4b6a      	ldr	r3, [pc, #424]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4a69      	ldr	r2, [pc, #420]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	6213      	str	r3, [r2, #32]
 8002054:	e00b      	b.n	800206e <HAL_RCC_OscConfig+0x36e>
 8002056:	4b67      	ldr	r3, [pc, #412]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	4a66      	ldr	r2, [pc, #408]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800205c:	f023 0301 	bic.w	r3, r3, #1
 8002060:	6213      	str	r3, [r2, #32]
 8002062:	4b64      	ldr	r3, [pc, #400]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4a63      	ldr	r2, [pc, #396]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002068:	f023 0304 	bic.w	r3, r3, #4
 800206c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d015      	beq.n	80020a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002076:	f7ff fb69 	bl	800174c <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207c:	e00a      	b.n	8002094 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207e:	f7ff fb65 	bl	800174c <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	f241 3288 	movw	r2, #5000	; 0x1388
 800208c:	4293      	cmp	r3, r2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e0ab      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002094:	4b57      	ldr	r3, [pc, #348]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0ee      	beq.n	800207e <HAL_RCC_OscConfig+0x37e>
 80020a0:	e014      	b.n	80020cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a2:	f7ff fb53 	bl	800174c <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a8:	e00a      	b.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020aa:	f7ff fb4f 	bl	800174c <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e095      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c0:	4b4c      	ldr	r3, [pc, #304]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1ee      	bne.n	80020aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020cc:	7dfb      	ldrb	r3, [r7, #23]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d105      	bne.n	80020de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d2:	4b48      	ldr	r3, [pc, #288]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	4a47      	ldr	r2, [pc, #284]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80020d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 8081 	beq.w	80021ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e8:	4b42      	ldr	r3, [pc, #264]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 030c 	and.w	r3, r3, #12
 80020f0:	2b08      	cmp	r3, #8
 80020f2:	d061      	beq.n	80021b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d146      	bne.n	800218a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020fc:	4b3f      	ldr	r3, [pc, #252]	; (80021fc <HAL_RCC_OscConfig+0x4fc>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002102:	f7ff fb23 	bl	800174c <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002108:	e008      	b.n	800211c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210a:	f7ff fb1f 	bl	800174c <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e067      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800211c:	4b35      	ldr	r3, [pc, #212]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1f0      	bne.n	800210a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002130:	d108      	bne.n	8002144 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002132:	4b30      	ldr	r3, [pc, #192]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	492d      	ldr	r1, [pc, #180]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002140:	4313      	orrs	r3, r2
 8002142:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002144:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a19      	ldr	r1, [r3, #32]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002154:	430b      	orrs	r3, r1
 8002156:	4927      	ldr	r1, [pc, #156]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800215c:	4b27      	ldr	r3, [pc, #156]	; (80021fc <HAL_RCC_OscConfig+0x4fc>)
 800215e:	2201      	movs	r2, #1
 8002160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002162:	f7ff faf3 	bl	800174c <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216a:	f7ff faef 	bl	800174c <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e037      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800217c:	4b1d      	ldr	r3, [pc, #116]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0f0      	beq.n	800216a <HAL_RCC_OscConfig+0x46a>
 8002188:	e02f      	b.n	80021ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800218a:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <HAL_RCC_OscConfig+0x4fc>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002190:	f7ff fadc 	bl	800174c <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002198:	f7ff fad8 	bl	800174c <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e020      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d1f0      	bne.n	8002198 <HAL_RCC_OscConfig+0x498>
 80021b6:	e018      	b.n	80021ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d101      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e013      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_RCC_OscConfig+0x4f4>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d001      	beq.n	80021ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40007000 	.word	0x40007000
 80021fc:	42420060 	.word	0x42420060

08002200 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e0d0      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002214:	4b6a      	ldr	r3, [pc, #424]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	429a      	cmp	r2, r3
 8002220:	d910      	bls.n	8002244 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002222:	4b67      	ldr	r3, [pc, #412]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f023 0207 	bic.w	r2, r3, #7
 800222a:	4965      	ldr	r1, [pc, #404]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002232:	4b63      	ldr	r3, [pc, #396]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0b8      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d020      	beq.n	8002292 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d005      	beq.n	8002268 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800225c:	4b59      	ldr	r3, [pc, #356]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4a58      	ldr	r2, [pc, #352]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002262:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002266:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002274:	4b53      	ldr	r3, [pc, #332]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	4a52      	ldr	r2, [pc, #328]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800227e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002280:	4b50      	ldr	r3, [pc, #320]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	494d      	ldr	r1, [pc, #308]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800228e:	4313      	orrs	r3, r2
 8002290:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d040      	beq.n	8002320 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d107      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a6:	4b47      	ldr	r3, [pc, #284]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d115      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e07f      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d107      	bne.n	80022ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022be:	4b41      	ldr	r3, [pc, #260]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d109      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e073      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ce:	4b3d      	ldr	r3, [pc, #244]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e06b      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022de:	4b39      	ldr	r3, [pc, #228]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f023 0203 	bic.w	r2, r3, #3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4936      	ldr	r1, [pc, #216]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022f0:	f7ff fa2c 	bl	800174c <HAL_GetTick>
 80022f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f6:	e00a      	b.n	800230e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f8:	f7ff fa28 	bl	800174c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	f241 3288 	movw	r2, #5000	; 0x1388
 8002306:	4293      	cmp	r3, r2
 8002308:	d901      	bls.n	800230e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e053      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230e:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 020c 	and.w	r2, r3, #12
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	429a      	cmp	r2, r3
 800231e:	d1eb      	bne.n	80022f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002320:	4b27      	ldr	r3, [pc, #156]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	429a      	cmp	r2, r3
 800232c:	d210      	bcs.n	8002350 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800232e:	4b24      	ldr	r3, [pc, #144]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f023 0207 	bic.w	r2, r3, #7
 8002336:	4922      	ldr	r1, [pc, #136]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	4313      	orrs	r3, r2
 800233c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800233e:	4b20      	ldr	r3, [pc, #128]	; (80023c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e032      	b.n	80023b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d008      	beq.n	800236e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800235c:	4b19      	ldr	r3, [pc, #100]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	4916      	ldr	r1, [pc, #88]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	4313      	orrs	r3, r2
 800236c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b00      	cmp	r3, #0
 8002378:	d009      	beq.n	800238e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800237a:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	490e      	ldr	r1, [pc, #56]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800238e:	f000 f821 	bl	80023d4 <HAL_RCC_GetSysClockFreq>
 8002392:	4602      	mov	r2, r0
 8002394:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	091b      	lsrs	r3, r3, #4
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	490a      	ldr	r1, [pc, #40]	; (80023c8 <HAL_RCC_ClockConfig+0x1c8>)
 80023a0:	5ccb      	ldrb	r3, [r1, r3]
 80023a2:	fa22 f303 	lsr.w	r3, r2, r3
 80023a6:	4a09      	ldr	r2, [pc, #36]	; (80023cc <HAL_RCC_ClockConfig+0x1cc>)
 80023a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023aa:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <HAL_RCC_ClockConfig+0x1d0>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff f98a 	bl	80016c8 <HAL_InitTick>

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40022000 	.word	0x40022000
 80023c4:	40021000 	.word	0x40021000
 80023c8:	08002ce0 	.word	0x08002ce0
 80023cc:	2000005c 	.word	0x2000005c
 80023d0:	20000060 	.word	0x20000060

080023d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	2300      	movs	r3, #0
 80023e0:	60bb      	str	r3, [r7, #8]
 80023e2:	2300      	movs	r3, #0
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <HAL_RCC_GetSysClockFreq+0x94>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 030c 	and.w	r3, r3, #12
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d002      	beq.n	8002404 <HAL_RCC_GetSysClockFreq+0x30>
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d003      	beq.n	800240a <HAL_RCC_GetSysClockFreq+0x36>
 8002402:	e027      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002404:	4b19      	ldr	r3, [pc, #100]	; (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002406:	613b      	str	r3, [r7, #16]
      break;
 8002408:	e027      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	0c9b      	lsrs	r3, r3, #18
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	4a17      	ldr	r2, [pc, #92]	; (8002470 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002414:	5cd3      	ldrb	r3, [r2, r3]
 8002416:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d010      	beq.n	8002444 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002422:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_RCC_GetSysClockFreq+0x94>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	0c5b      	lsrs	r3, r3, #17
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	4a11      	ldr	r2, [pc, #68]	; (8002474 <HAL_RCC_GetSysClockFreq+0xa0>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a0d      	ldr	r2, [pc, #52]	; (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002436:	fb02 f203 	mul.w	r2, r2, r3
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	e004      	b.n	800244e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a0c      	ldr	r2, [pc, #48]	; (8002478 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002448:	fb02 f303 	mul.w	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	613b      	str	r3, [r7, #16]
      break;
 8002452:	e002      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002454:	4b05      	ldr	r3, [pc, #20]	; (800246c <HAL_RCC_GetSysClockFreq+0x98>)
 8002456:	613b      	str	r3, [r7, #16]
      break;
 8002458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800245a:	693b      	ldr	r3, [r7, #16]
}
 800245c:	4618      	mov	r0, r3
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	007a1200 	.word	0x007a1200
 8002470:	08002cf0 	.word	0x08002cf0
 8002474:	08002d00 	.word	0x08002d00
 8002478:	003d0900 	.word	0x003d0900

0800247c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002484:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <RCC_Delay+0x34>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0a      	ldr	r2, [pc, #40]	; (80024b4 <RCC_Delay+0x38>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	0a5b      	lsrs	r3, r3, #9
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	fb02 f303 	mul.w	r3, r2, r3
 8002496:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002498:	bf00      	nop
  }
  while (Delay --);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1e5a      	subs	r2, r3, #1
 800249e:	60fa      	str	r2, [r7, #12]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1f9      	bne.n	8002498 <RCC_Delay+0x1c>
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr
 80024b0:	2000005c 	.word	0x2000005c
 80024b4:	10624dd3 	.word	0x10624dd3

080024b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e041      	b.n	800254e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d106      	bne.n	80024e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff f85a 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	4619      	mov	r1, r3
 80024f6:	4610      	mov	r0, r2
 80024f8:	f000 fa56 	bl	80029a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b01      	cmp	r3, #1
 800256a:	d001      	beq.n	8002570 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e035      	b.n	80025dc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a16      	ldr	r2, [pc, #88]	; (80025e8 <HAL_TIM_Base_Start_IT+0x90>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d009      	beq.n	80025a6 <HAL_TIM_Base_Start_IT+0x4e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800259a:	d004      	beq.n	80025a6 <HAL_TIM_Base_Start_IT+0x4e>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a12      	ldr	r2, [pc, #72]	; (80025ec <HAL_TIM_Base_Start_IT+0x94>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d111      	bne.n	80025ca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b06      	cmp	r3, #6
 80025b6:	d010      	beq.n	80025da <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0201 	orr.w	r2, r2, #1
 80025c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025c8:	e007      	b.n	80025da <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f042 0201 	orr.w	r2, r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	40012c00 	.word	0x40012c00
 80025ec:	40000400 	.word	0x40000400

080025f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d020      	beq.n	8002654 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d01b      	beq.n	8002654 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f06f 0202 	mvn.w	r2, #2
 8002624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f998 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 8002640:	e005      	b.n	800264e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f98b 	bl	800295e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f99a 	bl	8002982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b00      	cmp	r3, #0
 800265c:	d020      	beq.n	80026a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b00      	cmp	r3, #0
 8002666:	d01b      	beq.n	80026a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f06f 0204 	mvn.w	r2, #4
 8002670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2202      	movs	r2, #2
 8002676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f972 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 800268c:	e005      	b.n	800269a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f965 	bl	800295e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f974 	bl	8002982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d020      	beq.n	80026ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d01b      	beq.n	80026ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0208 	mvn.w	r2, #8
 80026bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2204      	movs	r2, #4
 80026c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f94c 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 80026d8:	e005      	b.n	80026e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f93f 	bl	800295e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f94e 	bl	8002982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d020      	beq.n	8002738 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f003 0310 	and.w	r3, r3, #16
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d01b      	beq.n	8002738 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f06f 0210 	mvn.w	r2, #16
 8002708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2208      	movs	r2, #8
 800270e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f926 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
 8002724:	e005      	b.n	8002732 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f919 	bl	800295e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f928 	bl	8002982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00c      	beq.n	800275c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d007      	beq.n	800275c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0201 	mvn.w	r2, #1
 8002754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe fd2e 	bl	80011b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00c      	beq.n	8002780 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fa6f 	bl	8002c5e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00c      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002790:	2b00      	cmp	r3, #0
 8002792:	d007      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800279c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f8f8 	bl	8002994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0320 	and.w	r3, r3, #32
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00c      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f06f 0220 	mvn.w	r2, #32
 80027c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 fa42 	bl	8002c4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027c8:	bf00      	nop
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_TIM_ConfigClockSource+0x1c>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e0b4      	b.n	8002956 <HAL_TIM_ConfigClockSource+0x186>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800280a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002812:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002824:	d03e      	beq.n	80028a4 <HAL_TIM_ConfigClockSource+0xd4>
 8002826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800282a:	f200 8087 	bhi.w	800293c <HAL_TIM_ConfigClockSource+0x16c>
 800282e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002832:	f000 8086 	beq.w	8002942 <HAL_TIM_ConfigClockSource+0x172>
 8002836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800283a:	d87f      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 800283c:	2b70      	cmp	r3, #112	; 0x70
 800283e:	d01a      	beq.n	8002876 <HAL_TIM_ConfigClockSource+0xa6>
 8002840:	2b70      	cmp	r3, #112	; 0x70
 8002842:	d87b      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 8002844:	2b60      	cmp	r3, #96	; 0x60
 8002846:	d050      	beq.n	80028ea <HAL_TIM_ConfigClockSource+0x11a>
 8002848:	2b60      	cmp	r3, #96	; 0x60
 800284a:	d877      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 800284c:	2b50      	cmp	r3, #80	; 0x50
 800284e:	d03c      	beq.n	80028ca <HAL_TIM_ConfigClockSource+0xfa>
 8002850:	2b50      	cmp	r3, #80	; 0x50
 8002852:	d873      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 8002854:	2b40      	cmp	r3, #64	; 0x40
 8002856:	d058      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x13a>
 8002858:	2b40      	cmp	r3, #64	; 0x40
 800285a:	d86f      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 800285c:	2b30      	cmp	r3, #48	; 0x30
 800285e:	d064      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x15a>
 8002860:	2b30      	cmp	r3, #48	; 0x30
 8002862:	d86b      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 8002864:	2b20      	cmp	r3, #32
 8002866:	d060      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x15a>
 8002868:	2b20      	cmp	r3, #32
 800286a:	d867      	bhi.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
 800286c:	2b00      	cmp	r3, #0
 800286e:	d05c      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x15a>
 8002870:	2b10      	cmp	r3, #16
 8002872:	d05a      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x15a>
 8002874:	e062      	b.n	800293c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6818      	ldr	r0, [r3, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	6899      	ldr	r1, [r3, #8]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	f000 f96a 	bl	8002b5e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002898:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	609a      	str	r2, [r3, #8]
      break;
 80028a2:	e04f      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6818      	ldr	r0, [r3, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	6899      	ldr	r1, [r3, #8]
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f000 f953 	bl	8002b5e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028c6:	609a      	str	r2, [r3, #8]
      break;
 80028c8:	e03c      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	6859      	ldr	r1, [r3, #4]
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	461a      	mov	r2, r3
 80028d8:	f000 f8ca 	bl	8002a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2150      	movs	r1, #80	; 0x50
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f921 	bl	8002b2a <TIM_ITRx_SetConfig>
      break;
 80028e8:	e02c      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f000 f8e8 	bl	8002acc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2160      	movs	r1, #96	; 0x60
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f911 	bl	8002b2a <TIM_ITRx_SetConfig>
      break;
 8002908:	e01c      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	461a      	mov	r2, r3
 8002918:	f000 f8aa 	bl	8002a70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2140      	movs	r1, #64	; 0x40
 8002922:	4618      	mov	r0, r3
 8002924:	f000 f901 	bl	8002b2a <TIM_ITRx_SetConfig>
      break;
 8002928:	e00c      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4619      	mov	r1, r3
 8002934:	4610      	mov	r0, r2
 8002936:	f000 f8f8 	bl	8002b2a <TIM_ITRx_SetConfig>
      break;
 800293a:	e003      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
      break;
 8002940:	e000      	b.n	8002944 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002942:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002954:	7bfb      	ldrb	r3, [r7, #15]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
	...

080029a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a2b      	ldr	r2, [pc, #172]	; (8002a68 <TIM_Base_SetConfig+0xc0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d007      	beq.n	80029d0 <TIM_Base_SetConfig+0x28>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029c6:	d003      	beq.n	80029d0 <TIM_Base_SetConfig+0x28>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a28      	ldr	r2, [pc, #160]	; (8002a6c <TIM_Base_SetConfig+0xc4>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d108      	bne.n	80029e2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4313      	orrs	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a20      	ldr	r2, [pc, #128]	; (8002a68 <TIM_Base_SetConfig+0xc0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d007      	beq.n	80029fa <TIM_Base_SetConfig+0x52>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f0:	d003      	beq.n	80029fa <TIM_Base_SetConfig+0x52>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <TIM_Base_SetConfig+0xc4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d108      	bne.n	8002a0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a0d      	ldr	r2, [pc, #52]	; (8002a68 <TIM_Base_SetConfig+0xc0>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d103      	bne.n	8002a40 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d005      	beq.n	8002a5e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f023 0201 	bic.w	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	611a      	str	r2, [r3, #16]
  }
}
 8002a5e:	bf00      	nop
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40000400 	.word	0x40000400

08002a70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	f023 0201 	bic.w	r2, r3, #1
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f023 030a 	bic.w	r3, r3, #10
 8002aac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	621a      	str	r2, [r3, #32]
}
 8002ac2:	bf00      	nop
 8002ac4:	371c      	adds	r7, #28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b087      	sub	sp, #28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	f023 0210 	bic.w	r2, r3, #16
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002af6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	031b      	lsls	r3, r3, #12
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b08:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	011b      	lsls	r3, r3, #4
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	621a      	str	r2, [r3, #32]
}
 8002b20:	bf00      	nop
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	f043 0307 	orr.w	r3, r3, #7
 8002b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	609a      	str	r2, [r3, #8]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b087      	sub	sp, #28
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	021a      	lsls	r2, r3, #8
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	431a      	orrs	r2, r3
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	609a      	str	r2, [r3, #8]
}
 8002b92:	bf00      	nop
 8002b94:	371c      	adds	r7, #28
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d101      	bne.n	8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	e041      	b.n	8002c38 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a14      	ldr	r2, [pc, #80]	; (8002c44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d009      	beq.n	8002c0c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c00:	d004      	beq.n	8002c0c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a10      	ldr	r2, [pc, #64]	; (8002c48 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d10c      	bne.n	8002c26 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40000400 	.word	0x40000400

08002c4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr

08002c5e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	b083      	sub	sp, #12
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <__libc_init_array>:
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	2600      	movs	r6, #0
 8002c74:	4d0c      	ldr	r5, [pc, #48]	; (8002ca8 <__libc_init_array+0x38>)
 8002c76:	4c0d      	ldr	r4, [pc, #52]	; (8002cac <__libc_init_array+0x3c>)
 8002c78:	1b64      	subs	r4, r4, r5
 8002c7a:	10a4      	asrs	r4, r4, #2
 8002c7c:	42a6      	cmp	r6, r4
 8002c7e:	d109      	bne.n	8002c94 <__libc_init_array+0x24>
 8002c80:	f000 f822 	bl	8002cc8 <_init>
 8002c84:	2600      	movs	r6, #0
 8002c86:	4d0a      	ldr	r5, [pc, #40]	; (8002cb0 <__libc_init_array+0x40>)
 8002c88:	4c0a      	ldr	r4, [pc, #40]	; (8002cb4 <__libc_init_array+0x44>)
 8002c8a:	1b64      	subs	r4, r4, r5
 8002c8c:	10a4      	asrs	r4, r4, #2
 8002c8e:	42a6      	cmp	r6, r4
 8002c90:	d105      	bne.n	8002c9e <__libc_init_array+0x2e>
 8002c92:	bd70      	pop	{r4, r5, r6, pc}
 8002c94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c98:	4798      	blx	r3
 8002c9a:	3601      	adds	r6, #1
 8002c9c:	e7ee      	b.n	8002c7c <__libc_init_array+0xc>
 8002c9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca2:	4798      	blx	r3
 8002ca4:	3601      	adds	r6, #1
 8002ca6:	e7f2      	b.n	8002c8e <__libc_init_array+0x1e>
 8002ca8:	08002d04 	.word	0x08002d04
 8002cac:	08002d04 	.word	0x08002d04
 8002cb0:	08002d04 	.word	0x08002d04
 8002cb4:	08002d08 	.word	0x08002d08

08002cb8 <memset>:
 8002cb8:	4603      	mov	r3, r0
 8002cba:	4402      	add	r2, r0
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d100      	bne.n	8002cc2 <memset+0xa>
 8002cc0:	4770      	bx	lr
 8002cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cc6:	e7f9      	b.n	8002cbc <memset+0x4>

08002cc8 <_init>:
 8002cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cca:	bf00      	nop
 8002ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cce:	bc08      	pop	{r3}
 8002cd0:	469e      	mov	lr, r3
 8002cd2:	4770      	bx	lr

08002cd4 <_fini>:
 8002cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd6:	bf00      	nop
 8002cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cda:	bc08      	pop	{r3}
 8002cdc:	469e      	mov	lr, r3
 8002cde:	4770      	bx	lr
