<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>axicdma: xaxicdma_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">axicdma
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xaxicdma__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xaxicdma_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2f2bfb34c5bfec00baa06b782e7e68a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga2f2bfb34c5bfec00baa06b782e7e68a6">XAxiCdma_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;XAxiCdma_In32((BaseAddress) + (u32)(RegOffset))</td></tr>
<tr class="memdesc:ga2f2bfb34c5bfec00baa06b782e7e68a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a given register.  <a href="group__axicdma__v4__3.html#ga2f2bfb34c5bfec00baa06b782e7e68a6">More...</a><br /></td></tr>
<tr class="separator:ga2f2bfb34c5bfec00baa06b782e7e68a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7304606411f8ed955c6d930e387c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga4d7304606411f8ed955c6d930e387c18">XAxiCdma_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;XAxiCdma_Out32((BaseAddress) + (u32)(RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:ga4d7304606411f8ed955c6d930e387c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a given register.  <a href="group__axicdma__v4__3.html#ga4d7304606411f8ed955c6d930e387c18">More...</a><br /></td></tr>
<tr class="separator:ga4d7304606411f8ed955c6d930e387c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor Alignment</div></td></tr>
<tr class="memitem:gaae822f32753ddd2fec7be5d3c9e9a4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaae822f32753ddd2fec7be5d3c9e9a4ff">XAXICDMA_BD_MINIMUM_ALIGNMENT</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gaae822f32753ddd2fec7be5d3c9e9a4ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum byte alignment requirement for descriptors to satisfy both hardware/software needs.  <a href="group__axicdma__v4__3.html#gaae822f32753ddd2fec7be5d3c9e9a4ff">More...</a><br /></td></tr>
<tr class="separator:gaae822f32753ddd2fec7be5d3c9e9a4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum transfer length</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This is determined by hardware </p>
</div></td></tr>
<tr class="memitem:gac84f0c20f910716d8f3e48ff23294440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac84f0c20f910716d8f3e48ff23294440">XAXICDMA_MAX_TRANSFER_LEN</a>&#160;&#160;&#160;0x7FFFFF</td></tr>
<tr class="memdesc:gac84f0c20f910716d8f3e48ff23294440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max length hw supports.  <a href="group__axicdma__v4__3.html#gac84f0c20f910716d8f3e48ff23294440">More...</a><br /></td></tr>
<tr class="separator:gac84f0c20f910716d8f3e48ff23294440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offset definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register accesses are 32-bit. </p>
</div></td></tr>
<tr class="memitem:ga1f23c9a4fe3565eb423286405a1de5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga1f23c9a4fe3565eb423286405a1de5ca">XAXICDMA_CR_OFFSET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga1f23c9a4fe3565eb423286405a1de5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register.  <a href="group__axicdma__v4__3.html#ga1f23c9a4fe3565eb423286405a1de5ca">More...</a><br /></td></tr>
<tr class="separator:ga1f23c9a4fe3565eb423286405a1de5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e9b49d3805237bc9ed772948fbf4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaa5e9b49d3805237bc9ed772948fbf4ae">XAXICDMA_SR_OFFSET</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaa5e9b49d3805237bc9ed772948fbf4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register.  <a href="group__axicdma__v4__3.html#gaa5e9b49d3805237bc9ed772948fbf4ae">More...</a><br /></td></tr>
<tr class="separator:gaa5e9b49d3805237bc9ed772948fbf4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62f028c2ed24dea6e0ebf8388cdf670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaf62f028c2ed24dea6e0ebf8388cdf670">XAXICDMA_CDESC_OFFSET</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaf62f028c2ed24dea6e0ebf8388cdf670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current descriptor pointer.  <a href="group__axicdma__v4__3.html#gaf62f028c2ed24dea6e0ebf8388cdf670">More...</a><br /></td></tr>
<tr class="separator:gaf62f028c2ed24dea6e0ebf8388cdf670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2ba51f1e81b8ed8fe31bc5632d2980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaac2ba51f1e81b8ed8fe31bc5632d2980">XAXICDMA_CDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gaac2ba51f1e81b8ed8fe31bc5632d2980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current descriptor pointer.  <a href="group__axicdma__v4__3.html#gaac2ba51f1e81b8ed8fe31bc5632d2980">More...</a><br /></td></tr>
<tr class="separator:gaac2ba51f1e81b8ed8fe31bc5632d2980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a00af58a865daf4ee6995ade0c9cdd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga5a00af58a865daf4ee6995ade0c9cdd1">XAXICDMA_TDESC_OFFSET</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga5a00af58a865daf4ee6995ade0c9cdd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tail descriptor pointer.  <a href="group__axicdma__v4__3.html#ga5a00af58a865daf4ee6995ade0c9cdd1">More...</a><br /></td></tr>
<tr class="separator:ga5a00af58a865daf4ee6995ade0c9cdd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7af011eefd18c937d40571593b9297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaed7af011eefd18c937d40571593b9297">XAXICDMA_TDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="memdesc:gaed7af011eefd18c937d40571593b9297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tail descriptor pointer.  <a href="group__axicdma__v4__3.html#gaed7af011eefd18c937d40571593b9297">More...</a><br /></td></tr>
<tr class="separator:gaed7af011eefd18c937d40571593b9297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c4bf8e65e8770c6fe129160ad07e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga53c4bf8e65e8770c6fe129160ad07e29">XAXICDMA_SRCADDR_OFFSET</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga53c4bf8e65e8770c6fe129160ad07e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address register.  <a href="group__axicdma__v4__3.html#ga53c4bf8e65e8770c6fe129160ad07e29">More...</a><br /></td></tr>
<tr class="separator:ga53c4bf8e65e8770c6fe129160ad07e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca7eef88c0b04de01219565d5039d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaeca7eef88c0b04de01219565d5039d93">XAXICDMA_SRCADDR_MSB_OFFSET</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="memdesc:gaeca7eef88c0b04de01219565d5039d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source address register.  <a href="group__axicdma__v4__3.html#gaeca7eef88c0b04de01219565d5039d93">More...</a><br /></td></tr>
<tr class="separator:gaeca7eef88c0b04de01219565d5039d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3064fdc2bc683fa002bedf51498d810c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga3064fdc2bc683fa002bedf51498d810c">XAXICDMA_DSTADDR_OFFSET</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga3064fdc2bc683fa002bedf51498d810c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination address register.  <a href="group__axicdma__v4__3.html#ga3064fdc2bc683fa002bedf51498d810c">More...</a><br /></td></tr>
<tr class="separator:ga3064fdc2bc683fa002bedf51498d810c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a61d8801792647638b54afcafbd8a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga9a61d8801792647638b54afcafbd8a86">XAXICDMA_DSTADDR_MSB_OFFSET</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr class="memdesc:ga9a61d8801792647638b54afcafbd8a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination address register.  <a href="group__axicdma__v4__3.html#ga9a61d8801792647638b54afcafbd8a86">More...</a><br /></td></tr>
<tr class="separator:ga9a61d8801792647638b54afcafbd8a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_SR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register reports status of a DMA channel, including idle state, errors, and interrupts </p>
</div></td></tr>
<tr class="memitem:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaf2b93c5bebf2fdcf9516bcfefc7ae356">XAXICDMA_BTT_OFFSET</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="memdesc:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bytes to transfer.  <a href="group__axicdma__v4__3.html#gaf2b93c5bebf2fdcf9516bcfefc7ae356">More...</a><br /></td></tr>
<tr class="separator:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga73bb174cc046fe8f5d51da6f2d11cfaa">XAXICDMA_SR_IDLE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel idle.  <a href="group__axicdma__v4__3.html#ga73bb174cc046fe8f5d51da6f2d11cfaa">More...</a><br /></td></tr>
<tr class="separator:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1a00e54aeb12049cd23a005eb47c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gada1a00e54aeb12049cd23a005eb47c52">XAXICDMA_SR_SGINCLD_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gada1a00e54aeb12049cd23a005eb47c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hybrid build.  <a href="group__axicdma__v4__3.html#gada1a00e54aeb12049cd23a005eb47c52">More...</a><br /></td></tr>
<tr class="separator:gada1a00e54aeb12049cd23a005eb47c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga9c4d04c2dc3d2601d5e63067a7e5e751">XAXICDMA_SR_ERR_INTERNAL_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover internal err.  <a href="group__axicdma__v4__3.html#ga9c4d04c2dc3d2601d5e63067a7e5e751">More...</a><br /></td></tr>
<tr class="separator:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaf2b93c5bebf2fdcf9516bcfefc7ae356">XAXICDMA_BTT_OFFSET</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="memdesc:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bytes to transfer.  <a href="group__axicdma__v4__3.html#gaf2b93c5bebf2fdcf9516bcfefc7ae356">More...</a><br /></td></tr>
<tr class="separator:gaf2b93c5bebf2fdcf9516bcfefc7ae356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga73bb174cc046fe8f5d51da6f2d11cfaa">XAXICDMA_SR_IDLE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel idle.  <a href="group__axicdma__v4__3.html#ga73bb174cc046fe8f5d51da6f2d11cfaa">More...</a><br /></td></tr>
<tr class="separator:ga73bb174cc046fe8f5d51da6f2d11cfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1a00e54aeb12049cd23a005eb47c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gada1a00e54aeb12049cd23a005eb47c52">XAXICDMA_SR_SGINCLD_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gada1a00e54aeb12049cd23a005eb47c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hybrid build.  <a href="group__axicdma__v4__3.html#gada1a00e54aeb12049cd23a005eb47c52">More...</a><br /></td></tr>
<tr class="separator:gada1a00e54aeb12049cd23a005eb47c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga9c4d04c2dc3d2601d5e63067a7e5e751">XAXICDMA_SR_ERR_INTERNAL_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover internal err.  <a href="group__axicdma__v4__3.html#ga9c4d04c2dc3d2601d5e63067a7e5e751">More...</a><br /></td></tr>
<tr class="separator:ga9c4d04c2dc3d2601d5e63067a7e5e751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a6cfba374a96cfc1f899bda9cdc9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga95a6cfba374a96cfc1f899bda9cdc9bc">XAXICDMA_SR_ERR_SLAVE_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga95a6cfba374a96cfc1f899bda9cdc9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover slave err.  <a href="group__axicdma__v4__3.html#ga95a6cfba374a96cfc1f899bda9cdc9bc">More...</a><br /></td></tr>
<tr class="separator:ga95a6cfba374a96cfc1f899bda9cdc9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdb5e1000af0d05ba0b9481e71b5d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga9bdb5e1000af0d05ba0b9481e71b5d2d">XAXICDMA_SR_ERR_DECODE_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga9bdb5e1000af0d05ba0b9481e71b5d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover decode err.  <a href="group__axicdma__v4__3.html#ga9bdb5e1000af0d05ba0b9481e71b5d2d">More...</a><br /></td></tr>
<tr class="separator:ga9bdb5e1000af0d05ba0b9481e71b5d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ecbbc57656c5e82c86541961cef427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga67ecbbc57656c5e82c86541961cef427">XAXICDMA_SR_ERR_SG_INT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga67ecbbc57656c5e82c86541961cef427"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG internal err.  <a href="group__axicdma__v4__3.html#ga67ecbbc57656c5e82c86541961cef427">More...</a><br /></td></tr>
<tr class="separator:ga67ecbbc57656c5e82c86541961cef427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47677d061063e96f50b5d28af989879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gad47677d061063e96f50b5d28af989879">XAXICDMA_SR_ERR_SG_SLV_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gad47677d061063e96f50b5d28af989879"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG slave err.  <a href="group__axicdma__v4__3.html#gad47677d061063e96f50b5d28af989879">More...</a><br /></td></tr>
<tr class="separator:gad47677d061063e96f50b5d28af989879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7404d4487c554b8d6c8c984732c46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaab7404d4487c554b8d6c8c984732c46e">XAXICDMA_SR_ERR_SG_DEC_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gaab7404d4487c554b8d6c8c984732c46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG decode err.  <a href="group__axicdma__v4__3.html#gaab7404d4487c554b8d6c8c984732c46e">More...</a><br /></td></tr>
<tr class="separator:gaab7404d4487c554b8d6c8c984732c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec2417b4096d65fa8f07a84eef38cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gabec2417b4096d65fa8f07a84eef38cea">XAXICDMA_SR_ERR_ALL_MASK</a>&#160;&#160;&#160;0x00000770</td></tr>
<tr class="memdesc:gabec2417b4096d65fa8f07a84eef38cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">All errors.  <a href="group__axicdma__v4__3.html#gabec2417b4096d65fa8f07a84eef38cea">More...</a><br /></td></tr>
<tr class="separator:gabec2417b4096d65fa8f07a84eef38cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_CR_OFFSET register</div></td></tr>
<tr class="memitem:ga0f6d1104468e9f155a3b9477a84531a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga0f6d1104468e9f155a3b9477a84531a6">XAXICDMA_CR_RESET_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga0f6d1104468e9f155a3b9477a84531a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA engine.  <a href="group__axicdma__v4__3.html#ga0f6d1104468e9f155a3b9477a84531a6">More...</a><br /></td></tr>
<tr class="separator:ga0f6d1104468e9f155a3b9477a84531a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e7fa6cee94c02784164c315268c6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gae0e7fa6cee94c02784164c315268c6a6">XAXICDMA_CR_SGMODE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gae0e7fa6cee94c02784164c315268c6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scatter gather mode.  <a href="group__axicdma__v4__3.html#gae0e7fa6cee94c02784164c315268c6a6">More...</a><br /></td></tr>
<tr class="separator:gae0e7fa6cee94c02784164c315268c6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31916a2867c9e47834091131d449f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac31916a2867c9e47834091131d449f88">XAXICDMA_CR_KHOLE_RD_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gac31916a2867c9e47834091131d449f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyhole Read.  <a href="group__axicdma__v4__3.html#gac31916a2867c9e47834091131d449f88">More...</a><br /></td></tr>
<tr class="separator:gac31916a2867c9e47834091131d449f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga5ddbb13c86e6c75d5dd928447e3ec8bb">XAXICDMA_CR_KHOLE_WR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyhole Write.  <a href="group__axicdma__v4__3.html#ga5ddbb13c86e6c75d5dd928447e3ec8bb">More...</a><br /></td></tr>
<tr class="separator:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6d1104468e9f155a3b9477a84531a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga0f6d1104468e9f155a3b9477a84531a6">XAXICDMA_CR_RESET_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga0f6d1104468e9f155a3b9477a84531a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA engine.  <a href="group__axicdma__v4__3.html#ga0f6d1104468e9f155a3b9477a84531a6">More...</a><br /></td></tr>
<tr class="separator:ga0f6d1104468e9f155a3b9477a84531a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e7fa6cee94c02784164c315268c6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gae0e7fa6cee94c02784164c315268c6a6">XAXICDMA_CR_SGMODE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gae0e7fa6cee94c02784164c315268c6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scatter gather mode.  <a href="group__axicdma__v4__3.html#gae0e7fa6cee94c02784164c315268c6a6">More...</a><br /></td></tr>
<tr class="separator:gae0e7fa6cee94c02784164c315268c6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31916a2867c9e47834091131d449f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac31916a2867c9e47834091131d449f88">XAXICDMA_CR_KHOLE_RD_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gac31916a2867c9e47834091131d449f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyhole Read.  <a href="group__axicdma__v4__3.html#gac31916a2867c9e47834091131d449f88">More...</a><br /></td></tr>
<tr class="separator:gac31916a2867c9e47834091131d449f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga5ddbb13c86e6c75d5dd928447e3ec8bb">XAXICDMA_CR_KHOLE_WR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyhole Write.  <a href="group__axicdma__v4__3.html#ga5ddbb13c86e6c75d5dd928447e3ec8bb">More...</a><br /></td></tr>
<tr class="separator:ga5ddbb13c86e6c75d5dd928447e3ec8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for descriptor</div></td></tr>
<tr class="memitem:gaca543a8c03c6cd2d6d7284cc4bd119c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaca543a8c03c6cd2d6d7284cc4bd119c2">XAXICDMA_DESC_LSB_MASK</a>&#160;&#160;&#160;(0xFFFFFFC0U)</td></tr>
<tr class="memdesc:gaca543a8c03c6cd2d6d7284cc4bd119c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB Address mask.  <a href="group__axicdma__v4__3.html#gaca543a8c03c6cd2d6d7284cc4bd119c2">More...</a><br /></td></tr>
<tr class="separator:gaca543a8c03c6cd2d6d7284cc4bd119c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These masks are shared by XAXICDMA_CR_OFFSET register and XAXICDMA_SR_OFFSET register </p>
</div></td></tr>
<tr class="memitem:ga7f2c9f2df6f106e9576ec6d0d0448e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga7f2c9f2df6f106e9576ec6d0d0448e0b">XAXICDMA_XR_IRQ_IOC_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga7f2c9f2df6f106e9576ec6d0d0448e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion interrupt.  <a href="group__axicdma__v4__3.html#ga7f2c9f2df6f106e9576ec6d0d0448e0b">More...</a><br /></td></tr>
<tr class="separator:ga7f2c9f2df6f106e9576ec6d0d0448e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615ffaf234787866d781bf67b214dda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga615ffaf234787866d781bf67b214dda3">XAXICDMA_XR_IRQ_DELAY_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga615ffaf234787866d781bf67b214dda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay interrupt.  <a href="group__axicdma__v4__3.html#ga615ffaf234787866d781bf67b214dda3">More...</a><br /></td></tr>
<tr class="separator:ga615ffaf234787866d781bf67b214dda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4987449eeea265c2cbe875a7eed3ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaa4987449eeea265c2cbe875a7eed3ee8">XAXICDMA_XR_IRQ_ERROR_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gaa4987449eeea265c2cbe875a7eed3ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt.  <a href="group__axicdma__v4__3.html#gaa4987449eeea265c2cbe875a7eed3ee8">More...</a><br /></td></tr>
<tr class="separator:gaa4987449eeea265c2cbe875a7eed3ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b921e876e581f84be0e7c152d13221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gad2b921e876e581f84be0e7c152d13221">XAXICDMA_XR_IRQ_ALL_MASK</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr class="memdesc:gad2b921e876e581f84be0e7c152d13221"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts.  <a href="group__axicdma__v4__3.html#gad2b921e876e581f84be0e7c152d13221">More...</a><br /></td></tr>
<tr class="separator:gad2b921e876e581f84be0e7c152d13221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14246912a21d68d0dde910704b6d0ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga14246912a21d68d0dde910704b6d0ac6">XAXICDMA_XR_IRQ_SIMPLE_ALL_MASK</a>&#160;&#160;&#160;0x00005000</td></tr>
<tr class="memdesc:ga14246912a21d68d0dde910704b6d0ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts for simple only mode.  <a href="group__axicdma__v4__3.html#ga14246912a21d68d0dde910704b6d0ac6">More...</a><br /></td></tr>
<tr class="separator:ga14246912a21d68d0dde910704b6d0ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask and shift for delay counter and coalescing counter</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These masks are shared by XAXICDMA_CR_OFFSET register and XAXICDMA_SR_OFFSET register </p>
</div></td></tr>
<tr class="memitem:ga20aec8c77e90ca555dc44341c40af592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga20aec8c77e90ca555dc44341c40af592">XAXICDMA_XR_DELAY_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:ga20aec8c77e90ca555dc44341c40af592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay timeout counter.  <a href="group__axicdma__v4__3.html#ga20aec8c77e90ca555dc44341c40af592">More...</a><br /></td></tr>
<tr class="separator:ga20aec8c77e90ca555dc44341c40af592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156955220ded772774e8146b2ff6e7d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga156955220ded772774e8146b2ff6e7d6">XAXICDMA_XR_COALESCE_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:ga156955220ded772774e8146b2ff6e7d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coalesce counter.  <a href="group__axicdma__v4__3.html#ga156955220ded772774e8146b2ff6e7d6">More...</a><br /></td></tr>
<tr class="separator:ga156955220ded772774e8146b2ff6e7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5fcf58a67d3125264a9930e1ee0da0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXICDMA_DELAY_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gadd5fcf58a67d3125264a9930e1ee0da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d3dbc7858fabcf9a243ef0cd2f5daa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXICDMA_COALESCE_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac6d3dbc7858fabcf9a243ef0cd2f5daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c26fb92eb7913f78454aeaae8f91115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga5c26fb92eb7913f78454aeaae8f91115">XAXICDMA_DELAY_MAX</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga5c26fb92eb7913f78454aeaae8f91115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum delay counter value.  <a href="group__axicdma__v4__3.html#ga5c26fb92eb7913f78454aeaae8f91115">More...</a><br /></td></tr>
<tr class="separator:ga5c26fb92eb7913f78454aeaae8f91115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb5457c991743bf45e9db3201df17ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga0bb5457c991743bf45e9db3201df17ed">XAXICDMA_COALESCE_MAX</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga0bb5457c991743bf45e9db3201df17ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum coalescing counter value.  <a href="group__axicdma__v4__3.html#ga0bb5457c991743bf45e9db3201df17ed">More...</a><br /></td></tr>
<tr class="separator:ga0bb5457c991743bf45e9db3201df17ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The first 8 words are used by hardware.</p>
<p>Cache operations are required for words used by hardware to enforce data consistency. All words after the 8th word are for software use only. </p>
</div></td></tr>
<tr class="memitem:gaac93627274e0a7ff4e45613eddd60d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaac93627274e0a7ff4e45613eddd60d64">XAXICDMA_BD_NDESC_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gaac93627274e0a7ff4e45613eddd60d64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next descriptor pointer.  <a href="group__axicdma__v4__3.html#gaac93627274e0a7ff4e45613eddd60d64">More...</a><br /></td></tr>
<tr class="separator:gaac93627274e0a7ff4e45613eddd60d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73442468eff68f4fac6ca04f7d66b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga73442468eff68f4fac6ca04f7d66b3bc">XAXICDMA_BD_NDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga73442468eff68f4fac6ca04f7d66b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next descriptor pointer.  <a href="group__axicdma__v4__3.html#ga73442468eff68f4fac6ca04f7d66b3bc">More...</a><br /></td></tr>
<tr class="separator:ga73442468eff68f4fac6ca04f7d66b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29c4c37b3f8d6fee34a0f6e014a80d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaf29c4c37b3f8d6fee34a0f6e014a80d3">XAXICDMA_BD_BUFSRC_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gaf29c4c37b3f8d6fee34a0f6e014a80d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer source address.  <a href="group__axicdma__v4__3.html#gaf29c4c37b3f8d6fee34a0f6e014a80d3">More...</a><br /></td></tr>
<tr class="separator:gaf29c4c37b3f8d6fee34a0f6e014a80d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a39b3ce53b54ba5641b4ad654054a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga62a39b3ce53b54ba5641b4ad654054a4">XAXICDMA_BD_BUFSRC_MSB_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga62a39b3ce53b54ba5641b4ad654054a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer source address.  <a href="group__axicdma__v4__3.html#ga62a39b3ce53b54ba5641b4ad654054a4">More...</a><br /></td></tr>
<tr class="separator:ga62a39b3ce53b54ba5641b4ad654054a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2dd9425a21034814a89119ff957528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gacd2dd9425a21034814a89119ff957528">XAXICDMA_BD_BUFDST_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gacd2dd9425a21034814a89119ff957528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer destination address.  <a href="group__axicdma__v4__3.html#gacd2dd9425a21034814a89119ff957528">More...</a><br /></td></tr>
<tr class="separator:gacd2dd9425a21034814a89119ff957528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3950ca65fb96bad92246c88399f38d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga3950ca65fb96bad92246c88399f38d89">XAXICDMA_BD_BUFDST_MSB_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga3950ca65fb96bad92246c88399f38d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer destination address.  <a href="group__axicdma__v4__3.html#ga3950ca65fb96bad92246c88399f38d89">More...</a><br /></td></tr>
<tr class="separator:ga3950ca65fb96bad92246c88399f38d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7153a14322b05f4845ac7796f6ab92fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga7153a14322b05f4845ac7796f6ab92fa">XAXICDMA_BD_CTRL_LEN_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga7153a14322b05f4845ac7796f6ab92fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/buffer length.  <a href="group__axicdma__v4__3.html#ga7153a14322b05f4845ac7796f6ab92fa">More...</a><br /></td></tr>
<tr class="separator:ga7153a14322b05f4845ac7796f6ab92fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc60587fa8dd61bb342dff49b7c8fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga9bc60587fa8dd61bb342dff49b7c8fc8">XAXICDMA_BD_STS_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:ga9bc60587fa8dd61bb342dff49b7c8fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status.  <a href="group__axicdma__v4__3.html#ga9bc60587fa8dd61bb342dff49b7c8fc8">More...</a><br /></td></tr>
<tr class="separator:ga9bc60587fa8dd61bb342dff49b7c8fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dac41e5e3020258ed9ff6f2c5299e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga2dac41e5e3020258ed9ff6f2c5299e85">XAXICDMA_BD_PHYS_ADDR_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga2dac41e5e3020258ed9ff6f2c5299e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical address of the BD.  <a href="group__axicdma__v4__3.html#ga2dac41e5e3020258ed9ff6f2c5299e85">More...</a><br /></td></tr>
<tr class="separator:ga2dac41e5e3020258ed9ff6f2c5299e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b26e44089dbe1e471eb9aedc6797fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac3b26e44089dbe1e471eb9aedc6797fa">XAXICDMA_BD_PHYS_ADDR_MSB_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:gac3b26e44089dbe1e471eb9aedc6797fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical address of the BD.  <a href="group__axicdma__v4__3.html#gac3b26e44089dbe1e471eb9aedc6797fa">More...</a><br /></td></tr>
<tr class="separator:gac3b26e44089dbe1e471eb9aedc6797fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb078c2f018d8422e66ebaaf4149712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaadb078c2f018d8422e66ebaaf4149712">XAXICDMA_BD_ISLITE_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:gaadb078c2f018d8422e66ebaaf4149712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lite mode hardware build?  <a href="group__axicdma__v4__3.html#gaadb078c2f018d8422e66ebaaf4149712">More...</a><br /></td></tr>
<tr class="separator:gaadb078c2f018d8422e66ebaaf4149712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9efcc5a93543b6a6c75ab211ed8318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga8e9efcc5a93543b6a6c75ab211ed8318">XAXICDMA_BD_HASDRE_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:ga8e9efcc5a93543b6a6c75ab211ed8318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support unaligned transfers?  <a href="group__axicdma__v4__3.html#ga8e9efcc5a93543b6a6c75ab211ed8318">More...</a><br /></td></tr>
<tr class="separator:ga8e9efcc5a93543b6a6c75ab211ed8318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ef7101904b47a4ec640bedec49e0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac5ef7101904b47a4ec640bedec49e0fc">XAXICDMA_BD_WORDLEN_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:gac5ef7101904b47a4ec640bedec49e0fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length in bytes.  <a href="group__axicdma__v4__3.html#gac5ef7101904b47a4ec640bedec49e0fc">More...</a><br /></td></tr>
<tr class="separator:gac5ef7101904b47a4ec640bedec49e0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d00373734319bbfc1f81b2df043e0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga6d00373734319bbfc1f81b2df043e0c4">XAXICDMA_BD_MAX_LEN_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:ga6d00373734319bbfc1f81b2df043e0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length in bytes.  <a href="group__axicdma__v4__3.html#ga6d00373734319bbfc1f81b2df043e0c4">More...</a><br /></td></tr>
<tr class="separator:ga6d00373734319bbfc1f81b2df043e0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0d6c6e655e662017785bd3afb8ff1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga0d0d6c6e655e662017785bd3afb8ff1e">XAXICDMA_BD_ADDRLEN_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:ga0d0d6c6e655e662017785bd3afb8ff1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length in bytes.  <a href="group__axicdma__v4__3.html#ga0d0d6c6e655e662017785bd3afb8ff1e">More...</a><br /></td></tr>
<tr class="separator:ga0d0d6c6e655e662017785bd3afb8ff1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4abf2f49cd4e47db090ef83c1d4224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga7a4abf2f49cd4e47db090ef83c1d4224">XAXICDMA_BD_START_CLEAR</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7a4abf2f49cd4e47db090ef83c1d4224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to start clear.  <a href="group__axicdma__v4__3.html#ga7a4abf2f49cd4e47db090ef83c1d4224">More...</a><br /></td></tr>
<tr class="separator:ga7a4abf2f49cd4e47db090ef83c1d4224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e667853d75008ef5a74aca06762980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gab4e667853d75008ef5a74aca06762980">XAXICDMA_BD_TO_CLEAR</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gab4e667853d75008ef5a74aca06762980"><td class="mdescLeft">&#160;</td><td class="mdescRight">BD specific bytes to be cleared.  <a href="group__axicdma__v4__3.html#gab4e667853d75008ef5a74aca06762980">More...</a><br /></td></tr>
<tr class="separator:gab4e667853d75008ef5a74aca06762980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710808485441a384edf28b803363f3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga710808485441a384edf28b803363f3dd">XAXICDMA_BD_NUM_WORDS</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga710808485441a384edf28b803363f3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of words for one BD.  <a href="group__axicdma__v4__3.html#ga710808485441a384edf28b803363f3dd">More...</a><br /></td></tr>
<tr class="separator:ga710808485441a384edf28b803363f3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17eecb43d41d19d66cca58097dec4891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga17eecb43d41d19d66cca58097dec4891">XAXICDMA_BD_HW_NUM_BYTES</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:ga17eecb43d41d19d66cca58097dec4891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes hw used.  <a href="group__axicdma__v4__3.html#ga17eecb43d41d19d66cca58097dec4891">More...</a><br /></td></tr>
<tr class="separator:ga17eecb43d41d19d66cca58097dec4891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_BD_CTRL_OFFSET register</div></td></tr>
<tr class="memitem:ga08590ca37cda0c7e7648f8b58bb70d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga08590ca37cda0c7e7648f8b58bb70d94">XAXICDMA_BD_CTRL_LENGTH_MASK</a>&#160;&#160;&#160;0x007FFFFF</td></tr>
<tr class="memdesc:ga08590ca37cda0c7e7648f8b58bb70d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requested len.  <a href="group__axicdma__v4__3.html#ga08590ca37cda0c7e7648f8b58bb70d94">More...</a><br /></td></tr>
<tr class="separator:ga08590ca37cda0c7e7648f8b58bb70d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_BD_STS_OFFSET register</div></td></tr>
<tr class="memitem:gac206252f0aeb8a2f8c28aaf7c0f8361e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gac206252f0aeb8a2f8c28aaf7c0f8361e">XAXICDMA_BD_STS_COMPLETE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gac206252f0aeb8a2f8c28aaf7c0f8361e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completed.  <a href="group__axicdma__v4__3.html#gac206252f0aeb8a2f8c28aaf7c0f8361e">More...</a><br /></td></tr>
<tr class="separator:gac206252f0aeb8a2f8c28aaf7c0f8361e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5beb3dd9b31ecb304f698bab67ca81b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga5beb3dd9b31ecb304f698bab67ca81b3">XAXICDMA_BD_STS_DEC_ERR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga5beb3dd9b31ecb304f698bab67ca81b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode error.  <a href="group__axicdma__v4__3.html#ga5beb3dd9b31ecb304f698bab67ca81b3">More...</a><br /></td></tr>
<tr class="separator:ga5beb3dd9b31ecb304f698bab67ca81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cf4a9370aec62b2000113b6709e92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga23cf4a9370aec62b2000113b6709e92a">XAXICDMA_BD_STS_SLV_ERR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga23cf4a9370aec62b2000113b6709e92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave error.  <a href="group__axicdma__v4__3.html#ga23cf4a9370aec62b2000113b6709e92a">More...</a><br /></td></tr>
<tr class="separator:ga23cf4a9370aec62b2000113b6709e92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36516a3195bb957d00ef16b9f2ddf671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#ga36516a3195bb957d00ef16b9f2ddf671">XAXICDMA_BD_STS_INT_ERR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga36516a3195bb957d00ef16b9f2ddf671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal err.  <a href="group__axicdma__v4__3.html#ga36516a3195bb957d00ef16b9f2ddf671">More...</a><br /></td></tr>
<tr class="separator:ga36516a3195bb957d00ef16b9f2ddf671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72e831b0648742189a2623b040166b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gab72e831b0648742189a2623b040166b7">XAXICDMA_BD_STS_ALL_ERR_MASK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="memdesc:gab72e831b0648742189a2623b040166b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">All errors.  <a href="group__axicdma__v4__3.html#gab72e831b0648742189a2623b040166b7">More...</a><br /></td></tr>
<tr class="separator:gab72e831b0648742189a2623b040166b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5819b9b557b391de8b69c7c730b492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axicdma__v4__3.html#gaff5819b9b557b391de8b69c7c730b492">XAXICDMA_BD_STS_ALL_MASK</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr class="memdesc:gaff5819b9b557b391de8b69c7c730b492"><td class="mdescLeft">&#160;</td><td class="mdescRight">All status bits.  <a href="group__axicdma__v4__3.html#gaff5819b9b557b391de8b69c7c730b492">More...</a><br /></td></tr>
<tr class="separator:gaff5819b9b557b391de8b69c7c730b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
