.TH "SCB_Type" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
SCB_Type \- Structure type to access the System Control Block (SCB)\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <core_armv8mbl\&.h>\fP
.SS "Data Fields"

.in +1c
.ti -1c
.RI "\fB__IM\fP uint32_t \fBCPUID\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBICSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBAIRCR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBSCR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBCCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBSHPR\fP [2U]"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBSHCSR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBVTOR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint8_t \fBSHPR\fP [12U]"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBCFSR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBHFSR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBDFSR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBMMFAR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBBFAR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBAFSR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBID_PFR\fP [2U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBID_DFR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBID_ADR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBID_MMFR\fP [4U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBID_ISAR\fP [6U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBCLIDR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBCTR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBCCSIDR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBCSSELR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBCPACR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBNSACR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [92U]"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBSTIR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [15U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBMVFR0\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBMVFR1\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBMVFR2\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [1U]"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBICIALLU\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED6\fP [1U]"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBICIMVAU\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCIMVAC\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCISW\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCCMVAU\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCCMVAC\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCCSW\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCCIMVAC\fP"
.br
.ti -1c
.RI "\fB__OM\fP uint32_t \fBDCCISW\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED7\fP [6U]"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBITCMCR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBDTCMCR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBAHBPCR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBCACR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBAHBSCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED8\fP [1U]"
.br
.ti -1c
.RI "\fB__IOM\fP uint32_t \fBABFSR\fP"
.br
.ti -1c
.RI "\fB__IOM\fP uint8_t \fBSHP\fP [12U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBPFR\fP [2U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBDFR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBADR\fP"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBMMFR\fP [4U]"
.br
.ti -1c
.RI "\fB__IM\fP uint32_t \fBISAR\fP [5U]"
.br
.in -1c
.SH "Detailed Description"
.PP 
Structure type to access the System Control Block (SCB)\&. 
.SH "Field Documentation"
.PP 
.SS "\fB__IOM\fP uint32_t ABFSR"
Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register 
.SS "\fB__IM\fP uint32_t ADR"
Offset: 0x04C (R/ ) Auxiliary Feature Register 
.SS "\fB__IOM\fP uint32_t AFSR"
Offset: 0x03C (R/W) Auxiliary Fault Status Register 
.SS "\fB__IOM\fP uint32_t AHBPCR"
Offset: 0x298 (R/W) AHBP Control Register 
.SS "\fB__IOM\fP uint32_t AHBSCR"
Offset: 0x2A0 (R/W) AHB Slave Control Register 
.SS "\fB__IOM\fP uint32_t AIRCR"
Offset: 0x00C (R/W) Application Interrupt and Reset Control Register 
.SS "\fB__IOM\fP uint32_t BFAR"
Offset: 0x038 (R/W) BusFault Address Register 
.SS "\fB__IOM\fP uint32_t CACR"
Offset: 0x29C (R/W) L1 Cache Control Register 
.SS "\fB__IOM\fP uint32_t CCR"
Offset: 0x014 (R/W) Configuration Control Register 
.SS "\fB__IM\fP uint32_t CCSIDR"
Offset: 0x080 (R/ ) Cache Size ID Register 
.SS "\fB__IOM\fP uint32_t CFSR"
Offset: 0x028 (R/W) Configurable Fault Status Register 
.SS "\fB__IM\fP uint32_t CLIDR"
Offset: 0x078 (R/ ) Cache Level ID register 
.SS "\fB__IOM\fP uint32_t CPACR"
Offset: 0x088 (R/W) Coprocessor Access Control Register 
.SS "\fB__IM\fP uint32_t CPUID"
Offset: 0x000 (R/ ) CPUID Base Register 
.SS "\fB__IOM\fP uint32_t CSSELR"
Offset: 0x084 (R/W) Cache Size Selection Register 
.SS "\fB__IM\fP uint32_t CTR"
Offset: 0x07C (R/ ) Cache Type register 
.SS "\fB__OM\fP uint32_t DCCIMVAC"
Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC 
.SS "\fB__OM\fP uint32_t DCCISW"
Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way 
.SS "\fB__OM\fP uint32_t DCCMVAC"
Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC 
.SS "\fB__OM\fP uint32_t DCCMVAU"
Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU 
.SS "\fB__OM\fP uint32_t DCCSW"
Offset: 0x26C ( /W) D-Cache Clean by Set-way 
.SS "\fB__OM\fP uint32_t DCIMVAC"
Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC 
.SS "\fB__OM\fP uint32_t DCISW"
Offset: 0x260 ( /W) D-Cache Invalidate by Set-way 
.SS "\fB__IM\fP uint32_t DFR"
Offset: 0x048 (R/ ) Debug Feature Register 
.SS "\fB__IOM\fP uint32_t DFSR"
Offset: 0x030 (R/W) Debug Fault Status Register 
.SS "\fB__IOM\fP uint32_t DTCMCR"
Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers 
.SS "\fB__IOM\fP uint32_t HFSR"
Offset: 0x02C (R/W) HardFault Status Register 
.SS "\fB__OM\fP uint32_t ICIALLU"
Offset: 0x250 ( /W) I-Cache Invalidate All to PoU 
.SS "\fB__OM\fP uint32_t ICIMVAU"
Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU 
.SS "\fB__IOM\fP uint32_t ICSR"
Offset: 0x004 (R/W) Interrupt Control and State Register 
.SS "\fB__IM\fP uint32_t ID_ADR"
Offset: 0x04C (R/ ) Auxiliary Feature Register 
.SS "\fB__IM\fP uint32_t ID_DFR"
Offset: 0x048 (R/ ) Debug Feature Register 
.SS "\fB__IM\fP uint32_t ID_ISAR[6U]"
Offset: 0x060 (R/ ) Instruction Set Attributes Register 
.SS "\fB__IM\fP uint32_t ID_MMFR[4U]"
Offset: 0x050 (R/ ) Memory Model Feature Register 
.SS "\fB__IM\fP uint32_t ID_PFR[2U]"
Offset: 0x040 (R/ ) Processor Feature Register 
.SS "\fB__IM\fP uint32_t ISAR[5U]"
Offset: 0x060 (R/ ) Instruction Set Attributes Register 
.SS "\fB__IOM\fP uint32_t ITCMCR"
Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register 
.SS "\fB__IOM\fP uint32_t MMFAR"
Offset: 0x034 (R/W) MemManage Fault Address Register 
.SS "\fB__IM\fP uint32_t MMFR[4U]"
Offset: 0x050 (R/ ) Memory Model Feature Register 
.SS "\fB__IM\fP uint32_t MVFR0"
Offset: 0x240 (R/ ) Media and VFP Feature Register 0 
.SS "\fB__IM\fP uint32_t MVFR1"
Offset: 0x244 (R/ ) Media and VFP Feature Register 1 
.SS "\fB__IM\fP uint32_t MVFR2"
Offset: 0x248 (R/ ) Media and VFP Feature Register 2 
.SS "\fB__IOM\fP uint32_t NSACR"
Offset: 0x08C (R/W) Non-Secure Access Control Register 
.SS "\fB__IM\fP uint32_t PFR[2U]"
Offset: 0x040 (R/ ) Processor Feature Register 
.SS "uint32_t RESERVED0"

.SS "uint32_t RESERVED1"

.SS "uint32_t RESERVED3[92U]"

.SS "uint32_t RESERVED4[15U]"

.SS "uint32_t RESERVED5[1U]"

.SS "uint32_t RESERVED6[1U]"

.SS "uint32_t RESERVED7[6U]"

.SS "uint32_t RESERVED8[1U]"

.SS "\fB__IOM\fP uint32_t SCR"
Offset: 0x010 (R/W) System Control Register 
.SS "\fB__IOM\fP uint32_t SHCSR"
Offset: 0x024 (R/W) System Handler Control and State Register 
.SS "\fB__IOM\fP uint8_t SHP[12U]"
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) 
.SS "\fB__IOM\fP uint32_t SHPR[2U]"
Offset: 0x01C (R/W) System Handlers Priority Registers\&. [0] is RESERVED 
.SS "\fB__IOM\fP uint8_t SHPR[12U]"
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) 
.SS "\fB__OM\fP uint32_t STIR"
Offset: 0x200 ( /W) Software Triggered Interrupt Register 
.SS "\fB__IOM\fP uint32_t VTOR"
Offset: 0x008 (R/W) Vector Table Offset Register 

.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
