[version]
name = CONFIG_S047_70040x

[display]
nvm = NULL
controller = S1D13524
temp_mode = EXTERNAL
instruction_code_file = "/usr/lib/S1D13524/Type11_bin_instruction_code-Type11.bin"
default_vcom = 4000
default_temp = 23
default_waveform = "/mnt/data/override/waveform.wbf"

[general]
driver_board = RUDDOCK
control_system = BEAGLEBONE_WHITE
spi_port = 1
LOGICAL_SCRAMBLE_CONFIG	= 0
DISPLAY_SCRAMBLE_CONFIG	= 0

[vcom]
dac_x1				= 63		;   /* first DAC register value (25% of full scale) */
dac_y1				= 4586	;   /* corresponding first voltage in mV */
dac_x2				= 189		;   /* second DAC register value (75% of full scale) */
dac_y2				= 9800	;   /* corresponding second voltage in mV */
vgpos_mv 			= 27770	;   /* VGPOS in mV */
vgneg_mv 			=-41520	;   /* VGNEG in mV */
swing_ideal 	= 70000

[hv_hardware]
vcom_driver = NULL
vcom_config = MAX17135
hv_driver = S1D13524
hv_config = MAX17135
hv_timing = MAX17135
vcom_switch = S1D13524
TOFFSET_VGL_ON	=	0
TOFFSET_VSL_ON	=	1
TOFFSET_VSH_ON	=	2
TOFFSET_VGH_ON	=	1
TOFFSET_VGH_OFF	=	1
TOFFSET_VSH_OFF	=	0
TOFFSET_VSL_OFF	=	1
TOFFSET_VGL_OFF	=	2

[register_settings]
0x0018=0x080e
0x0300=0x01C2; frame data length bits [12:0]
0x0302=0x0001; frame sync length
0x0304=0x0404; Frame Begin/End length
0x0306=0x0320; line data length
0x0308=0x050B; line sync length
0x030a=0x1b58; line begin/end length
0x030c=0x02c8; source driver config
0x030e=0x0004; source gate driver config
0x0360=0x0006; source  driver advance timing
0x0362=0x0004; gate driver advanced timing
0x0370=0x0000; EPD panel type config
0x0372=0x00ee; gate driver GDCLK config
0x0374=0x0044; gate driver GDCLK start
0x0376=0x0018; gate driver GDOE delay
0x0378=0x0000; source driver dummy pixel count
0x037a=0x0000; dummy line count

