// Seed: 1368011220
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8
    , id_14,
    input supply1 id_9,
    input uwire id_10
    , id_15,
    input wor id_11,
    output wor id_12
);
  wire id_16;
  wand id_17 = 1;
  supply1 id_18 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    output tri1 id_14,
    output supply0 id_15
);
  always id_8 = 1'h0;
  module_0(
      id_6, id_10, id_14, id_8, id_1, id_15, id_8, id_4, id_0, id_11, id_12, id_6, id_15
  );
endmodule
