implement construct synchron program poli design tool embed reactiv system commonli use model comput employ synchron asynchron commun style form junction two implement synchron languag circuit esterel asynchron network poli implement fact propag key concept synchron construct semant asynchron nondeterminist network poli node cfsm save state local deduc fact network global propag fact result correct implement synchron inputoutput behavior program model composit thu permit implement variou level granular one cfsm per circuit gate one cfsm per circuit allow one explor variou tradeoff synchron asynchron implement b introduct purpos reduc gap two distinct model concurr fundament embed system framework synchron asynchron model applic system written esterel synchron program languag implement poli system develop uc berkeley cadenc synchron zerodelay model use circuit design synchron program languag esterel 6 lustr 12 signal 10 syncchart 2 synchron version statechart 13 see 11 global overview model bookkeep action control transmiss signal broadcast conceptu perform zero time explicit delay take time thu conceptu global clock control precis statement simultan comput exchang messag model make possibl base design determinist concurr much easier deal classic nondeterminist concurr compil optim verifi program done use power boolean comput techniqu see 5 synchron model wellsuit direct specic implement compar compact program protocol control humanmachin interfac driver glue logic case one build global clock slow enough react possibl environment input asynchron model process exchang inform messag nonzero travel time asynchron model wellsuit networkbas distribut system speci cation hardwaresoftwar codesign rel speed compon may vari work begun rst author visit cadenc berkeley laboratori august 1998 wide mani asynchron formal vari commun polici ex ampl csp process 14 commun rendezv dataaeow process 15 exchang data queue buoeer poli 3 mix synchronousasynchron model develop uc berkeley cadenc primari focu codesign global asynchron local synchron gal model synchron node call cfsm codesign finit state machin arrang asynchron network commun use nonblock 1 place buoeer synthes realtim oper system rto softwar part cfsm program concurr synchron languag esterel thu take maxim advantag synchron model node level model eoecient simul implement hardwar andor softwar notic 1place buoeer much simpler implement fifo especi hardwaresoftwar boundari howev poli network much less intrins semant safeti fifobas dataaeow kahn network 15 behavior determinist behavior must care control particular buoeer overwrit poli lead nondeterminist behavior hard analyz prove correct show behavior synchron circuit program nice implement poli network cours one implement synchron program singl cfsm node straightforward way interest distribut implement synchron behavior split asynchron commun unit without global clock practic use applic behavior natur synchron execut architectur distribut possibl heterogen physic input output link dioeerent comput unit retain synchron philosophi specifi applic benet aeexibl eoecienc cfsm network implement propos solut cfsm granular chosen part synchron program implement singl synchron cfsm make possibl partit program accord architectur constraint best synchronyasynchroni compromis author propos distribut implement synchron program asynchron network see exampl 9 8 draw much work howev implement take maxim advantag semant object deal present dioeerent trivial correct proof technic speak present poli implement construct synchron circuit 5 18 class wellbehav cyclic circuit gener usual class acycl circuit sinc esterel program translat construct circuit 4 implement handl esterel well key implement synchron program realiz conceptu zerodelay reaction input assign distribut asynchron network must done seri messag exchang implement messag cfsm event carri proven fact synchron circuit wire express valu fact exactli logic inform quanta construct semant base cfsm node gener output fact input fact accord semant deduct rule done seri comput sinc conceptu simultan fact arriv dioeerent time singl reaction program number event uniformli bound buoeer overwrit occur network although intern behavior nondeterminist overal behavior respect synchron semant origin program thu de terminist true independ schedul employ rto addit execut success synchron reaction pipelin final implement take full advantag mathemat properti construct semant particular composition properti make possibl arbitrarili group elementari circuit gate cfsm node allow level granular one singl cfsm program one extrem one cfsm per individu gate clearli mani applic use synchron formal spec icat level make sens case result directli applic nevertheless think show appar distanc synchroni control asyn ijyxfigur 1 circuit c 1 chroni reduc hope technolog present serv basi futur mixedmod languag develop start section 2 present logic semant electr view construct circuit section 3 brieaey present poli cfsm network model comput implement construct circuit model present section 4 discuss possibl applic synchronyasynchroni tradeoo section 5 conclud section 6 construct circuit construct circuit iwellbehavedj possibl cyclic circuit gener class acycl circuit acycl circuit view two dioeerent way ffl boolean equat system dene boolean function associ output valu assign input valu assign ffl electr devic made wire gate propag voltag certain delay input kept electr stabl long enough one two binari voltag say 0v 3v output stabil one binari voltag relat boolean electr approach easi acycl circuit output electr stabil take voltag correspond result boolean inputoutput function construct circuit exactli characterist even presenc cycl 21 behavior cyclic circuit circuit input output intern wire latter also call local variabl exampl use letter j input xy output local make precis output necessari output local variabl dene equat express built use variabl oper negat conjunct disjunct simplic assum express e either variabl negat variabl singl nari oper appli variabl negat variabl circuit put form ad enough auxiliari variabl circuit also consid network gate pictur figur 1 wire singl sourc multipl target gate correspond oper run exampl shall consid follow circuit c 1 output x ae notic c 1 cyclic appear equat x convers 211 circuit boolean equat boolean view tri solv circuit equat use boolean valu 0 1 input assign associ 0 1 input variabl input assign complet associ valu input variabl complet assign boolean solut circuit assign valu 0 1 variabl satis equat acycl circuit exactli one boolean solut complet input assign cyclic circuit may zero one sever solut given complet input assign exampl consid case input one output x solut uniqu solut two solut uniqu solut solut equat reduc two solut 212 circuit electr devic electr view one prefer use graphic present vocabulari wire associ variabl carri two dioeerent voltag also call 0 1 simplic logic gate implement boolean oper wire gate propag delay shall accur delay technic delay model refer upbound inerti delay model describ 7 17 complet input assign realiz keep input wire stabl time appropri voltag voltag propag circuit wire accord law electr properti interest wire voltag stabil bound time noninput wire assum initi unstabl output acycl circuit alway stabil output cyclic circuit may may stabi lize exampl output stabil 0 1 output remain unstabl wire stabil valu alway satisfi equat stabil may depend delay exampl hamlet circuit 1 dene output x stabil 1 delay stabil other see 5 stabil may also depend input assign c 1 output stabil right boolean valu unless behavior delaydepend stabil delay 22 construct boolean logic notic perfect match boolean electr solut lost cyclic circuit hamlet boolean output function wellden yield electr stabil may occur hamlet uniqu boolean solut 1 happen solut 0 find solut involv propag noncaus inform done nonsoothsay electron wire fortun boolean logic weaken construct boolean logic solut hamlet reject therebi render boolean electr result solut exist construct boolean logic precis model electr behavior 221 fact proof construct boolean logic deal fact proof fact form e boolean express input fact 0 1 input variabl input assign set input fact fact deduc fact deduct rule deduct rule type gate one rule handl equat rule conjunct oper 1 think x land rand band fact horizont bar premis fact bar conclus rule band read follow fact 1 rule orgat dual rule negat notic x behav x classic boolean logic rule circuit equat b either 0 1 proof sequenc fact start fact input assign fact deduc previou fact use rule follow consist lemma show sound proof system easili shown induct length proof lemma 1 exist proof fact 1 proof 222 proof exampl give proof exampl c 1 present annot proof form write step deduc fact premis appli deduct rule annot proof complet input assign 0 1 land 2 5 band dual proof 1 land 2 5 band notic deduct order x rst next p 01 revers order rst x next p 10 main dioeerenc acycl construct circuit acycl circuit one nd dataindepend variabl order valid input assign construct circuit order exist input assign may datadepend 223 exampl nonprov circuit circuit reject output proof reason way start proof notic exist nonexist boolean solut relev circuit exampl two boolean solut 1 howev verifi either solut one would rst make assumpt solut verifi valid assumpt construct proof must propag fact allow make assumpt construct boolean logic reject hamlet circuit output fact proven way start proof without make assumpt law exclud middl x hold construct logic unless x alreadi prove 0 1 224 output proof complet proof output proof proof prove fact output variabl complet proof proof prove fact variabl circuit output construct wrt complet input assign output proof start fact circuit complet construct wrt complet proof start fact dioeerenc fact need intermedi variabl output proof variabl need prove output fact even allow fact variabl prove consid exampl x output fact prove circuit output construct complet construct input assign although output construct seem gener shall deal complet construc tive sequel sinc much easier handl complet construct also requir semant esterel 4 225 construct logic match delay independ construct boolean logic exactli repres delay independ given complet input signment circuit electr stabil output wire resp wire gate wire delay output construct resp complet construct fundament result shown 18 17 use techniqu origin develop asynchron circuit analysi 7 notic given fact sever proof delay assign actual select proof consid output two proof 0 rst one deduc second one deduc fact deduc electr speak rst proof occur propag xs gate second proof occur long delay input wire long enough propag xs gate 0 23 scott fixpoint semant classic model boolean logic binari variabl take valu 1g construct boolean logic natur ternari semant model 231 ternari model ternari domain 1g unden valu read bottom repres absenc nonprov inform domain partial order scott inform order total valu 0 1 incompar 2 tupl partial order componentwis x ioe x k k k function requir monoton must fx fy b n composit monoton function monoton function partial order f g 232 fixpoint theorem key result scott semant xpoint theorem state simpl case monoton let xpoint f element x b n x theorem state f least xpoint lfpf nite limit increas sequenc function lfp associ least xpoint lfpf f monoton 233 basic ternari oper boolean oper extend follow ternari logic choic negat must monoton dene choos parallel extens least monoton function close correspond electr gate behavior proof rule extens disjunct dual possibl extens strict extens 0 left sequenti extens symmetr right sequenti extens denabl parallel extens construct logic hint express xx valu 1 x denedse 16 1 complet discuss extens interest note parallel extens dene sequenti languag c requir parallel interpret mechan henc name 234 circuit fixpoint oper circuit input vector variabl vector x dene equat form kth compon f given righthandsid equat x k given input assign let us write f b n call solut circuit wrt least xpoint lfpf f exampl circuit c 1 least xpoint input 0 least xpoint next theorem show construct deduc fact exactli correspond xpoint solut theorem 1 given circuit c dene function f input assign fact construct provabl xcompon least xpoint f valu b unfortun author use f0 mean thing proof standard left reader use induct term size proof length notic theorem requir input assign complet also valid input fact input use deduct conclud theori construct circuit electr stabil delayindepend way provabl construct boolean logic non valu least xpoint 24 algorithm circuit construct algorithm detect whether circuit construct given input assign complet input assign present lineartim algorithm work one complet input assign use esterel v5 compil interpret mode option algorithm check construct input input class much complex bddbase algorithm use esterel v5 compil option causal present 18 17 19 consid 241 interpret algorithm run data structur algorithm compos two set fact call todo array pred integ valu index noninput variabl name todo set initi contain input fact done set initi empti array entri predx initi number predecessor x number variabl occurr denit equat x also call fanin number electr present algorithm success take fact todo put done propag construct consequ may add new fact todo decrement predecessor count propag consequ fact work follow ffl variabl refer v denit decrement predecessor count accord number occurr v denit immedi determin fact ad todo occur dene conjunct v appear posit case disjunct v appear neg case symmetr 1 fact propag rule correspond deduct rule land rand possibl combin not0 not1 ffl predecessor count variabl w fall 0 valu w yet determin new fact ad todo c ident denit oper w ie 1 0 correspond rule band 242 execut exampl input 0 start follow state remov 0 todo put done decrement predecessor count x immedi impli add fact todo process 1 consequ number predecessor decrement sinc determin process fact directli determin valu exhaust predecessor list deduc valu 1 sinc empti conjunct add fact todo comput fact need howev use perform last step bring us back nice clean state process put fact done decrement xs predecessor count sinc build proof result algorithm depend order pick fact todo input 0 run output valu comput faster cleanup longer nonconstruct input rapidli reach deadlock remain fact todo yet fact establish x predecessor count posit follow result show algorithm correct complet theorem 2 let c circuit n variabl complet input assign circuit output construct wrt algorithm start comput fact output variabl circuit complet construct wrt algorithm termin predecessor count 0 complet construct circuit algorithm alway take number step sum fanin count 3 poli cfsm model recal goal implement synchron circuit within poli system poli 3 softwar tool develop uc berkeley synthesi controldomin reactiv system target mix hardwaresoftwar implement primari featur poli underli cfsm model comput within model implement synchron circuit 31 overview model comput consist network commun codesign finit state machin cfsm commun style call gal global asynchron local syn chronou node level cfsm synchron semant run cfsm read input comput write output instantan network level cfsm commun asynchron commun done via data transmiss buoeer assumpt made rel delay comput perform cfsm delay data transmiss 32 cfsm commun cfsm set input output cfsm connect net net associ output one cfsm input cfsm inform transmit cfsm compos statu valu store 1place commun buoeer net one associ valu buoeer multipl statu buoeer one attach cfsm input thu cfsm local copi statu input valu store share buoeer cfsm input buoeer compos local statu buoeer share valu buoeer 3 statu buoeer store either 1 0 repres presenc absenc valid data valu buoeer cfsm input assign set valu store input buoeer cfsm equival circuit input assign given section 211 cfsm input assign may complet partial captur input assign correspond status valu actual read buoeer cfsm run 33 cfsm comput cfsm comput call cfsm execut cfsm run cfsm execut read input make comput write output reset consum input input read cfsm atom read reset statu buoeer simultan read statu buoeer set 0 readi arriv new input 4 subsequ read valu present input determin captur input assign comput cfsm use captur input assign make comput comput output next state base valu given state transit tabl comput done synchron mean cfsm react precis captur input assign regardless whether input chang cfsm comput output write output cfsm write valu buoeer subsequ atom set statu buoeer associ cfsm input 5 cfsmevent consist output emit data correspond input statu buoeer set 1 34 cfsm network comput network comput call network execut network run correspond sever cfsm execut cfsm network associ schedul schedul continu read current input assign determin cfsm runnabl choos order 3 note 3 word event use statu alon statusvalu pair poli cfsm may empti execut mean react current input case current input save input receiv cfsm determin empti reaction ad input assign restor thu read next run use featur 5 atom read write expens sinc requir implement guarante action happen simultan decis made poli make statu buoeer read write atom valuebuo read write atom read write short bit string implement eoecient guarante certain desir behavior properti system run 6 cfsm runnabl least one input statu buoeer set 1 cfsm run schedul sometim runnabl typic input assign given network schedul run cfsm accord schedul chang commun buoeer call complet network execut time eoeectiv pass control return schedul thu instantan commun cfsm modul possibl implement construct circuit cfsm network section explain realiz synchron behavior circuit cfsm network facilit exposit restrict extrem case one cfsm per gate realist level granular handl section 5 section 24 present algorithm comput behavior circuit given circuit input assign essenti ingredi set todo fact propag set done establish fact predecessor counter variabl basic idea cfsm network implement present distribut similar algorithm network cfsm associ cfsm circuit gate equat start studi reaction singl input assign present variou way chain reaction handl circuit input assign sequenc obtain cyclic behavior characterist synchron system 41 fact propag cfsm network implement gate cfsm read write fact encod poli cfsmevent sent one gate fanout arriv fact gate make gate runnabl run provabl output fact fact receiv far gate cfsm output fact propag gate directli perform underli poli schedul cfsmevent broadcast mechan poli execut schedul thu precis proof fact propag order fact arriv sequenti gate cfsm therefor combin circuit gate must implement sequenti cfsm rememb fact receiv far sequenti state gate cfsm encod number predecessor interpret algorithm section 24 42 basic gate cfsm eas exposit write gate cfsm esterel make gate specic aeexibl use next section preliminari knowledg esterel requir handl run exampl suoec describ andnot gate gate similar esterel program andnot follow interfac modul andnot b c esterel signal type boolean valu call true fals esterel signal like poli buoeer addit notat event booleanvalu signal two compon binari presenc statu compon also written take valu present absent valu compon type boolean written choos encod fact present valu true resp 6 poli schedul automat synthes paramet type schedul algorithm given user fals 7 notic use two piec inform statu valu repres fact ie stabl valu wire present statu compon indic stabil ie fact propag point valu compon repres boolean valu fact like poli captur input assign esterel input assign dene presenc statu input signal valu present signal instanc andnot atruebfals esterel input assign present valu true b present valu fals encod fact input assign present valu fals b absent encod fact like cfsm esterel program repeatedli react extern provid input assign gener output assign process input assign also call reaction instant poli run esterel cfsm trigger exactli one reaction esterel program input assign unlik poli commun esterel instantan signal emit statement instantan receiv statement listen similarli control propag instantan exampl sequenc p q q immedi start p termin statement break aeow control explicit delay iawait sj wait next occurr signal final esterel signal presenc statu memor reaction reaction valu valu esterel express reaction absent one previou reaction notic valu signal may chang signal present rst attempt write esterel bodi andnot await emit cfals end b emit cfals end b emit ctrue end program read follow first start two parallel thread rst thread wait presenc second thread wait presenc b rst input assign present b present empti assign neither b present would leav program state assign permit esterel never gener poli schedul absent rst thread continu wait present rst thread immedi check valu immedi output cfals fals thu mimick land deduct rule thread termin immedi either case second thread behav symmetr check truth b emit cfals b present thread evolv simultan esterel parallel construct termin immedi branch termi nate therefor parallel statement termin exactli b receiv either simultan success input assign instant ctrue emit possibl memor valu b respect true fals mimick band deduct rule negat second argument 421 avoid doubl output gate cfsm almost work quit sinc cfals emit twice possibl dioeerent instant fals b true gate output c correct problem use auxiliari boolean signal caux 7 equival encod consid one exampl use pair pure signal variabl one presenc one valu encod use make clear dioeerenc avail valu sd figur 2 partial state transit graph modul andnot signal caux combin boolean await emit cauxfals end b emit cauxfals end b emit cauxtru end await caux emit ccaux signal rst branch outermost parallel behav emit caux instead c second branch wait caux emit c valu immedi termin caux emit twice success rst branch second emiss simpli unus sinc iawait cauxj statement alreadi termin icombin boolean andj declar smoothli handl simultan doubl emiss also call collis exampl collis occur afals btrue occur simultan case iemit cfalsej statement simultan execut combin declar speci result valu caux conjunct separ emit valu could well use disjunct fals valu combin 422 gate cfsm state graph gate cfsm state transit graph stg partial shown figur 2 transit shown case receiv b case b arriv rst b arriv simultan similar pictur partial stg shown help visual sequenti state travers familiar syntax practic input mechan reactiv modul compar esterel languag exampl modul wait n signal concurr 2 n state esterel descript size n note also c aux signal shown output list visual purpos intern signal seen modul 423 gate cfsm execut exampl becom familiar esterel semant let us run andnot program two dioeerent input assign sequenc start state 0 wait input b intern caux pictur underlin activ await statement signal caux combin boolean await emit cauxfals end b emit cauxfals end b emit cauxtru end await caux emit ccaux signal assum rst gate input assign atru b absent iawait aj termin execut test inot aj sinc test fail rst parallel branch termin without emit caux reach state 1 continu wait b caux signal caux combin boolean await emit cauxfals end b emit cauxfals end b emit cauxtru end await caux emit ccaux signal input bfals execut b test also fail sinc second parallel branch termin parallel statement termin immedi execut ia bj test succe emit cauxtru make iawait cauxj statement instantan termin output ctrue emit sinc reach dead state signal await assum rst gate input assign afals b absent start 0 execut rst test succe emit cauxfals iawait cauxj statement immedi termin cfals emit continu wait b follow signal caux combin boolean await emit cauxfals end b emit cauxfals end b emit cauxtru end await caux emit ccaux signal b occur later input assign iawait bj statement termin program reach dead state b true emiss cauxfals perform unus last step wait b mimic last cleanup step propag algorithm section 24 essenti chain cycl section 44 b occur togeth rst input assign andnot immedi emit c appropri valu transit directli state 0 dead state notic number predecessor wait algorithm section 24 exactli number underlin statement among iawait aj await bj schedul figur 3 cfsm network circuit c 1 43 perform singl reaction network gate given circuit c cfsm network c obtain creat input buoeer input signal c output buoeer output signal gate cfsm equat c gate cfsm output broadcast gate cfsm use speci circuit equat run network given circuit input assign suoec put input valu dene network input buoeer gate cfsm directli connect input becom runnabl soon gate comput result put output buoeer result valu automat transfer fanout cfsm input buoeer network cfsm becom runnabl 431 execut exampl consid network c 1 pictur figur 3 cfsm x call cx cy rectangular buoeer 1place buoeer use commun cfsmevent modul note two inform storag mechan work execut circuit 1 cfsmgate implement esterel modul intern store signal receiv thu still wait use implicit state 2 cfsmnetwork implement poli store copi cfsmevent one fanout event use 1place buoeer consid input assign 0 rst put fals buoeer true js buoeer cfsm cx cy becom runnabl assum cx run rst captur partial input assign afals b absent encod 0 cx cfsm output cfals encod goe state 1 fals event made visibl cy b input buoeer time ffl assum rst cy run arriv cx output cy captur partial input assign atru b absent encod fact 1 cy cfsm emit output continu wait b input state 2 xs fals valu written cy b input buoeer cy made runnabl run captur input assign absent bfals emit ctrue encod 1 goe dead state ffl assum instead cx fals output written cy input buoeer b cy run cy later run captur complet input assign atruebfals encod fact emit ctrue goe directli dead state cy emit output ctrue true valu written cx input buoeer b cx made runnabl cx run input assign btrue absent encod goe dead state 432 correct cfsm implement cfsm network comput proof way interpret algorithm section 24 dynam concurr schedul fact propag build new fact equival gener cfsmevent propag fact equival broadcast cfsmevent fanout run fanout cfsm exactli network automat provid follow theorem summar result theorem 3 let c circuit let n number output local variabl fanout let f number variabl occurr righthandsid cs equat fanin let circuit input assign run network associ c initi follow hold 1 number creat cfsmevent bound n number cfsm run bound f buoeer overwrit occur 2 complet network execut sequenc exactli n cfsmevent creat implement circuit complet construct wrt output gate cfsm gener event encod output valu c wrt complet execut sequenc give result independ schedul gate cfsm termin dead state cfsmevent process 3 complet run less n cfsmevent creat true run c complet construct wrt output construct circuit handl slight modic result loos nice fact gate cfsm termin dead state use chain reaction demonstr next section 44 chain reaction synchron circuit program meant use sequenti user rto provid sequenc input assign read sequenc output assign poli implement user altern write circuit input assign network input buoeer read comput circuit output assign network output buoeer sinc poli use 1place buoeer commun must make sure buoeer overwrit occur network particular let user overwrit input buoeer valu complet process gate connect four possibl userlevel protocol ffl wait given amount time techniqu use singleclock electr circuit sinc number oper perform uniformli bound underli machineri cpu network etc predict perform figur 4 circuit c 1 guarante reaction complet maxim predict time buoeer overwrit occur solut often use cycledbas control system implement softwar programm logic control plc protocol realiz implement addit perform estim order comput frequenc new input fed synchron circuit ffl comput return termin signal circuit complet construct wrt input know comput nish gate cfsm read input ie network process given number cfsmevent either modifi schedul report complet user build explicit termin signal gate output separ cfsmevent process input cfsmevent gather auxiliari gate gener termin event user input arriv central solut spirit distribut system ffl implement local aeow control protocol gate cfsm much natur solut distribut set make possibl pipelin execut input user may enter new valu soon aeowcontrol protocol say without wait reaction complet protocol must ensur input conceptu synchron cycl never interfer valu cycl ffl queue input event solut use 9 8 impli user alway write new input never block implement aeow control problem simpli push insid network sinc cfsm commun use queue present aeowcontrol protocol support pipelin reaction remain global wellord requir synchron model nth valu input process conceptu synchron cycl nth valu input j howev pipelin intern network cfsm schedul cfsmevent gener occur intric order make gate reusabl suoec emb bodi esterel iloopendj innit loop instead go dead state gate cfsm return initi state much easier handl complet proof deal gener output proof add complic gate reset mechan reset automat perform complet proof thank aeexibl esterel code protocol requir slight modic basic gate code addit new modul correspond cfsm network shown figur 4 consid output x cfsm read exampl two cfsm n p x n resp p associ signal xfreen resp xfreep written n resp p x associ signal xfreem read written auxiliari modul xcfsm consum xfreen xfreep write xfreem xfreen xfreep receiv valu buoeer figur 4 signal use poli actual inform determin signal x free written contain implicit state xcfsm new modul written follow modul xcfsm input xfreen xfreep output xfreem loop await xfreen await xfreep emit xfreem loop modul similarli network input broadcast n p gener network output buoeer ifre lled auxiliari cfsm read ifreen ifreep network output network input buoeer ofre lled user readi accept new valu requir write x output xfreem hold 0 consum valu requir n resp p write 0 xfreen resp xfreep read local copi input x andnot cfsm modi follow modul andnot output afre bfree input cfree loop signal caux combin boolean await emit afre emit cauxfals end emit bfree b emit cauxfals end b emit cauxtru end await caux await cfree emit ccaux signal loop output c emit last caux cfree receiv gate cfsm instanti node afre bfree cfree buoeer must appropri renam afreem bfreem cfreem avoid name clash aeowcontrol mechan act two way first prevent buoeer overwrit second make pipelin possibl given circuit input assign n cycl n new valu circuit input cycl written network input buoeer soon ifre full therefor necessari wait global end cycl local start new one last technic problem solv assum andnot gate cfsm start circuit cycl n assum gate cfsm receiv input event say afals b absent gate send back afre gate receiv two input ffl b input event hold bs valu cycl n input process normal sinc gate cfsm current process cycl n ffl outoford input event hold valu cycl n 1 process input defer b process current poli network model cfsm made runnabl soon receiv input event therefor gate made runnabl input cycl still process cycl n point gate either intern memor valu rewrit buoeer leav case afre aeow control buoeer empti nish cycl n solut expens somewhat ugli suggest slight modic poli schedul polici cfsm tell schedul input buoeer current interest schedul make cfsm runnabl none buoeer hold event cfsm run captur input assign contain event buoeer cfsm explicitli wait leav rest input buoeer exampl gate cfsm tell schedul wait b new valu come cfsm made runnabl b occur gate made runnabl run input b gate process b tell schedul wait b sinc alreadi gate immedi made runnabl nal version gate cfsm involv auxiliari wait signal sent schedul implement mechan modul andnot output afre bfree output await bwait input cfree output cfreewait loop signal caux combin boolean abort sustain await emit afre emit cauxfals end abort sustain bwait b emit bfree b emit cauxfals end b emit cauxtru end await caux abort sustain cfreewait cfree emit ccaux signal loop iawait aj statement becom iabort sustain await aj isustain awaitj statement emit await clock cycl iabort p aj abort bodi p right away occur execut p abort time therefor await emit receiv instant exclud 5 mix synchronousasynchron implement two dioeerent level granular implement esterel program poli compil program singl cfsm node build separ cfsm gate program circuit rst support distribut second clearli ineoeci associ overhead unaccept larg program sinc involv schedul individu gate cfsm multipl time brieaey explain deal mani implement choic dioeer ent level granular use composit increment charact construct semant retain full synchron semant program trade ooe synchroni asynchroni implement idea one move larger granular implement partit set gate gate cluster g 1 cluster g k group gate singl cfsm cluster connect poli network partit arbitrari chosen match local perform constraint fact process synchron asynchron proof deriv synchron construct semant particular synchron fact process done within cluster use algorithm section 24 singl cfsm one comput cfsm asynchron fact process done across network thu cfsm fact synchron asynchron process eg output gate g 1 input anoth gate g 0in cluster g 1 g 2 anoth cluster g 2 make possibl abil central distribut algorithm deal partial deduct given partial input assign algorithm gener fact deduc new fact ad algorithm increment deduc consequ therefor matter whether fact handl synchron gate cluster asynchron poli cluster network consid exampl follow circuit c 2 obtain ad output z c 1 consid rst cluster g fzg assum receiv fact deduc output fact g 2 make local transit reach state 1 wait also intern rememb local state lost predecessor thu synchron propag cluster asynchron propag z cluster anoth call cfsm receiv send fact g 2 output input sequenc consid cluster g g receiv instantan gener fact determin synchron fact asynchron propag g 2 network g 2 cfsm transit state wait j occur cfsm output fact propag g 1 cfsm goe back initi state optim solut problem determin set cluster beyond scope paper number cluster algorithm exist literatur design may enter partit fashion lead natur cluster well case cluster accord sourc code modul structur obviou candid cluster heurist well cluster accord frequenc use signal like clock lu tre simpli point algorithm semant behind permit level granular individu gate implement separ cfsm entir synchron program implement singl cfsm thu tradeoo synchron asynchron implement synchron program fulli explor 6 conclus futur work describ method implement synchron esterel program circuit global asynchron local synchron gal poli network method base fact propag algorithm directli implement construct semant synchron program develop aeowcontrol techniqu automat ensur poli buoeer overwritten make pipelin possibl initi associ poli cfsm circuit gate unrealist practic howev method fulli composit fact propag perform either synchron node asynchron node make possibl cluster gate bigger synchron node explor tradeoo synchron asynchron implement simplic dealt pure fragment esterel signal carri valu extens full valuepass esterel construct rais particular dioeculti complet implement current develop r domain lambdacalculi construct semant esterel foundat esterel esterel synchron program languag design asynchron circuit distribut automata asynchron network processor distribut reactiv system program realtim applic signal synchron program reactiv system synchron dataaeow program languag lustr visual approach complex system commun sequenti process semant simpl languag parallel program lcf program languag formal analysi cyclic circuit construct analysi cyclic circuit analys construct et optimis tr commun sequenti process statechart visual formal complex system esterel synchron program languag formal verif embed system base cfsm network hardwaresoftwar codesign embed system domain lambdacalculi foundat esterel synchron program reactiv system construct analysi cyclic circuit formal analysi synchron circuit ctr gerald lttgen michael mendler intuition behind statechart step acm transact comput logic tocl v3 n1 p141 januari 2002 mohammad reza mousavi paul le guernic jeanpierr talpin sandeep kumar shukla twan basten model valid global asynchron design synchron framework proceed confer design autom test europ p10384 februari 1620 2004 stephen edward olivi tardieu shim determinist model heterogen embed system proceed 5th acm intern confer embed softwar septemb 1822 2005 jersey citi nj usa stephen edward edward lee semant execut synchron blockdiagram languag scienc comput program v48 n1 p2142 juli