/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_4z | celloutsig_0_5z[3]);
  assign celloutsig_1_14z = ~(celloutsig_1_10z[6] | celloutsig_1_11z);
  assign celloutsig_1_16z = ~celloutsig_1_14z;
  assign celloutsig_1_5z = celloutsig_1_3z[15] ^ celloutsig_1_2z;
  assign celloutsig_1_18z = ~(celloutsig_1_16z ^ celloutsig_1_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_8z[1]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_0z[4:1];
  assign celloutsig_1_6z = in_data[185:183] == { in_data[164], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[16:13] > celloutsig_0_0z[5:2];
  assign celloutsig_1_2z = { in_data[129:128], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[102:100], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[190:182] > { in_data[159:154], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[31:10] % { 1'h1, celloutsig_0_0z[9:0], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[189:186], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[3:2], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z } % { 1'h1, celloutsig_1_8z[2:1], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_3z = in_data[188:172] * { in_data[145:130], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[173:167] !== in_data[147:141];
  assign celloutsig_0_0z = ~ in_data[58:48];
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_10z[8:7], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ { in_data[173:169], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[14:8] >> { _00_[3:1], _00_ };
  assign celloutsig_1_9z = { celloutsig_1_3z[1], celloutsig_1_5z, celloutsig_1_2z } >> { celloutsig_1_3z[6:5], celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
