<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="GBRAINS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543449995" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543449995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543449995" xil_pn:in_ck="-5820825324984961474" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543449995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="Barrel_Shifter.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU_Test.v"/>
      <outfile xil_pn:name="DATA_MEMORY.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="FLOATINGPOINT_DATAPATH.v"/>
      <outfile xil_pn:name="FPALU_64.v"/>
      <outfile xil_pn:name="INTEGER_DATAPATH.v"/>
      <outfile xil_pn:name="IO_Module.v"/>
      <outfile xil_pn:name="Instruction_Unit.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="REGFILE32.v"/>
      <outfile xil_pn:name="REGFILE64.v"/>
      <outfile xil_pn:name="VALU_64.v"/>
      <outfile xil_pn:name="VECTOR_DATAPATH.v"/>
      <outfile xil_pn:name="VREGFILE64.v"/>
    </transform>
    <transform xil_pn:end_ts="1543450000" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="327424138657900318" xil_pn:start_ts="1543450000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543450000" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7395194637154202052" xil_pn:start_ts="1543450000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543450000" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7745895883214956766" xil_pn:start_ts="1543450000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543450000" xil_pn:in_ck="-5820825324984961474" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543450000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="Barrel_Shifter.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU_Test.v"/>
      <outfile xil_pn:name="DATA_MEMORY.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="FLOATINGPOINT_DATAPATH.v"/>
      <outfile xil_pn:name="FPALU_64.v"/>
      <outfile xil_pn:name="INTEGER_DATAPATH.v"/>
      <outfile xil_pn:name="IO_Module.v"/>
      <outfile xil_pn:name="Instruction_Unit.v"/>
      <outfile xil_pn:name="MCU.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="PROGRAM_COUNTER.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="REGFILE32.v"/>
      <outfile xil_pn:name="REGFILE64.v"/>
      <outfile xil_pn:name="VALU_64.v"/>
      <outfile xil_pn:name="VECTOR_DATAPATH.v"/>
      <outfile xil_pn:name="VREGFILE64.v"/>
    </transform>
    <transform xil_pn:end_ts="1543450005" xil_pn:in_ck="-5820825324984961474" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6694647454772171221" xil_pn:start_ts="1543450000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Test_beh.prj"/>
      <outfile xil_pn:name="CPU_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543450566" xil_pn:in_ck="-6484476464260888394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-704850315752042354" xil_pn:start_ts="1543450566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
