# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:46 on Mar 10,2023
# vlog -reportprogress 300 ./DE1_SoC.sv ./LEDDriver.sv ./clock_divider.sv ./counter.sv ./light_cursor.sv ./light_green.sv ./light_red.sv ./p_input.sv ./user_in.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# -- Compiling module clock_divider
# -- Compiling module counter
# -- Compiling module light_cursor
# -- Compiling module light_green
# -- Compiling module light_red
# -- Compiling module p_input
# ** Warning: ./user_in.sv(1): (vlog-2275) 'p_input' already exists and will be overwritten.
# -- Compiling module p_input
# -- Compiling module p_input_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# 	p_input_testbench
# End time: 09:51:46 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 09:51:46 on Mar 10,2023
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.LEDDriver
# Loading work.p_input
# Loading work.counter
# Loading work.light_cursor
# Loading work.light_green
# Loading work.light_red
# ** Error: Cannot open macro file: DE1_SoC_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: DE1_SoC_wave.do
#     while executing
# "do DE1_SoC_wave.do"
add wave -position end  sim:/DE1_SoC_testbench/KEY
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jacob  Hostname: DESKTOP-HTHCCUC  ProcessID: 16964
#           Attempting to use alternate WLF file "./wlftrnntw3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrnntw3
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/SW[9]
add wave -position end  sim:/DE1_SoC_testbench/SW[8]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/dut/RedPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/GrnPixels
run -all
# ** Note: $stop    : ./DE1_SoC.sv(167)
#    Time: 7950 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 167
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Akash Shetty/Downloads/Lab_final/lab_final/DE1_SoC_wave.do}
# End time: 18:30:34 on Mar 10,2023, Elapsed time: 8:38:48
# Errors: 3, Warnings: 2
