$date
	Sat May 20 19:44:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module JEFF_74x377_TB $end
$var wire 1 ! Q7 $end
$var wire 1 " Q6 $end
$var wire 1 # Q5 $end
$var wire 1 $ Q4 $end
$var wire 1 % Q3 $end
$var wire 1 & Q2 $end
$var wire 1 ' Q1 $end
$var wire 1 ( Q0 $end
$var parameter 32 ) CLKPERIOD $end
$var reg 1 * CLK $end
$var reg 256 + COMMENT [255:0] $end
$var reg 1 , D0 $end
$var reg 1 - D1 $end
$var reg 1 . D2 $end
$var reg 1 / D3 $end
$var reg 1 0 D4 $end
$var reg 1 1 D5 $end
$var reg 1 2 D6 $end
$var reg 1 3 D7 $end
$var reg 1 4 EN_BAR $end
$var reg 32 5 ERRORS [31:0] $end
$var reg 1 6 Q0EXP $end
$var reg 1 7 Q1EXP $end
$var reg 1 8 Q2EXP $end
$var reg 1 9 Q3EXP $end
$var reg 1 : Q4EXP $end
$var reg 1 ; Q5EXP $end
$var reg 1 < Q6EXP $end
$var reg 1 = Q7EXP $end
$var reg 32 > VECTORCOUNT [31:0] $end
$var integer 32 ? COUNT [31:0] $end
$var integer 32 @ FD [31:0] $end
$scope module UUT_jeff_74x377_structural $end
$var wire 1 A NOTHING $end
$var wire 1 * clk $end
$var wire 1 , d0 $end
$var wire 1 - d1 $end
$var wire 1 . d2 $end
$var wire 1 / d3 $end
$var wire 1 0 d4 $end
$var wire 1 1 d5 $end
$var wire 1 2 d6 $end
$var wire 1 3 d7 $end
$var wire 1 B en $end
$var wire 1 4 en_bar $end
$var wire 1 C from_d0 $end
$var wire 1 D from_d1 $end
$var wire 1 E from_d2 $end
$var wire 1 F from_d3 $end
$var wire 1 G from_d4 $end
$var wire 1 H from_d5 $end
$var wire 1 I from_d6 $end
$var wire 1 J from_d7 $end
$var wire 1 K high $end
$var wire 1 ! q7 $end
$var wire 1 " q6 $end
$var wire 1 # q5 $end
$var wire 1 $ q4 $end
$var wire 1 % q3 $end
$var wire 1 & q2 $end
$var wire 1 ' q1 $end
$var wire 1 ( q0 $end
$scope module DFF0 $end
$var wire 1 * clk $end
$var wire 1 C d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 ( q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 * clk $end
$var wire 1 D d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 ' q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 * clk $end
$var wire 1 E d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 & q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 * clk $end
$var wire 1 F d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 % q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 * clk $end
$var wire 1 G d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 $ q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 * clk $end
$var wire 1 H d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 # q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 * clk $end
$var wire 1 I d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 " q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 * clk $end
$var wire 1 J d $end
$var wire 1 K en $end
$var wire 1 A qbar $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 )
$end
#0
$dumpvars
1K
xJ
xI
xH
xG
xF
xE
xD
xC
0B
xA
b10000000000000000000000000000011 @
b10010 ?
b1 >
x=
x<
x;
x:
x9
x8
x7
x6
b0 5
14
x3
x2
x1
x0
x/
x.
x-
x,
b1001001010011100100100101010100 +
0*
x(
x'
x&
x%
x$
x#
x"
x!
$end
#100
1*
#200
0*
#250
b10 >
b101101 +
#300
1*
#400
0*
#450
1J
1I
1H
1G
0F
0E
0D
0C
1B
b11 >
06
07
08
09
1:
1;
1<
1=
0,
0-
0.
0/
10
11
12
13
04
b10001010100111001000001010000100100110001000101 +
#500
1!
1"
1#
1$
0%
0&
0'
0(
1*
#600
0*
#650
1C
1D
1E
1F
0G
0H
0I
0J
b100 >
16
17
18
19
0:
0;
0<
0=
1,
1-
1.
1/
00
01
02
03
#700
xA
1(
1'
1&
1%
0$
0#
0"
0!
1*
#800
0*
#850
0C
0E
1H
1J
b101 >
06
08
1;
1=
0,
0.
11
13
#900
1!
1#
0&
0(
1*
#1000
0*
#1050
0B
b110 >
x,
x-
x.
x/
x0
x1
x2
x3
14
b101101 +
#1100
1*
#1200
0*
#1250
b111 >
#1300
1*
#1400
0*
#1450
1G
1I
0F
0D
1B
b1000 >
07
09
1:
1<
0,
0-
0.
0/
10
11
12
13
04
b10001010100111001000001010000100100110001000101 +
#1500
0'
0%
1$
1"
1*
#1600
0*
#1650
b1001 >
b0 ?
#1700
1*
#1800
0*
#1850
b11111111111111111111111111111111 ?
