#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Apr 08 02:37:07 2017
# Process ID: 7800
# Current directory: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6212 C:\Users\Keon\Dropbox\Senior_Design_3\Senior_Design_Test\Senior_Design_Test_3.xpr
# Log file: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/vivado.log
# Journal file: C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Keon/Dropbox/Senior_Design_Test_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.4/data/ip'.
save_project_as Senior_Design_Test C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test -force
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:22 ; elapsed = 01:13:51 . Memory (MB): peak = 935.941 ; gain = 725.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'input_gen' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:26' bound to instance 'u_input_gen' of component 'input_gen' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_gen' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter initial_time_lag bound to: 3 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter division_factor bound to: 50000000 - type: integer 
	Parameter relative_input_gen_slow_down_rate bound to: 3 - type: integer 
	Parameter relative_read_en_division_factor bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider__parameterized0' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider__parameterized0' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_pulsegenerator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_pulsegenerator' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:107]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'input_gen' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:136]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:82]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:147]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (5#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:163]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (7#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:23 ; elapsed = 01:13:52 . Memory (MB): peak = 965.055 ; gain = 754.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:23 ; elapsed = 01:13:52 . Memory (MB): peak = 965.055 ; gain = 754.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:30 ; elapsed = 01:13:57 . Memory (MB): peak = 1256.801 ; gain = 1046.051
24 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.801 ; gain = 367.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:53 ; elapsed = 01:16:48 . Memory (MB): peak = 1305.699 ; gain = 1094.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'u_input_gen' of component 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:110]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:136]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:82]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:147]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:163]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:54 ; elapsed = 01:16:48 . Memory (MB): peak = 1305.699 ; gain = 1094.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:54 ; elapsed = 01:16:49 . Memory (MB): peak = 1305.699 ; gain = 1094.949
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.121 ; gain = 33.422
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:06 ; elapsed = 01:17:26 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'input_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:26' bound to instance 'u_input_gen' of component 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter initial_time_lag bound to: 3 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter division_factor bound to: 50000000 - type: integer 
	Parameter relative_input_gen_slow_down_rate bound to: 3 - type: integer 
	Parameter relative_read_en_division_factor bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider__parameterized0' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider__parameterized0' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_pulsegenerator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_pulsegenerator' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:107]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'input_generator' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:136]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:82]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:147]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (5#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:163]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (7#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:07 ; elapsed = 01:17:27 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
Failed to open file C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/.Xil/Vivado-7800-Keon-PC/elab.rtd.  Please check the path and rerun synthesis.
invalid command name "NULL"
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:19 ; elapsed = 01:18:47 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'input_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:26' bound to instance 'u_input_gen' of component 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter initial_time_lag bound to: 3 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter division_factor bound to: 50000000 - type: integer 
	Parameter relative_input_gen_slow_down_rate bound to: 3 - type: integer 
	Parameter relative_read_en_division_factor bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider__parameterized0' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider__parameterized0' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_pulsegenerator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_pulsegenerator' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:107]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'input_generator' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:136]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:82]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:147]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (5#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:163]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (7#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:19 ; elapsed = 01:18:48 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
Failed to open file C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/.Xil/Vivado-7800-Keon-PC/elab.rtd.  Please check the path and rerun synthesis.
invalid command name "NULL"
20 Infos, 9 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:24 ; elapsed = 01:19:55 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'input_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:26' bound to instance 'u_input_gen' of component 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter initial_time_lag bound to: 3 - type: integer 
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter division_factor bound to: 50000000 - type: integer 
	Parameter relative_input_gen_slow_down_rate bound to: 3 - type: integer 
	Parameter relative_read_en_division_factor bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_freqdivider__parameterized0' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_freqdivider__parameterized0' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_generator_pulsegenerator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_generator_pulsegenerator' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd:16]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:107]
WARNING: [Synth 8-614] signal 'init_time_lag_has_passed' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'input_generator' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:136]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:82]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:147]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (5#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:163]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (7#1) [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:24 ; elapsed = 01:19:56 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:24 ; elapsed = 01:19:56 . Memory (MB): peak = 1339.121 ; gain = 1128.371
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:28 ; elapsed = 01:19:58 . Memory (MB): peak = 1348.191 ; gain = 1137.441
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <data_in> does not exist in entity <logic_analyser>.  Please compare the definition of block <logic_analyser> to its component declaration and its instantion to detect the mismatch. [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-719] formal port/generic <data_in> is not declared in <logic_analyser> [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd:63]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd:13]
INFO: [VRFC 10-240] VHDL file C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:02:00 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 50.934 ; gain = 0.078
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:02:00 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1348.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1348.191 ; gain = 0.000
add_wave {{/logic_analyser_tb/uut/u_input_gen/data_clk}} 
add_wave {{/logic_analyser_tb/uut/u_input_gen/slow_clk}} 
add_wave {{/logic_analyser_tb/uut/u_input_gen/ckt_input}} 
step
Stopped at time : 10005 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.191 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg}
save_wave_config {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:13:20 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:13:20 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:18:23 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:18:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:21:24 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 50.223 ; gain = 0.070
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:21:24 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.191 ; gain = 0.000
add_wave {{/logic_analyser_tb/uut/u_input_gen/internal_rst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.191 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:24:06 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:24:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:24:42 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:24:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.191 ; gain = 0.000
add_wave {{/logic_analyser_tb/uut/u_input_gen/init_time_lag_has_passed}} 
save_wave_config {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_bp {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd} 112
remove_bps -file {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd} -line 112
add_bp {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd} 112
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
step
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" Line 29
step
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" Line 30
step
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" Line 34
step
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" Line 35
step
Stopped at time : 5 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" Line 41
run all
Stopped at time : 25 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
run all
Stopped at time : 45 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
run all
Stopped at time : 65 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
run all
Stopped at time : 85 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
run all
Stopped at time : 105 ns : File "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" Line 112
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.191 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:30:27 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:30:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.191 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen_clk_generators.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/InputGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 401c048996484e60aff7e80220f8de4b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/input_buffer.vhd:36]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.srcs/sources_1/new/FIFO.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=1)\]
Compiling architecture freqdivider of entity xil_defaultlib.clk_generator [\clk_generator(n=3)\]
Compiling architecture pulsegenerator of entity xil_defaultlib.clk_generator [\clk_generator(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.input_generator [\input_generator(num_of_inputs=2...]
Compiling architecture behavioral of entity xil_defaultlib.write_clk_generator [\write_clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 08 04:54:30 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 08 04:54:30 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Test/Senior_Design_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg} -view {C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1348.191 ; gain = 0.000
