Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: pwm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : pwm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" into library work
Parsing entity <pwm>.
Parsing architecture <behavioral> of entity <pwm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pwm> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 293: duty_0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 296: duty_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 299: duty_2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 302: duty_3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 305: freq_0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 308: freq_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 311: freq_2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd" Line 314: freq_3 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm>.
    Related source file is "\\vmware-host\shared folders\WangRui\Programming\FPGA\pwm\pwm_controller.vhd".
    Found 24-bit register for signal <count_clk>.
    Found 24-bit register for signal <count>.
    Found 1-bit register for signal <pwm_out>.
    Found 21-bit subtractor for signal <GND_4_o_GND_4_o_sub_30_OUT> created at line 230.
    Found 21-bit subtractor for signal <GND_4_o_GND_4_o_sub_37_OUT> created at line 243.
    Found 24-bit adder for signal <count[23]_GND_4_o_add_39_OUT> created at line 251.
    Found 24-bit adder for signal <count_clk[23]_GND_4_o_add_53_OUT> created at line 276.
    Found 20x4-bit multiplier for signal <counter_reload[19]_duty[3]_MuLt_27_OUT> created at line 219.
    Found 16x7-bit Read Only RAM for signal <_n0288>
    Found 16x7-bit Read Only RAM for signal <_n0305>
    Found 16x8-bit Read Only RAM for signal <_n0322>
    Found 16x7-bit Read Only RAM for signal <_n0339>
    Found 16x9-bit Read Only RAM for signal <_n0356>
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[0]_Mux_69_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[1]_Mux_71_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[2]_Mux_73_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[3]_Mux_75_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[4]_Mux_77_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[5]_Mux_79_o> created at line 290.
    Found 1-bit 6-to-1 multiplexer for signal <count_display[3]_pins[6]_Mux_81_o> created at line 290.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pins<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 25-bit comparator equal for signal <GND_4_o_GND_4_o_equal_31_o> created at line 230
    Found 25-bit comparator equal for signal <GND_4_o_GND_4_o_equal_38_o> created at line 243
    Summary:
	inferred   5 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   2 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <pwm> synthesized.

Synthesizing Unit <div_25u_12u>.
    Related source file is "".
    Found 36-bit adder for signal <n1673> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[11]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <n1677> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[11]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <n1681> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[11]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <n1685> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[11]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n1689> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[11]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <n1693> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[11]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <n1697> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[11]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <n1701> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[11]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <n1705> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[11]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <n1709> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[11]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <n1713> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[11]_add_23_OUT> created at line 0.
    Found 25-bit adder for signal <n1717> created at line 0.
    Found 25-bit adder for signal <a[24]_b[11]_add_25_OUT> created at line 0.
    Found 25-bit adder for signal <n1721> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_27_OUT> created at line 0.
    Found 25-bit adder for signal <n1725> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_29_OUT> created at line 0.
    Found 25-bit adder for signal <n1729> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_31_OUT> created at line 0.
    Found 25-bit adder for signal <n1733> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <n1737> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_35_OUT> created at line 0.
    Found 25-bit adder for signal <n1741> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_37_OUT> created at line 0.
    Found 25-bit adder for signal <n1745> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_39_OUT> created at line 0.
    Found 25-bit adder for signal <n1749> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_41_OUT> created at line 0.
    Found 25-bit adder for signal <n1753> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_43_OUT> created at line 0.
    Found 25-bit adder for signal <n1757> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_45_OUT[24:0]> created at line 0.
    Found 25-bit adder for signal <n1761> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_47_OUT[24:0]> created at line 0.
    Found 25-bit adder for signal <n1765> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_5_o_add_49_OUT[24:0]> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[11]_add_1_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0026> created at line 0
    Summary:
	inferred  49 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred 553 Multiplexer(s).
Unit <div_25u_12u> synthesized.

Synthesizing Unit <div_24u_4u>.
    Related source file is "".
    Found 28-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 27-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 26-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 25-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_b[3]_add_9_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_11_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_13_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_17_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_21_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_23_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_25_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_27_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_29_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_31_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_33_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_43_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_45_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_7_o_add_47_OUT[23:0]> created at line 0.
    Found 28-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0025> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 507 Multiplexer(s).
Unit <div_24u_4u> synthesized.

Synthesizing Unit <mod_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <GND_8_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <GND_8_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 4-bit adder for signal <a[3]_b[3]_add_9_OUT[3:0]> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <mod_4u_4u> synthesized.

Synthesizing Unit <div_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <div_4u_4u> synthesized.

Synthesizing Unit <div_12u_7u>.
    Related source file is "".
    Found 19-bit adder for signal <GND_10_o_b[6]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <GND_10_o_b[6]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <GND_10_o_b[6]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <GND_10_o_b[6]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <GND_10_o_b[6]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <GND_10_o_b[6]_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <GND_10_o_b[6]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[6]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_10_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_10_o_add_19_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_10_o_add_21_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_10_o_add_23_OUT[11:0]> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 111 Multiplexer(s).
Unit <div_12u_7u> synthesized.

Synthesizing Unit <mod_12u_4u>.
    Related source file is "".
    Found 16-bit adder for signal <GND_11_o_b[3]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <GND_11_o_b[3]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <GND_11_o_b[3]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <GND_11_o_b[3]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[3]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_11_o_add_25_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 145 Multiplexer(s).
Unit <mod_12u_4u> synthesized.

Synthesizing Unit <div_12u_10u>.
    Related source file is "".
    Found 22-bit adder for signal <GND_12_o_b[9]_add_1_OUT> created at line 0.
    Found 21-bit adder for signal <GND_12_o_b[9]_add_3_OUT> created at line 0.
    Found 20-bit adder for signal <GND_12_o_b[9]_add_5_OUT> created at line 0.
    Found 19-bit adder for signal <GND_12_o_b[9]_add_7_OUT> created at line 0.
    Found 18-bit adder for signal <GND_12_o_b[9]_add_9_OUT> created at line 0.
    Found 17-bit adder for signal <GND_12_o_b[9]_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <GND_12_o_b[9]_add_13_OUT> created at line 0.
    Found 15-bit adder for signal <GND_12_o_b[9]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <GND_12_o_b[9]_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <GND_12_o_b[9]_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[9]_add_21_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_12_o_add_23_OUT[11:0]> created at line 0.
    Found 22-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 111 Multiplexer(s).
Unit <div_12u_10u> synthesized.

Synthesizing Unit <div_24u_20u>.
    Related source file is "".
    Found 44-bit adder for signal <GND_13_o_b[19]_add_1_OUT> created at line 0.
    Found 43-bit adder for signal <GND_13_o_b[19]_add_3_OUT> created at line 0.
    Found 42-bit adder for signal <GND_13_o_b[19]_add_5_OUT> created at line 0.
    Found 41-bit adder for signal <GND_13_o_b[19]_add_7_OUT> created at line 0.
    Found 40-bit adder for signal <GND_13_o_b[19]_add_9_OUT> created at line 0.
    Found 39-bit adder for signal <GND_13_o_b[19]_add_11_OUT> created at line 0.
    Found 38-bit adder for signal <GND_13_o_b[19]_add_13_OUT> created at line 0.
    Found 37-bit adder for signal <GND_13_o_b[19]_add_15_OUT> created at line 0.
    Found 36-bit adder for signal <GND_13_o_b[19]_add_17_OUT> created at line 0.
    Found 35-bit adder for signal <GND_13_o_b[19]_add_19_OUT> created at line 0.
    Found 34-bit adder for signal <GND_13_o_b[19]_add_21_OUT> created at line 0.
    Found 33-bit adder for signal <GND_13_o_b[19]_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <GND_13_o_b[19]_add_25_OUT> created at line 0.
    Found 31-bit adder for signal <GND_13_o_b[19]_add_27_OUT> created at line 0.
    Found 30-bit adder for signal <GND_13_o_b[19]_add_29_OUT> created at line 0.
    Found 29-bit adder for signal <GND_13_o_b[19]_add_31_OUT> created at line 0.
    Found 28-bit adder for signal <GND_13_o_b[19]_add_33_OUT> created at line 0.
    Found 27-bit adder for signal <GND_13_o_b[19]_add_35_OUT> created at line 0.
    Found 26-bit adder for signal <GND_13_o_b[19]_add_37_OUT> created at line 0.
    Found 25-bit adder for signal <GND_13_o_b[19]_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_b[19]_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_13_o_add_43_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_13_o_add_45_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_13_o_add_47_OUT[23:0]> created at line 0.
    Found 44-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0025> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 507 Multiplexer(s).
Unit <div_24u_20u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 3
 16x8-bit single-port Read Only RAM                    : 1
 16x9-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 20x4-bit multiplier                                   : 1
# Adders/Subtractors                                   : 147
 12-bit adder                                          : 16
 13-bit adder                                          : 3
 14-bit adder                                          : 3
 15-bit adder                                          : 3
 16-bit adder                                          : 3
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 2
 22-bit adder                                          : 1
 24-bit adder                                          : 26
 25-bit adder                                          : 28
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 3
 30-bit adder                                          : 3
 31-bit adder                                          : 3
 32-bit adder                                          : 3
 33-bit adder                                          : 3
 34-bit adder                                          : 3
 35-bit adder                                          : 3
 36-bit adder                                          : 3
 37-bit adder                                          : 2
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit adder                                           : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 3
 1-bit register                                        : 1
 24-bit register                                       : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 127
 12-bit comparator lessequal                           : 18
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 26
 25-bit comparator equal                               : 2
 25-bit comparator lessequal                           : 16
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 1987
 1-bit 2-to-1 multiplexer                              : 1945
 1-bit 6-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 8
 25-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <count_clk>: 1 register on signal <count_clk>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0356> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0091>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0288> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0100>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0305> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <duty_2>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0322> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <duty_3>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0339> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <freq_2>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 16x9-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 20x4-bit multiplier                                   : 1
# Adders/Subtractors                                   : 121
 12-bit adder                                          : 36
 21-bit subtractor                                     : 2
 24-bit adder                                          : 48
 25-bit adder                                          : 1
 25-bit adder carry in                                 : 24
 4-bit adder                                           : 10
# Counters                                             : 2
 24-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 127
 12-bit comparator lessequal                           : 18
 13-bit comparator lessequal                           : 3
 14-bit comparator lessequal                           : 3
 15-bit comparator lessequal                           : 3
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 26
 25-bit comparator equal                               : 2
 25-bit comparator lessequal                           : 16
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 1984
 1-bit 2-to-1 multiplexer                              : 1944
 1-bit 6-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 6
 25-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm> ...

Optimizing unit <div_24u_20u> ...

Optimizing unit <mod_12u_4u> ...

Optimizing unit <div_24u_4u> ...
WARNING:Xst:1293 - FF/Latch <count_clk_23> has a constant value of 0 in block <pwm>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm, actual ratio is 88.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2905
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 43
#      LUT2                        : 89
#      LUT3                        : 270
#      LUT4                        : 267
#      LUT5                        : 554
#      LUT6                        : 323
#      MUXCY                       : 699
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 622
# FlipFlops/Latches                : 56
#      FDC                         : 48
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 9
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of   4800     1%  
 Number of Slice LUTs:                 1579  out of   2400    65%  
    Number used as Logic:              1579  out of   2400    65%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1579
   Number with an unused Flip Flop:    1531  out of   1579    96%  
   Number with an unused LUT:             0  out of   1579     0%  
   Number of fully used LUT-FF pairs:    48  out of   1579     3%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Mram__n03568(Mram__n035681:O)      | NONE(*)(pins_7)        | 8     |
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.812ns (Maximum Frequency: 207.815MHz)
   Minimum input arrival time before clock: 173.424ns
   Maximum output required time after clock: 23.649ns
   Maximum combinational path delay: 6.255ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.812ns (frequency: 207.815MHz)
  Total number of paths / destination ports: 8930 / 48
-------------------------------------------------------------------------
Delay:               4.812ns (Levels of Logic = 34)
  Source:            count_2 (FF)
  Destination:       count_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_2 to count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.994  count_2 (count_2)
     LUT6:I3->O            1   0.235   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_lut<0> (Mcompar_GND_4_o_GND_4_o_equal_38_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<0> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<1> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<2> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<3> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<4> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<5> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<6> (Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<6>)
     MUXCY:CI->O          26   0.023   1.420  Mcompar_GND_4_o_GND_4_o_equal_38_o_cy<7> (GND_4_o_GND_4_o_equal_38_o)
     LUT2:I1->O            1   0.254   0.000  Mcount_count_lut<0> (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<17> (Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<18> (Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<19> (Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<20> (Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<21> (Mcount_count_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_count_cy<22> (Mcount_count_cy<22>)
     XORCY:CI->O           1   0.206   0.000  Mcount_count_xor<23> (Mcount_count23)
     FDC:D                     0.074          count_23
    ----------------------------------------
    Total                      4.812ns (2.398ns logic, 2.414ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram__n03568'
  Total number of paths / destination ports: 18168 / 15
-------------------------------------------------------------------------
Offset:              16.918ns (Levels of Logic = 12)
  Source:            f3 (PAD)
  Destination:       pins_0 (LATCH)
  Destination Clock: Mram__n03568 falling

  Data Path: f3 to pins_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            92   1.328   2.423  f3_IBUF (f3_IBUF)
     LUT4:I0->O            6   0.254   1.306  frequency[11]_PWR_4_o_div_49/Mmux_n0515111 (frequency[11]_PWR_4_o_div_49/Madd_a[11]_GND_10_o_add_21_OUT[11:0]_lut<8>)
     LUT6:I1->O           11   0.254   1.039  frequency[11]_PWR_4_o_div_49_OUT<2>1 (frequency[11]_PWR_4_o_div_49_OUT<2>)
     LUT5:I4->O            3   0.254   0.874  frequency[11]_PWR_4_o_div_49_OUT<0>111 (frequency[11]_PWR_4_o_div_49_OUT<0>11)
     LUT5:I3->O            4   0.250   1.259  frequency[11]_PWR_4_o_div_49/Mmux_n051991 (frequency[11]_PWR_4_o_div_49/Madd_a[11]_GND_10_o_add_23_OUT[11:0]_lut<6>)
     LUT6:I0->O            6   0.254   0.984  frequency[11]_PWR_4_o_div_49_OUT<1>121 (frequency[11]_PWR_4_o_div_49/Madd_a[11]_GND_10_o_add_23_OUT[11:0]_cy<7>)
     LUT5:I3->O            5   0.250   0.841  frequency[11]_PWR_4_o_div_49_OUT<1>13 (frequency[11]_PWR_4_o_div_49_OUT<1>)
     LUT6:I5->O            2   0.254   1.156  frequency[11]_PWR_4_o_div_49_OUT<0>151 (frequency[11]_PWR_4_o_div_49_OUT<0>15)
     LUT6:I1->O            1   0.254   0.682  frequency[11]_PWR_4_o_div_49_OUT<0>14 (frequency[11]_PWR_4_o_div_49_OUT<0>17)
     LUT6:I5->O            8   0.254   1.052  frequency[11]_PWR_4_o_div_49_OUT<0>112 (frequency[11]_PWR_4_o_div_49_OUT<0>)
     LUT6:I4->O            2   0.250   1.156  Mmux_count_display[3]_pins[3]_Mux_75_o122 (Mmux_count_display[3]_pins[3]_Mux_75_o123)
     LUT6:I1->O            1   0.254   0.000  Mmux_count_display[3]_pins[0]_Mux_69_o14 (count_display[3]_pins[0]_Mux_69_o)
     LDC:D                     0.036          pins_0
    ----------------------------------------
    Total                     16.918ns (4.146ns logic, 12.772ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 159506173573385650000000000000000000000000000000000000 / 73
-------------------------------------------------------------------------
Offset:              173.424ns (Levels of Logic = 201)
  Source:            f3 (PAD)
  Destination:       pwm_out (FF)
  Destination Clock: clk rising

  Data Path: f3 to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            92   1.328   2.375  f3_IBUF (f3_IBUF)
     LUT4:I1->O            1   0.235   0.000  PWR_4_o_frequency[11]_div_26/Madd_GND_5_o_b[11]_add_17_OUT_Madd_Madd_lut<21>1 (PWR_4_o_frequency[11]_div_26/Madd_GND_5_o_b[11]_add_17_OUT_Madd_Madd_lut<21>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Madd_GND_5_o_b[11]_add_17_OUT_Madd_Madd_cy<21> (PWR_4_o_frequency[11]_div_26/Madd_GND_5_o_b[11]_add_17_OUT_Madd_Madd_cy<21>)
     XORCY:CI->O           6   0.206   1.306  PWR_4_o_frequency[11]_div_26/Madd_GND_5_o_b[11]_add_17_OUT_Madd_Madd_xor<22> (PWR_4_o_frequency[11]_div_26/GND_5_o_b[11]_add_17_OUT<22>)
     LUT5:I0->O            2   0.254   0.726  n0088<16>2_SW0 (N0)
     LUT6:I5->O           28   0.254   1.729  n0088<16>2 (n0088<16>)
     LUT4:I0->O            3   0.254   1.042  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_GND_5_o_MUX_709_o1121 (PWR_4_o_frequency[11]_div_26/a[20]_GND_5_o_MUX_689_o)
     LUT4:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_lutdi1 (PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O          26   0.235   1.875  PWR_4_o_frequency[11]_div_26/Mcompar_o<15>_cy<4> (n0088<15>)
     LUT6:I0->O            6   0.254   1.152  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_GND_5_o_MUX_763_o1131 (PWR_4_o_frequency[11]_div_26/a[21]_GND_5_o_MUX_742_o)
     LUT4:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_lutdi2 (PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O          11   0.235   1.315  PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_cy<3>)
     LUT5:I1->O           20   0.254   1.562  PWR_4_o_frequency[11]_div_26/Mcompar_o<14>_cy<4> (n0088<14>)
     LUT4:I0->O            3   0.254   0.994  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_GND_5_o_MUX_815_o181 (PWR_4_o_frequency[11]_div_26/a[17]_GND_5_o_MUX_798_o)
     LUT4:I1->O            1   0.235   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_lut<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           5   0.235   1.296  PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<3>)
     LUT6:I0->O           36   0.254   2.042  PWR_4_o_frequency[11]_div_26/Mcompar_o<13>_cy<4> (n0088<13>)
     LUT6:I0->O            6   0.254   1.152  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_865_o181 (PWR_4_o_frequency[11]_div_26/a[17]_a[24]_MUX_848_o)
     LUT4:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_lutdi1 (PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           2   0.235   0.834  PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<3>)
     LUT6:I4->O           40   0.250   2.084  PWR_4_o_frequency[11]_div_26/Mcompar_o<12>_cy<4> (n0088<12>)
     LUT5:I0->O            4   0.254   1.234  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_890_o1141 (PWR_4_o_frequency[11]_div_26/a[22]_a[24]_MUX_868_o)
     LUT5:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<11>_lutdi4 (PWR_4_o_frequency[11]_div_26/Mcompar_o<11>_lutdi4)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<11>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O          37   0.235   2.034  PWR_4_o_frequency[11]_div_26/Mcompar_o<11>_cy<5> (n0088<11>)
     LUT5:I0->O            4   0.254   1.234  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_915_o1131 (PWR_4_o_frequency[11]_div_26/a[21]_a[24]_MUX_894_o)
     LUT5:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<10>_lutdi4 (PWR_4_o_frequency[11]_div_26/Mcompar_o<10>_lutdi4)
     MUXCY:DI->O          29   0.393   1.578  PWR_4_o_frequency[11]_div_26/Mcompar_o<10>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<10>_cy<4>)
     LUT5:I3->O            4   0.250   1.234  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_940_o1121 (PWR_4_o_frequency[11]_div_26/a[20]_a[24]_MUX_920_o)
     LUT5:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<9>_lutdi4 (PWR_4_o_frequency[11]_div_26/Mcompar_o<9>_lutdi4)
     MUXCY:DI->O          21   0.393   1.310  PWR_4_o_frequency[11]_div_26/Mcompar_o<9>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<9>_cy<4>)
     LUT4:I3->O           23   0.254   1.813  PWR_4_o_frequency[11]_div_26/Mcompar_o<9>_cy<5> (n0088<9>)
     LUT6:I0->O            6   0.254   1.104  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_965_o131 (PWR_4_o_frequency[11]_div_26/a[12]_a[24]_MUX_953_o)
     LUT4:I1->O            1   0.235   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_lut<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           3   0.235   0.766  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<4>)
     LUT5:I4->O           56   0.254   2.298  PWR_4_o_frequency[11]_div_26/Mcompar_o<8>_cy<5> (n0088<8>)
     LUT5:I0->O            6   0.254   1.306  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_990_o191 (PWR_4_o_frequency[11]_div_26/a[18]_a[24]_MUX_972_o)
     LUT5:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<7>_lutdi4 (PWR_4_o_frequency[11]_div_26/Mcompar_o<7>_lutdi4)
     MUXCY:DI->O           2   0.393   0.726  PWR_4_o_frequency[11]_div_26/Mcompar_o<7>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<7>_cy<4>)
     LUT6:I5->O           59   0.254   2.321  PWR_4_o_frequency[11]_div_26/Mcompar_o<7>_cy<5> (n0088<7>)
     LUT5:I0->O            4   0.254   1.080  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_1015_o121 (PWR_4_o_frequency[11]_div_26/a[11]_a[24]_MUX_1004_o)
     LUT4:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_lutdi1 (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O          47   0.235   2.201  PWR_4_o_frequency[11]_div_26/Mcompar_o<6>_cy<6> (n0088<6>)
     LUT5:I0->O            4   0.254   1.234  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_1040_o191 (PWR_4_o_frequency[11]_div_26/a[18]_a[24]_MUX_1022_o)
     LUT5:I0->O            1   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<5>_lut<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<5>_lut<5>)
     MUXCY:S->O           39   0.427   1.745  PWR_4_o_frequency[11]_div_26/Mcompar_o<5>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<5>_cy<5>)
     LUT5:I3->O            6   0.250   1.306  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_1065_o161 (PWR_4_o_frequency[11]_div_26/a[15]_a[24]_MUX_1050_o)
     LUT5:I0->O            0   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_lutdi4 (PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_lutdi4)
     MUXCY:DI->O           1   0.181   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_cy<5>)
     LUT4:I3->O           29   0.254   1.925  PWR_4_o_frequency[11]_div_26/Mcompar_o<4>_cy<6> (n0088<4>)
     LUT6:I0->O            6   0.254   1.104  PWR_4_o_frequency[11]_div_26/Mmux_a[0]_a[24]_MUX_1090_o1221 (PWR_4_o_frequency[11]_div_26/a[7]_a[24]_MUX_1083_o)
     LUT4:I1->O            1   0.235   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_lut<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<1> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<2> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<3> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<4> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           3   0.235   0.766  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<5>)
     LUT5:I4->O           76   0.254   2.453  PWR_4_o_frequency[11]_div_26/Mcompar_o<3>_cy<6> (n0088<3>)
     LUT5:I0->O            5   0.254   1.271  PWR_4_o_frequency[11]_div_26/Mmux_n175971 (PWR_4_o_frequency[11]_div_26/n1759<15>)
     LUT5:I0->O            1   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<2>_lut<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<2>_lut<5>)
     MUXCY:S->O            2   0.427   0.726  PWR_4_o_frequency[11]_div_26/Mcompar_o<2>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<2>_cy<5>)
     LUT6:I5->O           70   0.254   2.406  PWR_4_o_frequency[11]_div_26/Mcompar_o<2>_cy<6> (n0088<2>)
     LUT5:I0->O            2   0.254   1.156  PWR_4_o_frequency[11]_div_26/Mmux_n176361 (PWR_4_o_frequency[11]_div_26/n1763<14>)
     LUT5:I0->O            1   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_lut<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           4   0.235   0.804  PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_cy<6> (PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_cy<6>)
     LUT6:I5->O           25   0.254   1.833  PWR_4_o_frequency[11]_div_26/Mcompar_o<1>_cy<7> (n0088<1>)
     LUT5:I0->O            2   0.254   1.156  PWR_4_o_frequency[11]_div_26/Mmux_n166251 (PWR_4_o_frequency[11]_div_26/n1662<13>)
     LUT5:I0->O            1   0.254   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_lut<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_cy<5> (PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_cy<6> (PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           5   0.235   0.841  PWR_4_o_frequency[11]_div_26/Mcompar_o<0>_cy<7> (n0088<0>)
     LUT6:I5->O            1   0.254   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd1_lut<2> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd1_lut<2>)
     XORCY:LI->O           1   0.149   1.137  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd1_xor<2> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd_24)
     LUT6:I0->O            1   0.254   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_lut<2> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<2> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<3> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<4> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<5> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<6> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<7> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<8> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<9> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<10> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<11> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<12> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<13> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<14> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<15> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<16> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<17> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<18> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<19> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<20> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<20>)
     MUXCY:CI->O           0   0.023   0.000  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<21> (Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_cy<21>)
     XORCY:CI->O          10   0.206   1.236  Mmult_counter_reload[19]_duty[3]_MuLt_27_OUT_Madd2_xor<22> (counter_reload[19]_duty[3]_MuLt_27_OUT<22>)
     LUT3:I0->O            3   0.235   1.196  counter_reload[19]_PWR_4_o_div_28/o<19>1 (n0089<19>)
     LUT6:I1->O            6   0.254   0.876  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1416_o11511 (counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1416_o1151)
     LUT5:I4->O            6   0.254   1.104  counter_reload[19]_PWR_4_o_div_28/o<17>1 (n0089<17>)
     LUT6:I3->O            7   0.235   1.186  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1416_o1121 (counter_reload[19]_PWR_4_o_div_28/a[20]_a[23]_MUX_1396_o)
     LUT4:I0->O            9   0.254   1.084  counter_reload[19]_PWR_4_o_div_28/o<16>111 (n0089<16>)
     LUT5:I3->O            6   0.250   1.331  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1464_o11311 (counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1464_o1131)
     LUT6:I0->O           10   0.254   1.236  counter_reload[19]_PWR_4_o_div_28/o<15>1 (n0089<15>)
     LUT4:I1->O            5   0.235   1.271  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1464_o11511 (counter_reload[19]_PWR_4_o_div_28/a[23]_a[23]_MUX_1441_o)
     LUT6:I1->O           19   0.254   1.489  counter_reload[19]_PWR_4_o_div_28/o<14>1 (n0089<14>)
     LUT6:I3->O            6   0.235   1.152  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1488_o181 (counter_reload[19]_PWR_4_o_div_28/a[17]_a[23]_MUX_1471_o)
     LUT4:I0->O            6   0.254   0.876  counter_reload[19]_PWR_4_o_div_28/Madd_a[23]_GND_7_o_add_23_OUT_cy<19>1 (counter_reload[19]_PWR_4_o_div_28/Madd_a[23]_GND_7_o_add_23_OUT_cy<19>)
     LUT6:I5->O            3   0.254   0.766  counter_reload[19]_PWR_4_o_div_28/Madd_a[23]_GND_7_o_add_23_OUT_cy<20>11 (counter_reload[19]_PWR_4_o_div_28/Madd_a[23]_GND_7_o_add_23_OUT_cy<20>)
     LUT6:I5->O            2   0.254   0.726  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1512_o11511 (counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1512_o1151)
     LUT6:I5->O            4   0.254   0.912  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1512_o114 (counter_reload[19]_PWR_4_o_div_28/a[22]_a[23]_MUX_1490_o)
     LUT6:I4->O            4   0.250   0.804  counter_reload[19]_PWR_4_o_div_28/o<12>1_SW0 (N10)
     LUT6:I5->O           27   0.254   1.544  counter_reload[19]_PWR_4_o_div_28/o<12>1 (n0089<12>)
     LUT6:I4->O            6   0.250   0.876  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1536_o1151 (counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1536_o1151)
     LUT5:I4->O            3   0.254   1.042  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1536_o1141 (counter_reload[19]_PWR_4_o_div_28/a[22]_a[23]_MUX_1514_o)
     LUT6:I2->O            2   0.254   0.726  counter_reload[19]_PWR_4_o_div_28/o<11>14_SW0 (N32)
     LUT6:I5->O           25   0.254   1.858  counter_reload[19]_PWR_4_o_div_28/o<11>14 (n0089<11>)
     LUT6:I0->O            3   0.254   1.042  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1560_o181 (counter_reload[19]_PWR_4_o_div_28/a[17]_a[23]_MUX_1543_o)
     LUT6:I2->O           28   0.254   1.883  counter_reload[19]_PWR_4_o_div_28/o<10>21 (counter_reload[19]_PWR_4_o_div_28/o<10>2)
     LUT6:I1->O            5   0.254   1.117  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1584_o191 (counter_reload[19]_PWR_4_o_div_28/a[18]_a[23]_MUX_1566_o)
     LUT4:I0->O            1   0.254   0.682  counter_reload[19]_PWR_4_o_div_28/o<9>21 (counter_reload[19]_PWR_4_o_div_28/o<9>2)
     LUT6:I5->O            2   0.254   0.834  counter_reload[19]_PWR_4_o_div_28/o<9>24_SW0 (N30)
     LUT6:I4->O           53   0.250   2.072  counter_reload[19]_PWR_4_o_div_28/o<9>24 (n0089<9>)
     LUT3:I0->O            1   0.235   1.137  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1608_o171 (counter_reload[19]_PWR_4_o_div_28/a[16]_a[23]_MUX_1592_o)
     LUT6:I0->O            2   0.254   0.726  counter_reload[19]_PWR_4_o_div_28/o<8>21 (counter_reload[19]_PWR_4_o_div_28/o<8>2)
     LUT5:I4->O            1   0.254   0.000  counter_reload[19]_PWR_4_o_div_28/o<8>24_SW0_G (N41)
     MUXF7:I1->O           2   0.175   0.834  counter_reload[19]_PWR_4_o_div_28/o<8>24_SW0 (N28)
     LUT6:I4->O           37   0.250   2.034  counter_reload[19]_PWR_4_o_div_28/o<8>24 (n0089<8>)
     LUT5:I0->O            3   0.254   1.221  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1632_o191 (counter_reload[19]_PWR_4_o_div_28/a[18]_a[23]_MUX_1614_o)
     LUT6:I0->O            1   0.254   0.682  counter_reload[19]_PWR_4_o_div_28/o<7>21 (counter_reload[19]_PWR_4_o_div_28/o<7>2)
     LUT6:I5->O            2   0.254   0.726  counter_reload[19]_PWR_4_o_div_28/o<7>24_SW0 (N26)
     LUT6:I5->O           33   0.254   1.967  counter_reload[19]_PWR_4_o_div_28/o<7>24 (n0089<7>)
     LUT5:I0->O            3   0.254   1.196  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1656_o1231 (counter_reload[19]_PWR_4_o_div_28/a[9]_a[23]_MUX_1647_o)
     LUT5:I0->O           36   0.254   1.695  counter_reload[19]_PWR_4_o_div_28/o<6>23 (counter_reload[19]_PWR_4_o_div_28/o<6>22)
     LUT5:I3->O            5   0.250   1.271  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1680_o141 (counter_reload[19]_PWR_4_o_div_28/a[13]_a[23]_MUX_1667_o)
     LUT5:I0->O            2   0.254   0.954  counter_reload[19]_PWR_4_o_div_28/o<5>21 (counter_reload[19]_PWR_4_o_div_28/o<5>2)
     LUT5:I2->O           68   0.235   2.189  counter_reload[19]_PWR_4_o_div_28/o<5>24 (n0089<5>)
     LUT3:I0->O            1   0.235   1.137  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1704_o151 (counter_reload[19]_PWR_4_o_div_28/a[14]_a[23]_MUX_1690_o)
     LUT6:I0->O            2   0.254   0.954  counter_reload[19]_PWR_4_o_div_28/o<4>31 (counter_reload[19]_PWR_4_o_div_28/o<4>3)
     LUT6:I3->O           49   0.235   2.234  counter_reload[19]_PWR_4_o_div_28/o<4>34 (n0089<4>)
     LUT5:I0->O            6   0.254   1.306  counter_reload[19]_PWR_4_o_div_28/Mmux_a[0]_a[23]_MUX_1728_o1201 (counter_reload[19]_PWR_4_o_div_28/a[6]_a[23]_MUX_1722_o)
     LUT5:I0->O            1   0.254   0.000  counter_reload[19]_PWR_4_o_div_28/o<3>31_G (N45)
     MUXF7:I1->O           2   0.175   0.954  counter_reload[19]_PWR_4_o_div_28/o<3>31 (counter_reload[19]_PWR_4_o_div_28/o<3>3)
     LUT6:I3->O           76   0.235   2.453  counter_reload[19]_PWR_4_o_div_28/o<3>34 (n0089<3>)
     LUT5:I0->O            5   0.254   1.271  counter_reload[19]_PWR_4_o_div_28/Mmux_n1511231 (counter_reload[19]_PWR_4_o_div_28/n1511<8>)
     LUT5:I0->O            1   0.254   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_lut<1> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<1> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<2> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<3> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O          64   0.235   2.360  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<2>_cy<4> (n0089<2>)
     LUT5:I0->O            2   0.254   1.156  counter_reload[19]_PWR_4_o_div_28/Mmux_n151541 (counter_reload[19]_PWR_4_o_div_28/n1515<12>)
     LUT5:I0->O            1   0.254   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_lut<2> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_cy<2> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           4   0.235   0.804  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_cy<3> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_cy<3>)
     LUT3:I2->O           21   0.254   1.740  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<1>_cy<4> (n0089<1>)
     LUT5:I0->O            2   0.254   1.156  counter_reload[19]_PWR_4_o_div_28/Mmux_n1418211 (counter_reload[19]_PWR_4_o_div_28/n1418<6>)
     LUT5:I0->O            1   0.254   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_lut<1> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<1> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<2> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<3> (counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           2   0.235   0.726  counter_reload[19]_PWR_4_o_div_28/Mcompar_o<0>_cy<4> (n0089<0>)
     LUT1:I0->O            1   0.254   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<0>_rt (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<0> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<1> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<2> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<3> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<4> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<5> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<6> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<7> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<8> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<9> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<10> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<11> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<12> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<13> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<14> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<15> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<16> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<17> (Msub_GND_4_o_GND_4_o_sub_30_OUT_cy<17>)
     XORCY:CI->O           1   0.206   1.137  Msub_GND_4_o_GND_4_o_sub_30_OUT_xor<18> (GND_4_o_GND_4_o_sub_30_OUT<18>)
     LUT6:I0->O            1   0.254   0.000  Mcompar_GND_4_o_GND_4_o_equal_31_o_lut<6> (Mcompar_GND_4_o_GND_4_o_equal_31_o_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_4_o_GND_4_o_equal_31_o_cy<6> (Mcompar_GND_4_o_GND_4_o_equal_31_o_cy<6>)
     MUXCY:CI->O           1   0.235   0.790  Mcompar_GND_4_o_GND_4_o_equal_31_o_cy<7> (GND_4_o_GND_4_o_equal_31_o)
     LUT4:I2->O            1   0.250   0.000  pwm_out_rstpot (pwm_out_rstpot)
     FDC:D                     0.074          pwm_out
    ----------------------------------------
    Total                    173.424ns (38.623ns logic, 134.801ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n03568'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            pins_0 (LATCH)
  Destination:       pins<0> (PAD)
  Source Clock:      Mram__n03568 falling

  Data Path: pins_0 to pins<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.681  pins_0 (pins_0)
     OBUF:I->O                 2.912          pins_0_OBUF (pins<0>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 619025 / 9
-------------------------------------------------------------------------
Offset:              23.649ns (Levels of Logic = 14)
  Source:            count_clk_12 (FF)
  Destination:       digs<0> (PAD)
  Source Clock:      clk rising

  Data Path: count_clk_12 to digs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.252  count_clk_12 (count_clk_12)
     LUT4:I0->O            1   0.254   0.682  count_clk[23]_PWR_4_o_div_56/o<3>21 (count_clk[23]_PWR_4_o_div_56/o<3>2)
     LUT6:I5->O            2   0.254   0.726  count_clk[23]_PWR_4_o_div_56/o<3>22 (count_clk[23]_PWR_4_o_div_56/o<3>21)
     LUT6:I5->O           61   0.254   2.134  count_clk[23]_PWR_4_o_div_56/o<3>23 (n0091<3>)
     LUT3:I0->O            1   0.235   0.910  count_clk[23]_PWR_4_o_div_56/Mmux_n191121 (count_clk[23]_PWR_4_o_div_56/n1911<10>)
     LUT6:I3->O            1   0.235   0.682  count_clk[23]_PWR_4_o_div_56/o<2>22 (count_clk[23]_PWR_4_o_div_56/o<2>21)
     LUT6:I5->O            4   0.254   1.080  count_clk[23]_PWR_4_o_div_56/o<2>23 (count_clk[23]_PWR_4_o_div_56/o<2>22)
     LUT6:I2->O           52   0.254   2.267  count_clk[23]_PWR_4_o_div_56/o<2>24 (n0091<2>)
     LUT5:I0->O            2   0.254   1.181  count_clk[23]_PWR_4_o_div_56/Mmux_n191521 (count_clk[23]_PWR_4_o_div_56/n1915<10>)
     LUT6:I0->O            1   0.254   0.790  count_clk[23]_PWR_4_o_div_56/o<1>21 (count_clk[23]_PWR_4_o_div_56/o<1>2)
     LUT5:I3->O            1   0.250   1.137  count_clk[23]_PWR_4_o_div_56/o<1>22 (count_clk[23]_PWR_4_o_div_56/o<1>21)
     LUT6:I0->O           18   0.254   1.690  count_clk[23]_PWR_4_o_div_56/o<1>23 (n0091<1>)
     LUT6:I0->O           21   0.254   1.740  count_clk[23]_PWR_4_o_div_56/o<0>28 (n0091<0>)
     LUT5:I0->O            1   0.254   0.681  Mmux_digs41 (digs_3_OBUF)
     OBUF:I->O                 2.912          digs_3_OBUF (digs<3>)
    ----------------------------------------
    Total                     23.649ns (6.697ns logic, 16.952ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.255ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       digs<0> (PAD)

  Data Path: reset to digs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.084  reset_IBUF (reset_IBUF)
     LUT5:I3->O            1   0.250   0.681  Mmux_digs41 (digs_3_OBUF)
     OBUF:I->O                 2.912          digs_3_OBUF (digs<3>)
    ----------------------------------------
    Total                      6.255ns (4.490ns logic, 1.765ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n03568
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   22.309|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.812|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.13 secs
 
--> 

Total memory usage is 283016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    6 (   0 filtered)

