{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 02:47:27 2012 " "Info: Processing started: Wed Dec 12 02:47:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator register eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\] register alu:inst12\|zero 20.75 MHz 48.2 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 20.75 MHz between source register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\]\" and destination register \"alu:inst12\|zero\" (period= 48.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.400 ns + Longest register register " "Info: + Longest register to register delay is 44.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\] 1 REG LC6_C21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C21; Fanout = 5; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns alu:inst12\|ShiftLeft0~37 2 COMB LC6_C22 1 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC6_C22; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] alu:inst12|ShiftLeft0~37 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 8.000 ns alu:inst12\|ShiftLeft0~83 3 COMB LC1_C22 1 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 8.000 ns; Loc. = LC1_C22; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.000 ns alu:inst12\|ShiftLeft0~45 4 COMB LC2_C22 3 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 10.000 ns; Loc. = LC2_C22; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 12.900 ns alu:inst12\|ShiftLeft0~1 5 COMB LC8_C22 9 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 12.900 ns; Loc. = LC8_C22; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 18.400 ns alu:inst12\|Mux0~5 6 COMB LC3_C18 4 " "Info: 6: + IC(3.100 ns) + CELL(2.400 ns) = 18.400 ns; Loc. = LC3_C18; Fanout = 4; COMB Node = 'alu:inst12\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 21.300 ns alu:inst12\|Mux1~4 7 COMB LC6_C18 1 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 21.300 ns; Loc. = LC6_C18; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux0~5 alu:inst12|Mux1~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 24.200 ns alu:inst12\|Mux1~5 8 COMB LC2_C18 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 24.200 ns; Loc. = LC2_C18; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~4 alu:inst12|Mux1~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 29.300 ns alu:inst12\|Mux1~6 9 COMB LC7_C16 1 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 29.300 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|Mux1~5 alu:inst12|Mux1~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 32.200 ns alu:inst12\|Mux1~7 10 COMB LC8_C16 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 32.200 ns; Loc. = LC8_C16; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~6 alu:inst12|Mux1~7 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 34.700 ns alu:inst12\|Mux1~19 11 COMB LC4_C16 1 " "Info: 11: + IC(0.500 ns) + CELL(2.000 ns) = 34.700 ns; Loc. = LC4_C16; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|Mux1~7 alu:inst12|Mux1~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 36.700 ns alu:inst12\|Mux1~12 12 COMB LC5_C16 2 " "Info: 12: + IC(0.000 ns) + CELL(2.000 ns) = 36.700 ns; Loc. = LC5_C16; Fanout = 2; COMB Node = 'alu:inst12\|Mux1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Mux1~19 alu:inst12|Mux1~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 39.600 ns alu:inst12\|Equal0~1 13 COMB LC3_C16 1 " "Info: 13: + IC(0.500 ns) + CELL(2.400 ns) = 39.600 ns; Loc. = LC3_C16; Fanout = 1; COMB Node = 'alu:inst12\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~12 alu:inst12|Equal0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 44.400 ns alu:inst12\|zero 14 REG LC6_C15 1 " "Info: 14: + IC(2.800 ns) + CELL(2.000 ns) = 44.400 ns; Loc. = LC6_C15; Fanout = 1; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { alu:inst12|Equal0~1 alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.500 ns ( 66.44 % ) " "Info: Total cell delay = 29.500 ns ( 66.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 33.56 % ) " "Info: Total interconnect delay = 14.900 ns ( 33.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|Equal0~1 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|Equal0~1 {} alu:inst12|zero {} } { 0.000ns 2.800ns 0.500ns 0.000ns 0.500ns 3.100ns 0.500ns 0.500ns 2.700ns 0.500ns 0.500ns 0.000ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.200 ns - Smallest " "Info: - Smallest clock skew is 0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 17.300 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC4_G44 162 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_G44; Fanout = 162; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.900 ns) + CELL(0.000 ns) 17.300 ns alu:inst12\|zero 3 REG LC6_C15 1 " "Info: 3: + IC(8.900 ns) + CELL(0.000 ns) = 17.300 ns; Loc. = LC6_C15; Fanout = 1; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { Clock1Hz:inst21|clock2 alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.86 % ) " "Info: Total cell delay = 4.300 ns ( 24.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.000 ns ( 75.14 % ) " "Info: Total interconnect delay = 13.000 ns ( 75.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 8.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 17.100 ns - Longest register " "Info: - Longest clock path from clock \"on-board_oscillator\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock1 2 REG LC3_G44 32 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_G44; Fanout = 32; REG Node = 'Clock1Hz:inst21\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\] 3 REG LC6_C21 5 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC6_C21; Fanout = 5; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 8.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|Equal0~1 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|Equal0~1 {} alu:inst12|zero {} } { 0.000ns 2.800ns 0.500ns 0.000ns 0.500ns 3.100ns 0.500ns 0.500ns 2.700ns 0.500ns 0.500ns 0.000ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 2.400ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 8.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[7] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Clock1Hz:inst21\|clock0 reset on-board_oscillator 9.100 ns register " "Info: tsu for register \"Clock1Hz:inst21\|clock0\" (data pin = \"reset\", clock pin = \"on-board_oscillator\") is 9.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.500 ns + Longest pin register " "Info: + Longest pin to register delay is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 PIN PIN_212 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 824 -72 96 840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 11.800 ns Clock1Hz:inst21\|clock0~4 2 COMB LC7_G44 4 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 11.800 ns; Loc. = LC7_G44; Fanout = 4; COMB Node = 'Clock1Hz:inst21\|clock0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { reset Clock1Hz:inst21|clock0~4 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 13.500 ns Clock1Hz:inst21\|clock0 3 REG LC2_G44 153 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 13.500 ns; Loc. = LC2_G44; Fanout = 153; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 48.15 % ) " "Info: Total cell delay = 6.500 ns ( 48.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 51.85 % ) " "Info: Total interconnect delay = 7.000 ns ( 51.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { reset Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~4 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Clock1Hz:inst21\|clock0 2 REG LC2_G44 153 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_G44; Fanout = 153; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { reset Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~4 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_less_than\[0\] controller:inst3\|MemtoReg 44.300 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_less_than\[0\]\" through register \"controller:inst3\|MemtoReg\" is 44.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 18.500 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 18.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock1 2 REG LC3_G44 32 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_G44; Fanout = 32; REG Node = 'Clock1Hz:inst21\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.100 ns) + CELL(0.000 ns) 18.500 ns controller:inst3\|MemtoReg 3 REG LC2_C3 8 " "Info: 3: + IC(10.100 ns) + CELL(0.000 ns) = 18.500 ns; Loc. = LC2_C3; Fanout = 8; REG Node = 'controller:inst3\|MemtoReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { Clock1Hz:inst21|clock1 controller:inst3|MemtoReg } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.24 % ) " "Info: Total cell delay = 4.300 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.200 ns ( 76.76 % ) " "Info: Total interconnect delay = 14.200 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 controller:inst3|MemtoReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} controller:inst3|MemtoReg {} } { 0.000ns 0.000ns 4.100ns 10.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "controller.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/controller.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.400 ns + Longest register pin " "Info: + Longest register to pin delay is 24.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst3\|MemtoReg 1 REG LC2_C3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C3; Fanout = 8; REG Node = 'controller:inst3\|MemtoReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst3|MemtoReg } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.700 ns) 9.100 ns mux:inst17\|mux1_out\[0\]~15 2 COMB LC1_G27 9 " "Info: 2: + IC(6.400 ns) + CELL(2.700 ns) = 9.100 ns; Loc. = LC1_G27; Fanout = 9; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { controller:inst3|MemtoReg mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.700 ns) 16.800 ns mux:inst17\|mux1_out\[0\]~16 3 COMB LC3_F17 1 " "Info: 3: + IC(5.000 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC3_F17; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { mux:inst17|mux1_out[0]~15 mux:inst17|mux1_out[0]~16 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 24.400 ns mux_less_than\[0\] 4 PIN PIN_147 0 " "Info: 4: + IC(2.600 ns) + CELL(5.000 ns) = 24.400 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { mux:inst17|mux1_out[0]~16 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 42.62 % ) " "Info: Total cell delay = 10.400 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.000 ns ( 57.38 % ) " "Info: Total interconnect delay = 14.000 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { controller:inst3|MemtoReg mux:inst17|mux1_out[0]~15 mux:inst17|mux1_out[0]~16 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { controller:inst3|MemtoReg {} mux:inst17|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~16 {} mux_less_than[0] {} } { 0.000ns 6.400ns 5.000ns 2.600ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 controller:inst3|MemtoReg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} controller:inst3|MemtoReg {} } { 0.000ns 0.000ns 4.100ns 10.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.400 ns" { controller:inst3|MemtoReg mux:inst17|mux1_out[0]~15 mux:inst17|mux1_out[0]~16 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.400 ns" { controller:inst3|MemtoReg {} mux:inst17|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~16 {} mux_less_than[0] {} } { 0.000ns 6.400ns 5.000ns 2.600ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clock1Hz:inst21\|clock0 reset on-board_oscillator -3.400 ns register " "Info: th for register \"Clock1Hz:inst21\|clock0\" (data pin = \"reset\", clock pin = \"on-board_oscillator\") is -3.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Clock1Hz:inst21\|clock0 2 REG LC2_G44 153 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_G44; Fanout = 153; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 PIN PIN_212 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Brian/Documents/GitHub/Processor/processor.bdf" { { 824 -72 96 840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 11.800 ns Clock1Hz:inst21\|clock0~4 2 COMB LC7_G44 4 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 11.800 ns; Loc. = LC7_G44; Fanout = 4; COMB Node = 'Clock1Hz:inst21\|clock0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { reset Clock1Hz:inst21|clock0~4 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 13.500 ns Clock1Hz:inst21\|clock0 3 REG LC2_G44 153 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 13.500 ns; Loc. = LC2_G44; Fanout = 153; REG Node = 'Clock1Hz:inst21\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 48.15 % ) " "Info: Total cell delay = 6.500 ns ( 48.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 51.85 % ) " "Info: Total interconnect delay = 7.000 ns ( 51.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { reset Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~4 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { reset Clock1Hz:inst21|clock0~4 Clock1Hz:inst21|clock0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { reset {} reset~out {} Clock1Hz:inst21|clock0~4 {} Clock1Hz:inst21|clock0 {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 02:47:27 2012 " "Info: Processing ended: Wed Dec 12 02:47:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
