(edif main
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 4 14 6 3 29)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure main.ngc main.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library main_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell main
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port vs_vga
              (direction OUTPUT)
            )
            (port hs_vga
              (direction OUTPUT)
            )
            (port clk_50MHz
              (direction INPUT)
            )
            (port (array (rename BLUE "BLUE<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename GREEN "GREEN<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename RED "RED<2:0>") 3)
              (direction OUTPUT))
            (designator "xc3s100e-5-cp132")
            (property TYPE (string "main") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:BLUE<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:GREEN<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:RED<2:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "main_main") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance color_2
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance color_0
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance color_5
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_9__ "vga/Mcount_CurHPos_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_8__ "vga/Mcount_CurHPos_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_8__ "vga/Mcount_CurHPos_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_7__ "vga/Mcount_CurHPos_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_7__ "vga/Mcount_CurHPos_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_6__ "vga/Mcount_CurHPos_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_6__ "vga/Mcount_CurHPos_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_5__ "vga/Mcount_CurHPos_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_5__ "vga/Mcount_CurHPos_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_4__ "vga/Mcount_CurHPos_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_4__ "vga/Mcount_CurHPos_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_3__ "vga/Mcount_CurHPos_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_3__ "vga/Mcount_CurHPos_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_2__ "vga/Mcount_CurHPos_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_2__ "vga/Mcount_CurHPos_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_1__ "vga/Mcount_CurHPos_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_1__ "vga/Mcount_CurHPos_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_0__ "vga/Mcount_CurHPos_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_0__ "vga/Mcount_CurHPos_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_9__ "vga/Mcount_CurVPos_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_8__ "vga/Mcount_CurVPos_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_8__ "vga/Mcount_CurVPos_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_7__ "vga/Mcount_CurVPos_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_7__ "vga/Mcount_CurVPos_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_6__ "vga/Mcount_CurVPos_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_6__ "vga/Mcount_CurVPos_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_5__ "vga/Mcount_CurVPos_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_5__ "vga/Mcount_CurVPos_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_4__ "vga/Mcount_CurVPos_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_4__ "vga/Mcount_CurVPos_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_3__ "vga/Mcount_CurVPos_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_3__ "vga/Mcount_CurVPos_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_2__ "vga/Mcount_CurVPos_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_2__ "vga/Mcount_CurVPos_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_1__ "vga/Mcount_CurVPos_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_1__ "vga/Mcount_CurVPos_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_0__ "vga/Mcount_CurVPos_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_0__ "vga/Mcount_CurVPos_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_9 "vga/CurVPos_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_8 "vga/CurVPos_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_7 "vga/CurVPos_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_6 "vga/CurVPos_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_5 "vga/CurVPos_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_4 "vga/CurVPos_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_3 "vga/CurVPos_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_2 "vga/CurVPos_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_1 "vga/CurVPos_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_0 "vga/CurVPos_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_9 "vga/CurHPos_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_8 "vga/CurHPos_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_7 "vga/CurHPos_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_6 "vga/CurHPos_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_5 "vga/CurHPos_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_4 "vga/CurHPos_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_3 "vga/CurHPos_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_2 "vga/CurHPos_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_1 "vga/CurHPos_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_0 "vga/CurHPos_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_clk_div_clk_out_renamed_0 "vga/clk_div/clk_out")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurrentY_8 "vga/CurrentY_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurrentY_7 "vga/CurrentY_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurrentY_6 "vga/CurrentY_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_CurrentY_5 "vga/CurrentY_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_VBlank_reg_renamed_1 "vga/VBlank_reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_HBlank_reg_renamed_2 "vga/HBlank_reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Blank_renamed_3 "vga/Blank")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_HS_renamed_4 "vga/HS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_VS_renamed_5 "vga/VS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_RED_1_1 "vga/RED<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_GREEN_1_1 "vga/GREEN<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_BLUE_1_1 "vga/BLUE<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_Blank_or0000_inv1 "vga/Blank_or0000_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_HS_not0001_renamed_6 "vga/HS_not0001")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF8") (owner "Xilinx"))
            )
            (instance (rename vga_HBlank_reg_and00001 "vga/HBlank_reg_and00001")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5E1F") (owner "Xilinx"))
            )
            (instance (rename vga_VS_not00014_renamed_7 "vga/VS_not00014")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentY_sub0000_xor_8_11 "vga/Msub_CurrentY_sub0000_xor<8>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCC9") (owner "Xilinx"))
            )
            (instance color_2_cmp_ge00001
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance color_5_cmp_lt00001
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0037") (owner "Xilinx"))
            )
            (instance color_2_not00011
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E30") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_and00007_renamed_8 "vga/CurVPos_and00007")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_CurVPos_and000025 "vga/CurVPos_and000025")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00A8") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_cmp_lt0000232_renamed_9 "vga/CurHPos_cmp_lt0000232")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance color_5_or00001
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance vs_vga_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance hs_vga_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance BLUE_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BLUE_0_OBUF_renamed_10 "BLUE_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance GREEN_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance GREEN_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename GREEN_0_OBUF_renamed_11 "GREEN_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance RED_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance RED_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RED_0_OBUF_renamed_12 "RED_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_8__rt_renamed_13 "vga/Mcount_CurHPos_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_7__rt_renamed_14 "vga/Mcount_CurHPos_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_6__rt_renamed_15 "vga/Mcount_CurHPos_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_5__rt_renamed_16 "vga/Mcount_CurHPos_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_4__rt_renamed_17 "vga/Mcount_CurHPos_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_3__rt_renamed_18 "vga/Mcount_CurHPos_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_2__rt_renamed_19 "vga/Mcount_CurHPos_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_cy_1__rt_renamed_20 "vga/Mcount_CurHPos_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_8__rt_renamed_21 "vga/Mcount_CurVPos_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_7__rt_renamed_22 "vga/Mcount_CurVPos_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_6__rt_renamed_23 "vga/Mcount_CurVPos_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_5__rt_renamed_24 "vga/Mcount_CurVPos_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_4__rt_renamed_25 "vga/Mcount_CurVPos_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_3__rt_renamed_26 "vga/Mcount_CurVPos_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_2__rt_renamed_27 "vga/Mcount_CurVPos_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_cy_1__rt_renamed_28 "vga/Mcount_CurVPos_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_xor_9__rt_renamed_29 "vga/Mcount_CurHPos_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_xor_9__rt_renamed_30 "vga/Mcount_CurVPos_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_cmp_lt0000247 "vga/CurHPos_cmp_lt0000247")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7F0") (owner "Xilinx"))
            )
            (instance (rename vga_VBlank_reg_and0000_SW2 "vga/VBlank_reg_and0000_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename vga_VBlank_reg_and0000_renamed_31 "vga/VBlank_reg_and0000")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0213") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_not00011 "vga/CurHPos_not00011")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "080F") (owner "Xilinx"))
            )
            (instance (rename vga_VS_not000114 "vga/VS_not000114")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentY_sub0000_xor_5_11 "vga/Msub_CurrentY_sub0000_xor<5>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C9C3") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentY_sub0000_xor_7_11 "vga/Msub_CurrentY_sub0000_xor<7>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCC9") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentY_sub0000_xor_6_11 "vga/Msub_CurrentY_sub0000_xor<6>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C9") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentY_sub0000_xor_6_111 "vga/Msub_CurrentY_sub0000_xor<6>111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF8") (owner "Xilinx"))
            )
            (instance (rename vga_clk_div_clk_out_BUFG "vga/clk_div/clk_out_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_50MHz_BUFGP_renamed_32 "clk_50MHz_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurHPos_lut_0__INV_0 "vga/Mcount_CurHPos_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_Mcount_CurVPos_lut_0__INV_0 "vga/Mcount_CurVPos_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_CLK_DATA1_INV_0 "vga/CLK_DATA1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_clk_div_clk_out_LUT1_INV_0 "vga/clk_div/clk_out_LUT1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_HS_not0001_SW0 "vga/HS_not0001_SW0")
              (viewRef view_1 (cellRef LUT2_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_Msub_CurrentX_sub0000_xor_9_111 "vga/Msub_CurrentX_sub0000_xor<9>111")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename vga_VS_not00018_renamed_33 "vga/VS_not00018")
              (viewRef view_1 (cellRef LUT3_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename vga_VBlank_reg_and0000211 "vga/VBlank_reg_and0000211")
              (viewRef view_1 (cellRef LUT3_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_cmp_lt000023_renamed_34 "vga/CurHPos_cmp_lt000023")
              (viewRef view_1 (cellRef LUT2_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename vga_CurHPos_cmp_lt0000247_SW0 "vga/CurHPos_cmp_lt0000247_SW0")
              (viewRef view_1 (cellRef LUT4_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename vga_VBlank_reg_and0000_SW3 "vga/VBlank_reg_and0000_SW3")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (net (rename BLUE_0_ "BLUE<0>")
              (joined
                (portRef (member BLUE 1))
                (portRef O (instanceRef BLUE_0_OBUF_renamed_10))
              )
            )
            (net (rename BLUE_1_ "BLUE<1>")
              (joined
                (portRef (member BLUE 0))
                (portRef O (instanceRef BLUE_1_OBUF))
              )
            )
            (net BLUE_0_OBUF
              (joined
                (portRef O (instanceRef vga_BLUE_1_1))
                (portRef I (instanceRef BLUE_1_OBUF))
                (portRef I (instanceRef BLUE_0_OBUF_renamed_10))
              )
            )
            (net (rename GREEN_0_ "GREEN<0>")
              (joined
                (portRef (member GREEN 2))
                (portRef O (instanceRef GREEN_0_OBUF_renamed_11))
              )
            )
            (net (rename GREEN_1_ "GREEN<1>")
              (joined
                (portRef (member GREEN 1))
                (portRef O (instanceRef GREEN_1_OBUF))
              )
            )
            (net (rename GREEN_2_ "GREEN<2>")
              (joined
                (portRef (member GREEN 0))
                (portRef O (instanceRef GREEN_2_OBUF))
              )
            )
            (net GREEN_0_OBUF
              (joined
                (portRef O (instanceRef vga_GREEN_1_1))
                (portRef I (instanceRef GREEN_2_OBUF))
                (portRef I (instanceRef GREEN_1_OBUF))
                (portRef I (instanceRef GREEN_0_OBUF_renamed_11))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_0__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_0__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_1__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_2__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_3__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_4__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_5__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_6__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_7__))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_8__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_0__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_0__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_1__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_2__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_3__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_4__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_5__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_6__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_7__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_8__))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef color_2))
                (portRef D (instanceRef color_0))
                (portRef D (instanceRef color_5))
                (portRef D (instanceRef vga_VS_renamed_5))
                (portRef D (instanceRef vga_HS_renamed_4))
                (portRef D (instanceRef vga_Blank_renamed_3))
                (portRef D (instanceRef vga_HBlank_reg_renamed_2))
                (portRef D (instanceRef vga_VBlank_reg_renamed_1))
                (portRef DI (instanceRef vga_Mcount_CurVPos_cy_0__))
                (portRef DI (instanceRef vga_Mcount_CurHPos_cy_0__))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef vga_VBlank_reg_and0000_SW2))
                (portRef I3 (instanceRef vga_VBlank_reg_and0000_renamed_31))
              )
            )
            (net N11
              (joined
                (portRef I2 (instanceRef vga_VBlank_reg_and0000_renamed_31))
                (portRef LO (instanceRef vga_VBlank_reg_and0000_SW3))
              )
            )
            (net N13
              (joined
                (portRef LO (instanceRef vga_VBlank_reg_and0000211))
                (portRef I1 (instanceRef vga_CurVPos_and000025))
              )
            )
            (net N14
              (joined
                (portRef LO (instanceRef vga_CurHPos_cmp_lt000023_renamed_34))
                (portRef I2 (instanceRef vga_CurHPos_cmp_lt0000247))
              )
            )
            (net N15
              (joined
                (portRef LO (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
                (portRef I0 (instanceRef vga_CurHPos_not00011))
              )
            )
            (net N3
              (joined
                (portRef I3 (instanceRef vga_HS_not0001_renamed_6))
                (portRef LO (instanceRef vga_HS_not0001_SW0))
              )
            )
            (net N8
              (joined
                (portRef I1 (instanceRef vga_CurHPos_cmp_lt0000247))
                (portRef O (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
              )
            )
            (net (rename RED_0_ "RED<0>")
              (joined
                (portRef (member RED 2))
                (portRef O (instanceRef RED_0_OBUF_renamed_12))
              )
            )
            (net (rename RED_1_ "RED<1>")
              (joined
                (portRef (member RED 1))
                (portRef O (instanceRef RED_1_OBUF))
              )
            )
            (net (rename RED_2_ "RED<2>")
              (joined
                (portRef (member RED 0))
                (portRef O (instanceRef RED_2_OBUF))
              )
            )
            (net RED_0_OBUF
              (joined
                (portRef O (instanceRef vga_RED_1_1))
                (portRef I (instanceRef RED_2_OBUF))
                (portRef I (instanceRef RED_1_OBUF))
                (portRef I (instanceRef RED_0_OBUF_renamed_12))
              )
            )
            (net clk_50MHz
              (joined
                (portRef clk_50MHz)
                (portRef I (instanceRef clk_50MHz_BUFGP_renamed_32))
              )
            )
            (net clk_50MHz_BUFGP
              (joined
                (portRef C (instanceRef vga_clk_div_clk_out_renamed_0))
                (portRef O (instanceRef clk_50MHz_BUFGP_renamed_32))
              )
            )
            (net clk_vga
              (joined
                (portRef C (instanceRef color_2))
                (portRef C (instanceRef color_0))
                (portRef C (instanceRef color_5))
                (portRef O (instanceRef vga_CLK_DATA1_INV_0))
              )
            )
            (net (rename color_0__ "color<0>")
              (joined
                (portRef Q (instanceRef color_0))
                (portRef I1 (instanceRef vga_BLUE_1_1))
              )
            )
            (net (rename color_2__ "color<2>")
              (joined
                (portRef Q (instanceRef color_2))
                (portRef I1 (instanceRef vga_GREEN_1_1))
              )
            )
            (net color_2_cmp_ge0000
              (joined
                (portRef CE (instanceRef color_0))
                (portRef O (instanceRef color_2_cmp_ge00001))
              )
            )
            (net color_2_not0001
              (joined
                (portRef CE (instanceRef color_2))
                (portRef O (instanceRef color_2_not00011))
              )
            )
            (net (rename color_5__ "color<5>")
              (joined
                (portRef Q (instanceRef color_5))
                (portRef I1 (instanceRef vga_RED_1_1))
              )
            )
            (net color_5_cmp_lt0000
              (joined
                (portRef CE (instanceRef color_5))
                (portRef O (instanceRef color_5_cmp_lt00001))
              )
            )
            (net color_5_or0000
              (joined
                (portRef R (instanceRef color_2))
                (portRef R (instanceRef color_0))
                (portRef R (instanceRef color_5))
                (portRef O (instanceRef color_5_or00001))
              )
            )
            (net hs_vga
              (joined
                (portRef hs_vga)
                (portRef O (instanceRef hs_vga_OBUF))
              )
            )
            (net (rename vga_Blank "vga/Blank")
              (joined
                (portRef Q (instanceRef vga_Blank_renamed_3))
                (portRef I0 (instanceRef vga_RED_1_1))
                (portRef I0 (instanceRef vga_GREEN_1_1))
                (portRef I0 (instanceRef vga_BLUE_1_1))
              )
            )
            (net (rename vga_Blank_or0000_inv "vga/Blank_or0000_inv")
              (joined
                (portRef R (instanceRef vga_Blank_renamed_3))
                (portRef O (instanceRef vga_Blank_or0000_inv1))
              )
            )
            (net (rename vga_CurHPos_0_ "vga/CurHPos<0>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_0))
                (portRef I (instanceRef vga_Mcount_CurHPos_lut_0__INV_0))
                (portRef I3 (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
              )
            )
            (net (rename vga_CurHPos_1_ "vga/CurHPos<1>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_1))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_1__rt_renamed_20))
                (portRef I2 (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
              )
            )
            (net (rename vga_CurHPos_2_ "vga/CurHPos<2>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_2))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_2__rt_renamed_19))
                (portRef I1 (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
              )
            )
            (net (rename vga_CurHPos_3_ "vga/CurHPos<3>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_3))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_3__rt_renamed_18))
                (portRef I0 (instanceRef vga_CurHPos_cmp_lt0000247_SW0))
              )
            )
            (net (rename vga_CurHPos_4_ "vga/CurHPos<4>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_4))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_4__rt_renamed_17))
                (portRef I1 (instanceRef vga_CurHPos_not00011))
                (portRef I0 (instanceRef vga_CurHPos_cmp_lt0000247))
                (portRef I1 (instanceRef vga_Msub_CurrentX_sub0000_xor_9_111))
              )
            )
            (net (rename vga_CurHPos_5_ "vga/CurHPos<5>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_5))
                (portRef I1 (instanceRef vga_HS_not0001_renamed_6))
                (portRef I2 (instanceRef vga_CurHPos_cmp_lt0000232_renamed_9))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_5__rt_renamed_16))
                (portRef I0 (instanceRef vga_Msub_CurrentX_sub0000_xor_9_111))
              )
            )
            (net (rename vga_CurHPos_6_ "vga/CurHPos<6>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_6))
                (portRef I0 (instanceRef vga_HS_not0001_renamed_6))
                (portRef I0 (instanceRef vga_CurHPos_cmp_lt0000232_renamed_9))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_6__rt_renamed_15))
                (portRef I2 (instanceRef vga_Msub_CurrentX_sub0000_xor_9_111))
              )
            )
            (net (rename vga_CurHPos_7_ "vga/CurHPos<7>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_7))
                (portRef I2 (instanceRef vga_HS_not0001_renamed_6))
                (portRef I1 (instanceRef vga_HBlank_reg_and00001))
                (portRef I1 (instanceRef vga_CurHPos_cmp_lt0000232_renamed_9))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_7__rt_renamed_14))
              )
            )
            (net (rename vga_CurHPos_8_ "vga/CurHPos<8>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_8))
                (portRef I0 (instanceRef vga_HBlank_reg_and00001))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_cy_8__rt_renamed_13))
                (portRef I1 (instanceRef vga_HS_not0001_SW0))
                (portRef I0 (instanceRef vga_CurHPos_cmp_lt000023_renamed_34))
              )
            )
            (net (rename vga_CurHPos_9_ "vga/CurHPos<9>")
              (joined
                (portRef Q (instanceRef vga_CurHPos_9))
                (portRef I2 (instanceRef vga_HBlank_reg_and00001))
                (portRef I0 (instanceRef vga_Mcount_CurHPos_xor_9__rt_renamed_29))
                (portRef I0 (instanceRef vga_HS_not0001_SW0))
                (portRef I1 (instanceRef vga_CurHPos_cmp_lt000023_renamed_34))
              )
            )
            (net (rename vga_CurHPos_cmp_lt0000 "vga/CurHPos_cmp_lt0000")
              (joined
                (portRef O (instanceRef vga_CurHPos_cmp_lt0000247))
                (portRef I3 (instanceRef vga_CurVPos_and000025))
              )
            )
            (net (rename vga_CurHPos_cmp_lt000023 "vga/CurHPos_cmp_lt000023")
              (joined
                (portRef I2 (instanceRef vga_CurHPos_not00011))
                (portRef O (instanceRef vga_CurHPos_cmp_lt000023_renamed_34))
              )
            )
            (net (rename vga_CurHPos_cmp_lt0000232 "vga/CurHPos_cmp_lt0000232")
              (joined
                (portRef O (instanceRef vga_CurHPos_cmp_lt0000232_renamed_9))
                (portRef I3 (instanceRef vga_CurHPos_not00011))
                (portRef I3 (instanceRef vga_CurHPos_cmp_lt0000247))
              )
            )
            (net (rename vga_CurHPos_not0001 "vga/CurHPos_not0001")
              (joined
                (portRef R (instanceRef vga_CurHPos_0))
                (portRef R (instanceRef vga_CurHPos_1))
                (portRef R (instanceRef vga_CurHPos_2))
                (portRef R (instanceRef vga_CurHPos_3))
                (portRef R (instanceRef vga_CurHPos_4))
                (portRef R (instanceRef vga_CurHPos_5))
                (portRef R (instanceRef vga_CurHPos_6))
                (portRef R (instanceRef vga_CurHPos_7))
                (portRef R (instanceRef vga_CurHPos_8))
                (portRef R (instanceRef vga_CurHPos_9))
                (portRef CE (instanceRef vga_CurVPos_0))
                (portRef CE (instanceRef vga_CurVPos_1))
                (portRef CE (instanceRef vga_CurVPos_2))
                (portRef CE (instanceRef vga_CurVPos_3))
                (portRef CE (instanceRef vga_CurVPos_4))
                (portRef CE (instanceRef vga_CurVPos_5))
                (portRef CE (instanceRef vga_CurVPos_6))
                (portRef CE (instanceRef vga_CurVPos_7))
                (portRef CE (instanceRef vga_CurVPos_8))
                (portRef CE (instanceRef vga_CurVPos_9))
                (portRef O (instanceRef vga_CurHPos_not00011))
              )
            )
            (net (rename vga_CurVPos_0_ "vga/CurVPos<0>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_0))
                (portRef I (instanceRef vga_Mcount_CurVPos_lut_0__INV_0))
              )
            )
            (net (rename vga_CurVPos_1_ "vga/CurVPos<1>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_1))
                (portRef I0 (instanceRef vga_VS_not00014_renamed_7))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_1__rt_renamed_28))
              )
            )
            (net (rename vga_CurVPos_2_ "vga/CurVPos<2>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_2))
                (portRef I1 (instanceRef vga_VS_not00014_renamed_7))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_2__rt_renamed_27))
                (portRef I0 (instanceRef vga_Msub_CurrentY_sub0000_xor_5_11))
                (portRef I0 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_111))
                (portRef I1 (instanceRef vga_VBlank_reg_and0000211))
              )
            )
            (net (rename vga_CurVPos_3_ "vga/CurVPos<3>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_3))
                (portRef I2 (instanceRef vga_VS_not00014_renamed_7))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_3__rt_renamed_26))
                (portRef I3 (instanceRef vga_Msub_CurrentY_sub0000_xor_5_11))
                (portRef I1 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_111))
                (portRef I2 (instanceRef vga_VBlank_reg_and0000211))
              )
            )
            (net (rename vga_CurVPos_4_ "vga/CurVPos<4>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_4))
                (portRef I3 (instanceRef vga_VS_not00014_renamed_7))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_4__rt_renamed_25))
                (portRef I2 (instanceRef vga_Msub_CurrentY_sub0000_xor_5_11))
                (portRef I3 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_111))
                (portRef I0 (instanceRef vga_VBlank_reg_and0000211))
              )
            )
            (net (rename vga_CurVPos_5_ "vga/CurVPos<5>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_5))
                (portRef I0 (instanceRef vga_CurVPos_and00007_renamed_8))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_5__rt_renamed_24))
                (portRef I3 (instanceRef vga_VBlank_reg_and0000_SW2))
                (portRef I1 (instanceRef vga_Msub_CurrentY_sub0000_xor_5_11))
                (portRef I2 (instanceRef vga_Msub_CurrentY_sub0000_xor_7_11))
                (portRef I0 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_11))
                (portRef I2 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_111))
                (portRef I1 (instanceRef vga_VS_not00018_renamed_33))
                (portRef I3 (instanceRef vga_VBlank_reg_and0000_SW3))
              )
            )
            (net (rename vga_CurVPos_6_ "vga/CurVPos<6>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_6))
                (portRef I0 (instanceRef vga_Msub_CurrentY_sub0000_xor_8_11))
                (portRef I1 (instanceRef vga_CurVPos_and00007_renamed_8))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_6__rt_renamed_23))
                (portRef I2 (instanceRef vga_VBlank_reg_and0000_SW2))
                (portRef I0 (instanceRef vga_Msub_CurrentY_sub0000_xor_7_11))
                (portRef I1 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_11))
                (portRef I2 (instanceRef vga_VS_not00018_renamed_33))
                (portRef I2 (instanceRef vga_VBlank_reg_and0000_SW3))
              )
            )
            (net (rename vga_CurVPos_7_ "vga/CurVPos<7>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_7))
                (portRef I2 (instanceRef vga_Msub_CurrentY_sub0000_xor_8_11))
                (portRef I2 (instanceRef vga_CurVPos_and00007_renamed_8))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_7__rt_renamed_22))
                (portRef I1 (instanceRef vga_VBlank_reg_and0000_SW2))
                (portRef I1 (instanceRef vga_Msub_CurrentY_sub0000_xor_7_11))
                (portRef I0 (instanceRef vga_VS_not00018_renamed_33))
                (portRef I1 (instanceRef vga_VBlank_reg_and0000_SW3))
              )
            )
            (net (rename vga_CurVPos_8_ "vga/CurVPos<8>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_8))
                (portRef I1 (instanceRef vga_Msub_CurrentY_sub0000_xor_8_11))
                (portRef I3 (instanceRef vga_CurVPos_and00007_renamed_8))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_cy_8__rt_renamed_21))
                (portRef I0 (instanceRef vga_VBlank_reg_and0000_SW2))
                (portRef I1 (instanceRef vga_VS_not000114))
                (portRef I0 (instanceRef vga_VBlank_reg_and0000_SW3))
              )
            )
            (net (rename vga_CurVPos_9_ "vga/CurVPos<9>")
              (joined
                (portRef Q (instanceRef vga_CurVPos_9))
                (portRef I0 (instanceRef vga_CurVPos_and000025))
                (portRef I0 (instanceRef vga_Mcount_CurVPos_xor_9__rt_renamed_30))
                (portRef I1 (instanceRef vga_VBlank_reg_and0000_renamed_31))
                (portRef I2 (instanceRef vga_VS_not000114))
              )
            )
            (net (rename vga_CurVPos_and0000 "vga/CurVPos_and0000")
              (joined
                (portRef R (instanceRef vga_CurVPos_0))
                (portRef R (instanceRef vga_CurVPos_1))
                (portRef R (instanceRef vga_CurVPos_2))
                (portRef R (instanceRef vga_CurVPos_3))
                (portRef R (instanceRef vga_CurVPos_4))
                (portRef R (instanceRef vga_CurVPos_5))
                (portRef R (instanceRef vga_CurVPos_6))
                (portRef R (instanceRef vga_CurVPos_7))
                (portRef R (instanceRef vga_CurVPos_8))
                (portRef R (instanceRef vga_CurVPos_9))
                (portRef O (instanceRef vga_CurVPos_and000025))
              )
            )
            (net (rename vga_CurVPos_and00002 "vga/CurVPos_and00002")
              (joined
                (portRef I0 (instanceRef vga_VBlank_reg_and0000_renamed_31))
                (portRef I3 (instanceRef vga_Msub_CurrentY_sub0000_xor_7_11))
                (portRef I2 (instanceRef vga_Msub_CurrentY_sub0000_xor_6_11))
                (portRef O (instanceRef vga_VBlank_reg_and0000211))
              )
            )
            (net (rename vga_CurVPos_and00007 "vga/CurVPos_and00007")
              (joined
                (portRef O (instanceRef vga_CurVPos_and00007_renamed_8))
                (portRef I2 (instanceRef vga_CurVPos_and000025))
              )
            )
            (net (rename vga_CurrentY_5_ "vga/CurrentY<5>")
              (joined
                (portRef Q (instanceRef vga_CurrentY_5))
                (portRef I0 (instanceRef color_5_cmp_lt00001))
                (portRef I0 (instanceRef color_2_not00011))
              )
            )
            (net (rename vga_CurrentY_6_ "vga/CurrentY<6>")
              (joined
                (portRef Q (instanceRef vga_CurrentY_6))
                (portRef I1 (instanceRef color_2_cmp_ge00001))
                (portRef I2 (instanceRef color_5_cmp_lt00001))
                (portRef I1 (instanceRef color_2_not00011))
              )
            )
            (net (rename vga_CurrentY_7_ "vga/CurrentY<7>")
              (joined
                (portRef Q (instanceRef vga_CurrentY_7))
                (portRef I2 (instanceRef color_2_cmp_ge00001))
                (portRef I1 (instanceRef color_5_cmp_lt00001))
                (portRef I3 (instanceRef color_2_not00011))
              )
            )
            (net (rename vga_CurrentY_8_ "vga/CurrentY<8>")
              (joined
                (portRef Q (instanceRef vga_CurrentY_8))
                (portRef I0 (instanceRef color_2_cmp_ge00001))
                (portRef I3 (instanceRef color_5_cmp_lt00001))
                (portRef I2 (instanceRef color_2_not00011))
              )
            )
            (net (rename vga_CurrentY_sub0000_5_ "vga/CurrentY_sub0000<5>")
              (joined
                (portRef D (instanceRef vga_CurrentY_5))
                (portRef O (instanceRef vga_Msub_CurrentY_sub0000_xor_5_11))
              )
            )
            (net (rename vga_CurrentY_sub0000_6_ "vga/CurrentY_sub0000<6>")
              (joined
                (portRef D (instanceRef vga_CurrentY_6))
                (portRef O (instanceRef vga_Msub_CurrentY_sub0000_xor_6_11))
              )
            )
            (net (rename vga_CurrentY_sub0000_7_ "vga/CurrentY_sub0000<7>")
              (joined
                (portRef D (instanceRef vga_CurrentY_7))
                (portRef O (instanceRef vga_Msub_CurrentY_sub0000_xor_7_11))
              )
            )
            (net (rename vga_CurrentY_sub0000_8_ "vga/CurrentY_sub0000<8>")
              (joined
                (portRef D (instanceRef vga_CurrentY_8))
                (portRef O (instanceRef vga_Msub_CurrentY_sub0000_xor_8_11))
              )
            )
            (net (rename vga_HBlank_reg "vga/HBlank_reg")
              (joined
                (portRef Q (instanceRef vga_HBlank_reg_renamed_2))
                (portRef I0 (instanceRef vga_Blank_or0000_inv1))
                (portRef I0 (instanceRef color_5_or00001))
              )
            )
            (net (rename vga_HBlank_reg_and0000 "vga/HBlank_reg_and0000")
              (joined
                (portRef R (instanceRef vga_HBlank_reg_renamed_2))
                (portRef O (instanceRef vga_HBlank_reg_and00001))
              )
            )
            (net (rename vga_HS "vga/HS")
              (joined
                (portRef Q (instanceRef vga_HS_renamed_4))
                (portRef I (instanceRef hs_vga_OBUF))
              )
            )
            (net (rename vga_HS_not0001 "vga/HS_not0001")
              (joined
                (portRef R (instanceRef vga_HS_renamed_4))
                (portRef O (instanceRef vga_HS_not0001_renamed_6))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_0_ "vga/Mcount_CurHPos_cy<0>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_0__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_1__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_1__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_1_ "vga/Mcount_CurHPos_cy<1>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_1__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_2__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_2__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_1__rt "vga/Mcount_CurHPos_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_1__rt_renamed_20))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_1__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_1__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_2_ "vga/Mcount_CurHPos_cy<2>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_2__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_3__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_3__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_2__rt "vga/Mcount_CurHPos_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_2__rt_renamed_19))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_2__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_2__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_3_ "vga/Mcount_CurHPos_cy<3>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_3__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_4__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_4__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_3__rt "vga/Mcount_CurHPos_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_3__rt_renamed_18))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_3__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_3__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_4_ "vga/Mcount_CurHPos_cy<4>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_4__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_5__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_5__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_4__rt "vga/Mcount_CurHPos_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_4__rt_renamed_17))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_4__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_4__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_5_ "vga/Mcount_CurHPos_cy<5>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_5__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_6__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_6__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_5__rt "vga/Mcount_CurHPos_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_5__rt_renamed_16))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_5__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_5__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_6_ "vga/Mcount_CurHPos_cy<6>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_6__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_7__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_7__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_6__rt "vga/Mcount_CurHPos_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_6__rt_renamed_15))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_6__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_6__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_7_ "vga/Mcount_CurHPos_cy<7>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_7__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_cy_8__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_8__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_7__rt "vga/Mcount_CurHPos_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_7__rt_renamed_14))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_7__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_7__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_8_ "vga/Mcount_CurHPos_cy<8>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_8__))
                (portRef CI (instanceRef vga_Mcount_CurHPos_xor_9__))
              )
            )
            (net (rename vga_Mcount_CurHPos_cy_8__rt "vga/Mcount_CurHPos_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_cy_8__rt_renamed_13))
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_8__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_8__))
              )
            )
            (net (rename vga_Mcount_CurHPos_lut_0_ "vga/Mcount_CurHPos_lut<0>")
              (joined
                (portRef S (instanceRef vga_Mcount_CurHPos_cy_0__))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_0__))
                (portRef O (instanceRef vga_Mcount_CurHPos_lut_0__INV_0))
              )
            )
            (net (rename vga_Mcount_CurHPos_xor_9__rt "vga/Mcount_CurHPos_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_9__rt_renamed_29))
                (portRef LI (instanceRef vga_Mcount_CurHPos_xor_9__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_0_ "vga/Mcount_CurVPos_cy<0>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_0__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_1__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_1__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_1_ "vga/Mcount_CurVPos_cy<1>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_1__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_2__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_2__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_1__rt "vga/Mcount_CurVPos_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_1__rt_renamed_28))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_1__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_1__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_2_ "vga/Mcount_CurVPos_cy<2>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_2__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_3__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_3__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_2__rt "vga/Mcount_CurVPos_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_2__rt_renamed_27))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_2__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_2__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_3_ "vga/Mcount_CurVPos_cy<3>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_3__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_4__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_4__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_3__rt "vga/Mcount_CurVPos_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_3__rt_renamed_26))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_3__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_3__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_4_ "vga/Mcount_CurVPos_cy<4>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_4__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_5__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_5__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_4__rt "vga/Mcount_CurVPos_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_4__rt_renamed_25))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_4__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_4__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_5_ "vga/Mcount_CurVPos_cy<5>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_5__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_6__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_6__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_5__rt "vga/Mcount_CurVPos_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_5__rt_renamed_24))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_5__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_5__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_6_ "vga/Mcount_CurVPos_cy<6>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_6__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_7__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_7__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_6__rt "vga/Mcount_CurVPos_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_6__rt_renamed_23))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_6__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_6__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_7_ "vga/Mcount_CurVPos_cy<7>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_7__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_cy_8__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_8__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_7__rt "vga/Mcount_CurVPos_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_7__rt_renamed_22))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_7__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_7__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_8_ "vga/Mcount_CurVPos_cy<8>")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_8__))
                (portRef CI (instanceRef vga_Mcount_CurVPos_xor_9__))
              )
            )
            (net (rename vga_Mcount_CurVPos_cy_8__rt "vga/Mcount_CurVPos_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_cy_8__rt_renamed_21))
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_8__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_8__))
              )
            )
            (net (rename vga_Mcount_CurVPos_lut_0_ "vga/Mcount_CurVPos_lut<0>")
              (joined
                (portRef S (instanceRef vga_Mcount_CurVPos_cy_0__))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_0__))
                (portRef O (instanceRef vga_Mcount_CurVPos_lut_0__INV_0))
              )
            )
            (net (rename vga_Mcount_CurVPos_xor_9__rt "vga/Mcount_CurVPos_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_9__rt_renamed_30))
                (portRef LI (instanceRef vga_Mcount_CurVPos_xor_9__))
              )
            )
            (net (rename vga_N11 "vga/N11")
              (joined
                (portRef I3 (instanceRef vga_HBlank_reg_and00001))
                (portRef LO (instanceRef vga_Msub_CurrentX_sub0000_xor_9_111))
              )
            )
            (net (rename vga_N41 "vga/N41")
              (joined
                (portRef I3 (instanceRef vga_Msub_CurrentY_sub0000_xor_8_11))
                (portRef O (instanceRef vga_Msub_CurrentY_sub0000_xor_6_111))
              )
            )
            (net (rename vga_Result_0_ "vga/Result<0>")
              (joined
                (portRef D (instanceRef vga_CurHPos_0))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_0__))
              )
            )
            (net (rename vga_Result_0_1 "vga/Result<0>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_0))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_0__))
              )
            )
            (net (rename vga_Result_1_ "vga/Result<1>")
              (joined
                (portRef D (instanceRef vga_CurHPos_1))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_1__))
              )
            )
            (net (rename vga_Result_1_1 "vga/Result<1>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_1))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_1__))
              )
            )
            (net (rename vga_Result_2_ "vga/Result<2>")
              (joined
                (portRef D (instanceRef vga_CurHPos_2))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_2__))
              )
            )
            (net (rename vga_Result_2_1 "vga/Result<2>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_2))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_2__))
              )
            )
            (net (rename vga_Result_3_ "vga/Result<3>")
              (joined
                (portRef D (instanceRef vga_CurHPos_3))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_3__))
              )
            )
            (net (rename vga_Result_3_1 "vga/Result<3>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_3))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_3__))
              )
            )
            (net (rename vga_Result_4_ "vga/Result<4>")
              (joined
                (portRef D (instanceRef vga_CurHPos_4))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_4__))
              )
            )
            (net (rename vga_Result_4_1 "vga/Result<4>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_4))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_4__))
              )
            )
            (net (rename vga_Result_5_ "vga/Result<5>")
              (joined
                (portRef D (instanceRef vga_CurHPos_5))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_5__))
              )
            )
            (net (rename vga_Result_5_1 "vga/Result<5>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_5))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_5__))
              )
            )
            (net (rename vga_Result_6_ "vga/Result<6>")
              (joined
                (portRef D (instanceRef vga_CurHPos_6))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_6__))
              )
            )
            (net (rename vga_Result_6_1 "vga/Result<6>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_6))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_6__))
              )
            )
            (net (rename vga_Result_7_ "vga/Result<7>")
              (joined
                (portRef D (instanceRef vga_CurHPos_7))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_7__))
              )
            )
            (net (rename vga_Result_7_1 "vga/Result<7>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_7))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_7__))
              )
            )
            (net (rename vga_Result_8_ "vga/Result<8>")
              (joined
                (portRef D (instanceRef vga_CurHPos_8))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_8__))
              )
            )
            (net (rename vga_Result_8_1 "vga/Result<8>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_8))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_8__))
              )
            )
            (net (rename vga_Result_9_ "vga/Result<9>")
              (joined
                (portRef D (instanceRef vga_CurHPos_9))
                (portRef O (instanceRef vga_Mcount_CurHPos_xor_9__))
              )
            )
            (net (rename vga_Result_9_1 "vga/Result<9>1")
              (joined
                (portRef D (instanceRef vga_CurVPos_9))
                (portRef O (instanceRef vga_Mcount_CurVPos_xor_9__))
              )
            )
            (net (rename vga_VBlank_reg "vga/VBlank_reg")
              (joined
                (portRef Q (instanceRef vga_VBlank_reg_renamed_1))
                (portRef R (instanceRef vga_CurrentY_5))
                (portRef R (instanceRef vga_CurrentY_6))
                (portRef R (instanceRef vga_CurrentY_7))
                (portRef R (instanceRef vga_CurrentY_8))
                (portRef I1 (instanceRef vga_Blank_or0000_inv1))
                (portRef I1 (instanceRef color_5_or00001))
              )
            )
            (net (rename vga_VBlank_reg_and0000 "vga/VBlank_reg_and0000")
              (joined
                (portRef R (instanceRef vga_VBlank_reg_renamed_1))
                (portRef O (instanceRef vga_VBlank_reg_and0000_renamed_31))
              )
            )
            (net (rename vga_VS "vga/VS")
              (joined
                (portRef Q (instanceRef vga_VS_renamed_5))
                (portRef I (instanceRef vs_vga_OBUF))
              )
            )
            (net (rename vga_VS_not0001 "vga/VS_not0001")
              (joined
                (portRef R (instanceRef vga_VS_renamed_5))
                (portRef O (instanceRef vga_VS_not000114))
              )
            )
            (net (rename vga_VS_not00014 "vga/VS_not00014")
              (joined
                (portRef O (instanceRef vga_VS_not00014_renamed_7))
                (portRef I0 (instanceRef vga_VS_not000114))
              )
            )
            (net (rename vga_VS_not00018 "vga/VS_not00018")
              (joined
                (portRef I3 (instanceRef vga_VS_not000114))
                (portRef LO (instanceRef vga_VS_not00018_renamed_33))
              )
            )
            (net (rename vga_clk_div_clk_out "vga/clk_div/clk_out")
              (joined
                (portRef C (instanceRef vga_VS_renamed_5))
                (portRef C (instanceRef vga_HS_renamed_4))
                (portRef C (instanceRef vga_Blank_renamed_3))
                (portRef C (instanceRef vga_HBlank_reg_renamed_2))
                (portRef C (instanceRef vga_VBlank_reg_renamed_1))
                (portRef C (instanceRef vga_CurrentY_5))
                (portRef C (instanceRef vga_CurrentY_6))
                (portRef C (instanceRef vga_CurrentY_7))
                (portRef C (instanceRef vga_CurrentY_8))
                (portRef C (instanceRef vga_CurHPos_0))
                (portRef C (instanceRef vga_CurHPos_1))
                (portRef C (instanceRef vga_CurHPos_2))
                (portRef C (instanceRef vga_CurHPos_3))
                (portRef C (instanceRef vga_CurHPos_4))
                (portRef C (instanceRef vga_CurHPos_5))
                (portRef C (instanceRef vga_CurHPos_6))
                (portRef C (instanceRef vga_CurHPos_7))
                (portRef C (instanceRef vga_CurHPos_8))
                (portRef C (instanceRef vga_CurHPos_9))
                (portRef C (instanceRef vga_CurVPos_0))
                (portRef C (instanceRef vga_CurVPos_1))
                (portRef C (instanceRef vga_CurVPos_2))
                (portRef C (instanceRef vga_CurVPos_3))
                (portRef C (instanceRef vga_CurVPos_4))
                (portRef C (instanceRef vga_CurVPos_5))
                (portRef C (instanceRef vga_CurVPos_6))
                (portRef C (instanceRef vga_CurVPos_7))
                (portRef C (instanceRef vga_CurVPos_8))
                (portRef C (instanceRef vga_CurVPos_9))
                (portRef O (instanceRef vga_clk_div_clk_out_BUFG))
                (portRef I (instanceRef vga_CLK_DATA1_INV_0))
              )
            )
            (net (rename vga_clk_div_clk_out1 "vga/clk_div/clk_out1")
              (joined
                (portRef Q (instanceRef vga_clk_div_clk_out_renamed_0))
                (portRef I (instanceRef vga_clk_div_clk_out_BUFG))
                (portRef I (instanceRef vga_clk_div_clk_out_LUT1_INV_0))
              )
            )
            (net (rename vga_clk_div_clk_out_LUT1 "vga/clk_div/clk_out_LUT1")
              (joined
                (portRef D (instanceRef vga_clk_div_clk_out_renamed_0))
                (portRef O (instanceRef vga_clk_div_clk_out_LUT1_INV_0))
              )
            )
            (net vs_vga
              (joined
                (portRef vs_vga)
                (portRef O (instanceRef vs_vga_OBUF))
              )
            )
          )
      )
    )
  )

  (design main
    (cellRef main
      (libraryRef main_lib)
    )
    (property PART (string "xc3s100e-5-cp132") (owner "Xilinx"))
  )
)

