Release 13.2 Map O.61xd (lin64)
Xilinx Map Application Log File for Design 'uuci'

Design Information
------------------
Command Line   : map -u -p xc5vlx330-ff1760-2 -cm speed -ol high -pr b -detail
-o uuci_map.ncd uuci.ngd uuci.pcf 
Target Device  : xc5vlx330
Target Package : ff1760
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sat Jul 21 10:29:15 2012

Mapping design into LUTs...
Writing file uuci_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:720ee4) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:720ee4) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:720ee4) REAL time: 29 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:720ee4) REAL time: 29 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:720ee4) REAL time: 1 mins 9 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:720ee4) REAL time: 1 mins 10 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:720ee4) REAL time: 1 mins 11 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:720ee4) REAL time: 1 mins 11 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:720ee4) REAL time: 1 mins 11 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:720ee4) REAL time: 1 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:720ee4) REAL time: 1 mins 11 secs 

Phase 12.8  Global Placement
........................................................................................................................................
....
.................................................................................................................................................................................................
................
................
................
Phase 12.8  Global Placement (Checksum:13263189) REAL time: 1 mins 21 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:13263189) REAL time: 1 mins 21 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:13263189) REAL time: 1 mins 22 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:162f1be9) REAL time: 1 mins 47 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:162f1be9) REAL time: 1 mins 47 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:162f1be9) REAL time: 1 mins 48 secs 

Total REAL time to Placer completion: 1 mins 48 secs 
Total CPU  time to Placer completion: 1 mins 48 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal <fmul1/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd1/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 1,161 out of 207,360    1%
    Number used as Flip Flops:               1,160
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      1,405 out of 207,360    1%
    Number used as logic:                    1,284 out of 207,360    1%
      Number using O6 output only:           1,161
      Number using O5 output only:              23
      Number using O5 and O6:                  100
    Number used as Memory:                     119 out of  54,720    1%
      Number used as Shift Register:           119
        Number using O6 output only:           119
    Number used as exclusive route-thru:         2
  Number of route-thrus:                       146
    Number using O6 output only:                24
    Number using O5 output only:               122

Slice Logic Distribution:
  Number of occupied Slices:                   593 out of  51,840    1%
  Number of LUT Flip Flop pairs used:        1,786
    Number with an unused Flip Flop:           625 out of   1,786   34%
    Number with an unused LUT:                 381 out of   1,786   21%
    Number of fully used LUT-FF pairs:         780 out of   1,786   43%
    Number of unique control sets:              24
    Number of slice register sites lost
      to control set restrictions:              29 out of 207,360    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:

Specific Feature Utilization:
  Number of DSP48Es:                             5 out of     192    2%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.12

Peak Memory Usage:  1084 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 50 secs 

Mapping completed.
See MAP report file "uuci_map.mrp" for details.
