git clone --depth 1 --no-tags https://github.com/karandas2508/ElectronicsProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296896886
git clone --depth 1 --no-tags https://github.com/Konecny343/Digital-electronics-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297710464
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Hardware_Online_Testing-BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295963488
git clone --depth 1 --no-tags https://github.com/divyajainsurana/cadcontest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296342799
git clone --depth 1 --no-tags https://github.com/rtldesignlabs/blog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294509400
git clone --depth 1 --no-tags https://github.com/jjpalanca/ECE474Hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294500469
git clone --depth 1 --no-tags https://github.com/ErvinXie/ErvinCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294354159
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Piano-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296145834
git clone --depth 1 --no-tags https://github.com/diegollterza/multiplicador_soma_desloca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296180038
git clone --depth 1 --no-tags https://github.com/CSerxzm/CPU_TEMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296613077
git clone --depth 1 --no-tags https://github.com/gabrielrodcanal/Verilog-FPGA-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297785818
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jomolinam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294166588
git clone --depth 1 --no-tags https://github.com/rksingh23/Basic_operation_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294297702
git clone --depth 1 --no-tags https://github.com/lam19267/Lab6_LAM_19267.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293207841
git clone --depth 1 --no-tags https://github.com/mun19176/lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293167066
git clone --depth 1 --no-tags https://github.com/ssm9/pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300893910
git clone --depth 1 --no-tags https://github.com/crokfu/VBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299169367
git clone --depth 1 --no-tags https://github.com/UncertainityHacker/Basic_Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301759935
git clone --depth 1 --no-tags https://github.com/nikanika0221/Verilog-GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301732709
git clone --depth 1 --no-tags https://github.com/manas1999/SIngle-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301785437
git clone --depth 1 --no-tags https://github.com/sha310139/FSM-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301351087
git clone --depth 1 --no-tags https://github.com/Calerbucci/LogicDesignLab-02Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300012540
git clone --depth 1 --no-tags https://github.com/damurka5/CompArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296349066
git clone --depth 1 --no-tags https://github.com/integralz/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297213083
git clone --depth 1 --no-tags https://github.com/agustinpalacioschamorro96/Programacion_Logica_con_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294820005
git clone --depth 1 --no-tags https://github.com/Maracinee/Curriculum-Vitae.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294752485
git clone --depth 1 --no-tags https://github.com/Woyakewicz/DP-RAM-dual-heapsort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296381206
git clone --depth 1 --no-tags https://github.com/casechrisbacher/Digital-Logic-ECEN2350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297513247
git clone --depth 1 --no-tags https://github.com/1997wooji/digitalsystemdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297275890
git clone --depth 1 --no-tags https://github.com/DhananjayV242/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297062677
git clone --depth 1 --no-tags https://github.com/gracenikole/arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296967002
git clone --depth 1 --no-tags https://github.com/Wonicon/beihai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297077745
git clone --depth 1 --no-tags https://github.com/kpaczos/PUC_Projekt_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298631011
git clone --depth 1 --no-tags https://github.com/Pendulun/TrabalhoOc1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298892596
git clone --depth 1 --no-tags https://github.com/eduhdm/oc1-tp2-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299779281
git clone --depth 1 --no-tags https://github.com/Jason-Du/Music_key_detection-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293392340
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295920072
git clone --depth 1 --no-tags https://github.com/thomaslindner/xu1-max10-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295867338
git clone --depth 1 --no-tags https://github.com/Radislav123/SPDS_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296025745
git clone --depth 1 --no-tags https://github.com/ViniGl/embarcados-avancados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294230723
git clone --depth 1 --no-tags https://github.com/LiqingShenProject/NIOSII-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300736315
git clone --depth 1 --no-tags https://github.com/fmerc/ece3829.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292445514
git clone --depth 1 --no-tags https://github.com/dpohanlon/FPGA-Comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301252896
git clone --depth 1 --no-tags https://github.com/vinayKumarSangwan/verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301452523
git clone --depth 1 --no-tags https://github.com/Tachyon01/TRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301816884
git clone --depth 1 --no-tags https://github.com/shawshank96/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300082362
git clone --depth 1 --no-tags https://github.com/jborza/altera-12864-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301214670
git clone --depth 1 --no-tags https://github.com/AsciiShell/hse_spds_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295433047
git clone --depth 1 --no-tags https://github.com/danellis/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295619129
git clone --depth 1 --no-tags https://github.com/tkarthikeyan132/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298216068
git clone --depth 1 --no-tags https://github.com/xxxxyu/hardware_sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298552334
git clone --depth 1 --no-tags https://github.com/rkBekzat/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299306785
git clone --depth 1 --no-tags https://github.com/Jason-Du/Chiu_VLSI_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299386573
git clone --depth 1 --no-tags https://github.com/annxpugx/Guias-AC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298458222
git clone --depth 1 --no-tags https://github.com/dhunt10/-en-de-cryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300414698
git clone --depth 1 --no-tags https://github.com/alexisrael17/EE-4363-COMPUTER-ARCHITECTURE-MACHINE-ORGANIZATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299729980
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_stream_sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299747360
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-Esteban-dido.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294166856
git clone --depth 1 --no-tags https://github.com/bringItUpX/sound-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296877473
git clone --depth 1 --no-tags https://github.com/kondanikhilreddy/HAZARD-DETECTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296635394
git clone --depth 1 --no-tags https://github.com/juliawang00/ee108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297148940
git clone --depth 1 --no-tags https://github.com/blainehindman-eecs/EE324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298329356
git clone --depth 1 --no-tags https://github.com/2313tiny/D_LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292749549
git clone --depth 1 --no-tags https://github.com/klemenkomedenko/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293743928
git clone --depth 1 --no-tags https://github.com/jpradeesh3800/Verilog_Image_Compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295676678
git clone --depth 1 --no-tags https://github.com/RupeshDama/TIC-TAC-TOE-USING-BASYS3-ARTIX-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295192148
git clone --depth 1 --no-tags https://github.com/christiaanb/pythondata-cpu-contranomy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294511419
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Design-a-Modified-MAC-Using-LEDIT-and-SEDIT-and-Calculate-it-s-Fault-Possibility-and-Test-it-with-SC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296062514
git clone --depth 1 --no-tags https://github.com/TTyRAeLL/CPU-summer-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295312965
git clone --depth 1 --no-tags https://github.com/n-wagner/NIOS-2-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296458426
git clone --depth 1 --no-tags https://github.com/kerniee/ca-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296310032
git clone --depth 1 --no-tags https://github.com/DaniilOkrug/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296309790
git clone --depth 1 --no-tags https://github.com/vulkanbets/MIPS_multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301572831
git clone --depth 1 --no-tags https://github.com/DonMaestro/lab_circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302153267
git clone --depth 1 --no-tags https://github.com/okaaiiix/SUTD_ISTD_50.002_1D_CI13_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301920411
git clone --depth 1 --no-tags https://github.com/QSCTech-Sange/Naive-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301903319
git clone --depth 1 --no-tags https://github.com/shawshank96/square-root-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300084419
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294131858
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_jpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305197324
git clone --depth 1 --no-tags https://github.com/wuxx/icesugar-pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309937041
git clone --depth 1 --no-tags https://github.com/lnis-uofu/SOFA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302744426
git clone --depth 1 --no-tags https://github.com/AUCOHL/DFFRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311306901
git clone --depth 1 --no-tags https://github.com/AndresNavarro82/vt52-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310110826
git clone --depth 1 --no-tags https://github.com/lucky-wfw/ARM_AMBA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307337830
git clone --depth 1 --no-tags https://github.com/Arlet/verilog-65C02-microcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304688708
git clone --depth 1 --no-tags https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309166401
git clone --depth 1 --no-tags https://github.com/rfhits/Computer-Organization-BUAA-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303552524
git clone --depth 1 --no-tags https://github.com/no2fpga/no2bootloader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302706511
git clone --depth 1 --no-tags https://github.com/ManuFerHi/N-GO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302464770
git clone --depth 1 --no-tags https://github.com/fredrequin/verilator_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303693183
git clone --depth 1 --no-tags https://github.com/sfu-arch/SpGEMM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303755292
git clone --depth 1 --no-tags https://github.com/phillbush/legv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311204613
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_jpeg_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307203213
git clone --depth 1 --no-tags https://github.com/dumpo/my_verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310994844
git clone --depth 1 --no-tags https://github.com/ljgibbslf/SM2_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310973684
