{
  "module_name": "sun8i-a23-a33-ccu.h",
  "hash_id": "6102dbeb10665471b999024573a915b9daa865067f6528628a2aad94644b7ba6",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun8i-a23-a33-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_SUN8I_A23_A33_H_\n#define _DT_BINDINGS_CLK_SUN8I_A23_A33_H_\n\n#define CLK_PLL_MIPI\t\t13\n\n#define CLK_CPUX\t\t18\n\n#define CLK_BUS_MIPI_DSI\t23\n#define CLK_BUS_SS\t\t24\n#define CLK_BUS_DMA\t\t25\n#define CLK_BUS_MMC0\t\t26\n#define CLK_BUS_MMC1\t\t27\n#define CLK_BUS_MMC2\t\t28\n#define CLK_BUS_NAND\t\t29\n#define CLK_BUS_DRAM\t\t30\n#define CLK_BUS_HSTIMER\t\t31\n#define CLK_BUS_SPI0\t\t32\n#define CLK_BUS_SPI1\t\t33\n#define CLK_BUS_OTG\t\t34\n#define CLK_BUS_EHCI\t\t35\n#define CLK_BUS_OHCI\t\t36\n#define CLK_BUS_VE\t\t37\n#define CLK_BUS_LCD\t\t38\n#define CLK_BUS_CSI\t\t39\n#define CLK_BUS_DE_BE\t\t40\n#define CLK_BUS_DE_FE\t\t41\n#define CLK_BUS_GPU\t\t42\n#define CLK_BUS_MSGBOX\t\t43\n#define CLK_BUS_SPINLOCK\t44\n#define CLK_BUS_DRC\t\t45\n#define CLK_BUS_SAT\t\t46\n#define CLK_BUS_CODEC\t\t47\n#define CLK_BUS_PIO\t\t48\n#define CLK_BUS_I2S0\t\t49\n#define CLK_BUS_I2S1\t\t50\n#define CLK_BUS_I2C0\t\t51\n#define CLK_BUS_I2C1\t\t52\n#define CLK_BUS_I2C2\t\t53\n#define CLK_BUS_UART0\t\t54\n#define CLK_BUS_UART1\t\t55\n#define CLK_BUS_UART2\t\t56\n#define CLK_BUS_UART3\t\t57\n#define CLK_BUS_UART4\t\t58\n#define CLK_NAND\t\t59\n#define CLK_MMC0\t\t60\n#define CLK_MMC0_SAMPLE\t\t61\n#define CLK_MMC0_OUTPUT\t\t62\n#define CLK_MMC1\t\t63\n#define CLK_MMC1_SAMPLE\t\t64\n#define CLK_MMC1_OUTPUT\t\t65\n#define CLK_MMC2\t\t66\n#define CLK_MMC2_SAMPLE\t\t67\n#define CLK_MMC2_OUTPUT\t\t68\n#define CLK_SS\t\t\t69\n#define CLK_SPI0\t\t70\n#define CLK_SPI1\t\t71\n#define CLK_I2S0\t\t72\n#define CLK_I2S1\t\t73\n#define CLK_USB_PHY0\t\t74\n#define CLK_USB_PHY1\t\t75\n#define CLK_USB_HSIC\t\t76\n#define CLK_USB_HSIC_12M\t77\n#define CLK_USB_OHCI\t\t78\n\n#define CLK_DRAM_VE\t\t80\n#define CLK_DRAM_CSI\t\t81\n#define CLK_DRAM_DRC\t\t82\n#define CLK_DRAM_DE_FE\t\t83\n#define CLK_DRAM_DE_BE\t\t84\n#define CLK_DE_BE\t\t85\n#define CLK_DE_FE\t\t86\n#define CLK_LCD_CH0\t\t87\n#define CLK_LCD_CH1\t\t88\n#define CLK_CSI_SCLK\t\t89\n#define CLK_CSI_MCLK\t\t90\n#define CLK_VE\t\t\t91\n#define CLK_AC_DIG\t\t92\n#define CLK_AC_DIG_4X\t\t93\n#define CLK_AVS\t\t\t94\n\n#define CLK_DSI_SCLK\t\t96\n#define CLK_DSI_DPHY\t\t97\n#define CLK_DRC\t\t\t98\n#define CLK_GPU\t\t\t99\n#define CLK_ATS\t\t\t100\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}