
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401568 <.init>:
  401568:	stp	x29, x30, [sp, #-16]!
  40156c:	mov	x29, sp
  401570:	bl	401a00 <ferror@plt+0x60>
  401574:	ldp	x29, x30, [sp], #16
  401578:	ret

Disassembly of section .plt:

0000000000401580 <memcpy@plt-0x20>:
  401580:	stp	x16, x30, [sp, #-16]!
  401584:	adrp	x16, 415000 <ferror@plt+0x13660>
  401588:	ldr	x17, [x16, #4088]
  40158c:	add	x16, x16, #0xff8
  401590:	br	x17
  401594:	nop
  401598:	nop
  40159c:	nop

00000000004015a0 <memcpy@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015a4:	ldr	x17, [x16]
  4015a8:	add	x16, x16, #0x0
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015b4:	ldr	x17, [x16, #8]
  4015b8:	add	x16, x16, #0x8
  4015bc:	br	x17

00000000004015c0 <setuid@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015c4:	ldr	x17, [x16, #16]
  4015c8:	add	x16, x16, #0x10
  4015cc:	br	x17

00000000004015d0 <strtoul@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015d4:	ldr	x17, [x16, #24]
  4015d8:	add	x16, x16, #0x18
  4015dc:	br	x17

00000000004015e0 <strlen@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015e4:	ldr	x17, [x16, #32]
  4015e8:	add	x16, x16, #0x20
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015f4:	ldr	x17, [x16, #40]
  4015f8:	add	x16, x16, #0x28
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14660>
  401604:	ldr	x17, [x16, #48]
  401608:	add	x16, x16, #0x30
  40160c:	br	x17

0000000000401610 <dup@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14660>
  401614:	ldr	x17, [x16, #56]
  401618:	add	x16, x16, #0x38
  40161c:	br	x17

0000000000401620 <fchdir@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14660>
  401624:	ldr	x17, [x16, #64]
  401628:	add	x16, x16, #0x40
  40162c:	br	x17

0000000000401630 <execl@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14660>
  401634:	ldr	x17, [x16, #72]
  401638:	add	x16, x16, #0x48
  40163c:	br	x17

0000000000401640 <strtod@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14660>
  401644:	ldr	x17, [x16, #80]
  401648:	add	x16, x16, #0x50
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14660>
  401654:	ldr	x17, [x16, #88]
  401658:	add	x16, x16, #0x58
  40165c:	br	x17

0000000000401660 <fputc@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14660>
  401664:	ldr	x17, [x16, #96]
  401668:	add	x16, x16, #0x60
  40166c:	br	x17

0000000000401670 <kill@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14660>
  401674:	ldr	x17, [x16, #104]
  401678:	add	x16, x16, #0x68
  40167c:	br	x17

0000000000401680 <fork@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14660>
  401684:	ldr	x17, [x16, #112]
  401688:	add	x16, x16, #0x70
  40168c:	br	x17

0000000000401690 <snprintf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14660>
  401694:	ldr	x17, [x16, #120]
  401698:	add	x16, x16, #0x78
  40169c:	br	x17

00000000004016a0 <localeconv@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016a4:	ldr	x17, [x16, #128]
  4016a8:	add	x16, x16, #0x80
  4016ac:	br	x17

00000000004016b0 <fileno@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016b4:	ldr	x17, [x16, #136]
  4016b8:	add	x16, x16, #0x88
  4016bc:	br	x17

00000000004016c0 <getpid@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016c4:	ldr	x17, [x16, #144]
  4016c8:	add	x16, x16, #0x90
  4016cc:	br	x17

00000000004016d0 <malloc@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016d4:	ldr	x17, [x16, #152]
  4016d8:	add	x16, x16, #0x98
  4016dc:	br	x17

00000000004016e0 <open@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016e4:	ldr	x17, [x16, #160]
  4016e8:	add	x16, x16, #0xa0
  4016ec:	br	x17

00000000004016f0 <__strtol_internal@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016f4:	ldr	x17, [x16, #168]
  4016f8:	add	x16, x16, #0xa8
  4016fc:	br	x17

0000000000401700 <strncmp@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14660>
  401704:	ldr	x17, [x16, #176]
  401708:	add	x16, x16, #0xb0
  40170c:	br	x17

0000000000401710 <bindtextdomain@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14660>
  401714:	ldr	x17, [x16, #184]
  401718:	add	x16, x16, #0xb8
  40171c:	br	x17

0000000000401720 <__libc_start_main@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14660>
  401724:	ldr	x17, [x16, #192]
  401728:	add	x16, x16, #0xc0
  40172c:	br	x17

0000000000401730 <fgetc@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14660>
  401734:	ldr	x17, [x16, #200]
  401738:	add	x16, x16, #0xc8
  40173c:	br	x17

0000000000401740 <__strtoul_internal@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14660>
  401744:	ldr	x17, [x16, #208]
  401748:	add	x16, x16, #0xd0
  40174c:	br	x17

0000000000401750 <__xpg_basename@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14660>
  401754:	ldr	x17, [x16, #216]
  401758:	add	x16, x16, #0xd8
  40175c:	br	x17

0000000000401760 <strdup@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14660>
  401764:	ldr	x17, [x16, #224]
  401768:	add	x16, x16, #0xe0
  40176c:	br	x17

0000000000401770 <close@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14660>
  401774:	ldr	x17, [x16, #232]
  401778:	add	x16, x16, #0xe8
  40177c:	br	x17

0000000000401780 <__gmon_start__@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14660>
  401784:	ldr	x17, [x16, #240]
  401788:	add	x16, x16, #0xf0
  40178c:	br	x17

0000000000401790 <abort@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14660>
  401794:	ldr	x17, [x16, #248]
  401798:	add	x16, x16, #0xf8
  40179c:	br	x17

00000000004017a0 <setgid@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017a4:	ldr	x17, [x16, #256]
  4017a8:	add	x16, x16, #0x100
  4017ac:	br	x17

00000000004017b0 <textdomain@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017b4:	ldr	x17, [x16, #264]
  4017b8:	add	x16, x16, #0x108
  4017bc:	br	x17

00000000004017c0 <getopt_long@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017c4:	ldr	x17, [x16, #272]
  4017c8:	add	x16, x16, #0x110
  4017cc:	br	x17

00000000004017d0 <execvp@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017d4:	ldr	x17, [x16, #280]
  4017d8:	add	x16, x16, #0x118
  4017dc:	br	x17

00000000004017e0 <strcmp@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017e4:	ldr	x17, [x16, #288]
  4017e8:	add	x16, x16, #0x120
  4017ec:	br	x17

00000000004017f0 <warn@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017f4:	ldr	x17, [x16, #296]
  4017f8:	add	x16, x16, #0x128
  4017fc:	br	x17

0000000000401800 <__ctype_b_loc@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14660>
  401804:	ldr	x17, [x16, #304]
  401808:	add	x16, x16, #0x130
  40180c:	br	x17

0000000000401810 <strtol@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14660>
  401814:	ldr	x17, [x16, #312]
  401818:	add	x16, x16, #0x138
  40181c:	br	x17

0000000000401820 <free@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14660>
  401824:	ldr	x17, [x16, #320]
  401828:	add	x16, x16, #0x140
  40182c:	br	x17

0000000000401830 <vasprintf@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14660>
  401834:	ldr	x17, [x16, #328]
  401838:	add	x16, x16, #0x148
  40183c:	br	x17

0000000000401840 <strndup@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14660>
  401844:	ldr	x17, [x16, #336]
  401848:	add	x16, x16, #0x150
  40184c:	br	x17

0000000000401850 <strspn@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14660>
  401854:	ldr	x17, [x16, #344]
  401858:	add	x16, x16, #0x158
  40185c:	br	x17

0000000000401860 <strchr@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14660>
  401864:	ldr	x17, [x16, #352]
  401868:	add	x16, x16, #0x160
  40186c:	br	x17

0000000000401870 <setgroups@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14660>
  401874:	ldr	x17, [x16, #360]
  401878:	add	x16, x16, #0x168
  40187c:	br	x17

0000000000401880 <fflush@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14660>
  401884:	ldr	x17, [x16, #368]
  401888:	add	x16, x16, #0x170
  40188c:	br	x17

0000000000401890 <strcpy@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14660>
  401894:	ldr	x17, [x16, #376]
  401898:	add	x16, x16, #0x178
  40189c:	br	x17

00000000004018a0 <chroot@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018a4:	ldr	x17, [x16, #384]
  4018a8:	add	x16, x16, #0x180
  4018ac:	br	x17

00000000004018b0 <setns@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018b4:	ldr	x17, [x16, #392]
  4018b8:	add	x16, x16, #0x188
  4018bc:	br	x17

00000000004018c0 <warnx@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018c4:	ldr	x17, [x16, #400]
  4018c8:	add	x16, x16, #0x190
  4018cc:	br	x17

00000000004018d0 <memchr@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018d4:	ldr	x17, [x16, #408]
  4018d8:	add	x16, x16, #0x198
  4018dc:	br	x17

00000000004018e0 <dcgettext@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018e4:	ldr	x17, [x16, #416]
  4018e8:	add	x16, x16, #0x1a0
  4018ec:	br	x17

00000000004018f0 <errx@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018f4:	ldr	x17, [x16, #424]
  4018f8:	add	x16, x16, #0x1a8
  4018fc:	br	x17

0000000000401900 <strcspn@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14660>
  401904:	ldr	x17, [x16, #432]
  401908:	add	x16, x16, #0x1b0
  40190c:	br	x17

0000000000401910 <printf@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14660>
  401914:	ldr	x17, [x16, #440]
  401918:	add	x16, x16, #0x1b8
  40191c:	br	x17

0000000000401920 <__assert_fail@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14660>
  401924:	ldr	x17, [x16, #448]
  401928:	add	x16, x16, #0x1c0
  40192c:	br	x17

0000000000401930 <__errno_location@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14660>
  401934:	ldr	x17, [x16, #456]
  401938:	add	x16, x16, #0x1c8
  40193c:	br	x17

0000000000401940 <getenv@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14660>
  401944:	ldr	x17, [x16, #464]
  401948:	add	x16, x16, #0x1d0
  40194c:	br	x17

0000000000401950 <__xstat@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14660>
  401954:	ldr	x17, [x16, #472]
  401958:	add	x16, x16, #0x1d8
  40195c:	br	x17

0000000000401960 <waitpid@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14660>
  401964:	ldr	x17, [x16, #480]
  401968:	add	x16, x16, #0x1e0
  40196c:	br	x17

0000000000401970 <fprintf@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14660>
  401974:	ldr	x17, [x16, #488]
  401978:	add	x16, x16, #0x1e8
  40197c:	br	x17

0000000000401980 <err@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14660>
  401984:	ldr	x17, [x16, #496]
  401988:	add	x16, x16, #0x1f0
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14660>
  401994:	ldr	x17, [x16, #504]
  401998:	add	x16, x16, #0x1f8
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4019a4:	ldr	x17, [x16, #512]
  4019a8:	add	x16, x16, #0x200
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	mov	x29, #0x0                   	// #0
  4019b4:	mov	x30, #0x0                   	// #0
  4019b8:	mov	x5, x0
  4019bc:	ldr	x1, [sp]
  4019c0:	add	x2, sp, #0x8
  4019c4:	mov	x6, sp
  4019c8:	movz	x0, #0x0, lsl #48
  4019cc:	movk	x0, #0x0, lsl #32
  4019d0:	movk	x0, #0x40, lsl #16
  4019d4:	movk	x0, #0x1abc
  4019d8:	movz	x3, #0x0, lsl #48
  4019dc:	movk	x3, #0x0, lsl #32
  4019e0:	movk	x3, #0x40, lsl #16
  4019e4:	movk	x3, #0x4680
  4019e8:	movz	x4, #0x0, lsl #48
  4019ec:	movk	x4, #0x0, lsl #32
  4019f0:	movk	x4, #0x40, lsl #16
  4019f4:	movk	x4, #0x4700
  4019f8:	bl	401720 <__libc_start_main@plt>
  4019fc:	bl	401790 <abort@plt>
  401a00:	adrp	x0, 415000 <ferror@plt+0x13660>
  401a04:	ldr	x0, [x0, #4064]
  401a08:	cbz	x0, 401a10 <ferror@plt+0x70>
  401a0c:	b	401780 <__gmon_start__@plt>
  401a10:	ret
  401a14:	nop
  401a18:	adrp	x0, 416000 <ferror@plt+0x14660>
  401a1c:	add	x0, x0, #0x2e8
  401a20:	adrp	x1, 416000 <ferror@plt+0x14660>
  401a24:	add	x1, x1, #0x2e8
  401a28:	cmp	x1, x0
  401a2c:	b.eq	401a44 <ferror@plt+0xa4>  // b.none
  401a30:	adrp	x1, 404000 <ferror@plt+0x2660>
  401a34:	ldr	x1, [x1, #1840]
  401a38:	cbz	x1, 401a44 <ferror@plt+0xa4>
  401a3c:	mov	x16, x1
  401a40:	br	x16
  401a44:	ret
  401a48:	adrp	x0, 416000 <ferror@plt+0x14660>
  401a4c:	add	x0, x0, #0x2e8
  401a50:	adrp	x1, 416000 <ferror@plt+0x14660>
  401a54:	add	x1, x1, #0x2e8
  401a58:	sub	x1, x1, x0
  401a5c:	lsr	x2, x1, #63
  401a60:	add	x1, x2, x1, asr #3
  401a64:	cmp	xzr, x1, asr #1
  401a68:	asr	x1, x1, #1
  401a6c:	b.eq	401a84 <ferror@plt+0xe4>  // b.none
  401a70:	adrp	x2, 404000 <ferror@plt+0x2660>
  401a74:	ldr	x2, [x2, #1848]
  401a78:	cbz	x2, 401a84 <ferror@plt+0xe4>
  401a7c:	mov	x16, x2
  401a80:	br	x16
  401a84:	ret
  401a88:	stp	x29, x30, [sp, #-32]!
  401a8c:	mov	x29, sp
  401a90:	str	x19, [sp, #16]
  401a94:	adrp	x19, 416000 <ferror@plt+0x14660>
  401a98:	ldrb	w0, [x19, #784]
  401a9c:	cbnz	w0, 401aac <ferror@plt+0x10c>
  401aa0:	bl	401a18 <ferror@plt+0x78>
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	strb	w0, [x19, #784]
  401aac:	ldr	x19, [sp, #16]
  401ab0:	ldp	x29, x30, [sp], #32
  401ab4:	ret
  401ab8:	b	401a48 <ferror@plt+0xa8>
  401abc:	stp	x29, x30, [sp, #-96]!
  401ac0:	stp	x28, x27, [sp, #16]
  401ac4:	stp	x26, x25, [sp, #32]
  401ac8:	stp	x24, x23, [sp, #48]
  401acc:	stp	x22, x21, [sp, #64]
  401ad0:	stp	x20, x19, [sp, #80]
  401ad4:	mov	x29, sp
  401ad8:	sub	sp, sp, #0x1, lsl #12
  401adc:	sub	sp, sp, #0xb0
  401ae0:	mov	x19, x1
  401ae4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ae8:	str	w0, [sp, #36]
  401aec:	add	x1, x1, #0xea8
  401af0:	mov	w0, #0x6                   	// #6
  401af4:	bl	401990 <setlocale@plt>
  401af8:	adrp	x21, 404000 <ferror@plt+0x2660>
  401afc:	add	x21, x21, #0xac5
  401b00:	adrp	x1, 404000 <ferror@plt+0x2660>
  401b04:	add	x1, x1, #0xad0
  401b08:	mov	x0, x21
  401b0c:	bl	401710 <bindtextdomain@plt>
  401b10:	mov	x0, x21
  401b14:	mov	x21, x19
  401b18:	bl	4017b0 <textdomain@plt>
  401b1c:	adrp	x0, 402000 <ferror@plt+0x660>
  401b20:	add	x0, x0, #0x850
  401b24:	bl	404708 <ferror@plt+0x2d68>
  401b28:	mov	w26, wzr
  401b2c:	mov	w8, wzr
  401b30:	mov	w9, wzr
  401b34:	mov	w22, wzr
  401b38:	mov	w10, wzr
  401b3c:	mov	w27, #0xffffffff            	// #-1
  401b40:	mov	w23, #0x20000000            	// #536870912
  401b44:	mov	w24, #0x4000000             	// #67108864
  401b48:	stp	xzr, xzr, [sp, #8]
  401b4c:	str	xzr, [sp]
  401b50:	str	x19, [sp, #24]
  401b54:	b	401b70 <ferror@plt+0x1d0>
  401b58:	ldur	x1, [x8, #-16]
  401b5c:	sub	x0, x8, #0x8
  401b60:	bl	4024bc <ferror@plt+0xb1c>
  401b64:	mov	w8, w20
  401b68:	mov	w9, w19
  401b6c:	mov	w10, w25
  401b70:	ldr	w0, [sp, #36]
  401b74:	adrp	x2, 404000 <ferror@plt+0x2660>
  401b78:	adrp	x3, 404000 <ferror@plt+0x2660>
  401b7c:	mov	x1, x21
  401b80:	add	x2, x2, #0xae2
  401b84:	add	x3, x3, #0x848
  401b88:	mov	x4, xzr
  401b8c:	mov	w25, w10
  401b90:	mov	w19, w9
  401b94:	mov	w20, w8
  401b98:	bl	4017c0 <getopt_long@plt>
  401b9c:	add	w8, w0, #0x1
  401ba0:	cmp	w8, #0x81
  401ba4:	b.hi	4023e8 <ferror@plt+0xa48>  // b.pmore
  401ba8:	adrp	x10, 404000 <ferror@plt+0x2660>
  401bac:	add	x10, x10, #0x740
  401bb0:	adr	x11, 401b70 <ferror@plt+0x1d0>
  401bb4:	ldrh	w9, [x10, x8, lsl #1]
  401bb8:	add	x11, x11, x9, lsl #2
  401bbc:	mov	w10, #0x1                   	// #1
  401bc0:	mov	w8, w20
  401bc4:	mov	w9, w19
  401bc8:	br	x11
  401bcc:	adrp	x8, 416000 <ferror@plt+0x14660>
  401bd0:	ldr	x2, [x8, #752]
  401bd4:	cbz	x2, 401ea0 <ferror@plt+0x500>
  401bd8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401bdc:	ldr	w9, [x8, #544]
  401be0:	mov	w10, #0x2000000             	// #33554432
  401be4:	cbz	w9, 40201c <ferror@plt+0x67c>
  401be8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401bec:	add	x8, x8, #0x238
  401bf0:	cmp	w9, w10
  401bf4:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401bf8:	ldr	w9, [x8], #24
  401bfc:	cbnz	w9, 401bf0 <ferror@plt+0x250>
  401c00:	b	40201c <ferror@plt+0x67c>
  401c04:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c08:	ldr	x2, [x8, #752]
  401c0c:	cbz	x2, 401e88 <ferror@plt+0x4e8>
  401c10:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c14:	ldr	w9, [x8, #544]
  401c18:	cbz	w9, 40201c <ferror@plt+0x67c>
  401c1c:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c20:	add	x8, x8, #0x238
  401c24:	cmp	w9, w24
  401c28:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401c2c:	ldr	w9, [x8], #24
  401c30:	cbnz	w9, 401c24 <ferror@plt+0x284>
  401c34:	b	40201c <ferror@plt+0x67c>
  401c38:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c3c:	ldr	x2, [x8, #752]
  401c40:	cbz	x2, 401e90 <ferror@plt+0x4f0>
  401c44:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c48:	ldr	w9, [x8, #544]
  401c4c:	mov	w10, #0x40000000            	// #1073741824
  401c50:	cbz	w9, 40201c <ferror@plt+0x67c>
  401c54:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c58:	add	x8, x8, #0x238
  401c5c:	cmp	w9, w10
  401c60:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401c64:	ldr	w9, [x8], #24
  401c68:	cbnz	w9, 401c5c <ferror@plt+0x2bc>
  401c6c:	b	40201c <ferror@plt+0x67c>
  401c70:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c74:	ldr	x28, [x8, #752]
  401c78:	mov	w8, #0x1                   	// #1
  401c7c:	mov	w9, w19
  401c80:	mov	w10, w25
  401c84:	cbz	x28, 401b70 <ferror@plt+0x1d0>
  401c88:	adrp	x8, 416000 <ferror@plt+0x14660>
  401c8c:	ldr	w0, [x8, #536]
  401c90:	tbnz	w0, #31, 401c98 <ferror@plt+0x2f8>
  401c94:	bl	401770 <close@plt>
  401c98:	mov	x0, x28
  401c9c:	mov	w1, wzr
  401ca0:	bl	4016e0 <open@plt>
  401ca4:	adrp	x8, 416000 <ferror@plt+0x14660>
  401ca8:	str	w0, [x8, #536]
  401cac:	tbz	w0, #31, 401b64 <ferror@plt+0x1c4>
  401cb0:	b	402478 <ferror@plt+0xad8>
  401cb4:	adrp	x8, 416000 <ferror@plt+0x14660>
  401cb8:	ldr	x28, [x8, #752]
  401cbc:	mov	w9, #0x1                   	// #1
  401cc0:	mov	w8, w20
  401cc4:	mov	w10, w25
  401cc8:	cbz	x28, 401b70 <ferror@plt+0x1d0>
  401ccc:	adrp	x8, 416000 <ferror@plt+0x14660>
  401cd0:	ldr	w0, [x8, #540]
  401cd4:	tbnz	w0, #31, 401cdc <ferror@plt+0x33c>
  401cd8:	bl	401770 <close@plt>
  401cdc:	mov	x0, x28
  401ce0:	mov	w1, wzr
  401ce4:	bl	4016e0 <open@plt>
  401ce8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401cec:	str	w0, [x8, #540]
  401cf0:	tbz	w0, #31, 401b64 <ferror@plt+0x1c4>
  401cf4:	b	402478 <ferror@plt+0xad8>
  401cf8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401cfc:	ldr	x2, [x8, #752]
  401d00:	cbz	x2, 401e98 <ferror@plt+0x4f8>
  401d04:	adrp	x8, 416000 <ferror@plt+0x14660>
  401d08:	ldr	w9, [x8, #544]
  401d0c:	mov	w10, #0x10000000            	// #268435456
  401d10:	cbz	w9, 40201c <ferror@plt+0x67c>
  401d14:	adrp	x8, 416000 <ferror@plt+0x14660>
  401d18:	add	x8, x8, #0x238
  401d1c:	cmp	w9, w10
  401d20:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401d24:	ldr	w9, [x8], #24
  401d28:	cbnz	w9, 401d1c <ferror@plt+0x37c>
  401d2c:	b	40201c <ferror@plt+0x67c>
  401d30:	mov	w27, wzr
  401d34:	b	401b64 <ferror@plt+0x1c4>
  401d38:	adrp	x8, 416000 <ferror@plt+0x14660>
  401d3c:	ldr	x21, [x8, #752]
  401d40:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x0, xzr
  401d4c:	add	x1, x1, #0xb1e
  401d50:	bl	4018e0 <dcgettext@plt>
  401d54:	mov	x1, x0
  401d58:	mov	x0, x21
  401d5c:	ldr	x21, [sp, #24]
  401d60:	bl	40353c <ferror@plt+0x1b9c>
  401d64:	mov	w8, #0x1                   	// #1
  401d68:	str	x0, [sp, #8]
  401d6c:	str	w8, [sp, #16]
  401d70:	b	401b64 <ferror@plt+0x1c4>
  401d74:	adrp	x8, 416000 <ferror@plt+0x14660>
  401d78:	ldr	x22, [x8, #752]
  401d7c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	mov	x0, xzr
  401d88:	add	x1, x1, #0xb32
  401d8c:	bl	4018e0 <dcgettext@plt>
  401d90:	mov	x1, x0
  401d94:	mov	x0, x22
  401d98:	bl	40353c <ferror@plt+0x1b9c>
  401d9c:	str	x0, [sp]
  401da0:	mov	w22, #0x1                   	// #1
  401da4:	b	401b64 <ferror@plt+0x1c4>
  401da8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401dac:	ldr	x2, [x8, #752]
  401db0:	cbz	x2, 401ea8 <ferror@plt+0x508>
  401db4:	adrp	x8, 416000 <ferror@plt+0x14660>
  401db8:	ldr	w9, [x8, #544]
  401dbc:	mov	w10, #0x8000000             	// #134217728
  401dc0:	cbz	w9, 40201c <ferror@plt+0x67c>
  401dc4:	adrp	x8, 416000 <ferror@plt+0x14660>
  401dc8:	add	x8, x8, #0x238
  401dcc:	cmp	w9, w10
  401dd0:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401dd4:	ldr	w9, [x8], #24
  401dd8:	cbnz	w9, 401dcc <ferror@plt+0x42c>
  401ddc:	b	40201c <ferror@plt+0x67c>
  401de0:	adrp	x8, 416000 <ferror@plt+0x14660>
  401de4:	ldr	x2, [x8, #752]
  401de8:	cbz	x2, 401eb0 <ferror@plt+0x510>
  401dec:	adrp	x8, 416000 <ferror@plt+0x14660>
  401df0:	ldr	w9, [x8, #544]
  401df4:	cbz	w9, 40201c <ferror@plt+0x67c>
  401df8:	adrp	x8, 416000 <ferror@plt+0x14660>
  401dfc:	add	x8, x8, #0x238
  401e00:	cmp	w9, #0x20, lsl #12
  401e04:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401e08:	ldr	w9, [x8], #24
  401e0c:	cbnz	w9, 401e00 <ferror@plt+0x460>
  401e10:	b	40201c <ferror@plt+0x67c>
  401e14:	adrp	x8, 416000 <ferror@plt+0x14660>
  401e18:	ldr	x2, [x8, #752]
  401e1c:	cbz	x2, 401eb8 <ferror@plt+0x518>
  401e20:	adrp	x8, 416000 <ferror@plt+0x14660>
  401e24:	ldr	w9, [x8, #544]
  401e28:	cbz	w9, 40201c <ferror@plt+0x67c>
  401e2c:	adrp	x8, 416000 <ferror@plt+0x14660>
  401e30:	add	x8, x8, #0x238
  401e34:	cmp	w9, w23
  401e38:	b.eq	401b58 <ferror@plt+0x1b8>  // b.none
  401e3c:	ldr	w9, [x8], #24
  401e40:	cbnz	w9, 401e34 <ferror@plt+0x494>
  401e44:	b	40201c <ferror@plt+0x67c>
  401e48:	adrp	x8, 416000 <ferror@plt+0x14660>
  401e4c:	ldr	x28, [x8, #752]
  401e50:	adrp	x1, 404000 <ferror@plt+0x2660>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	mov	x0, xzr
  401e5c:	add	x1, x1, #0xb0a
  401e60:	bl	4018e0 <dcgettext@plt>
  401e64:	mov	x1, x0
  401e68:	mov	x0, x28
  401e6c:	bl	40353c <ferror@plt+0x1b9c>
  401e70:	adrp	x8, 416000 <ferror@plt+0x14660>
  401e74:	str	w0, [x8, #788]
  401e78:	b	401b64 <ferror@plt+0x1c4>
  401e7c:	mov	w8, #0x1                   	// #1
  401e80:	str	w8, [sp, #20]
  401e84:	b	401b64 <ferror@plt+0x1c4>
  401e88:	orr	w26, w26, #0x4000000
  401e8c:	b	401b64 <ferror@plt+0x1c4>
  401e90:	orr	w26, w26, #0x40000000
  401e94:	b	401b64 <ferror@plt+0x1c4>
  401e98:	orr	w26, w26, #0x10000000
  401e9c:	b	401b64 <ferror@plt+0x1c4>
  401ea0:	orr	w26, w26, #0x2000000
  401ea4:	b	401b64 <ferror@plt+0x1c4>
  401ea8:	orr	w26, w26, #0x8000000
  401eac:	b	401b64 <ferror@plt+0x1c4>
  401eb0:	orr	w26, w26, #0x20000
  401eb4:	b	401b64 <ferror@plt+0x1c4>
  401eb8:	orr	w26, w26, #0x20000000
  401ebc:	b	401b64 <ferror@plt+0x1c4>
  401ec0:	tbz	w25, #0, 401fc0 <ferror@plt+0x620>
  401ec4:	adrp	x8, 416000 <ferror@plt+0x14660>
  401ec8:	ldr	w8, [x8, #788]
  401ecc:	cbz	w8, 40249c <ferror@plt+0xafc>
  401ed0:	adrp	x25, 416000 <ferror@plt+0x14660>
  401ed4:	ldr	w8, [x25, #544]
  401ed8:	cbz	w8, 40203c <ferror@plt+0x69c>
  401edc:	adrp	x28, 416000 <ferror@plt+0x14660>
  401ee0:	adrp	x23, 404000 <ferror@plt+0x2660>
  401ee4:	add	x28, x28, #0x238
  401ee8:	add	x23, x23, #0xd14
  401eec:	b	401f04 <ferror@plt+0x564>
  401ef0:	ldur	w8, [x28, #-24]
  401ef4:	ldr	x21, [sp, #24]
  401ef8:	orr	w26, w8, w26
  401efc:	ldr	w8, [x28], #24
  401f00:	cbz	w8, 401fc0 <ferror@plt+0x620>
  401f04:	ldur	w9, [x28, #-8]
  401f08:	tbz	w9, #31, 401efc <ferror@plt+0x55c>
  401f0c:	tbz	w8, #28, 401ef8 <ferror@plt+0x558>
  401f10:	bl	4016c0 <getpid@plt>
  401f14:	ldur	x25, [x28, #-16]
  401f18:	adrp	x8, 416000 <ferror@plt+0x14660>
  401f1c:	ldr	w24, [x8, #788]
  401f20:	mov	w3, w0
  401f24:	add	x0, sp, #0x28
  401f28:	mov	w1, #0x1000                	// #4096
  401f2c:	mov	x2, x23
  401f30:	mov	x4, x25
  401f34:	bl	401690 <snprintf@plt>
  401f38:	add	x1, sp, #0x28
  401f3c:	sub	x2, x29, #0x88
  401f40:	mov	w0, wzr
  401f44:	bl	401950 <__xstat@plt>
  401f48:	cbz	w0, 401f60 <ferror@plt+0x5c0>
  401f4c:	bl	401930 <__errno_location@plt>
  401f50:	ldr	w8, [x0]
  401f54:	cbnz	w8, 402454 <ferror@plt+0xab4>
  401f58:	mov	x21, xzr
  401f5c:	b	401f64 <ferror@plt+0x5c4>
  401f60:	ldur	x21, [x29, #-128]
  401f64:	add	x0, sp, #0x28
  401f68:	mov	w1, #0x1000                	// #4096
  401f6c:	mov	x2, x23
  401f70:	mov	w3, w24
  401f74:	mov	x4, x25
  401f78:	bl	401690 <snprintf@plt>
  401f7c:	add	x1, sp, #0x28
  401f80:	sub	x2, x29, #0x88
  401f84:	mov	w0, wzr
  401f88:	bl	401950 <__xstat@plt>
  401f8c:	cbz	w0, 401fac <ferror@plt+0x60c>
  401f90:	bl	401930 <__errno_location@plt>
  401f94:	ldr	w8, [x0]
  401f98:	cbnz	w8, 402454 <ferror@plt+0xab4>
  401f9c:	mov	x8, xzr
  401fa0:	cmp	x21, x8
  401fa4:	b.ne	401ef0 <ferror@plt+0x550>  // b.any
  401fa8:	b	401fb8 <ferror@plt+0x618>
  401fac:	ldur	x8, [x29, #-128]
  401fb0:	cmp	x21, x8
  401fb4:	b.ne	401ef0 <ferror@plt+0x550>  // b.any
  401fb8:	ldr	x21, [sp, #24]
  401fbc:	b	401efc <ferror@plt+0x55c>
  401fc0:	adrp	x25, 416000 <ferror@plt+0x14660>
  401fc4:	ldr	w8, [x25, #544]
  401fc8:	cbz	w8, 40203c <ferror@plt+0x69c>
  401fcc:	adrp	x23, 416000 <ferror@plt+0x14660>
  401fd0:	adrp	x24, 416000 <ferror@plt+0x14660>
  401fd4:	add	x23, x23, #0x220
  401fd8:	add	x24, x24, #0x238
  401fdc:	b	401ff8 <ferror@plt+0x658>
  401fe0:	ldur	x1, [x9, #-16]
  401fe4:	sub	x0, x9, #0x8
  401fe8:	mov	x2, xzr
  401fec:	bl	4024bc <ferror@plt+0xb1c>
  401ff0:	ldr	w8, [x23, #24]!
  401ff4:	cbz	w8, 40203c <ferror@plt+0x69c>
  401ff8:	tst	w8, w26
  401ffc:	b.eq	401ff0 <ferror@plt+0x650>  // b.none
  402000:	ldr	w10, [x25, #544]
  402004:	cbz	w10, 40201c <ferror@plt+0x67c>
  402008:	mov	x9, x24
  40200c:	cmp	w10, w8
  402010:	b.eq	401fe0 <ferror@plt+0x640>  // b.none
  402014:	ldr	w10, [x9], #24
  402018:	cbnz	w10, 40200c <ferror@plt+0x66c>
  40201c:	adrp	x0, 404000 <ferror@plt+0x2660>
  402020:	adrp	x1, 404000 <ferror@plt+0x2660>
  402024:	adrp	x3, 404000 <ferror@plt+0x2660>
  402028:	add	x0, x0, #0xcc7
  40202c:	add	x1, x1, #0xcd6
  402030:	add	x3, x3, #0xcea
  402034:	mov	w2, #0x90                  	// #144
  402038:	bl	401920 <__assert_fail@plt>
  40203c:	tbnz	w20, #0, 402050 <ferror@plt+0x6b0>
  402040:	tbnz	w19, #0, 40206c <ferror@plt+0x6cc>
  402044:	ldr	w8, [x25, #544]
  402048:	cbnz	w8, 40208c <ferror@plt+0x6ec>
  40204c:	b	4020ac <ferror@plt+0x70c>
  402050:	adrp	x0, 416000 <ferror@plt+0x14660>
  402054:	adrp	x1, 404000 <ferror@plt+0x2660>
  402058:	add	x0, x0, #0x218
  40205c:	add	x1, x1, #0xaa3
  402060:	mov	x2, xzr
  402064:	bl	4024bc <ferror@plt+0xb1c>
  402068:	tbz	w19, #0, 402044 <ferror@plt+0x6a4>
  40206c:	adrp	x0, 416000 <ferror@plt+0x14660>
  402070:	adrp	x1, 404000 <ferror@plt+0x2660>
  402074:	add	x0, x0, #0x21c
  402078:	add	x1, x1, #0xb46
  40207c:	mov	x2, xzr
  402080:	bl	4024bc <ferror@plt+0xb1c>
  402084:	ldr	w8, [x25, #544]
  402088:	cbz	w8, 4020ac <ferror@plt+0x70c>
  40208c:	adrp	x9, 416000 <ferror@plt+0x14660>
  402090:	add	x9, x9, #0x238
  402094:	ldur	w10, [x9, #-8]
  402098:	cmp	w10, #0x0
  40209c:	csel	w10, wzr, w8, lt  // lt = tstop
  4020a0:	ldr	w8, [x9], #24
  4020a4:	orr	w26, w10, w26
  4020a8:	cbnz	w8, 402094 <ferror@plt+0x6f4>
  4020ac:	ldr	w8, [sp, #20]
  4020b0:	mov	w19, wzr
  4020b4:	cbnz	w8, 4020dc <ferror@plt+0x73c>
  4020b8:	tbz	w26, #28, 4020dc <ferror@plt+0x73c>
  4020bc:	mov	x0, xzr
  4020c0:	mov	x1, xzr
  4020c4:	bl	401870 <setgroups@plt>
  4020c8:	cmp	w0, #0x0
  4020cc:	mov	w8, #0x1                   	// #1
  4020d0:	cset	w19, ne  // ne = any
  4020d4:	mov	w22, #0x1                   	// #1
  4020d8:	str	w8, [sp, #16]
  4020dc:	adrp	x8, 416000 <ferror@plt+0x14660>
  4020e0:	ldr	w1, [x8, #568]
  4020e4:	cbz	w1, 402134 <ferror@plt+0x794>
  4020e8:	adrp	x20, 416000 <ferror@plt+0x14660>
  4020ec:	add	x20, x20, #0x248
  4020f0:	mov	w23, #0x20000000            	// #536870912
  4020f4:	mov	w24, #0xffffffff            	// #-1
  4020f8:	b	402108 <ferror@plt+0x768>
  4020fc:	ldr	w1, [x20, #8]
  402100:	add	x20, x20, #0x18
  402104:	cbz	w1, 402134 <ferror@plt+0x794>
  402108:	ldr	w0, [x20]
  40210c:	tbnz	w0, #31, 4020fc <ferror@plt+0x75c>
  402110:	cmp	w1, w23
  402114:	ccmp	w27, w24, #0x0, eq  // eq = none
  402118:	csinc	w27, w27, wzr, ne  // ne = any
  40211c:	bl	4018b0 <setns@plt>
  402120:	cbnz	w0, 4020fc <ferror@plt+0x75c>
  402124:	ldr	w0, [x20]
  402128:	bl	401770 <close@plt>
  40212c:	str	w24, [x20]
  402130:	b	4020fc <ferror@plt+0x75c>
  402134:	ldr	w23, [x25, #544]
  402138:	cbz	w23, 402188 <ferror@plt+0x7e8>
  40213c:	adrp	x20, 416000 <ferror@plt+0x14660>
  402140:	add	x20, x20, #0x238
  402144:	mov	w24, #0x20000000            	// #536870912
  402148:	mov	w25, #0xffffffff            	// #-1
  40214c:	b	402158 <ferror@plt+0x7b8>
  402150:	ldr	w23, [x20], #24
  402154:	cbz	w23, 402188 <ferror@plt+0x7e8>
  402158:	ldur	w0, [x20, #-8]
  40215c:	tbnz	w0, #31, 402150 <ferror@plt+0x7b0>
  402160:	mov	w1, w23
  402164:	bl	4018b0 <setns@plt>
  402168:	cbnz	w0, 4021c4 <ferror@plt+0x824>
  40216c:	ldur	w0, [x20, #-8]
  402170:	cmp	w23, w24
  402174:	ccmp	w27, w25, #0x0, eq  // eq = none
  402178:	csinc	w27, w27, wzr, ne  // ne = any
  40217c:	bl	401770 <close@plt>
  402180:	stur	w25, [x20, #-8]
  402184:	b	402150 <ferror@plt+0x7b0>
  402188:	adrp	x20, 416000 <ferror@plt+0x14660>
  40218c:	add	x20, x20, #0x218
  402190:	ldp	w8, w0, [x20]
  402194:	tbnz	w8, #31, 4021f0 <ferror@plt+0x850>
  402198:	tbz	w0, #31, 4021f0 <ferror@plt+0x850>
  40219c:	adrp	x0, 404000 <ferror@plt+0x2660>
  4021a0:	add	x0, x0, #0xbd6
  4021a4:	mov	w1, wzr
  4021a8:	bl	4016e0 <open@plt>
  4021ac:	adrp	x8, 416000 <ferror@plt+0x14660>
  4021b0:	str	w0, [x8, #540]
  4021b4:	tbz	w0, #31, 4021e8 <ferror@plt+0x848>
  4021b8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4021bc:	add	x1, x1, #0xbd8
  4021c0:	b	402344 <ferror@plt+0x9a4>
  4021c4:	adrp	x1, 404000 <ferror@plt+0x2660>
  4021c8:	add	x1, x1, #0xbb1
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	mov	x0, xzr
  4021d4:	bl	4018e0 <dcgettext@plt>
  4021d8:	ldur	x2, [x20, #-16]
  4021dc:	mov	x1, x0
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	bl	401980 <err@plt>
  4021e8:	adrp	x8, 416000 <ferror@plt+0x14660>
  4021ec:	ldr	w8, [x8, #536]
  4021f0:	tbnz	w8, #31, 40223c <ferror@plt+0x89c>
  4021f4:	mov	w0, w8
  4021f8:	bl	401620 <fchdir@plt>
  4021fc:	tbz	w0, #31, 40220c <ferror@plt+0x86c>
  402200:	adrp	x1, 404000 <ferror@plt+0x2660>
  402204:	add	x1, x1, #0xbfe
  402208:	b	402344 <ferror@plt+0x9a4>
  40220c:	adrp	x0, 404000 <ferror@plt+0x2660>
  402210:	add	x0, x0, #0xbd6
  402214:	bl	4018a0 <chroot@plt>
  402218:	tbz	w0, #31, 402228 <ferror@plt+0x888>
  40221c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402220:	add	x1, x1, #0xc2e
  402224:	b	402344 <ferror@plt+0x9a4>
  402228:	ldr	w0, [x20]
  40222c:	bl	401770 <close@plt>
  402230:	ldr	w0, [x20, #4]
  402234:	mov	w8, #0xffffffff            	// #-1
  402238:	str	w8, [x20]
  40223c:	tbnz	w0, #31, 402268 <ferror@plt+0x8c8>
  402240:	bl	401620 <fchdir@plt>
  402244:	tbz	w0, #31, 402254 <ferror@plt+0x8b4>
  402248:	adrp	x1, 404000 <ferror@plt+0x2660>
  40224c:	add	x1, x1, #0xc3c
  402250:	b	402344 <ferror@plt+0x9a4>
  402254:	adrp	x20, 416000 <ferror@plt+0x14660>
  402258:	ldr	w0, [x20, #540]
  40225c:	bl	401770 <close@plt>
  402260:	mov	w8, #0xffffffff            	// #-1
  402264:	str	w8, [x20, #540]
  402268:	cmp	w27, #0x1
  40226c:	b.ne	40228c <ferror@plt+0x8ec>  // b.any
  402270:	bl	401680 <fork@plt>
  402274:	tbz	w0, #31, 402284 <ferror@plt+0x8e4>
  402278:	adrp	x1, 405000 <ferror@plt+0x3660>
  40227c:	add	x1, x1, #0x19b
  402280:	b	402344 <ferror@plt+0x9a4>
  402284:	mov	w23, w0
  402288:	cbnz	w0, 4022bc <ferror@plt+0x91c>
  40228c:	ldr	w8, [sp, #16]
  402290:	orr	w8, w8, w22
  402294:	tbz	w8, #0, 40235c <ferror@plt+0x9bc>
  402298:	tbz	w22, #0, 402328 <ferror@plt+0x988>
  40229c:	mov	x0, xzr
  4022a0:	mov	x1, xzr
  4022a4:	bl	401870 <setgroups@plt>
  4022a8:	cbz	w19, 402310 <ferror@plt+0x970>
  4022ac:	cbz	w0, 402310 <ferror@plt+0x970>
  4022b0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4022b4:	add	x1, x1, #0xc79
  4022b8:	b	402344 <ferror@plt+0x9a4>
  4022bc:	add	x1, sp, #0x28
  4022c0:	mov	w2, #0x2                   	// #2
  4022c4:	mov	w0, w23
  4022c8:	bl	401960 <waitpid@plt>
  4022cc:	cmp	w0, w23
  4022d0:	b.ne	4022fc <ferror@plt+0x95c>  // b.any
  4022d4:	ldrb	w8, [sp, #40]
  4022d8:	cmp	w8, #0x7f
  4022dc:	b.ne	4022fc <ferror@plt+0x95c>  // b.any
  4022e0:	bl	4016c0 <getpid@plt>
  4022e4:	mov	w1, #0x13                  	// #19
  4022e8:	bl	401670 <kill@plt>
  4022ec:	mov	w1, #0x12                  	// #18
  4022f0:	mov	w0, w23
  4022f4:	bl	401670 <kill@plt>
  4022f8:	b	4022bc <ferror@plt+0x91c>
  4022fc:	ldr	w8, [sp, #40]
  402300:	ands	w9, w8, #0x7f
  402304:	b.ne	4023bc <ferror@plt+0xa1c>  // b.any
  402308:	ubfx	w0, w8, #8, #8
  40230c:	bl	401600 <exit@plt>
  402310:	ldr	x0, [sp]
  402314:	bl	4017a0 <setgid@plt>
  402318:	tbz	w0, #31, 402328 <ferror@plt+0x988>
  40231c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402320:	add	x1, x1, #0xc8a
  402324:	b	402344 <ferror@plt+0x9a4>
  402328:	ldr	w8, [sp, #16]
  40232c:	tbz	w8, #0, 40235c <ferror@plt+0x9bc>
  402330:	ldr	x0, [sp, #8]
  402334:	bl	4015c0 <setuid@plt>
  402338:	tbz	w0, #31, 40235c <ferror@plt+0x9bc>
  40233c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402340:	add	x1, x1, #0xc98
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	bl	4018e0 <dcgettext@plt>
  402350:	mov	x1, x0
  402354:	mov	w0, #0x1                   	// #1
  402358:	bl	401980 <err@plt>
  40235c:	adrp	x19, 416000 <ferror@plt+0x14660>
  402360:	ldrsw	x8, [x19, #760]
  402364:	ldr	w9, [sp, #36]
  402368:	cmp	w8, w9
  40236c:	b.ge	4023b8 <ferror@plt+0xa18>  // b.tcont
  402370:	add	x1, x21, x8, lsl #3
  402374:	ldr	x0, [x1]
  402378:	bl	4017d0 <execvp@plt>
  40237c:	bl	401930 <__errno_location@plt>
  402380:	ldr	w8, [x0]
  402384:	adrp	x1, 404000 <ferror@plt+0x2660>
  402388:	add	x1, x1, #0xca6
  40238c:	mov	w2, #0x5                   	// #5
  402390:	cmp	w8, #0x2
  402394:	mov	w8, #0x7e                  	// #126
  402398:	mov	x0, xzr
  40239c:	cinc	w20, w8, eq  // eq = none
  4023a0:	bl	4018e0 <dcgettext@plt>
  4023a4:	ldrsw	x8, [x19, #760]
  4023a8:	mov	x1, x0
  4023ac:	mov	w0, w20
  4023b0:	ldr	x2, [x21, x8, lsl #3]
  4023b4:	bl	401980 <err@plt>
  4023b8:	bl	404554 <ferror@plt+0x2bb4>
  4023bc:	mov	w8, #0x1000000             	// #16777216
  4023c0:	add	w8, w8, w9, lsl #24
  4023c4:	mov	w9, #0x2000000             	// #33554432
  4023c8:	cmp	w8, w9
  4023cc:	b.lt	4023e0 <ferror@plt+0xa40>  // b.tstop
  4023d0:	bl	4016c0 <getpid@plt>
  4023d4:	ldr	w8, [sp, #40]
  4023d8:	and	w1, w8, #0x7f
  4023dc:	bl	401670 <kill@plt>
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	401600 <exit@plt>
  4023e8:	adrp	x8, 416000 <ferror@plt+0x14660>
  4023ec:	ldr	x19, [x8, #744]
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4023f4:	add	x1, x1, #0xb68
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	4018e0 <dcgettext@plt>
  402404:	adrp	x8, 416000 <ferror@plt+0x14660>
  402408:	ldr	x2, [x8, #776]
  40240c:	mov	x1, x0
  402410:	mov	x0, x19
  402414:	bl	401970 <fprintf@plt>
  402418:	mov	w0, #0x1                   	// #1
  40241c:	bl	401600 <exit@plt>
  402420:	adrp	x1, 404000 <ferror@plt+0x2660>
  402424:	add	x1, x1, #0xb4a
  402428:	mov	w2, #0x5                   	// #5
  40242c:	mov	x0, xzr
  402430:	bl	4018e0 <dcgettext@plt>
  402434:	adrp	x8, 416000 <ferror@plt+0x14660>
  402438:	ldr	x1, [x8, #776]
  40243c:	adrp	x2, 404000 <ferror@plt+0x2660>
  402440:	add	x2, x2, #0xb56
  402444:	bl	401910 <printf@plt>
  402448:	mov	w0, wzr
  40244c:	bl	401600 <exit@plt>
  402450:	bl	40258c <ferror@plt+0xbec>
  402454:	adrp	x1, 405000 <ferror@plt+0x3660>
  402458:	add	x1, x1, #0x189
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	bl	4018e0 <dcgettext@plt>
  402468:	mov	x1, x0
  40246c:	add	x2, sp, #0x28
  402470:	mov	w0, #0x1                   	// #1
  402474:	bl	401980 <err@plt>
  402478:	adrp	x1, 404000 <ferror@plt+0x2660>
  40247c:	add	x1, x1, #0xd50
  402480:	mov	w2, #0x5                   	// #5
  402484:	mov	x0, xzr
  402488:	bl	4018e0 <dcgettext@plt>
  40248c:	mov	x1, x0
  402490:	mov	w0, #0x1                   	// #1
  402494:	mov	x2, x28
  402498:	bl	401980 <err@plt>
  40249c:	adrp	x1, 404000 <ferror@plt+0x2660>
  4024a0:	add	x1, x1, #0xb8f
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	mov	x0, xzr
  4024ac:	bl	4018e0 <dcgettext@plt>
  4024b0:	mov	x1, x0
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	bl	4018f0 <errx@plt>
  4024bc:	stp	x29, x30, [sp, #-48]!
  4024c0:	str	x28, [sp, #16]
  4024c4:	stp	x20, x19, [sp, #32]
  4024c8:	mov	x29, sp
  4024cc:	sub	sp, sp, #0x1, lsl #12
  4024d0:	mov	x19, x2
  4024d4:	mov	x4, x1
  4024d8:	mov	x20, x0
  4024dc:	cbnz	x2, 402508 <ferror@plt+0xb68>
  4024e0:	adrp	x8, 416000 <ferror@plt+0x14660>
  4024e4:	ldr	w3, [x8, #788]
  4024e8:	cbz	w3, 402508 <ferror@plt+0xb68>
  4024ec:	adrp	x2, 404000 <ferror@plt+0x2660>
  4024f0:	add	x2, x2, #0xd14
  4024f4:	mov	x0, sp
  4024f8:	mov	w1, #0x1000                	// #4096
  4024fc:	mov	x19, sp
  402500:	bl	401690 <snprintf@plt>
  402504:	b	40250c <ferror@plt+0xb6c>
  402508:	cbz	x19, 402564 <ferror@plt+0xbc4>
  40250c:	ldr	w0, [x20]
  402510:	tbnz	w0, #31, 402518 <ferror@plt+0xb78>
  402514:	bl	401770 <close@plt>
  402518:	mov	x0, x19
  40251c:	mov	w1, wzr
  402520:	bl	4016e0 <open@plt>
  402524:	str	w0, [x20]
  402528:	tbnz	w0, #31, 402540 <ferror@plt+0xba0>
  40252c:	add	sp, sp, #0x1, lsl #12
  402530:	ldp	x20, x19, [sp, #32]
  402534:	ldr	x28, [sp, #16]
  402538:	ldp	x29, x30, [sp], #48
  40253c:	ret
  402540:	adrp	x1, 404000 <ferror@plt+0x2660>
  402544:	add	x1, x1, #0xd50
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	bl	4018e0 <dcgettext@plt>
  402554:	mov	x1, x0
  402558:	mov	w0, #0x1                   	// #1
  40255c:	mov	x2, x19
  402560:	bl	401980 <err@plt>
  402564:	adrp	x1, 404000 <ferror@plt+0x2660>
  402568:	add	x1, x1, #0xd20
  40256c:	mov	w2, #0x5                   	// #5
  402570:	mov	x0, xzr
  402574:	mov	x19, x4
  402578:	bl	4018e0 <dcgettext@plt>
  40257c:	mov	x1, x0
  402580:	mov	w0, #0x1                   	// #1
  402584:	mov	x2, x19
  402588:	bl	4018f0 <errx@plt>
  40258c:	stp	x29, x30, [sp, #-32]!
  402590:	adrp	x8, 416000 <ferror@plt+0x14660>
  402594:	str	x19, [sp, #16]
  402598:	ldr	x19, [x8, #768]
  40259c:	adrp	x1, 404000 <ferror@plt+0x2660>
  4025a0:	add	x1, x1, #0xd5f
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	mov	x0, xzr
  4025ac:	mov	x29, sp
  4025b0:	bl	4018e0 <dcgettext@plt>
  4025b4:	mov	x1, x19
  4025b8:	bl	4015f0 <fputs@plt>
  4025bc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4025c0:	add	x1, x1, #0xd68
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	mov	x0, xzr
  4025cc:	bl	4018e0 <dcgettext@plt>
  4025d0:	adrp	x8, 416000 <ferror@plt+0x14660>
  4025d4:	ldr	x2, [x8, #776]
  4025d8:	mov	x1, x0
  4025dc:	mov	x0, x19
  4025e0:	bl	401970 <fprintf@plt>
  4025e4:	mov	w0, #0xa                   	// #10
  4025e8:	mov	x1, x19
  4025ec:	bl	401660 <fputc@plt>
  4025f0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4025f4:	add	x1, x1, #0xd93
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	mov	x0, xzr
  402600:	bl	4018e0 <dcgettext@plt>
  402604:	mov	x1, x19
  402608:	bl	4015f0 <fputs@plt>
  40260c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402610:	add	x1, x1, #0xdc6
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	4018e0 <dcgettext@plt>
  402620:	mov	x1, x19
  402624:	bl	4015f0 <fputs@plt>
  402628:	adrp	x1, 404000 <ferror@plt+0x2660>
  40262c:	add	x1, x1, #0xdd1
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	4018e0 <dcgettext@plt>
  40263c:	mov	x1, x19
  402640:	bl	4015f0 <fputs@plt>
  402644:	adrp	x1, 404000 <ferror@plt+0x2660>
  402648:	add	x1, x1, #0xdff
  40264c:	mov	w2, #0x5                   	// #5
  402650:	mov	x0, xzr
  402654:	bl	4018e0 <dcgettext@plt>
  402658:	mov	x1, x19
  40265c:	bl	4015f0 <fputs@plt>
  402660:	adrp	x1, 404000 <ferror@plt+0x2660>
  402664:	add	x1, x1, #0xe3e
  402668:	mov	w2, #0x5                   	// #5
  40266c:	mov	x0, xzr
  402670:	bl	4018e0 <dcgettext@plt>
  402674:	mov	x1, x19
  402678:	bl	4015f0 <fputs@plt>
  40267c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402680:	add	x1, x1, #0xe6d
  402684:	mov	w2, #0x5                   	// #5
  402688:	mov	x0, xzr
  40268c:	bl	4018e0 <dcgettext@plt>
  402690:	mov	x1, x19
  402694:	bl	4015f0 <fputs@plt>
  402698:	adrp	x1, 404000 <ferror@plt+0x2660>
  40269c:	add	x1, x1, #0xea9
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	mov	x0, xzr
  4026a8:	bl	4018e0 <dcgettext@plt>
  4026ac:	mov	x1, x19
  4026b0:	bl	4015f0 <fputs@plt>
  4026b4:	adrp	x1, 404000 <ferror@plt+0x2660>
  4026b8:	add	x1, x1, #0xedf
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	mov	x0, xzr
  4026c4:	bl	4018e0 <dcgettext@plt>
  4026c8:	mov	x1, x19
  4026cc:	bl	4015f0 <fputs@plt>
  4026d0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4026d4:	add	x1, x1, #0xf10
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	bl	4018e0 <dcgettext@plt>
  4026e4:	mov	x1, x19
  4026e8:	bl	4015f0 <fputs@plt>
  4026ec:	adrp	x1, 404000 <ferror@plt+0x2660>
  4026f0:	add	x1, x1, #0xf3d
  4026f4:	mov	w2, #0x5                   	// #5
  4026f8:	mov	x0, xzr
  4026fc:	bl	4018e0 <dcgettext@plt>
  402700:	mov	x1, x19
  402704:	bl	4015f0 <fputs@plt>
  402708:	adrp	x1, 404000 <ferror@plt+0x2660>
  40270c:	add	x1, x1, #0xf6d
  402710:	mov	w2, #0x5                   	// #5
  402714:	mov	x0, xzr
  402718:	bl	4018e0 <dcgettext@plt>
  40271c:	mov	x1, x19
  402720:	bl	4015f0 <fputs@plt>
  402724:	adrp	x1, 404000 <ferror@plt+0x2660>
  402728:	add	x1, x1, #0xf9b
  40272c:	mov	w2, #0x5                   	// #5
  402730:	mov	x0, xzr
  402734:	bl	4018e0 <dcgettext@plt>
  402738:	mov	x1, x19
  40273c:	bl	4015f0 <fputs@plt>
  402740:	adrp	x1, 404000 <ferror@plt+0x2660>
  402744:	add	x1, x1, #0xfd1
  402748:	mov	w2, #0x5                   	// #5
  40274c:	mov	x0, xzr
  402750:	bl	4018e0 <dcgettext@plt>
  402754:	mov	x1, x19
  402758:	bl	4015f0 <fputs@plt>
  40275c:	adrp	x1, 405000 <ferror@plt+0x3660>
  402760:	add	x1, x1, #0x7
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	4018e0 <dcgettext@plt>
  402770:	mov	x1, x19
  402774:	bl	4015f0 <fputs@plt>
  402778:	adrp	x1, 405000 <ferror@plt+0x3660>
  40277c:	add	x1, x1, #0x3e
  402780:	mov	w2, #0x5                   	// #5
  402784:	mov	x0, xzr
  402788:	bl	4018e0 <dcgettext@plt>
  40278c:	mov	x1, x19
  402790:	bl	4015f0 <fputs@plt>
  402794:	adrp	x1, 405000 <ferror@plt+0x3660>
  402798:	add	x1, x1, #0x6e
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	mov	x0, xzr
  4027a4:	bl	4018e0 <dcgettext@plt>
  4027a8:	mov	x1, x19
  4027ac:	bl	4015f0 <fputs@plt>
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3660>
  4027b4:	add	x1, x1, #0xa1
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	mov	x0, xzr
  4027c0:	bl	4018e0 <dcgettext@plt>
  4027c4:	mov	x1, x19
  4027c8:	bl	4015f0 <fputs@plt>
  4027cc:	mov	w0, #0xa                   	// #10
  4027d0:	mov	x1, x19
  4027d4:	bl	401660 <fputc@plt>
  4027d8:	adrp	x1, 405000 <ferror@plt+0x3660>
  4027dc:	add	x1, x1, #0xfd
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	mov	x0, xzr
  4027e8:	bl	4018e0 <dcgettext@plt>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x3660>
  4027f0:	mov	x19, x0
  4027f4:	add	x1, x1, #0x11e
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, xzr
  402800:	bl	4018e0 <dcgettext@plt>
  402804:	mov	x4, x0
  402808:	adrp	x0, 405000 <ferror@plt+0x3660>
  40280c:	adrp	x1, 405000 <ferror@plt+0x3660>
  402810:	adrp	x3, 405000 <ferror@plt+0x3660>
  402814:	add	x0, x0, #0xe0
  402818:	add	x1, x1, #0xf1
  40281c:	add	x3, x3, #0x10f
  402820:	mov	x2, x19
  402824:	bl	401910 <printf@plt>
  402828:	adrp	x1, 405000 <ferror@plt+0x3660>
  40282c:	add	x1, x1, #0x12e
  402830:	mov	w2, #0x5                   	// #5
  402834:	mov	x0, xzr
  402838:	bl	4018e0 <dcgettext@plt>
  40283c:	adrp	x1, 405000 <ferror@plt+0x3660>
  402840:	add	x1, x1, #0x149
  402844:	bl	401910 <printf@plt>
  402848:	mov	w0, wzr
  40284c:	bl	401600 <exit@plt>
  402850:	stp	x29, x30, [sp, #-32]!
  402854:	adrp	x8, 416000 <ferror@plt+0x14660>
  402858:	stp	x20, x19, [sp, #16]
  40285c:	ldr	x20, [x8, #768]
  402860:	mov	x29, sp
  402864:	bl	401930 <__errno_location@plt>
  402868:	mov	x19, x0
  40286c:	str	wzr, [x0]
  402870:	mov	x0, x20
  402874:	bl	4019a0 <ferror@plt>
  402878:	cbnz	w0, 402918 <ferror@plt+0xf78>
  40287c:	mov	x0, x20
  402880:	bl	401880 <fflush@plt>
  402884:	cbz	w0, 4028d8 <ferror@plt+0xf38>
  402888:	ldr	w20, [x19]
  40288c:	cmp	w20, #0x9
  402890:	b.eq	40289c <ferror@plt+0xefc>  // b.none
  402894:	cmp	w20, #0x20
  402898:	b.ne	402930 <ferror@plt+0xf90>  // b.any
  40289c:	adrp	x8, 416000 <ferror@plt+0x14660>
  4028a0:	ldr	x20, [x8, #744]
  4028a4:	str	wzr, [x19]
  4028a8:	mov	x0, x20
  4028ac:	bl	4019a0 <ferror@plt>
  4028b0:	cbnz	w0, 402958 <ferror@plt+0xfb8>
  4028b4:	mov	x0, x20
  4028b8:	bl	401880 <fflush@plt>
  4028bc:	cbz	w0, 4028f8 <ferror@plt+0xf58>
  4028c0:	ldr	w8, [x19]
  4028c4:	cmp	w8, #0x9
  4028c8:	b.ne	402958 <ferror@plt+0xfb8>  // b.any
  4028cc:	ldp	x20, x19, [sp, #16]
  4028d0:	ldp	x29, x30, [sp], #32
  4028d4:	ret
  4028d8:	mov	x0, x20
  4028dc:	bl	4016b0 <fileno@plt>
  4028e0:	tbnz	w0, #31, 402888 <ferror@plt+0xee8>
  4028e4:	bl	401610 <dup@plt>
  4028e8:	tbnz	w0, #31, 402888 <ferror@plt+0xee8>
  4028ec:	bl	401770 <close@plt>
  4028f0:	cbnz	w0, 402888 <ferror@plt+0xee8>
  4028f4:	b	40289c <ferror@plt+0xefc>
  4028f8:	mov	x0, x20
  4028fc:	bl	4016b0 <fileno@plt>
  402900:	tbnz	w0, #31, 4028c0 <ferror@plt+0xf20>
  402904:	bl	401610 <dup@plt>
  402908:	tbnz	w0, #31, 4028c0 <ferror@plt+0xf20>
  40290c:	bl	401770 <close@plt>
  402910:	cbnz	w0, 4028c0 <ferror@plt+0xf20>
  402914:	b	4028cc <ferror@plt+0xf2c>
  402918:	adrp	x1, 404000 <ferror@plt+0x2660>
  40291c:	add	x1, x1, #0xcbb
  402920:	mov	w2, #0x5                   	// #5
  402924:	mov	x0, xzr
  402928:	bl	4018e0 <dcgettext@plt>
  40292c:	b	402948 <ferror@plt+0xfa8>
  402930:	adrp	x1, 404000 <ferror@plt+0x2660>
  402934:	add	x1, x1, #0xcbb
  402938:	mov	w2, #0x5                   	// #5
  40293c:	mov	x0, xzr
  402940:	bl	4018e0 <dcgettext@plt>
  402944:	cbnz	w20, 402954 <ferror@plt+0xfb4>
  402948:	bl	4018c0 <warnx@plt>
  40294c:	mov	w0, #0x1                   	// #1
  402950:	bl	4015b0 <_exit@plt>
  402954:	bl	4017f0 <warn@plt>
  402958:	mov	w0, #0x1                   	// #1
  40295c:	bl	4015b0 <_exit@plt>
  402960:	adrp	x8, 416000 <ferror@plt+0x14660>
  402964:	str	w0, [x8, #736]
  402968:	ret
  40296c:	sub	sp, sp, #0x70
  402970:	stp	x29, x30, [sp, #16]
  402974:	stp	x28, x27, [sp, #32]
  402978:	stp	x26, x25, [sp, #48]
  40297c:	stp	x24, x23, [sp, #64]
  402980:	stp	x22, x21, [sp, #80]
  402984:	stp	x20, x19, [sp, #96]
  402988:	add	x29, sp, #0x10
  40298c:	str	xzr, [x1]
  402990:	cbz	x0, 4029d4 <ferror@plt+0x1034>
  402994:	ldrb	w22, [x0]
  402998:	mov	x20, x0
  40299c:	cbz	x22, 4029d4 <ferror@plt+0x1034>
  4029a0:	mov	x21, x2
  4029a4:	mov	x19, x1
  4029a8:	bl	401800 <__ctype_b_loc@plt>
  4029ac:	ldr	x8, [x0]
  4029b0:	mov	x23, x0
  4029b4:	ldrh	w9, [x8, x22, lsl #1]
  4029b8:	tbz	w9, #13, 4029cc <ferror@plt+0x102c>
  4029bc:	add	x9, x20, #0x1
  4029c0:	ldrb	w22, [x9], #1
  4029c4:	ldrh	w10, [x8, x22, lsl #1]
  4029c8:	tbnz	w10, #13, 4029c0 <ferror@plt+0x1020>
  4029cc:	cmp	w22, #0x2d
  4029d0:	b.ne	402a08 <ferror@plt+0x1068>  // b.any
  4029d4:	mov	w22, #0xffffffea            	// #-22
  4029d8:	neg	w19, w22
  4029dc:	bl	401930 <__errno_location@plt>
  4029e0:	str	w19, [x0]
  4029e4:	mov	w0, w22
  4029e8:	ldp	x20, x19, [sp, #96]
  4029ec:	ldp	x22, x21, [sp, #80]
  4029f0:	ldp	x24, x23, [sp, #64]
  4029f4:	ldp	x26, x25, [sp, #48]
  4029f8:	ldp	x28, x27, [sp, #32]
  4029fc:	ldp	x29, x30, [sp, #16]
  402a00:	add	sp, sp, #0x70
  402a04:	ret
  402a08:	bl	401930 <__errno_location@plt>
  402a0c:	mov	x24, x0
  402a10:	str	wzr, [x0]
  402a14:	add	x1, sp, #0x8
  402a18:	mov	x0, x20
  402a1c:	mov	w2, wzr
  402a20:	mov	w3, wzr
  402a24:	str	xzr, [sp, #8]
  402a28:	bl	401740 <__strtoul_internal@plt>
  402a2c:	ldr	x25, [sp, #8]
  402a30:	ldr	w8, [x24]
  402a34:	cmp	x25, x20
  402a38:	b.eq	402bb8 <ferror@plt+0x1218>  // b.none
  402a3c:	add	x9, x0, #0x1
  402a40:	mov	x20, x0
  402a44:	cmp	x9, #0x1
  402a48:	b.hi	402a50 <ferror@plt+0x10b0>  // b.pmore
  402a4c:	cbnz	w8, 402bbc <ferror@plt+0x121c>
  402a50:	cbz	x25, 402bc8 <ferror@plt+0x1228>
  402a54:	ldrb	w8, [x25]
  402a58:	cbz	w8, 402bc8 <ferror@plt+0x1228>
  402a5c:	mov	w27, wzr
  402a60:	mov	x28, xzr
  402a64:	b	402a74 <ferror@plt+0x10d4>
  402a68:	mov	x28, xzr
  402a6c:	str	x22, [sp, #8]
  402a70:	mov	x25, x22
  402a74:	ldrb	w8, [x25, #1]
  402a78:	cmp	w8, #0x61
  402a7c:	b.le	402aac <ferror@plt+0x110c>
  402a80:	cmp	w8, #0x62
  402a84:	b.eq	402ab4 <ferror@plt+0x1114>  // b.none
  402a88:	cmp	w8, #0x69
  402a8c:	b.ne	402ac4 <ferror@plt+0x1124>  // b.any
  402a90:	ldrb	w8, [x25, #2]
  402a94:	orr	w8, w8, #0x20
  402a98:	cmp	w8, #0x62
  402a9c:	b.ne	402ac4 <ferror@plt+0x1124>  // b.any
  402aa0:	ldrb	w8, [x25, #3]
  402aa4:	cbnz	w8, 402ac4 <ferror@plt+0x1124>
  402aa8:	b	402bd8 <ferror@plt+0x1238>
  402aac:	cmp	w8, #0x42
  402ab0:	b.ne	402ac0 <ferror@plt+0x1120>  // b.any
  402ab4:	ldrb	w8, [x25, #2]
  402ab8:	cbnz	w8, 402ac4 <ferror@plt+0x1124>
  402abc:	b	402be0 <ferror@plt+0x1240>
  402ac0:	cbz	w8, 402bd8 <ferror@plt+0x1238>
  402ac4:	bl	4016a0 <localeconv@plt>
  402ac8:	cbz	x0, 402ae8 <ferror@plt+0x1148>
  402acc:	ldr	x22, [x0]
  402ad0:	cbz	x22, 402af4 <ferror@plt+0x1154>
  402ad4:	mov	x0, x22
  402ad8:	bl	4015e0 <strlen@plt>
  402adc:	mov	x26, x0
  402ae0:	mov	w8, #0x1                   	// #1
  402ae4:	b	402afc <ferror@plt+0x115c>
  402ae8:	mov	w8, wzr
  402aec:	mov	x22, xzr
  402af0:	b	402af8 <ferror@plt+0x1158>
  402af4:	mov	w8, wzr
  402af8:	mov	x26, xzr
  402afc:	cbnz	x28, 4029d4 <ferror@plt+0x1034>
  402b00:	ldrb	w9, [x25]
  402b04:	eor	w8, w8, #0x1
  402b08:	cmp	w9, #0x0
  402b0c:	cset	w9, eq  // eq = none
  402b10:	orr	w8, w8, w9
  402b14:	tbnz	w8, #0, 4029d4 <ferror@plt+0x1034>
  402b18:	mov	x0, x22
  402b1c:	mov	x1, x25
  402b20:	mov	x2, x26
  402b24:	bl	401700 <strncmp@plt>
  402b28:	cbnz	w0, 4029d4 <ferror@plt+0x1034>
  402b2c:	add	x22, x25, x26
  402b30:	ldrb	w8, [x22]
  402b34:	cmp	w8, #0x30
  402b38:	b.ne	402b4c <ferror@plt+0x11ac>  // b.any
  402b3c:	ldrb	w8, [x22, #1]!
  402b40:	add	w27, w27, #0x1
  402b44:	cmp	w8, #0x30
  402b48:	b.eq	402b3c <ferror@plt+0x119c>  // b.none
  402b4c:	ldr	x9, [x23]
  402b50:	sxtb	x8, w8
  402b54:	ldrh	w8, [x9, x8, lsl #1]
  402b58:	tbz	w8, #11, 402a68 <ferror@plt+0x10c8>
  402b5c:	add	x1, sp, #0x8
  402b60:	mov	x0, x22
  402b64:	mov	w2, wzr
  402b68:	mov	w3, wzr
  402b6c:	str	wzr, [x24]
  402b70:	str	xzr, [sp, #8]
  402b74:	bl	401740 <__strtoul_internal@plt>
  402b78:	ldr	x25, [sp, #8]
  402b7c:	ldr	w8, [x24]
  402b80:	cmp	x25, x22
  402b84:	b.eq	402bb8 <ferror@plt+0x1218>  // b.none
  402b88:	add	x9, x0, #0x1
  402b8c:	cmp	x9, #0x1
  402b90:	b.hi	402b98 <ferror@plt+0x11f8>  // b.pmore
  402b94:	cbnz	w8, 402bbc <ferror@plt+0x121c>
  402b98:	mov	x28, xzr
  402b9c:	cbz	x0, 402a74 <ferror@plt+0x10d4>
  402ba0:	cbz	x25, 4029d4 <ferror@plt+0x1034>
  402ba4:	ldrb	w8, [x25]
  402ba8:	mov	w22, #0xffffffea            	// #-22
  402bac:	mov	x28, x0
  402bb0:	cbnz	w8, 402a74 <ferror@plt+0x10d4>
  402bb4:	b	4029d8 <ferror@plt+0x1038>
  402bb8:	cbz	w8, 4029d4 <ferror@plt+0x1034>
  402bbc:	neg	w22, w8
  402bc0:	tbz	w22, #31, 4029e4 <ferror@plt+0x1044>
  402bc4:	b	4029d8 <ferror@plt+0x1038>
  402bc8:	mov	w22, wzr
  402bcc:	str	x20, [x19]
  402bd0:	tbz	w22, #31, 4029e4 <ferror@plt+0x1044>
  402bd4:	b	4029d8 <ferror@plt+0x1038>
  402bd8:	mov	w24, #0x400                 	// #1024
  402bdc:	b	402be4 <ferror@plt+0x1244>
  402be0:	mov	w24, #0x3e8                 	// #1000
  402be4:	ldrsb	w22, [x25]
  402be8:	adrp	x23, 405000 <ferror@plt+0x3660>
  402bec:	add	x23, x23, #0x1b3
  402bf0:	mov	w2, #0x9                   	// #9
  402bf4:	mov	x0, x23
  402bf8:	mov	w1, w22
  402bfc:	bl	4018d0 <memchr@plt>
  402c00:	cbnz	x0, 402c20 <ferror@plt+0x1280>
  402c04:	adrp	x23, 405000 <ferror@plt+0x3660>
  402c08:	add	x23, x23, #0x1bc
  402c0c:	mov	w2, #0x9                   	// #9
  402c10:	mov	x0, x23
  402c14:	mov	w1, w22
  402c18:	bl	4018d0 <memchr@plt>
  402c1c:	cbz	x0, 4029d4 <ferror@plt+0x1034>
  402c20:	sub	w8, w0, w23
  402c24:	adds	w8, w8, #0x1
  402c28:	b.cs	402c4c <ferror@plt+0x12ac>  // b.hs, b.nlast
  402c2c:	mvn	w9, w0
  402c30:	add	w9, w9, w23
  402c34:	umulh	x10, x24, x20
  402c38:	cmp	xzr, x10
  402c3c:	b.ne	402c54 <ferror@plt+0x12b4>  // b.any
  402c40:	adds	w9, w9, #0x1
  402c44:	mul	x20, x20, x24
  402c48:	b.cc	402c34 <ferror@plt+0x1294>  // b.lo, b.ul, b.last
  402c4c:	mov	w22, wzr
  402c50:	b	402c58 <ferror@plt+0x12b8>
  402c54:	mov	w22, #0xffffffde            	// #-34
  402c58:	cbz	x21, 402c60 <ferror@plt+0x12c0>
  402c5c:	str	w8, [x21]
  402c60:	cbz	x28, 402bcc <ferror@plt+0x122c>
  402c64:	cbz	w8, 402bcc <ferror@plt+0x122c>
  402c68:	mvn	w8, w0
  402c6c:	add	w9, w8, w23
  402c70:	mov	w8, #0x1                   	// #1
  402c74:	umulh	x10, x24, x8
  402c78:	cmp	xzr, x10
  402c7c:	b.ne	402c8c <ferror@plt+0x12ec>  // b.any
  402c80:	adds	w9, w9, #0x1
  402c84:	mul	x8, x8, x24
  402c88:	b.cc	402c74 <ferror@plt+0x12d4>  // b.lo, b.ul, b.last
  402c8c:	mov	w9, #0xa                   	// #10
  402c90:	cmp	x28, #0xb
  402c94:	b.cc	402ca8 <ferror@plt+0x1308>  // b.lo, b.ul, b.last
  402c98:	add	x9, x9, x9, lsl #2
  402c9c:	lsl	x9, x9, #1
  402ca0:	cmp	x9, x28
  402ca4:	b.cc	402c98 <ferror@plt+0x12f8>  // b.lo, b.ul, b.last
  402ca8:	cmp	w27, #0x1
  402cac:	b.lt	402d58 <ferror@plt+0x13b8>  // b.tstop
  402cb0:	cmp	w27, #0x3
  402cb4:	b.hi	402cc0 <ferror@plt+0x1320>  // b.pmore
  402cb8:	mov	w10, wzr
  402cbc:	b	402d44 <ferror@plt+0x13a4>
  402cc0:	mov	w10, #0x1                   	// #1
  402cc4:	dup	v0.2d, x10
  402cc8:	and	w10, w27, #0xfffffffc
  402ccc:	mov	v1.16b, v0.16b
  402cd0:	mov	v1.d[0], x9
  402cd4:	mov	w9, w10
  402cd8:	fmov	x12, d1
  402cdc:	mov	x11, v1.d[1]
  402ce0:	add	x12, x12, x12, lsl #2
  402ce4:	fmov	x13, d0
  402ce8:	lsl	x12, x12, #1
  402cec:	add	x11, x11, x11, lsl #2
  402cf0:	add	x13, x13, x13, lsl #2
  402cf4:	mov	x14, v0.d[1]
  402cf8:	fmov	d1, x12
  402cfc:	lsl	x11, x11, #1
  402d00:	lsl	x13, x13, #1
  402d04:	mov	v1.d[1], x11
  402d08:	add	x11, x14, x14, lsl #2
  402d0c:	fmov	d0, x13
  402d10:	lsl	x11, x11, #1
  402d14:	subs	w9, w9, #0x4
  402d18:	mov	v0.d[1], x11
  402d1c:	b.ne	402cd8 <ferror@plt+0x1338>  // b.any
  402d20:	mov	x9, v1.d[1]
  402d24:	mov	x11, v0.d[1]
  402d28:	fmov	x12, d1
  402d2c:	fmov	x13, d0
  402d30:	mul	x12, x13, x12
  402d34:	mul	x9, x11, x9
  402d38:	cmp	w27, w10
  402d3c:	mul	x9, x12, x9
  402d40:	b.eq	402d58 <ferror@plt+0x13b8>  // b.none
  402d44:	sub	w10, w27, w10
  402d48:	add	x9, x9, x9, lsl #2
  402d4c:	subs	w10, w10, #0x1
  402d50:	lsl	x9, x9, #1
  402d54:	b.ne	402d48 <ferror@plt+0x13a8>  // b.any
  402d58:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402d5c:	mov	w12, #0x1                   	// #1
  402d60:	movk	x10, #0xcccd
  402d64:	mov	w11, #0xa                   	// #10
  402d68:	b	402d7c <ferror@plt+0x13dc>
  402d6c:	cmp	x28, #0x9
  402d70:	mov	x28, x13
  402d74:	mov	x12, x14
  402d78:	b.ls	402bcc <ferror@plt+0x122c>  // b.plast
  402d7c:	umulh	x13, x28, x10
  402d80:	lsr	x13, x13, #3
  402d84:	add	x14, x12, x12, lsl #2
  402d88:	msub	x15, x13, x11, x28
  402d8c:	lsl	x14, x14, #1
  402d90:	cbz	x15, 402d6c <ferror@plt+0x13cc>
  402d94:	udiv	x12, x9, x12
  402d98:	udiv	x12, x12, x15
  402d9c:	udiv	x12, x8, x12
  402da0:	add	x20, x12, x20
  402da4:	b	402d6c <ferror@plt+0x13cc>
  402da8:	mov	x2, xzr
  402dac:	b	40296c <ferror@plt+0xfcc>
  402db0:	stp	x29, x30, [sp, #-48]!
  402db4:	stp	x20, x19, [sp, #32]
  402db8:	mov	x20, x1
  402dbc:	mov	x19, x0
  402dc0:	str	x21, [sp, #16]
  402dc4:	mov	x29, sp
  402dc8:	cbz	x0, 402dfc <ferror@plt+0x145c>
  402dcc:	ldrb	w21, [x19]
  402dd0:	mov	x8, x19
  402dd4:	cbz	w21, 402e00 <ferror@plt+0x1460>
  402dd8:	bl	401800 <__ctype_b_loc@plt>
  402ddc:	ldr	x9, [x0]
  402de0:	mov	x8, x19
  402de4:	and	x10, x21, #0xff
  402de8:	ldrh	w10, [x9, x10, lsl #1]
  402dec:	tbz	w10, #11, 402e00 <ferror@plt+0x1460>
  402df0:	ldrb	w21, [x8, #1]!
  402df4:	cbnz	w21, 402de4 <ferror@plt+0x1444>
  402df8:	b	402e00 <ferror@plt+0x1460>
  402dfc:	mov	x8, xzr
  402e00:	cbz	x20, 402e08 <ferror@plt+0x1468>
  402e04:	str	x8, [x20]
  402e08:	cmp	x8, x19
  402e0c:	b.ls	402e2c <ferror@plt+0x148c>  // b.plast
  402e10:	ldrb	w8, [x8]
  402e14:	cmp	w8, #0x0
  402e18:	cset	w0, eq  // eq = none
  402e1c:	ldp	x20, x19, [sp, #32]
  402e20:	ldr	x21, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #48
  402e28:	ret
  402e2c:	mov	w0, wzr
  402e30:	ldp	x20, x19, [sp, #32]
  402e34:	ldr	x21, [sp, #16]
  402e38:	ldp	x29, x30, [sp], #48
  402e3c:	ret
  402e40:	stp	x29, x30, [sp, #-48]!
  402e44:	stp	x20, x19, [sp, #32]
  402e48:	mov	x20, x1
  402e4c:	mov	x19, x0
  402e50:	str	x21, [sp, #16]
  402e54:	mov	x29, sp
  402e58:	cbz	x0, 402e8c <ferror@plt+0x14ec>
  402e5c:	ldrb	w21, [x19]
  402e60:	mov	x8, x19
  402e64:	cbz	w21, 402e90 <ferror@plt+0x14f0>
  402e68:	bl	401800 <__ctype_b_loc@plt>
  402e6c:	ldr	x9, [x0]
  402e70:	mov	x8, x19
  402e74:	and	x10, x21, #0xff
  402e78:	ldrh	w10, [x9, x10, lsl #1]
  402e7c:	tbz	w10, #12, 402e90 <ferror@plt+0x14f0>
  402e80:	ldrb	w21, [x8, #1]!
  402e84:	cbnz	w21, 402e74 <ferror@plt+0x14d4>
  402e88:	b	402e90 <ferror@plt+0x14f0>
  402e8c:	mov	x8, xzr
  402e90:	cbz	x20, 402e98 <ferror@plt+0x14f8>
  402e94:	str	x8, [x20]
  402e98:	cmp	x8, x19
  402e9c:	b.ls	402ebc <ferror@plt+0x151c>  // b.plast
  402ea0:	ldrb	w8, [x8]
  402ea4:	cmp	w8, #0x0
  402ea8:	cset	w0, eq  // eq = none
  402eac:	ldp	x20, x19, [sp, #32]
  402eb0:	ldr	x21, [sp, #16]
  402eb4:	ldp	x29, x30, [sp], #48
  402eb8:	ret
  402ebc:	mov	w0, wzr
  402ec0:	ldp	x20, x19, [sp, #32]
  402ec4:	ldr	x21, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #48
  402ecc:	ret
  402ed0:	sub	sp, sp, #0x110
  402ed4:	stp	x29, x30, [sp, #208]
  402ed8:	add	x29, sp, #0xd0
  402edc:	mov	x8, #0xffffffffffffffd0    	// #-48
  402ee0:	mov	x9, sp
  402ee4:	sub	x10, x29, #0x50
  402ee8:	stp	x28, x23, [sp, #224]
  402eec:	stp	x22, x21, [sp, #240]
  402ef0:	stp	x20, x19, [sp, #256]
  402ef4:	mov	x20, x1
  402ef8:	mov	x19, x0
  402efc:	movk	x8, #0xff80, lsl #32
  402f00:	add	x11, x29, #0x40
  402f04:	add	x9, x9, #0x80
  402f08:	add	x22, x10, #0x30
  402f0c:	mov	w23, #0xffffffd0            	// #-48
  402f10:	stp	x2, x3, [x29, #-80]
  402f14:	stp	x4, x5, [x29, #-64]
  402f18:	stp	x6, x7, [x29, #-48]
  402f1c:	stp	q1, q2, [sp, #16]
  402f20:	stp	q3, q4, [sp, #48]
  402f24:	str	q0, [sp]
  402f28:	stp	q5, q6, [sp, #80]
  402f2c:	str	q7, [sp, #112]
  402f30:	stp	x9, x8, [x29, #-16]
  402f34:	stp	x11, x22, [x29, #-32]
  402f38:	tbnz	w23, #31, 402f44 <ferror@plt+0x15a4>
  402f3c:	mov	w8, w23
  402f40:	b	402f5c <ferror@plt+0x15bc>
  402f44:	add	w8, w23, #0x8
  402f48:	cmn	w23, #0x8
  402f4c:	stur	w8, [x29, #-8]
  402f50:	b.gt	402f5c <ferror@plt+0x15bc>
  402f54:	add	x9, x22, w23, sxtw
  402f58:	b	402f68 <ferror@plt+0x15c8>
  402f5c:	ldur	x9, [x29, #-32]
  402f60:	add	x10, x9, #0x8
  402f64:	stur	x10, [x29, #-32]
  402f68:	ldr	x1, [x9]
  402f6c:	cbz	x1, 402fe4 <ferror@plt+0x1644>
  402f70:	tbnz	w8, #31, 402f7c <ferror@plt+0x15dc>
  402f74:	mov	w23, w8
  402f78:	b	402f94 <ferror@plt+0x15f4>
  402f7c:	add	w23, w8, #0x8
  402f80:	cmn	w8, #0x8
  402f84:	stur	w23, [x29, #-8]
  402f88:	b.gt	402f94 <ferror@plt+0x15f4>
  402f8c:	add	x8, x22, w8, sxtw
  402f90:	b	402fa0 <ferror@plt+0x1600>
  402f94:	ldur	x8, [x29, #-32]
  402f98:	add	x9, x8, #0x8
  402f9c:	stur	x9, [x29, #-32]
  402fa0:	ldr	x21, [x8]
  402fa4:	cbz	x21, 402fe4 <ferror@plt+0x1644>
  402fa8:	mov	x0, x19
  402fac:	bl	4017e0 <strcmp@plt>
  402fb0:	cbz	w0, 402fc8 <ferror@plt+0x1628>
  402fb4:	mov	x0, x19
  402fb8:	mov	x1, x21
  402fbc:	bl	4017e0 <strcmp@plt>
  402fc0:	cbnz	w0, 402f38 <ferror@plt+0x1598>
  402fc4:	b	402fcc <ferror@plt+0x162c>
  402fc8:	mov	w0, #0x1                   	// #1
  402fcc:	ldp	x20, x19, [sp, #256]
  402fd0:	ldp	x22, x21, [sp, #240]
  402fd4:	ldp	x28, x23, [sp, #224]
  402fd8:	ldp	x29, x30, [sp, #208]
  402fdc:	add	sp, sp, #0x110
  402fe0:	ret
  402fe4:	adrp	x8, 416000 <ferror@plt+0x14660>
  402fe8:	ldr	w0, [x8, #736]
  402fec:	adrp	x1, 405000 <ferror@plt+0x3660>
  402ff0:	add	x1, x1, #0x1c5
  402ff4:	mov	x2, x20
  402ff8:	mov	x3, x19
  402ffc:	bl	4018f0 <errx@plt>
  403000:	cbz	x1, 403024 <ferror@plt+0x1684>
  403004:	sxtb	w8, w2
  403008:	ldrsb	w9, [x0]
  40300c:	cbz	w9, 403024 <ferror@plt+0x1684>
  403010:	cmp	w8, w9
  403014:	b.eq	403028 <ferror@plt+0x1688>  // b.none
  403018:	sub	x1, x1, #0x1
  40301c:	add	x0, x0, #0x1
  403020:	cbnz	x1, 403008 <ferror@plt+0x1668>
  403024:	mov	x0, xzr
  403028:	ret
  40302c:	stp	x29, x30, [sp, #-32]!
  403030:	stp	x20, x19, [sp, #16]
  403034:	mov	x29, sp
  403038:	mov	x20, x1
  40303c:	mov	x19, x0
  403040:	bl	40319c <ferror@plt+0x17fc>
  403044:	cmp	x0, w0, sxtw
  403048:	b.ne	403060 <ferror@plt+0x16c0>  // b.any
  40304c:	cmp	w0, w0, sxth
  403050:	b.ne	403060 <ferror@plt+0x16c0>  // b.any
  403054:	ldp	x20, x19, [sp, #16]
  403058:	ldp	x29, x30, [sp], #32
  40305c:	ret
  403060:	bl	401930 <__errno_location@plt>
  403064:	mov	w8, #0x22                  	// #34
  403068:	str	w8, [x0]
  40306c:	adrp	x8, 416000 <ferror@plt+0x14660>
  403070:	ldr	w0, [x8, #736]
  403074:	adrp	x1, 405000 <ferror@plt+0x3660>
  403078:	add	x1, x1, #0x1c5
  40307c:	mov	x2, x20
  403080:	mov	x3, x19
  403084:	bl	401980 <err@plt>
  403088:	stp	x29, x30, [sp, #-32]!
  40308c:	stp	x20, x19, [sp, #16]
  403090:	mov	x29, sp
  403094:	mov	x20, x1
  403098:	mov	x19, x0
  40309c:	bl	40319c <ferror@plt+0x17fc>
  4030a0:	cmp	x0, w0, sxtw
  4030a4:	b.ne	4030b4 <ferror@plt+0x1714>  // b.any
  4030a8:	ldp	x20, x19, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #32
  4030b0:	ret
  4030b4:	bl	401930 <__errno_location@plt>
  4030b8:	mov	w8, #0x22                  	// #34
  4030bc:	str	w8, [x0]
  4030c0:	adrp	x8, 416000 <ferror@plt+0x14660>
  4030c4:	ldr	w0, [x8, #736]
  4030c8:	adrp	x1, 405000 <ferror@plt+0x3660>
  4030cc:	add	x1, x1, #0x1c5
  4030d0:	mov	x2, x20
  4030d4:	mov	x3, x19
  4030d8:	bl	401980 <err@plt>
  4030dc:	stp	x29, x30, [sp, #-32]!
  4030e0:	mov	w2, #0xa                   	// #10
  4030e4:	stp	x20, x19, [sp, #16]
  4030e8:	mov	x29, sp
  4030ec:	mov	x20, x1
  4030f0:	mov	x19, x0
  4030f4:	bl	40330c <ferror@plt+0x196c>
  4030f8:	lsr	x8, x0, #32
  4030fc:	cbnz	x8, 403114 <ferror@plt+0x1774>
  403100:	cmp	w0, #0x10, lsl #12
  403104:	b.cs	403114 <ferror@plt+0x1774>  // b.hs, b.nlast
  403108:	ldp	x20, x19, [sp, #16]
  40310c:	ldp	x29, x30, [sp], #32
  403110:	ret
  403114:	bl	401930 <__errno_location@plt>
  403118:	mov	w8, #0x22                  	// #34
  40311c:	str	w8, [x0]
  403120:	adrp	x8, 416000 <ferror@plt+0x14660>
  403124:	ldr	w0, [x8, #736]
  403128:	adrp	x1, 405000 <ferror@plt+0x3660>
  40312c:	add	x1, x1, #0x1c5
  403130:	mov	x2, x20
  403134:	mov	x3, x19
  403138:	bl	401980 <err@plt>
  40313c:	stp	x29, x30, [sp, #-32]!
  403140:	mov	w2, #0x10                  	// #16
  403144:	stp	x20, x19, [sp, #16]
  403148:	mov	x29, sp
  40314c:	mov	x20, x1
  403150:	mov	x19, x0
  403154:	bl	40330c <ferror@plt+0x196c>
  403158:	lsr	x8, x0, #32
  40315c:	cbnz	x8, 403174 <ferror@plt+0x17d4>
  403160:	cmp	w0, #0x10, lsl #12
  403164:	b.cs	403174 <ferror@plt+0x17d4>  // b.hs, b.nlast
  403168:	ldp	x20, x19, [sp, #16]
  40316c:	ldp	x29, x30, [sp], #32
  403170:	ret
  403174:	bl	401930 <__errno_location@plt>
  403178:	mov	w8, #0x22                  	// #34
  40317c:	str	w8, [x0]
  403180:	adrp	x8, 416000 <ferror@plt+0x14660>
  403184:	ldr	w0, [x8, #736]
  403188:	adrp	x1, 405000 <ferror@plt+0x3660>
  40318c:	add	x1, x1, #0x1c5
  403190:	mov	x2, x20
  403194:	mov	x3, x19
  403198:	bl	401980 <err@plt>
  40319c:	stp	x29, x30, [sp, #-48]!
  4031a0:	mov	x29, sp
  4031a4:	str	x21, [sp, #16]
  4031a8:	stp	x20, x19, [sp, #32]
  4031ac:	mov	x20, x1
  4031b0:	mov	x19, x0
  4031b4:	str	xzr, [x29, #24]
  4031b8:	bl	401930 <__errno_location@plt>
  4031bc:	str	wzr, [x0]
  4031c0:	cbz	x19, 403214 <ferror@plt+0x1874>
  4031c4:	ldrb	w8, [x19]
  4031c8:	cbz	w8, 403214 <ferror@plt+0x1874>
  4031cc:	mov	x21, x0
  4031d0:	add	x1, x29, #0x18
  4031d4:	mov	w2, #0xa                   	// #10
  4031d8:	mov	x0, x19
  4031dc:	mov	w3, wzr
  4031e0:	bl	4016f0 <__strtol_internal@plt>
  4031e4:	ldr	w8, [x21]
  4031e8:	cbnz	w8, 403230 <ferror@plt+0x1890>
  4031ec:	ldr	x8, [x29, #24]
  4031f0:	cmp	x8, x19
  4031f4:	b.eq	403214 <ferror@plt+0x1874>  // b.none
  4031f8:	cbz	x8, 403204 <ferror@plt+0x1864>
  4031fc:	ldrb	w8, [x8]
  403200:	cbnz	w8, 403214 <ferror@plt+0x1874>
  403204:	ldp	x20, x19, [sp, #32]
  403208:	ldr	x21, [sp, #16]
  40320c:	ldp	x29, x30, [sp], #48
  403210:	ret
  403214:	adrp	x8, 416000 <ferror@plt+0x14660>
  403218:	ldr	w0, [x8, #736]
  40321c:	adrp	x1, 405000 <ferror@plt+0x3660>
  403220:	add	x1, x1, #0x1c5
  403224:	mov	x2, x20
  403228:	mov	x3, x19
  40322c:	bl	4018f0 <errx@plt>
  403230:	adrp	x9, 416000 <ferror@plt+0x14660>
  403234:	ldr	w0, [x9, #736]
  403238:	cmp	w8, #0x22
  40323c:	b.ne	40321c <ferror@plt+0x187c>  // b.any
  403240:	adrp	x1, 405000 <ferror@plt+0x3660>
  403244:	add	x1, x1, #0x1c5
  403248:	mov	x2, x20
  40324c:	mov	x3, x19
  403250:	bl	401980 <err@plt>
  403254:	stp	x29, x30, [sp, #-32]!
  403258:	mov	w2, #0xa                   	// #10
  40325c:	stp	x20, x19, [sp, #16]
  403260:	mov	x29, sp
  403264:	mov	x20, x1
  403268:	mov	x19, x0
  40326c:	bl	40330c <ferror@plt+0x196c>
  403270:	lsr	x8, x0, #32
  403274:	cbnz	x8, 403284 <ferror@plt+0x18e4>
  403278:	ldp	x20, x19, [sp, #16]
  40327c:	ldp	x29, x30, [sp], #32
  403280:	ret
  403284:	bl	401930 <__errno_location@plt>
  403288:	mov	w8, #0x22                  	// #34
  40328c:	str	w8, [x0]
  403290:	adrp	x8, 416000 <ferror@plt+0x14660>
  403294:	ldr	w0, [x8, #736]
  403298:	adrp	x1, 405000 <ferror@plt+0x3660>
  40329c:	add	x1, x1, #0x1c5
  4032a0:	mov	x2, x20
  4032a4:	mov	x3, x19
  4032a8:	bl	401980 <err@plt>
  4032ac:	stp	x29, x30, [sp, #-32]!
  4032b0:	mov	w2, #0x10                  	// #16
  4032b4:	stp	x20, x19, [sp, #16]
  4032b8:	mov	x29, sp
  4032bc:	mov	x20, x1
  4032c0:	mov	x19, x0
  4032c4:	bl	40330c <ferror@plt+0x196c>
  4032c8:	lsr	x8, x0, #32
  4032cc:	cbnz	x8, 4032dc <ferror@plt+0x193c>
  4032d0:	ldp	x20, x19, [sp, #16]
  4032d4:	ldp	x29, x30, [sp], #32
  4032d8:	ret
  4032dc:	bl	401930 <__errno_location@plt>
  4032e0:	mov	w8, #0x22                  	// #34
  4032e4:	str	w8, [x0]
  4032e8:	adrp	x8, 416000 <ferror@plt+0x14660>
  4032ec:	ldr	w0, [x8, #736]
  4032f0:	adrp	x1, 405000 <ferror@plt+0x3660>
  4032f4:	add	x1, x1, #0x1c5
  4032f8:	mov	x2, x20
  4032fc:	mov	x3, x19
  403300:	bl	401980 <err@plt>
  403304:	mov	w2, #0xa                   	// #10
  403308:	b	40330c <ferror@plt+0x196c>
  40330c:	sub	sp, sp, #0x40
  403310:	stp	x29, x30, [sp, #16]
  403314:	stp	x22, x21, [sp, #32]
  403318:	stp	x20, x19, [sp, #48]
  40331c:	add	x29, sp, #0x10
  403320:	mov	w21, w2
  403324:	mov	x20, x1
  403328:	mov	x19, x0
  40332c:	str	xzr, [sp, #8]
  403330:	bl	401930 <__errno_location@plt>
  403334:	str	wzr, [x0]
  403338:	cbz	x19, 403390 <ferror@plt+0x19f0>
  40333c:	ldrb	w8, [x19]
  403340:	cbz	w8, 403390 <ferror@plt+0x19f0>
  403344:	mov	x22, x0
  403348:	add	x1, sp, #0x8
  40334c:	mov	x0, x19
  403350:	mov	w2, w21
  403354:	mov	w3, wzr
  403358:	bl	401740 <__strtoul_internal@plt>
  40335c:	ldr	w8, [x22]
  403360:	cbnz	w8, 4033ac <ferror@plt+0x1a0c>
  403364:	ldr	x8, [sp, #8]
  403368:	cmp	x8, x19
  40336c:	b.eq	403390 <ferror@plt+0x19f0>  // b.none
  403370:	cbz	x8, 40337c <ferror@plt+0x19dc>
  403374:	ldrb	w8, [x8]
  403378:	cbnz	w8, 403390 <ferror@plt+0x19f0>
  40337c:	ldp	x20, x19, [sp, #48]
  403380:	ldp	x22, x21, [sp, #32]
  403384:	ldp	x29, x30, [sp, #16]
  403388:	add	sp, sp, #0x40
  40338c:	ret
  403390:	adrp	x8, 416000 <ferror@plt+0x14660>
  403394:	ldr	w0, [x8, #736]
  403398:	adrp	x1, 405000 <ferror@plt+0x3660>
  40339c:	add	x1, x1, #0x1c5
  4033a0:	mov	x2, x20
  4033a4:	mov	x3, x19
  4033a8:	bl	4018f0 <errx@plt>
  4033ac:	adrp	x9, 416000 <ferror@plt+0x14660>
  4033b0:	ldr	w0, [x9, #736]
  4033b4:	cmp	w8, #0x22
  4033b8:	b.ne	403398 <ferror@plt+0x19f8>  // b.any
  4033bc:	adrp	x1, 405000 <ferror@plt+0x3660>
  4033c0:	add	x1, x1, #0x1c5
  4033c4:	mov	x2, x20
  4033c8:	mov	x3, x19
  4033cc:	bl	401980 <err@plt>
  4033d0:	mov	w2, #0x10                  	// #16
  4033d4:	b	40330c <ferror@plt+0x196c>
  4033d8:	stp	x29, x30, [sp, #-48]!
  4033dc:	mov	x29, sp
  4033e0:	str	x21, [sp, #16]
  4033e4:	stp	x20, x19, [sp, #32]
  4033e8:	mov	x20, x1
  4033ec:	mov	x19, x0
  4033f0:	str	xzr, [x29, #24]
  4033f4:	bl	401930 <__errno_location@plt>
  4033f8:	str	wzr, [x0]
  4033fc:	cbz	x19, 403448 <ferror@plt+0x1aa8>
  403400:	ldrb	w8, [x19]
  403404:	cbz	w8, 403448 <ferror@plt+0x1aa8>
  403408:	mov	x21, x0
  40340c:	add	x1, x29, #0x18
  403410:	mov	x0, x19
  403414:	bl	401640 <strtod@plt>
  403418:	ldr	w8, [x21]
  40341c:	cbnz	w8, 403464 <ferror@plt+0x1ac4>
  403420:	ldr	x8, [x29, #24]
  403424:	cmp	x8, x19
  403428:	b.eq	403448 <ferror@plt+0x1aa8>  // b.none
  40342c:	cbz	x8, 403438 <ferror@plt+0x1a98>
  403430:	ldrb	w8, [x8]
  403434:	cbnz	w8, 403448 <ferror@plt+0x1aa8>
  403438:	ldp	x20, x19, [sp, #32]
  40343c:	ldr	x21, [sp, #16]
  403440:	ldp	x29, x30, [sp], #48
  403444:	ret
  403448:	adrp	x8, 416000 <ferror@plt+0x14660>
  40344c:	ldr	w0, [x8, #736]
  403450:	adrp	x1, 405000 <ferror@plt+0x3660>
  403454:	add	x1, x1, #0x1c5
  403458:	mov	x2, x20
  40345c:	mov	x3, x19
  403460:	bl	4018f0 <errx@plt>
  403464:	adrp	x9, 416000 <ferror@plt+0x14660>
  403468:	ldr	w0, [x9, #736]
  40346c:	cmp	w8, #0x22
  403470:	b.ne	403450 <ferror@plt+0x1ab0>  // b.any
  403474:	adrp	x1, 405000 <ferror@plt+0x3660>
  403478:	add	x1, x1, #0x1c5
  40347c:	mov	x2, x20
  403480:	mov	x3, x19
  403484:	bl	401980 <err@plt>
  403488:	stp	x29, x30, [sp, #-48]!
  40348c:	mov	x29, sp
  403490:	str	x21, [sp, #16]
  403494:	stp	x20, x19, [sp, #32]
  403498:	mov	x20, x1
  40349c:	mov	x19, x0
  4034a0:	str	xzr, [x29, #24]
  4034a4:	bl	401930 <__errno_location@plt>
  4034a8:	str	wzr, [x0]
  4034ac:	cbz	x19, 4034fc <ferror@plt+0x1b5c>
  4034b0:	ldrb	w8, [x19]
  4034b4:	cbz	w8, 4034fc <ferror@plt+0x1b5c>
  4034b8:	mov	x21, x0
  4034bc:	add	x1, x29, #0x18
  4034c0:	mov	w2, #0xa                   	// #10
  4034c4:	mov	x0, x19
  4034c8:	bl	401810 <strtol@plt>
  4034cc:	ldr	w8, [x21]
  4034d0:	cbnz	w8, 403518 <ferror@plt+0x1b78>
  4034d4:	ldr	x8, [x29, #24]
  4034d8:	cmp	x8, x19
  4034dc:	b.eq	4034fc <ferror@plt+0x1b5c>  // b.none
  4034e0:	cbz	x8, 4034ec <ferror@plt+0x1b4c>
  4034e4:	ldrb	w8, [x8]
  4034e8:	cbnz	w8, 4034fc <ferror@plt+0x1b5c>
  4034ec:	ldp	x20, x19, [sp, #32]
  4034f0:	ldr	x21, [sp, #16]
  4034f4:	ldp	x29, x30, [sp], #48
  4034f8:	ret
  4034fc:	adrp	x8, 416000 <ferror@plt+0x14660>
  403500:	ldr	w0, [x8, #736]
  403504:	adrp	x1, 405000 <ferror@plt+0x3660>
  403508:	add	x1, x1, #0x1c5
  40350c:	mov	x2, x20
  403510:	mov	x3, x19
  403514:	bl	4018f0 <errx@plt>
  403518:	adrp	x9, 416000 <ferror@plt+0x14660>
  40351c:	ldr	w0, [x9, #736]
  403520:	cmp	w8, #0x22
  403524:	b.ne	403504 <ferror@plt+0x1b64>  // b.any
  403528:	adrp	x1, 405000 <ferror@plt+0x3660>
  40352c:	add	x1, x1, #0x1c5
  403530:	mov	x2, x20
  403534:	mov	x3, x19
  403538:	bl	401980 <err@plt>
  40353c:	stp	x29, x30, [sp, #-48]!
  403540:	mov	x29, sp
  403544:	str	x21, [sp, #16]
  403548:	stp	x20, x19, [sp, #32]
  40354c:	mov	x20, x1
  403550:	mov	x19, x0
  403554:	str	xzr, [x29, #24]
  403558:	bl	401930 <__errno_location@plt>
  40355c:	str	wzr, [x0]
  403560:	cbz	x19, 4035b0 <ferror@plt+0x1c10>
  403564:	ldrb	w8, [x19]
  403568:	cbz	w8, 4035b0 <ferror@plt+0x1c10>
  40356c:	mov	x21, x0
  403570:	add	x1, x29, #0x18
  403574:	mov	w2, #0xa                   	// #10
  403578:	mov	x0, x19
  40357c:	bl	4015d0 <strtoul@plt>
  403580:	ldr	w8, [x21]
  403584:	cbnz	w8, 4035cc <ferror@plt+0x1c2c>
  403588:	ldr	x8, [x29, #24]
  40358c:	cmp	x8, x19
  403590:	b.eq	4035b0 <ferror@plt+0x1c10>  // b.none
  403594:	cbz	x8, 4035a0 <ferror@plt+0x1c00>
  403598:	ldrb	w8, [x8]
  40359c:	cbnz	w8, 4035b0 <ferror@plt+0x1c10>
  4035a0:	ldp	x20, x19, [sp, #32]
  4035a4:	ldr	x21, [sp, #16]
  4035a8:	ldp	x29, x30, [sp], #48
  4035ac:	ret
  4035b0:	adrp	x8, 416000 <ferror@plt+0x14660>
  4035b4:	ldr	w0, [x8, #736]
  4035b8:	adrp	x1, 405000 <ferror@plt+0x3660>
  4035bc:	add	x1, x1, #0x1c5
  4035c0:	mov	x2, x20
  4035c4:	mov	x3, x19
  4035c8:	bl	4018f0 <errx@plt>
  4035cc:	adrp	x9, 416000 <ferror@plt+0x14660>
  4035d0:	ldr	w0, [x9, #736]
  4035d4:	cmp	w8, #0x22
  4035d8:	b.ne	4035b8 <ferror@plt+0x1c18>  // b.any
  4035dc:	adrp	x1, 405000 <ferror@plt+0x3660>
  4035e0:	add	x1, x1, #0x1c5
  4035e4:	mov	x2, x20
  4035e8:	mov	x3, x19
  4035ec:	bl	401980 <err@plt>
  4035f0:	sub	sp, sp, #0x30
  4035f4:	stp	x20, x19, [sp, #32]
  4035f8:	mov	x20, x1
  4035fc:	add	x1, sp, #0x8
  403600:	mov	x2, xzr
  403604:	stp	x29, x30, [sp, #16]
  403608:	add	x29, sp, #0x10
  40360c:	mov	x19, x0
  403610:	bl	40296c <ferror@plt+0xfcc>
  403614:	cbnz	w0, 40362c <ferror@plt+0x1c8c>
  403618:	ldr	x0, [sp, #8]
  40361c:	ldp	x20, x19, [sp, #32]
  403620:	ldp	x29, x30, [sp, #16]
  403624:	add	sp, sp, #0x30
  403628:	ret
  40362c:	bl	401930 <__errno_location@plt>
  403630:	adrp	x9, 416000 <ferror@plt+0x14660>
  403634:	ldr	w8, [x0]
  403638:	ldr	w0, [x9, #736]
  40363c:	adrp	x1, 405000 <ferror@plt+0x3660>
  403640:	add	x1, x1, #0x1c5
  403644:	mov	x2, x20
  403648:	mov	x3, x19
  40364c:	cbnz	w8, 403654 <ferror@plt+0x1cb4>
  403650:	bl	4018f0 <errx@plt>
  403654:	bl	401980 <err@plt>
  403658:	stp	x29, x30, [sp, #-32]!
  40365c:	str	x19, [sp, #16]
  403660:	mov	x19, x1
  403664:	mov	x1, x2
  403668:	mov	x29, sp
  40366c:	bl	4033d8 <ferror@plt+0x1a38>
  403670:	fcvtzs	x8, d0
  403674:	mov	x9, #0x848000000000        	// #145685290680320
  403678:	movk	x9, #0x412e, lsl #48
  40367c:	scvtf	d1, x8
  403680:	fmov	d2, x9
  403684:	fsub	d0, d0, d1
  403688:	fmul	d0, d0, d2
  40368c:	fcvtzs	x9, d0
  403690:	stp	x8, x9, [x19]
  403694:	ldr	x19, [sp, #16]
  403698:	ldp	x29, x30, [sp], #32
  40369c:	ret
  4036a0:	and	w8, w0, #0xf000
  4036a4:	sub	w8, w8, #0x1, lsl #12
  4036a8:	lsr	w9, w8, #12
  4036ac:	cmp	w9, #0xb
  4036b0:	mov	w8, wzr
  4036b4:	b.hi	403708 <ferror@plt+0x1d68>  // b.pmore
  4036b8:	adrp	x10, 405000 <ferror@plt+0x3660>
  4036bc:	add	x10, x10, #0x1a7
  4036c0:	adr	x11, 4036d4 <ferror@plt+0x1d34>
  4036c4:	ldrb	w12, [x10, x9]
  4036c8:	add	x11, x11, x12, lsl #2
  4036cc:	mov	w9, #0x64                  	// #100
  4036d0:	br	x11
  4036d4:	mov	w9, #0x70                  	// #112
  4036d8:	b	403700 <ferror@plt+0x1d60>
  4036dc:	mov	w9, #0x63                  	// #99
  4036e0:	b	403700 <ferror@plt+0x1d60>
  4036e4:	mov	w9, #0x62                  	// #98
  4036e8:	b	403700 <ferror@plt+0x1d60>
  4036ec:	mov	w9, #0x6c                  	// #108
  4036f0:	b	403700 <ferror@plt+0x1d60>
  4036f4:	mov	w9, #0x73                  	// #115
  4036f8:	b	403700 <ferror@plt+0x1d60>
  4036fc:	mov	w9, #0x2d                  	// #45
  403700:	mov	w8, #0x1                   	// #1
  403704:	strb	w9, [x1]
  403708:	tst	w0, #0x100
  40370c:	mov	w9, #0x72                  	// #114
  403710:	mov	w10, #0x2d                  	// #45
  403714:	add	x11, x1, x8
  403718:	mov	w12, #0x77                  	// #119
  40371c:	csel	w17, w10, w9, eq  // eq = none
  403720:	tst	w0, #0x80
  403724:	mov	w14, #0x53                  	// #83
  403728:	mov	w15, #0x73                  	// #115
  40372c:	mov	w16, #0x78                  	// #120
  403730:	strb	w17, [x11]
  403734:	csel	w17, w10, w12, eq  // eq = none
  403738:	tst	w0, #0x40
  40373c:	orr	x13, x8, #0x2
  403740:	strb	w17, [x11, #1]
  403744:	csel	w11, w15, w14, ne  // ne = any
  403748:	csel	w17, w16, w10, ne  // ne = any
  40374c:	tst	w0, #0x800
  403750:	csel	w11, w17, w11, eq  // eq = none
  403754:	add	x13, x13, x1
  403758:	tst	w0, #0x20
  40375c:	strb	w11, [x13]
  403760:	csel	w11, w10, w9, eq  // eq = none
  403764:	tst	w0, #0x10
  403768:	strb	w11, [x13, #1]
  40376c:	csel	w11, w10, w12, eq  // eq = none
  403770:	tst	w0, #0x8
  403774:	csel	w14, w15, w14, ne  // ne = any
  403778:	csel	w15, w16, w10, ne  // ne = any
  40377c:	tst	w0, #0x400
  403780:	orr	x8, x8, #0x6
  403784:	csel	w14, w15, w14, eq  // eq = none
  403788:	tst	w0, #0x4
  40378c:	add	x8, x8, x1
  403790:	csel	w9, w10, w9, eq  // eq = none
  403794:	tst	w0, #0x2
  403798:	mov	w17, #0x54                  	// #84
  40379c:	strb	w11, [x13, #2]
  4037a0:	mov	w11, #0x74                  	// #116
  4037a4:	strb	w14, [x13, #3]
  4037a8:	strb	w9, [x8]
  4037ac:	csel	w9, w10, w12, eq  // eq = none
  4037b0:	tst	w0, #0x1
  4037b4:	strb	w9, [x8, #1]
  4037b8:	csel	w9, w11, w17, ne  // ne = any
  4037bc:	csel	w10, w16, w10, ne  // ne = any
  4037c0:	tst	w0, #0x200
  4037c4:	csel	w9, w10, w9, eq  // eq = none
  4037c8:	mov	x0, x1
  4037cc:	strb	w9, [x8, #2]
  4037d0:	strb	wzr, [x8, #3]
  4037d4:	ret
  4037d8:	sub	sp, sp, #0x50
  4037dc:	add	x8, sp, #0x8
  4037e0:	stp	x29, x30, [sp, #48]
  4037e4:	stp	x20, x19, [sp, #64]
  4037e8:	add	x29, sp, #0x30
  4037ec:	tbz	w0, #1, 4037fc <ferror@plt+0x1e5c>
  4037f0:	orr	x8, x8, #0x1
  4037f4:	mov	w9, #0x20                  	// #32
  4037f8:	strb	w9, [sp, #8]
  4037fc:	cmp	x1, #0x400
  403800:	b.cs	403814 <ferror@plt+0x1e74>  // b.hs, b.nlast
  403804:	mov	w9, #0x42                  	// #66
  403808:	mov	w19, w1
  40380c:	strh	w9, [x8]
  403810:	b	403974 <ferror@plt+0x1fd4>
  403814:	cmp	x1, #0x100, lsl #12
  403818:	b.cs	403824 <ferror@plt+0x1e84>  // b.hs, b.nlast
  40381c:	mov	w9, #0xa                   	// #10
  403820:	b	403868 <ferror@plt+0x1ec8>
  403824:	lsr	x9, x1, #30
  403828:	cbnz	x9, 403834 <ferror@plt+0x1e94>
  40382c:	mov	w9, #0x14                  	// #20
  403830:	b	403868 <ferror@plt+0x1ec8>
  403834:	lsr	x9, x1, #40
  403838:	cbnz	x9, 403844 <ferror@plt+0x1ea4>
  40383c:	mov	w9, #0x1e                  	// #30
  403840:	b	403868 <ferror@plt+0x1ec8>
  403844:	lsr	x9, x1, #50
  403848:	cbnz	x9, 403854 <ferror@plt+0x1eb4>
  40384c:	mov	w9, #0x28                  	// #40
  403850:	b	403868 <ferror@plt+0x1ec8>
  403854:	lsr	x9, x1, #60
  403858:	mov	w10, #0x3c                  	// #60
  40385c:	cmp	x9, #0x0
  403860:	mov	w9, #0x32                  	// #50
  403864:	csel	w9, w9, w10, eq  // eq = none
  403868:	mov	w10, #0xcccd                	// #52429
  40386c:	movk	w10, #0xcccc, lsl #16
  403870:	adrp	x11, 405000 <ferror@plt+0x3660>
  403874:	umull	x10, w9, w10
  403878:	add	x11, x11, #0x1ce
  40387c:	lsr	x10, x10, #35
  403880:	ldrb	w12, [x11, x10]
  403884:	mov	x10, #0xffffffffffffffff    	// #-1
  403888:	lsl	x10, x10, x9
  40388c:	mov	x11, x8
  403890:	lsr	x19, x1, x9
  403894:	bic	x10, x1, x10
  403898:	strb	w12, [x11], #1
  40389c:	tbz	w0, #0, 4038b4 <ferror@plt+0x1f14>
  4038a0:	cmp	w9, #0xa
  4038a4:	b.cc	4038b4 <ferror@plt+0x1f14>  // b.lo, b.ul, b.last
  4038a8:	mov	w11, #0x4269                	// #17001
  4038ac:	sturh	w11, [x8, #1]
  4038b0:	add	x11, x8, #0x3
  4038b4:	strb	wzr, [x11]
  4038b8:	cbz	x10, 403974 <ferror@plt+0x1fd4>
  4038bc:	sub	w8, w9, #0xa
  4038c0:	lsr	x8, x10, x8
  4038c4:	tbnz	w0, #2, 4038dc <ferror@plt+0x1f3c>
  4038c8:	sub	x9, x8, #0x3b6
  4038cc:	cmp	x9, #0x64
  4038d0:	b.cs	403950 <ferror@plt+0x1fb0>  // b.hs, b.nlast
  4038d4:	add	w19, w19, #0x1
  4038d8:	b	403974 <ferror@plt+0x1fd4>
  4038dc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4038e0:	add	x8, x8, #0x5
  4038e4:	movk	x9, #0xcccd
  4038e8:	umulh	x10, x8, x9
  4038ec:	lsr	x20, x10, #3
  4038f0:	mul	x9, x20, x9
  4038f4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4038f8:	ror	x9, x9, #1
  4038fc:	movk	x10, #0x1999, lsl #48
  403900:	cmp	x9, x10
  403904:	b.ls	403954 <ferror@plt+0x1fb4>  // b.plast
  403908:	cbz	x20, 403974 <ferror@plt+0x1fd4>
  40390c:	bl	4016a0 <localeconv@plt>
  403910:	cbz	x0, 403924 <ferror@plt+0x1f84>
  403914:	ldr	x4, [x0]
  403918:	cbz	x4, 403924 <ferror@plt+0x1f84>
  40391c:	ldrb	w8, [x4]
  403920:	cbnz	w8, 40392c <ferror@plt+0x1f8c>
  403924:	adrp	x4, 404000 <ferror@plt+0x2660>
  403928:	add	x4, x4, #0xbd6
  40392c:	adrp	x2, 405000 <ferror@plt+0x3660>
  403930:	add	x2, x2, #0x1d6
  403934:	add	x0, sp, #0x10
  403938:	add	x6, sp, #0x8
  40393c:	mov	w1, #0x20                  	// #32
  403940:	mov	w3, w19
  403944:	mov	x5, x20
  403948:	bl	401690 <snprintf@plt>
  40394c:	b	403990 <ferror@plt+0x1ff0>
  403950:	add	x8, x8, #0x32
  403954:	mov	x9, #0xf5c3                	// #62915
  403958:	movk	x9, #0x5c28, lsl #16
  40395c:	movk	x9, #0xc28f, lsl #32
  403960:	lsr	x8, x8, #2
  403964:	movk	x9, #0x28f5, lsl #48
  403968:	umulh	x8, x8, x9
  40396c:	lsr	x20, x8, #2
  403970:	cbnz	x20, 40390c <ferror@plt+0x1f6c>
  403974:	adrp	x2, 405000 <ferror@plt+0x3660>
  403978:	add	x2, x2, #0x1e0
  40397c:	add	x0, sp, #0x10
  403980:	add	x4, sp, #0x8
  403984:	mov	w1, #0x20                  	// #32
  403988:	mov	w3, w19
  40398c:	bl	401690 <snprintf@plt>
  403990:	add	x0, sp, #0x10
  403994:	bl	401760 <strdup@plt>
  403998:	ldp	x20, x19, [sp, #64]
  40399c:	ldp	x29, x30, [sp, #48]
  4039a0:	add	sp, sp, #0x50
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-64]!
  4039ac:	stp	x24, x23, [sp, #16]
  4039b0:	stp	x22, x21, [sp, #32]
  4039b4:	stp	x20, x19, [sp, #48]
  4039b8:	mov	x29, sp
  4039bc:	cbz	x0, 403a78 <ferror@plt+0x20d8>
  4039c0:	mov	x19, x3
  4039c4:	mov	x9, x0
  4039c8:	mov	w0, #0xffffffff            	// #-1
  4039cc:	cbz	x3, 403a7c <ferror@plt+0x20dc>
  4039d0:	mov	x20, x2
  4039d4:	cbz	x2, 403a7c <ferror@plt+0x20dc>
  4039d8:	mov	x21, x1
  4039dc:	cbz	x1, 403a7c <ferror@plt+0x20dc>
  4039e0:	ldrb	w10, [x9]
  4039e4:	cbz	w10, 403a7c <ferror@plt+0x20dc>
  4039e8:	mov	x23, xzr
  4039ec:	mov	x8, xzr
  4039f0:	add	x22, x9, #0x1
  4039f4:	b	403a08 <ferror@plt+0x2068>
  4039f8:	mov	x0, x23
  4039fc:	add	x22, x22, #0x1
  403a00:	mov	x23, x0
  403a04:	cbz	w10, 403a7c <ferror@plt+0x20dc>
  403a08:	cmp	x23, x20
  403a0c:	b.cs	403a90 <ferror@plt+0x20f0>  // b.hs, b.nlast
  403a10:	and	w11, w10, #0xff
  403a14:	ldrb	w10, [x22]
  403a18:	sub	x9, x22, #0x1
  403a1c:	cmp	x8, #0x0
  403a20:	csel	x8, x9, x8, eq  // eq = none
  403a24:	cmp	w11, #0x2c
  403a28:	csel	x9, x9, xzr, eq  // eq = none
  403a2c:	cmp	w10, #0x0
  403a30:	csel	x24, x22, x9, eq  // eq = none
  403a34:	cbz	x8, 4039f8 <ferror@plt+0x2058>
  403a38:	cbz	x24, 4039f8 <ferror@plt+0x2058>
  403a3c:	subs	x1, x24, x8
  403a40:	b.ls	403a78 <ferror@plt+0x20d8>  // b.plast
  403a44:	mov	x0, x8
  403a48:	blr	x19
  403a4c:	cmn	w0, #0x1
  403a50:	b.eq	403a78 <ferror@plt+0x20d8>  // b.none
  403a54:	str	w0, [x21, x23, lsl #2]
  403a58:	ldrb	w8, [x24]
  403a5c:	add	x0, x23, #0x1
  403a60:	cbz	w8, 403a7c <ferror@plt+0x20dc>
  403a64:	ldrb	w10, [x22], #1
  403a68:	mov	x8, xzr
  403a6c:	mov	x23, x0
  403a70:	cbnz	w10, 403a08 <ferror@plt+0x2068>
  403a74:	b	403a7c <ferror@plt+0x20dc>
  403a78:	mov	w0, #0xffffffff            	// #-1
  403a7c:	ldp	x20, x19, [sp, #48]
  403a80:	ldp	x22, x21, [sp, #32]
  403a84:	ldp	x24, x23, [sp, #16]
  403a88:	ldp	x29, x30, [sp], #64
  403a8c:	ret
  403a90:	mov	w0, #0xfffffffe            	// #-2
  403a94:	b	403a7c <ferror@plt+0x20dc>
  403a98:	stp	x29, x30, [sp, #-80]!
  403a9c:	str	x25, [sp, #16]
  403aa0:	stp	x24, x23, [sp, #32]
  403aa4:	stp	x22, x21, [sp, #48]
  403aa8:	stp	x20, x19, [sp, #64]
  403aac:	mov	x29, sp
  403ab0:	cbz	x0, 403ad8 <ferror@plt+0x2138>
  403ab4:	mov	x19, x3
  403ab8:	mov	x9, x0
  403abc:	mov	w0, #0xffffffff            	// #-1
  403ac0:	cbz	x3, 403adc <ferror@plt+0x213c>
  403ac4:	ldrb	w8, [x9]
  403ac8:	cbz	w8, 403adc <ferror@plt+0x213c>
  403acc:	ldr	x11, [x19]
  403ad0:	cmp	x11, x2
  403ad4:	b.ls	403af4 <ferror@plt+0x2154>  // b.plast
  403ad8:	mov	w0, #0xffffffff            	// #-1
  403adc:	ldp	x20, x19, [sp, #64]
  403ae0:	ldp	x22, x21, [sp, #48]
  403ae4:	ldp	x24, x23, [sp, #32]
  403ae8:	ldr	x25, [sp, #16]
  403aec:	ldp	x29, x30, [sp], #80
  403af0:	ret
  403af4:	mov	x20, x4
  403af8:	cmp	w8, #0x2b
  403afc:	b.ne	403b08 <ferror@plt+0x2168>  // b.any
  403b00:	add	x9, x9, #0x1
  403b04:	b	403b10 <ferror@plt+0x2170>
  403b08:	mov	x11, xzr
  403b0c:	str	xzr, [x19]
  403b10:	mov	w0, #0xffffffff            	// #-1
  403b14:	cbz	x20, 403adc <ferror@plt+0x213c>
  403b18:	sub	x21, x2, x11
  403b1c:	cbz	x21, 403adc <ferror@plt+0x213c>
  403b20:	cbz	x1, 403adc <ferror@plt+0x213c>
  403b24:	ldrb	w10, [x9]
  403b28:	cbz	w10, 403adc <ferror@plt+0x213c>
  403b2c:	mov	x24, xzr
  403b30:	mov	x8, xzr
  403b34:	add	x22, x1, x11, lsl #2
  403b38:	add	x23, x9, #0x1
  403b3c:	b	403b50 <ferror@plt+0x21b0>
  403b40:	mov	x0, x24
  403b44:	add	x23, x23, #0x1
  403b48:	mov	x24, x0
  403b4c:	cbz	w10, 403bbc <ferror@plt+0x221c>
  403b50:	cmp	x24, x21
  403b54:	b.cs	403bd4 <ferror@plt+0x2234>  // b.hs, b.nlast
  403b58:	and	w11, w10, #0xff
  403b5c:	ldrb	w10, [x23]
  403b60:	sub	x9, x23, #0x1
  403b64:	cmp	x8, #0x0
  403b68:	csel	x8, x9, x8, eq  // eq = none
  403b6c:	cmp	w11, #0x2c
  403b70:	csel	x9, x9, xzr, eq  // eq = none
  403b74:	cmp	w10, #0x0
  403b78:	csel	x25, x23, x9, eq  // eq = none
  403b7c:	cbz	x8, 403b40 <ferror@plt+0x21a0>
  403b80:	cbz	x25, 403b40 <ferror@plt+0x21a0>
  403b84:	subs	x1, x25, x8
  403b88:	b.ls	403ad8 <ferror@plt+0x2138>  // b.plast
  403b8c:	mov	x0, x8
  403b90:	blr	x20
  403b94:	cmn	w0, #0x1
  403b98:	b.eq	403ad8 <ferror@plt+0x2138>  // b.none
  403b9c:	str	w0, [x22, x24, lsl #2]
  403ba0:	ldrb	w8, [x25]
  403ba4:	add	x0, x24, #0x1
  403ba8:	cbz	w8, 403bbc <ferror@plt+0x221c>
  403bac:	ldrb	w10, [x23], #1
  403bb0:	mov	x8, xzr
  403bb4:	mov	x24, x0
  403bb8:	cbnz	w10, 403b50 <ferror@plt+0x21b0>
  403bbc:	cmp	w0, #0x1
  403bc0:	b.lt	403adc <ferror@plt+0x213c>  // b.tstop
  403bc4:	ldr	x8, [x19]
  403bc8:	add	x8, x8, w0, uxtw
  403bcc:	str	x8, [x19]
  403bd0:	b	403adc <ferror@plt+0x213c>
  403bd4:	mov	w0, #0xfffffffe            	// #-2
  403bd8:	b	403adc <ferror@plt+0x213c>
  403bdc:	stp	x29, x30, [sp, #-64]!
  403be0:	mov	x8, x0
  403be4:	mov	w0, #0xffffffea            	// #-22
  403be8:	str	x23, [sp, #16]
  403bec:	stp	x22, x21, [sp, #32]
  403bf0:	stp	x20, x19, [sp, #48]
  403bf4:	mov	x29, sp
  403bf8:	cbz	x1, 403ca0 <ferror@plt+0x2300>
  403bfc:	cbz	x8, 403ca0 <ferror@plt+0x2300>
  403c00:	mov	x19, x2
  403c04:	cbz	x2, 403ca0 <ferror@plt+0x2300>
  403c08:	ldrb	w9, [x8]
  403c0c:	cbz	w9, 403c9c <ferror@plt+0x22fc>
  403c10:	mov	x20, x1
  403c14:	mov	x0, xzr
  403c18:	add	x21, x8, #0x1
  403c1c:	mov	w22, #0x1                   	// #1
  403c20:	b	403c2c <ferror@plt+0x228c>
  403c24:	add	x21, x21, #0x1
  403c28:	cbz	w9, 403c9c <ferror@plt+0x22fc>
  403c2c:	mov	x8, x21
  403c30:	ldrb	w10, [x8], #-1
  403c34:	and	w9, w9, #0xff
  403c38:	cmp	x0, #0x0
  403c3c:	csel	x0, x8, x0, eq  // eq = none
  403c40:	cmp	w9, #0x2c
  403c44:	csel	x8, x8, xzr, eq  // eq = none
  403c48:	cmp	w10, #0x0
  403c4c:	mov	w9, w10
  403c50:	csel	x23, x21, x8, eq  // eq = none
  403c54:	cbz	x0, 403c24 <ferror@plt+0x2284>
  403c58:	cbz	x23, 403c24 <ferror@plt+0x2284>
  403c5c:	subs	x1, x23, x0
  403c60:	b.ls	403cb4 <ferror@plt+0x2314>  // b.plast
  403c64:	blr	x19
  403c68:	tbnz	w0, #31, 403ca0 <ferror@plt+0x2300>
  403c6c:	mov	w8, w0
  403c70:	lsr	x8, x8, #3
  403c74:	ldrb	w9, [x20, x8]
  403c78:	and	w10, w0, #0x7
  403c7c:	lsl	w10, w22, w10
  403c80:	orr	w9, w9, w10
  403c84:	strb	w9, [x20, x8]
  403c88:	ldrb	w8, [x23]
  403c8c:	cbz	w8, 403c9c <ferror@plt+0x22fc>
  403c90:	ldrb	w9, [x21]
  403c94:	mov	x0, xzr
  403c98:	b	403c24 <ferror@plt+0x2284>
  403c9c:	mov	w0, wzr
  403ca0:	ldp	x20, x19, [sp, #48]
  403ca4:	ldp	x22, x21, [sp, #32]
  403ca8:	ldr	x23, [sp, #16]
  403cac:	ldp	x29, x30, [sp], #64
  403cb0:	ret
  403cb4:	mov	w0, #0xffffffff            	// #-1
  403cb8:	b	403ca0 <ferror@plt+0x2300>
  403cbc:	stp	x29, x30, [sp, #-48]!
  403cc0:	mov	x8, x0
  403cc4:	mov	w0, #0xffffffea            	// #-22
  403cc8:	stp	x22, x21, [sp, #16]
  403ccc:	stp	x20, x19, [sp, #32]
  403cd0:	mov	x29, sp
  403cd4:	cbz	x1, 403d68 <ferror@plt+0x23c8>
  403cd8:	cbz	x8, 403d68 <ferror@plt+0x23c8>
  403cdc:	mov	x19, x2
  403ce0:	cbz	x2, 403d68 <ferror@plt+0x23c8>
  403ce4:	ldrb	w9, [x8]
  403ce8:	cbz	w9, 403d64 <ferror@plt+0x23c4>
  403cec:	mov	x20, x1
  403cf0:	mov	x0, xzr
  403cf4:	add	x21, x8, #0x1
  403cf8:	b	403d04 <ferror@plt+0x2364>
  403cfc:	add	x21, x21, #0x1
  403d00:	cbz	w9, 403d64 <ferror@plt+0x23c4>
  403d04:	mov	x8, x21
  403d08:	ldrb	w10, [x8], #-1
  403d0c:	and	w9, w9, #0xff
  403d10:	cmp	x0, #0x0
  403d14:	csel	x0, x8, x0, eq  // eq = none
  403d18:	cmp	w9, #0x2c
  403d1c:	csel	x8, x8, xzr, eq  // eq = none
  403d20:	cmp	w10, #0x0
  403d24:	mov	w9, w10
  403d28:	csel	x22, x21, x8, eq  // eq = none
  403d2c:	cbz	x0, 403cfc <ferror@plt+0x235c>
  403d30:	cbz	x22, 403cfc <ferror@plt+0x235c>
  403d34:	subs	x1, x22, x0
  403d38:	b.ls	403d78 <ferror@plt+0x23d8>  // b.plast
  403d3c:	blr	x19
  403d40:	tbnz	x0, #63, 403d68 <ferror@plt+0x23c8>
  403d44:	ldr	x8, [x20]
  403d48:	orr	x8, x8, x0
  403d4c:	str	x8, [x20]
  403d50:	ldrb	w8, [x22]
  403d54:	cbz	w8, 403d64 <ferror@plt+0x23c4>
  403d58:	ldrb	w9, [x21]
  403d5c:	mov	x0, xzr
  403d60:	b	403cfc <ferror@plt+0x235c>
  403d64:	mov	w0, wzr
  403d68:	ldp	x20, x19, [sp, #32]
  403d6c:	ldp	x22, x21, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #48
  403d74:	ret
  403d78:	mov	w0, #0xffffffff            	// #-1
  403d7c:	ldp	x20, x19, [sp, #32]
  403d80:	ldp	x22, x21, [sp, #16]
  403d84:	ldp	x29, x30, [sp], #48
  403d88:	ret
  403d8c:	stp	x29, x30, [sp, #-64]!
  403d90:	mov	x29, sp
  403d94:	str	x23, [sp, #16]
  403d98:	stp	x22, x21, [sp, #32]
  403d9c:	stp	x20, x19, [sp, #48]
  403da0:	str	xzr, [x29, #24]
  403da4:	cbz	x0, 403e7c <ferror@plt+0x24dc>
  403da8:	mov	w21, w3
  403dac:	mov	x19, x2
  403db0:	mov	x23, x1
  403db4:	mov	x22, x0
  403db8:	str	w3, [x1]
  403dbc:	str	w3, [x2]
  403dc0:	bl	401930 <__errno_location@plt>
  403dc4:	str	wzr, [x0]
  403dc8:	ldrb	w8, [x22]
  403dcc:	mov	x20, x0
  403dd0:	cmp	w8, #0x3a
  403dd4:	b.ne	403de0 <ferror@plt+0x2440>  // b.any
  403dd8:	add	x21, x22, #0x1
  403ddc:	b	403e3c <ferror@plt+0x249c>
  403de0:	add	x1, x29, #0x18
  403de4:	mov	w2, #0xa                   	// #10
  403de8:	mov	x0, x22
  403dec:	bl	401810 <strtol@plt>
  403df0:	str	w0, [x23]
  403df4:	str	w0, [x19]
  403df8:	ldr	x8, [x29, #24]
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	cmp	x8, x22
  403e04:	b.eq	403e7c <ferror@plt+0x24dc>  // b.none
  403e08:	ldr	w9, [x20]
  403e0c:	cbnz	w9, 403e7c <ferror@plt+0x24dc>
  403e10:	cbz	x8, 403e7c <ferror@plt+0x24dc>
  403e14:	ldrb	w9, [x8]
  403e18:	cmp	w9, #0x2d
  403e1c:	b.eq	403e30 <ferror@plt+0x2490>  // b.none
  403e20:	cmp	w9, #0x3a
  403e24:	b.ne	403e78 <ferror@plt+0x24d8>  // b.any
  403e28:	ldrb	w9, [x8, #1]
  403e2c:	cbz	w9, 403e90 <ferror@plt+0x24f0>
  403e30:	add	x21, x8, #0x1
  403e34:	str	xzr, [x29, #24]
  403e38:	str	wzr, [x20]
  403e3c:	add	x1, x29, #0x18
  403e40:	mov	w2, #0xa                   	// #10
  403e44:	mov	x0, x21
  403e48:	bl	401810 <strtol@plt>
  403e4c:	str	w0, [x19]
  403e50:	ldr	w8, [x20]
  403e54:	mov	w0, #0xffffffff            	// #-1
  403e58:	cbnz	w8, 403e7c <ferror@plt+0x24dc>
  403e5c:	ldr	x8, [x29, #24]
  403e60:	cbz	x8, 403e7c <ferror@plt+0x24dc>
  403e64:	cmp	x8, x21
  403e68:	mov	w0, #0xffffffff            	// #-1
  403e6c:	b.eq	403e7c <ferror@plt+0x24dc>  // b.none
  403e70:	ldrb	w8, [x8]
  403e74:	cbnz	w8, 403e7c <ferror@plt+0x24dc>
  403e78:	mov	w0, wzr
  403e7c:	ldp	x20, x19, [sp, #48]
  403e80:	ldp	x22, x21, [sp, #32]
  403e84:	ldr	x23, [sp, #16]
  403e88:	ldp	x29, x30, [sp], #64
  403e8c:	ret
  403e90:	str	w21, [x19]
  403e94:	b	403e78 <ferror@plt+0x24d8>
  403e98:	stp	x29, x30, [sp, #-48]!
  403e9c:	mov	w8, wzr
  403ea0:	str	x21, [sp, #16]
  403ea4:	stp	x20, x19, [sp, #32]
  403ea8:	mov	x29, sp
  403eac:	cbz	x1, 403fe0 <ferror@plt+0x2640>
  403eb0:	cbz	x0, 403fe0 <ferror@plt+0x2640>
  403eb4:	ldrb	w8, [x0]
  403eb8:	and	w8, w8, #0xff
  403ebc:	cmp	w8, #0x2f
  403ec0:	mov	x19, x0
  403ec4:	b.ne	403ee0 <ferror@plt+0x2540>  // b.any
  403ec8:	mov	x0, x19
  403ecc:	ldrb	w8, [x0, #1]!
  403ed0:	cmp	w8, #0x2f
  403ed4:	mov	w8, #0x2f                  	// #47
  403ed8:	b.eq	403eb8 <ferror@plt+0x2518>  // b.none
  403edc:	b	403ef0 <ferror@plt+0x2550>
  403ee0:	cbnz	w8, 403ef0 <ferror@plt+0x2550>
  403ee4:	mov	x20, xzr
  403ee8:	mov	x19, xzr
  403eec:	b	403f10 <ferror@plt+0x2570>
  403ef0:	mov	w20, #0x1                   	// #1
  403ef4:	ldrb	w8, [x19, x20]
  403ef8:	cbz	w8, 403f10 <ferror@plt+0x2570>
  403efc:	cmp	w8, #0x2f
  403f00:	b.eq	403f10 <ferror@plt+0x2570>  // b.none
  403f04:	add	x20, x20, #0x1
  403f08:	ldrb	w8, [x19, x20]
  403f0c:	cbnz	w8, 403efc <ferror@plt+0x255c>
  403f10:	ldrb	w8, [x1]
  403f14:	and	w8, w8, #0xff
  403f18:	cmp	w8, #0x2f
  403f1c:	mov	x21, x1
  403f20:	b.ne	403f3c <ferror@plt+0x259c>  // b.any
  403f24:	mov	x1, x21
  403f28:	ldrb	w8, [x1, #1]!
  403f2c:	cmp	w8, #0x2f
  403f30:	mov	w8, #0x2f                  	// #47
  403f34:	b.eq	403f14 <ferror@plt+0x2574>  // b.none
  403f38:	b	403f4c <ferror@plt+0x25ac>
  403f3c:	cbnz	w8, 403f4c <ferror@plt+0x25ac>
  403f40:	mov	x8, xzr
  403f44:	mov	x21, xzr
  403f48:	b	403f6c <ferror@plt+0x25cc>
  403f4c:	mov	w8, #0x1                   	// #1
  403f50:	ldrb	w9, [x21, x8]
  403f54:	cbz	w9, 403f6c <ferror@plt+0x25cc>
  403f58:	cmp	w9, #0x2f
  403f5c:	b.eq	403f6c <ferror@plt+0x25cc>  // b.none
  403f60:	add	x8, x8, #0x1
  403f64:	ldrb	w9, [x21, x8]
  403f68:	cbnz	w9, 403f58 <ferror@plt+0x25b8>
  403f6c:	add	x9, x8, x20
  403f70:	cmp	x9, #0x1
  403f74:	b.eq	403f80 <ferror@plt+0x25e0>  // b.none
  403f78:	cbnz	x9, 403fa0 <ferror@plt+0x2600>
  403f7c:	b	403fd4 <ferror@plt+0x2634>
  403f80:	cbz	x19, 403f90 <ferror@plt+0x25f0>
  403f84:	ldrb	w9, [x19]
  403f88:	cmp	w9, #0x2f
  403f8c:	b.eq	403fd4 <ferror@plt+0x2634>  // b.none
  403f90:	cbz	x21, 403fdc <ferror@plt+0x263c>
  403f94:	ldrb	w9, [x21]
  403f98:	cmp	w9, #0x2f
  403f9c:	b.eq	403fd4 <ferror@plt+0x2634>  // b.none
  403fa0:	cmp	x20, x8
  403fa4:	mov	w8, wzr
  403fa8:	b.ne	403fe0 <ferror@plt+0x2640>  // b.any
  403fac:	cbz	x19, 403fe0 <ferror@plt+0x2640>
  403fb0:	cbz	x21, 403fe0 <ferror@plt+0x2640>
  403fb4:	mov	x0, x19
  403fb8:	mov	x1, x21
  403fbc:	mov	x2, x20
  403fc0:	bl	401700 <strncmp@plt>
  403fc4:	cbnz	w0, 403fdc <ferror@plt+0x263c>
  403fc8:	add	x0, x19, x20
  403fcc:	add	x1, x21, x20
  403fd0:	b	403eb4 <ferror@plt+0x2514>
  403fd4:	mov	w8, #0x1                   	// #1
  403fd8:	b	403fe0 <ferror@plt+0x2640>
  403fdc:	mov	w8, wzr
  403fe0:	ldp	x20, x19, [sp, #32]
  403fe4:	ldr	x21, [sp, #16]
  403fe8:	mov	w0, w8
  403fec:	ldp	x29, x30, [sp], #48
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-64]!
  403ff8:	orr	x8, x0, x1
  403ffc:	stp	x24, x23, [sp, #16]
  404000:	stp	x22, x21, [sp, #32]
  404004:	stp	x20, x19, [sp, #48]
  404008:	mov	x29, sp
  40400c:	cbz	x8, 404040 <ferror@plt+0x26a0>
  404010:	mov	x19, x1
  404014:	mov	x21, x0
  404018:	mov	x20, x2
  40401c:	cbz	x0, 40405c <ferror@plt+0x26bc>
  404020:	cbz	x19, 404078 <ferror@plt+0x26d8>
  404024:	mov	x0, x21
  404028:	bl	4015e0 <strlen@plt>
  40402c:	mvn	x8, x0
  404030:	cmp	x8, x20
  404034:	b.cs	404080 <ferror@plt+0x26e0>  // b.hs, b.nlast
  404038:	mov	x22, xzr
  40403c:	b	4040bc <ferror@plt+0x271c>
  404040:	adrp	x0, 404000 <ferror@plt+0x2660>
  404044:	add	x0, x0, #0xea8
  404048:	ldp	x20, x19, [sp, #48]
  40404c:	ldp	x22, x21, [sp, #32]
  404050:	ldp	x24, x23, [sp, #16]
  404054:	ldp	x29, x30, [sp], #64
  404058:	b	401760 <strdup@plt>
  40405c:	mov	x0, x19
  404060:	mov	x1, x20
  404064:	ldp	x20, x19, [sp, #48]
  404068:	ldp	x22, x21, [sp, #32]
  40406c:	ldp	x24, x23, [sp, #16]
  404070:	ldp	x29, x30, [sp], #64
  404074:	b	401840 <strndup@plt>
  404078:	mov	x0, x21
  40407c:	b	404048 <ferror@plt+0x26a8>
  404080:	add	x24, x0, x20
  404084:	mov	x23, x0
  404088:	add	x0, x24, #0x1
  40408c:	bl	4016d0 <malloc@plt>
  404090:	mov	x22, x0
  404094:	cbz	x0, 4040bc <ferror@plt+0x271c>
  404098:	mov	x0, x22
  40409c:	mov	x1, x21
  4040a0:	mov	x2, x23
  4040a4:	bl	4015a0 <memcpy@plt>
  4040a8:	add	x0, x22, x23
  4040ac:	mov	x1, x19
  4040b0:	mov	x2, x20
  4040b4:	bl	4015a0 <memcpy@plt>
  4040b8:	strb	wzr, [x22, x24]
  4040bc:	mov	x0, x22
  4040c0:	ldp	x20, x19, [sp, #48]
  4040c4:	ldp	x22, x21, [sp, #32]
  4040c8:	ldp	x24, x23, [sp, #16]
  4040cc:	ldp	x29, x30, [sp], #64
  4040d0:	ret
  4040d4:	stp	x29, x30, [sp, #-64]!
  4040d8:	stp	x20, x19, [sp, #48]
  4040dc:	mov	x20, x0
  4040e0:	stp	x24, x23, [sp, #16]
  4040e4:	stp	x22, x21, [sp, #32]
  4040e8:	mov	x29, sp
  4040ec:	cbz	x1, 404120 <ferror@plt+0x2780>
  4040f0:	mov	x0, x1
  4040f4:	mov	x19, x1
  4040f8:	bl	4015e0 <strlen@plt>
  4040fc:	mov	x21, x0
  404100:	cbz	x20, 40412c <ferror@plt+0x278c>
  404104:	mov	x0, x20
  404108:	bl	4015e0 <strlen@plt>
  40410c:	mvn	x8, x0
  404110:	cmp	x21, x8
  404114:	b.ls	404148 <ferror@plt+0x27a8>  // b.plast
  404118:	mov	x22, xzr
  40411c:	b	404184 <ferror@plt+0x27e4>
  404120:	cbz	x20, 40419c <ferror@plt+0x27fc>
  404124:	mov	x0, x20
  404128:	b	4041a4 <ferror@plt+0x2804>
  40412c:	mov	x0, x19
  404130:	mov	x1, x21
  404134:	ldp	x20, x19, [sp, #48]
  404138:	ldp	x22, x21, [sp, #32]
  40413c:	ldp	x24, x23, [sp, #16]
  404140:	ldp	x29, x30, [sp], #64
  404144:	b	401840 <strndup@plt>
  404148:	add	x24, x0, x21
  40414c:	mov	x23, x0
  404150:	add	x0, x24, #0x1
  404154:	bl	4016d0 <malloc@plt>
  404158:	mov	x22, x0
  40415c:	cbz	x0, 404184 <ferror@plt+0x27e4>
  404160:	mov	x0, x22
  404164:	mov	x1, x20
  404168:	mov	x2, x23
  40416c:	bl	4015a0 <memcpy@plt>
  404170:	add	x0, x22, x23
  404174:	mov	x1, x19
  404178:	mov	x2, x21
  40417c:	bl	4015a0 <memcpy@plt>
  404180:	strb	wzr, [x22, x24]
  404184:	mov	x0, x22
  404188:	ldp	x20, x19, [sp, #48]
  40418c:	ldp	x22, x21, [sp, #32]
  404190:	ldp	x24, x23, [sp, #16]
  404194:	ldp	x29, x30, [sp], #64
  404198:	ret
  40419c:	adrp	x0, 404000 <ferror@plt+0x2660>
  4041a0:	add	x0, x0, #0xea8
  4041a4:	ldp	x20, x19, [sp, #48]
  4041a8:	ldp	x22, x21, [sp, #32]
  4041ac:	ldp	x24, x23, [sp, #16]
  4041b0:	ldp	x29, x30, [sp], #64
  4041b4:	b	401760 <strdup@plt>
  4041b8:	sub	sp, sp, #0x140
  4041bc:	stp	x29, x30, [sp, #240]
  4041c0:	add	x29, sp, #0xf0
  4041c4:	sub	x9, x29, #0x70
  4041c8:	mov	x10, sp
  4041cc:	mov	x11, #0xffffffffffffffd0    	// #-48
  4041d0:	add	x8, x29, #0x50
  4041d4:	movk	x11, #0xff80, lsl #32
  4041d8:	add	x9, x9, #0x30
  4041dc:	add	x10, x10, #0x80
  4041e0:	stp	x8, x9, [x29, #-32]
  4041e4:	stp	x10, x11, [x29, #-16]
  4041e8:	stp	x2, x3, [x29, #-112]
  4041ec:	stp	x4, x5, [x29, #-96]
  4041f0:	stp	x6, x7, [x29, #-80]
  4041f4:	stp	q1, q2, [sp, #16]
  4041f8:	str	q0, [sp]
  4041fc:	ldp	q0, q1, [x29, #-32]
  404200:	stp	x20, x19, [sp, #304]
  404204:	mov	x19, x0
  404208:	add	x0, x29, #0x18
  40420c:	sub	x2, x29, #0x40
  404210:	str	x28, [sp, #256]
  404214:	stp	x24, x23, [sp, #272]
  404218:	stp	x22, x21, [sp, #288]
  40421c:	stp	q3, q4, [sp, #48]
  404220:	stp	q5, q6, [sp, #80]
  404224:	str	q7, [sp, #112]
  404228:	stp	q0, q1, [x29, #-64]
  40422c:	bl	401830 <vasprintf@plt>
  404230:	tbnz	w0, #31, 404268 <ferror@plt+0x28c8>
  404234:	ldr	x21, [x29, #24]
  404238:	orr	x8, x19, x21
  40423c:	cbz	x8, 404270 <ferror@plt+0x28d0>
  404240:	mov	w22, w0
  404244:	cbz	x19, 404284 <ferror@plt+0x28e4>
  404248:	cbz	x21, 404298 <ferror@plt+0x28f8>
  40424c:	mov	x0, x19
  404250:	bl	4015e0 <strlen@plt>
  404254:	mvn	x8, x0
  404258:	cmp	x8, x22
  40425c:	b.cs	4042a0 <ferror@plt+0x2900>  // b.hs, b.nlast
  404260:	mov	x20, xzr
  404264:	b	4042dc <ferror@plt+0x293c>
  404268:	mov	x20, xzr
  40426c:	b	4042e4 <ferror@plt+0x2944>
  404270:	adrp	x0, 404000 <ferror@plt+0x2660>
  404274:	add	x0, x0, #0xea8
  404278:	bl	401760 <strdup@plt>
  40427c:	mov	x20, x0
  404280:	b	4042dc <ferror@plt+0x293c>
  404284:	mov	x0, x21
  404288:	mov	x1, x22
  40428c:	bl	401840 <strndup@plt>
  404290:	mov	x20, x0
  404294:	b	4042dc <ferror@plt+0x293c>
  404298:	mov	x0, x19
  40429c:	b	404278 <ferror@plt+0x28d8>
  4042a0:	add	x24, x0, x22
  4042a4:	mov	x23, x0
  4042a8:	add	x0, x24, #0x1
  4042ac:	bl	4016d0 <malloc@plt>
  4042b0:	mov	x20, x0
  4042b4:	cbz	x0, 4042dc <ferror@plt+0x293c>
  4042b8:	mov	x0, x20
  4042bc:	mov	x1, x19
  4042c0:	mov	x2, x23
  4042c4:	bl	4015a0 <memcpy@plt>
  4042c8:	add	x0, x20, x23
  4042cc:	mov	x1, x21
  4042d0:	mov	x2, x22
  4042d4:	bl	4015a0 <memcpy@plt>
  4042d8:	strb	wzr, [x20, x24]
  4042dc:	ldr	x0, [x29, #24]
  4042e0:	bl	401820 <free@plt>
  4042e4:	mov	x0, x20
  4042e8:	ldp	x20, x19, [sp, #304]
  4042ec:	ldp	x22, x21, [sp, #288]
  4042f0:	ldp	x24, x23, [sp, #272]
  4042f4:	ldr	x28, [sp, #256]
  4042f8:	ldp	x29, x30, [sp, #240]
  4042fc:	add	sp, sp, #0x140
  404300:	ret
  404304:	sub	sp, sp, #0x60
  404308:	stp	x29, x30, [sp, #16]
  40430c:	stp	x26, x25, [sp, #32]
  404310:	stp	x24, x23, [sp, #48]
  404314:	stp	x22, x21, [sp, #64]
  404318:	stp	x20, x19, [sp, #80]
  40431c:	ldr	x23, [x0]
  404320:	add	x29, sp, #0x10
  404324:	ldrb	w8, [x23]
  404328:	cbz	w8, 4044e8 <ferror@plt+0x2b48>
  40432c:	mov	x20, x0
  404330:	mov	x22, x1
  404334:	mov	x0, x23
  404338:	mov	x1, x2
  40433c:	mov	w24, w3
  404340:	mov	x21, x2
  404344:	bl	401850 <strspn@plt>
  404348:	add	x19, x23, x0
  40434c:	ldrb	w25, [x19]
  404350:	cbz	x25, 4044e4 <ferror@plt+0x2b44>
  404354:	cbz	w24, 4043e4 <ferror@plt+0x2a44>
  404358:	cmp	w25, #0x3f
  40435c:	b.hi	404400 <ferror@plt+0x2a60>  // b.pmore
  404360:	mov	w8, #0x1                   	// #1
  404364:	mov	x9, #0x1                   	// #1
  404368:	lsl	x8, x8, x25
  40436c:	movk	x9, #0x84, lsl #32
  404370:	and	x8, x8, x9
  404374:	cbz	x8, 404400 <ferror@plt+0x2a60>
  404378:	sturb	w25, [x29, #-4]
  40437c:	sturb	wzr, [x29, #-3]
  404380:	mov	x24, x19
  404384:	ldrb	w9, [x24, #1]!
  404388:	cbz	w9, 404480 <ferror@plt+0x2ae0>
  40438c:	add	x10, x0, x23
  404390:	mov	x26, xzr
  404394:	mov	w8, wzr
  404398:	add	x23, x10, #0x2
  40439c:	b	4043c0 <ferror@plt+0x2a20>
  4043a0:	sxtb	w1, w9
  4043a4:	sub	x0, x29, #0x4
  4043a8:	bl	401860 <strchr@plt>
  4043ac:	cbnz	x0, 404494 <ferror@plt+0x2af4>
  4043b0:	mov	w8, wzr
  4043b4:	ldrb	w9, [x23, x26]
  4043b8:	add	x26, x26, #0x1
  4043bc:	cbz	w9, 4043e0 <ferror@plt+0x2a40>
  4043c0:	cbnz	w8, 4043b0 <ferror@plt+0x2a10>
  4043c4:	and	w8, w9, #0xff
  4043c8:	cmp	w8, #0x5c
  4043cc:	b.ne	4043a0 <ferror@plt+0x2a00>  // b.any
  4043d0:	mov	w8, #0x1                   	// #1
  4043d4:	ldrb	w9, [x23, x26]
  4043d8:	add	x26, x26, #0x1
  4043dc:	cbnz	w9, 4043c0 <ferror@plt+0x2a20>
  4043e0:	b	404498 <ferror@plt+0x2af8>
  4043e4:	mov	x0, x19
  4043e8:	mov	x1, x21
  4043ec:	bl	401900 <strcspn@plt>
  4043f0:	add	x8, x19, x0
  4043f4:	str	x0, [x22]
  4043f8:	str	x8, [x20]
  4043fc:	b	4044ec <ferror@plt+0x2b4c>
  404400:	add	x9, x0, x23
  404404:	mov	x24, xzr
  404408:	mov	w8, wzr
  40440c:	add	x23, x9, #0x1
  404410:	b	404434 <ferror@plt+0x2a94>
  404414:	sxtb	w1, w25
  404418:	mov	x0, x21
  40441c:	bl	401860 <strchr@plt>
  404420:	cbnz	x0, 40448c <ferror@plt+0x2aec>
  404424:	mov	w8, wzr
  404428:	ldrb	w25, [x23, x24]
  40442c:	add	x24, x24, #0x1
  404430:	cbz	w25, 404454 <ferror@plt+0x2ab4>
  404434:	cbnz	w8, 404424 <ferror@plt+0x2a84>
  404438:	and	w8, w25, #0xff
  40443c:	cmp	w8, #0x5c
  404440:	b.ne	404414 <ferror@plt+0x2a74>  // b.any
  404444:	mov	w8, #0x1                   	// #1
  404448:	ldrb	w25, [x23, x24]
  40444c:	add	x24, x24, #0x1
  404450:	cbnz	w25, 404434 <ferror@plt+0x2a94>
  404454:	sub	w8, w24, w8
  404458:	sxtw	x8, w8
  40445c:	str	x8, [x22]
  404460:	add	x22, x19, x8
  404464:	ldrsb	w1, [x22]
  404468:	cbz	w1, 404478 <ferror@plt+0x2ad8>
  40446c:	mov	x0, x21
  404470:	bl	401860 <strchr@plt>
  404474:	cbz	x0, 4044e4 <ferror@plt+0x2b44>
  404478:	str	x22, [x20]
  40447c:	b	4044ec <ferror@plt+0x2b4c>
  404480:	mov	w8, wzr
  404484:	mov	w26, wzr
  404488:	b	404498 <ferror@plt+0x2af8>
  40448c:	mov	w8, wzr
  404490:	b	404454 <ferror@plt+0x2ab4>
  404494:	mov	w8, wzr
  404498:	sub	w8, w26, w8
  40449c:	sxtw	x23, w8
  4044a0:	str	x23, [x22]
  4044a4:	add	x8, x23, x19
  4044a8:	ldrb	w8, [x8, #1]
  4044ac:	cbz	w8, 4044e4 <ferror@plt+0x2b44>
  4044b0:	cmp	w8, w25
  4044b4:	b.ne	4044e4 <ferror@plt+0x2b44>  // b.any
  4044b8:	add	x8, x23, x19
  4044bc:	ldrsb	w1, [x8, #2]
  4044c0:	cbz	w1, 4044d0 <ferror@plt+0x2b30>
  4044c4:	mov	x0, x21
  4044c8:	bl	401860 <strchr@plt>
  4044cc:	cbz	x0, 4044e4 <ferror@plt+0x2b44>
  4044d0:	add	x8, x19, x23
  4044d4:	add	x8, x8, #0x2
  4044d8:	str	x8, [x20]
  4044dc:	mov	x19, x24
  4044e0:	b	4044ec <ferror@plt+0x2b4c>
  4044e4:	str	x19, [x20]
  4044e8:	mov	x19, xzr
  4044ec:	mov	x0, x19
  4044f0:	ldp	x20, x19, [sp, #80]
  4044f4:	ldp	x22, x21, [sp, #64]
  4044f8:	ldp	x24, x23, [sp, #48]
  4044fc:	ldp	x26, x25, [sp, #32]
  404500:	ldp	x29, x30, [sp, #16]
  404504:	add	sp, sp, #0x60
  404508:	ret
  40450c:	stp	x29, x30, [sp, #-32]!
  404510:	str	x19, [sp, #16]
  404514:	mov	x19, x0
  404518:	mov	x29, sp
  40451c:	mov	x0, x19
  404520:	bl	401730 <fgetc@plt>
  404524:	cmp	w0, #0xa
  404528:	b.eq	404544 <ferror@plt+0x2ba4>  // b.none
  40452c:	cmn	w0, #0x1
  404530:	b.ne	40451c <ferror@plt+0x2b7c>  // b.any
  404534:	mov	w0, #0x1                   	// #1
  404538:	ldr	x19, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #32
  404540:	ret
  404544:	mov	w0, wzr
  404548:	ldr	x19, [sp, #16]
  40454c:	ldp	x29, x30, [sp], #32
  404550:	ret
  404554:	stp	x29, x30, [sp, #-48]!
  404558:	adrp	x0, 405000 <ferror@plt+0x3660>
  40455c:	add	x0, x0, #0x1e5
  404560:	str	x21, [sp, #16]
  404564:	stp	x20, x19, [sp, #32]
  404568:	mov	x29, sp
  40456c:	bl	401940 <getenv@plt>
  404570:	adrp	x8, 405000 <ferror@plt+0x3660>
  404574:	add	x8, x8, #0x1eb
  404578:	cmp	x0, #0x0
  40457c:	csel	x19, x8, x0, eq  // eq = none
  404580:	mov	x0, x19
  404584:	bl	4045f8 <ferror@plt+0x2c58>
  404588:	bl	401750 <__xpg_basename@plt>
  40458c:	mov	x20, x0
  404590:	bl	4015e0 <strlen@plt>
  404594:	add	x0, x0, #0x2
  404598:	bl	404644 <ferror@plt+0x2ca4>
  40459c:	mov	w8, #0x2d                  	// #45
  4045a0:	mov	x21, x0
  4045a4:	strb	w8, [x0], #1
  4045a8:	mov	x1, x20
  4045ac:	bl	401890 <strcpy@plt>
  4045b0:	mov	x0, x19
  4045b4:	mov	x1, x21
  4045b8:	mov	x2, xzr
  4045bc:	bl	401630 <execl@plt>
  4045c0:	bl	401930 <__errno_location@plt>
  4045c4:	ldr	w8, [x0]
  4045c8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4045cc:	add	x1, x1, #0xca6
  4045d0:	mov	w2, #0x5                   	// #5
  4045d4:	cmp	w8, #0x2
  4045d8:	mov	w8, #0x7e                  	// #126
  4045dc:	mov	x0, xzr
  4045e0:	cinc	w20, w8, eq  // eq = none
  4045e4:	bl	4018e0 <dcgettext@plt>
  4045e8:	mov	x1, x0
  4045ec:	mov	w0, w20
  4045f0:	mov	x2, x19
  4045f4:	bl	401980 <err@plt>
  4045f8:	stp	x29, x30, [sp, #-16]!
  4045fc:	mov	x29, sp
  404600:	cbz	x0, 404614 <ferror@plt+0x2c74>
  404604:	bl	401760 <strdup@plt>
  404608:	cbz	x0, 404634 <ferror@plt+0x2c94>
  40460c:	ldp	x29, x30, [sp], #16
  404610:	ret
  404614:	adrp	x0, 405000 <ferror@plt+0x3660>
  404618:	adrp	x1, 405000 <ferror@plt+0x3660>
  40461c:	adrp	x3, 405000 <ferror@plt+0x3660>
  404620:	add	x0, x0, #0x1f3
  404624:	add	x1, x1, #0x1f7
  404628:	add	x3, x3, #0x20a
  40462c:	mov	w2, #0x4a                  	// #74
  404630:	bl	401920 <__assert_fail@plt>
  404634:	adrp	x1, 405000 <ferror@plt+0x3660>
  404638:	add	x1, x1, #0x226
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	401980 <err@plt>
  404644:	stp	x29, x30, [sp, #-32]!
  404648:	str	x19, [sp, #16]
  40464c:	mov	x29, sp
  404650:	mov	x19, x0
  404654:	bl	4016d0 <malloc@plt>
  404658:	cbz	x19, 404660 <ferror@plt+0x2cc0>
  40465c:	cbz	x0, 40466c <ferror@plt+0x2ccc>
  404660:	ldr	x19, [sp, #16]
  404664:	ldp	x29, x30, [sp], #32
  404668:	ret
  40466c:	adrp	x1, 405000 <ferror@plt+0x3660>
  404670:	add	x1, x1, #0x23e
  404674:	mov	w0, #0x1                   	// #1
  404678:	mov	x2, x19
  40467c:	bl	401980 <err@plt>
  404680:	stp	x29, x30, [sp, #-64]!
  404684:	mov	x29, sp
  404688:	stp	x19, x20, [sp, #16]
  40468c:	adrp	x20, 415000 <ferror@plt+0x13660>
  404690:	add	x20, x20, #0xdf0
  404694:	stp	x21, x22, [sp, #32]
  404698:	adrp	x21, 415000 <ferror@plt+0x13660>
  40469c:	add	x21, x21, #0xde8
  4046a0:	sub	x20, x20, x21
  4046a4:	mov	w22, w0
  4046a8:	stp	x23, x24, [sp, #48]
  4046ac:	mov	x23, x1
  4046b0:	mov	x24, x2
  4046b4:	bl	401568 <memcpy@plt-0x38>
  4046b8:	cmp	xzr, x20, asr #3
  4046bc:	b.eq	4046e8 <ferror@plt+0x2d48>  // b.none
  4046c0:	asr	x20, x20, #3
  4046c4:	mov	x19, #0x0                   	// #0
  4046c8:	ldr	x3, [x21, x19, lsl #3]
  4046cc:	mov	x2, x24
  4046d0:	add	x19, x19, #0x1
  4046d4:	mov	x1, x23
  4046d8:	mov	w0, w22
  4046dc:	blr	x3
  4046e0:	cmp	x20, x19
  4046e4:	b.ne	4046c8 <ferror@plt+0x2d28>  // b.any
  4046e8:	ldp	x19, x20, [sp, #16]
  4046ec:	ldp	x21, x22, [sp, #32]
  4046f0:	ldp	x23, x24, [sp, #48]
  4046f4:	ldp	x29, x30, [sp], #64
  4046f8:	ret
  4046fc:	nop
  404700:	ret
  404704:	nop
  404708:	adrp	x2, 416000 <ferror@plt+0x14660>
  40470c:	mov	x1, #0x0                   	// #0
  404710:	ldr	x2, [x2, #528]
  404714:	b	401650 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404718 <.fini>:
  404718:	stp	x29, x30, [sp, #-16]!
  40471c:	mov	x29, sp
  404720:	ldp	x29, x30, [sp], #16
  404724:	ret
