<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.638</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X10Y37.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>12.362</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>lut58055_9800</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>lut58055_9800</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X10Y37.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>12.362</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>lut58055_9800</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>lut58055_9800</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X4Y38.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>12.486</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>lut58055_9800</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>lut58055_9800</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.556</twRouteDel><twTotDel>2.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X18Y46.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>1.310</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][44475_9811_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>][44475_9811</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y46.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.636</twRouteDel><twTotDel>1.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X16Y46.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>1.435</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][44475_9811_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>][44475_9811</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y46.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X16Y46.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>1.438</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][44475_9811_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>][44475_9811</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y46.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.873</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X19Y45.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.127</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][44475_9811_INV_0</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X19Y45.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.550</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X19Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>][44475_9811_INV_0</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X0Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.203</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.627</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.202</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>2.626</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>3.167</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X4Y33.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.049</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.473</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>3.014</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.048</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.472</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X4Y31.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.033</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.457</twDel><twSUTime>0.541</twSUTime><twTotPathDel>2.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>2.998</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.032</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>2.456</twDel><twSUTime>0.541</twSUTime><twTotPathDel>2.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y33.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>2.997</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X3Y27.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>0.448</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.678</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X2Y30.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMinDelay" ><twTotDel>0.453</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twDel>0.683</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X2Y35.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMinDelay" ><twTotDel>0.451</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.715</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="38" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>274</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.941</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.748</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.018</twLogDel><twRouteDel>1.888</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.790</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.597</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>2.755</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.694</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.501</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.659</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>1.638</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.766</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.573</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X1Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.693</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.500</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.658</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.057</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.864</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X1Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.970</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X0Y47.D6), 8 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.642</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.449</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>1.586</twRouteDel><twTotDel>2.607</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.350</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.157</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.315</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>2.315</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.347</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.154</twDel><twSUTime>0.158</twSUTime><twTotPathDel>2.312</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X0Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>1.291</twRouteDel><twTotDel>2.312</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2948</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>558</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.484</twMinPer></twConstHead><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X11Y38.A5), 242 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.516</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOADOL0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_15</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_18</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut58141_9831</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.864</twLogDel><twRouteDel>5.585</twRouteDel><twTotDel>8.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.519</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.598</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/sek</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_155</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_155</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut58141_9831</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>7.372</twRouteDel><twTotDel>8.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.929</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOADOL3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;129&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_141</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E6</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>lut58141_9831</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.783</twLogDel><twRouteDel>5.253</twRouteDel><twTotDel>8.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAMB36_X1Y0.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.009</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>6.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>lut10551_458</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>lut10551_458</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.203</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.810</twRouteDel><twTotDel>6.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.408</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>6.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10553_460</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>lut10553_460</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.203</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>5.390</twRouteDel><twTotDel>6.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.667</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>6.298</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10553_460</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>lut10553_460</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.203</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>5.131</twRouteDel><twTotDel>6.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y0.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.542</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>lut10551_458</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>lut10551_458</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.146</twLogDel><twRouteDel>5.277</twRouteDel><twTotDel>6.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.941</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10553_460</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>lut10553_460</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>4.857</twRouteDel><twTotDel>6.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.200</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X10Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10553_460</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>lut10553_460</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10554_461</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>lut10554_461</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>lut10586_474</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y0.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.670</twDelInfo><twComp>lut10586_474</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y0.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>4.598</twRouteDel><twTotDel>5.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X0Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15 (SLICE_X1Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX14</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX15</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3 (SLICE_X3Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX4</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX4</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX3</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X1Y0.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X1Y0.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/inst_async_trigger/CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="][46788_10"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="][46788_10"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.520</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X59Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>1.480</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut17322_3155</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>][29065_3156</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19202_3599</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>lut19202_3599</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19207_3603</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>][30001_3604</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X59Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>1.480</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut17322_3155</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>][29065_3156</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19202_3599</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>lut19202_3599</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19207_3603</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>][30001_3604</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10 (SLICE_X59Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>1.480</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut17322_3155</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>][29065_3156</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19202_3599</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>lut19202_3599</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>lut19207_3603</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>][30001_3604</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X52Y72.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.472</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X46Y86.BX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.485</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X54Y69.AX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.500</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X54Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.993</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X50Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>9.007</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "0.169" src = "0.179">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.506</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X51Y87.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>9.008</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew dest = "0.128" src = "0.150">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X51Y87.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>9.033</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew dest = "0.128" src = "0.150">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y87.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X50Y83.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.460</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "0.182" src = "0.166">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X48Y87.CX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.469</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew dest = "0.135" src = "0.114">0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X48Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y87.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X50Y83.CX), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.473</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "0.182" src = "0.166">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X50Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.459</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X40Y79.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>3.541</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew dest = "1.118" src = "1.267">0.149</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.809</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X40Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>3.883</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twTotPathDel>0.933</twTotPathDel><twClkSkew dest = "1.118" src = "1.267">0.149</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X43Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>4.002</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew dest = "0.453" src = "0.480">0.027</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X43Y80.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="118"><twSlack>0.424</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.488" src = "0.445">0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X43Y80.DX), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.436</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.488" src = "0.445">0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X40Y79.BX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.441</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twClkSkew dest = "1.202" src = "1.178">0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X40Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.821</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.679</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.966</twTotPathDel><twClkSkew dest = "0.768" src = "0.588">-0.180</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y152.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.199</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.199</twRouteDel><twTotDel>3.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.773</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.876</twTotPathDel><twClkSkew dest = "0.768" src = "0.584">-0.184</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y148.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.109</twRouteDel><twTotDel>3.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.791</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.863</twTotPathDel><twClkSkew dest = "0.768" src = "0.579">-0.189</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y145.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.096</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>3.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y140.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.846</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.304</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y138.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.7</twPctLog><twPctRoute>141.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.168</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.460</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y139.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_VALID</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>1.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-37.3</twPctLog><twPctRoute>137.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="][46788_10"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="][46788_10"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH         50%;</twConstName><twItemCnt>28975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.400</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X45Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>4.386</twTotPathDel><twClkSkew dest = "4.926" src = "7.905">2.979</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X45Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.944</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>3.944</twRouteDel><twTotDel>4.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="95" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4 (SLICE_X48Y44.D4), 95 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twTotPathDel>7.233</twTotPathDel><twClkSkew dest = "0.139" src = "0.146">0.007</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X49Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>5.592</twRouteDel><twTotDel>7.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.849</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew dest = "0.484" src = "0.524">0.040</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd16</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;3&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>5.080</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.963</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twTotPathDel>6.642</twTotPathDel><twClkSkew dest = "0.484" src = "0.544">0.060</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;2&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4</twBEL></twPathDel><twLogDel>1.742</twLogDel><twRouteDel>4.900</twRouteDel><twTotDel>6.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="95" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3 (SLICE_X48Y44.D4), 95 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twTotPathDel>7.233</twTotPathDel><twClkSkew dest = "0.139" src = "0.146">0.007</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X49Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twBEL></twPathDel><twLogDel>1.641</twLogDel><twRouteDel>5.592</twRouteDel><twTotDel>7.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.849</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twTotPathDel>6.776</twTotPathDel><twClkSkew dest = "0.484" src = "0.524">0.040</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd16</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;3&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>5.080</twRouteDel><twTotDel>6.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.963</twSlack><twSrc BELType="FF">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twSrc><twDest BELType="RAM">EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twTotPathDel>6.642</twTotPathDel><twClkSkew dest = "0.484" src = "0.544">0.060</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twSrc><twDest BELType='RAM'>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y46.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_lut&lt;2&gt;</twBEL><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y47.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>lut6358_141</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>lut15025_715</twComp><twBEL>lut15025_715</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>lut15025_715</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15026_716</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>lut15026_716</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg_FSM_FFd36</twComp><twBEL>lut15027_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>lut15027_717</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/transmit_data_output_bus_tmp&lt;0&gt;</twComp><twBEL>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUT_MEM/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3</twBEL></twPathDel><twLogDel>1.742</twLogDel><twRouteDel>4.900</twRouteDel><twTotDel>6.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X2Y18.ADDRBU13), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.706" src = "0.512">-0.194</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X59Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRBU13</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X2Y18.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twSrc><twDest BELType="RAM">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.695" src = "0.512">-0.183</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twSrc><twDest BELType='RAM'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X59Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor&lt;11&gt;_rt</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y18.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.ADDRBL13), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8</twSrc><twDest BELType="RAM">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.711" src = "0.537">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8</twSrc><twDest BELType='RAM'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X57Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;5&gt;</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y3.ADDRBL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y3.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X2Y3.CLKARDCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKB" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y3.CLKBWRCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X2Y3.REGCLKARDRCLKL" clockNet="EMAC_0/tx_client_clk_0"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y20.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X1Y20.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X1Y20.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.624</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (SLICE_X55Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>1.376</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>3.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut27770_5775</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>][33774_5776</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i&lt;7&gt;</twComp><twBEL>lut29654_6220</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut29654_6220</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut29659_6224</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>][34710_6225</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1 (SLICE_X55Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathFromToDelay"><twSlack>1.376</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>3.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut27770_5775</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>][33774_5776</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i&lt;7&gt;</twComp><twBEL>lut29654_6220</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut29654_6220</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut29659_6224</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>][34710_6225</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2 (SLICE_X55Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>1.376</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>3.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd1</twComp><twBEL>lut27770_5775</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>][33774_5776</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/tx_data_1_i&lt;7&gt;</twComp><twBEL>lut29654_6220</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>lut29654_6220</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>lut29659_6224</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>][34710_6225</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync (SLICE_X32Y119.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="179"><twSlack>0.467</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X33Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (SLICE_X47Y119.DX), 1 path
</twPathRptBanner><twRacePath anchorID="180"><twSlack>0.484</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X45Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4 (SLICE_X50Y118.A6), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.617</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X51Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.071</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="182" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP         &quot;tx_addr_wr_1&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.473</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1 (SLICE_X51Y117.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>8.527</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.362</twTotPathDel><twClkSkew dest = "0.496" src = "0.572">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X52Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.902</twRouteDel><twTotDel>1.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5 (SLICE_X51Y118.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>8.556</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>1.330</twTotPathDel><twClkSkew dest = "0.498" src = "0.577">0.079</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X52Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y118.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X51Y118.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>8.659</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>1.227</twTotPathDel><twClkSkew dest = "0.498" src = "0.577">0.079</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X52Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>1.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP
        &quot;tx_addr_wr_1&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (SLICE_X53Y119.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="189"><twSlack>0.431</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.578" src = "0.547">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y119.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10 (SLICE_X53Y119.CX), 1 path
</twPathRptBanner><twRacePath anchorID="190"><twSlack>0.451</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twDest><twClkSkew dest = "0.578" src = "0.547">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y119.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X53Y119.AX), 1 path
</twPathRptBanner><twRacePath anchorID="191"><twSlack>0.595</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.578" src = "0.547">0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="192" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.001</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync (SLICE_X45Y111.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathFromToDelay"><twSlack>3.999</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X45Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X43Y99.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>4.137</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twDest><twTotPathDel>0.790</twTotPathDel><twClkSkew dest = "0.144" src = "0.182">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X42Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X43Y99.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>4.165</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "0.144" src = "0.182">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X42Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X42Y105.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="199"><twSlack>0.449</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twClkSkew dest = "0.171" src = "0.135">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X43Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X42Y105.CX), 1 path
</twPathRptBanner><twRacePath anchorID="200"><twSlack>0.449</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twDest><twClkSkew dest = "0.171" src = "0.135">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X43Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X42Y105.DX), 1 path
</twPathRptBanner><twRacePath anchorID="201"><twSlack>0.459</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.171" src = "0.135">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X43Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="202" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="204" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>2172</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>492</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.046</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.454</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.059</twTotPathDel><twClkSkew dest = "1.528" src = "1.480">-0.048</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y212.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.292</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.292</twRouteDel><twTotDel>6.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.649</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.856</twTotPathDel><twClkSkew dest = "1.528" src = "1.488">-0.040</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y234.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.089</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.089</twRouteDel><twTotDel>5.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.664</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.839</twTotPathDel><twClkSkew dest = "1.528" src = "1.490">-0.038</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y239.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y239.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.072</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.072</twRouteDel><twTotDel>5.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL7), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "1.469" src = "1.203">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X44Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.556</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.556</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 (SLICE_X48Y97.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "0.519" src = "0.486">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X51Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_dv_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp><twBEL>lut32187_6627</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X1Y20.DIADIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.706</twTotPathDel><twClkSkew dest = "1.469" src = "1.203">-0.266</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X44Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIADIL5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.559</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>0.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="217"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="218" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X1Y20.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="219" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X1Y20.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="220" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X1Y20.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="221" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>51036599</twItemCnt><twErrCntSetup>109</twErrCntSetup><twErrCntEndPt>109</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10412</twEndPtCnt><twPathErrCnt>23943254</twPathErrCnt><twMinPer>9.172</twMinPer></twConstHead><twPathRptBanner iPaths="699827" iCriticalPaths="633007" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31 (SLICE_X29Y63.D5), 699827 paths
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.172</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.052</twTotPathDel><twClkSkew dest = "1.101" src = "1.186">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47518_8204</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>lut47518_8204</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][38640_8206</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>5.451</twRouteDel><twTotDel>9.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.172</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.052</twTotPathDel><twClkSkew dest = "1.101" src = "1.186">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47518_8204</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>lut47518_8204</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][38640_8206</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>5.451</twRouteDel><twTotDel>9.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.157</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twTotPathDel>9.037</twTotPathDel><twClkSkew dest = "1.101" src = "1.186">0.085</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47518_8204</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>lut47518_8204</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>][38640_8206</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_31</twBEL></twPathDel><twLogDel>3.586</twLogDel><twRouteDel>5.451</twRouteDel><twTotDel>9.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="699827" iCriticalPaths="541585" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6 (SLICE_X35Y63.A5), 699827 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.083</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twTotPathDel>8.965</twTotPathDel><twClkSkew dest = "1.103" src = "1.186">0.083</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>lut47368_8104</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47368_8104</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>][38490_8106</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twBEL></twPathDel><twLogDel>3.589</twLogDel><twRouteDel>5.376</twRouteDel><twTotDel>8.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.083</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twTotPathDel>8.965</twTotPathDel><twClkSkew dest = "1.103" src = "1.186">0.083</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>lut47368_8104</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47368_8104</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>][38490_8106</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twBEL></twPathDel><twLogDel>3.589</twLogDel><twRouteDel>5.376</twRouteDel><twTotDel>8.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.068</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twTotPathDel>8.950</twTotPathDel><twClkSkew dest = "1.103" src = "1.186">0.083</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>lut47368_8104</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y63.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47368_8104</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;7&gt;</twComp><twBEL>][38490_8106</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_6</twBEL></twPathDel><twLogDel>3.574</twLogDel><twRouteDel>5.376</twRouteDel><twTotDel>8.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="699827" iCriticalPaths="604975" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2 (SLICE_X35Y64.A5), 699827 paths
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.081</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>8.960</twTotPathDel><twClkSkew dest = "1.100" src = "1.186">0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;9&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>lut47344_8088</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47344_8088</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>][38466_8090</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.589</twLogDel><twRouteDel>5.371</twRouteDel><twTotDel>8.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.081</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>8.960</twTotPathDel><twClkSkew dest = "1.100" src = "1.186">0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;4&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>lut47344_8088</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47344_8088</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>][38466_8090</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.589</twLogDel><twRouteDel>5.371</twRouteDel><twTotDel>8.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.066</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twTotPathDel>8.945</twTotPathDel><twClkSkew dest = "1.100" src = "1.186">0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X31Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;3&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;0&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;13&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>lut47326_8074</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lutdi4</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state&lt;0&gt;</twComp><twBEL>lut47327_8075</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>lut47327_8075</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;22&gt;</twComp><twBEL>lut47328_8076</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>lut47328_8076</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>lut47344_8088</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>lut47344_8088</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;3&gt;</twComp><twBEL>][38466_8090</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_2</twBEL></twPathDel><twLogDel>3.574</twLogDel><twRouteDel>5.371</twRouteDel><twTotDel>8.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X0Y3.DIBDIU5), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.222</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew dest = "1.574" src = "1.287">-0.287</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X9Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;67&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.DIBDIU5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;65&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y3.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y11.DIADIU0), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.645" src = "0.448">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X43Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo&lt;2&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/din_32b_fifo&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y11.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y2.DIBDIU4), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew dest = "0.720" src = "0.556">-0.164</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X7Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;83&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y2.DIBDIU4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/iDATA&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y2.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="246"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="247" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="GMII_TX_CLK_1_OBUF/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X0Y229.SR" clockNet="][46788_10"/><twPinLimit anchorID="248" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" locationPin="OLOGIC_X0Y207.SR" clockNet="][46788_10"/><twPinLimit anchorID="249" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" locationPin="OLOGIC_X0Y206.SR" clockNet="][46788_10"/></twPinLimitRpt></twConst><twConst anchorID="250" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1521</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.539</twMinPer></twConstHead><twPathRptBanner iPaths="71" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_9 (SLICE_X11Y37.CX), 71 paths
</twPathRptBanner><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.461</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_9</twDest><twTotPathDel>5.499</twTotPathDel><twClkSkew dest = "0.141" src = "0.146">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;3&gt;</twComp><twBEL>lut16941_3040</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>lut16941_3040</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16991_3060</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28835_3061</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>4.420</twRouteDel><twTotDel>5.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.599</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_9</twDest><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "0.141" src = "0.146">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16726_3005</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>lut16726_3005</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16727_3006</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>lut16727_3006</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16991_3060</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28835_3061</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>4.194</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.704</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_9</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_9</twDest><twTotPathDel>5.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_9</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>Inst_CRU/wait_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16809_3019</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut16809_3019</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16810_3020</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>lut16810_3020</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16811_3021</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>lut16811_3021</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16991_3060</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28835_3061</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>4.183</twRouteDel><twTotDel>5.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="67" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_5 (SLICE_X11Y35.CX), 67 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.486</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;3&gt;</twComp><twBEL>lut16941_3040</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>lut16941_3040</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut17023_3072</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28855_3073</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>5.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.624</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16726_3005</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>lut16726_3005</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16727_3006</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>lut16727_3006</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut17023_3072</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28855_3073</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>4.174</twRouteDel><twTotDel>5.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.709</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_9</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_5</twDest><twTotPathDel>5.241</twTotPathDel><twClkSkew dest = "0.136" src = "0.151">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_9</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>Inst_CRU/wait_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16809_3019</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut16809_3019</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16810_3020</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>lut16810_3020</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16811_3021</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>lut16811_3021</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>lut17023_3072</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>][28855_3073</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>4.163</twRouteDel><twTotDel>5.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="73" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_11 (SLICE_X11Y37.DX), 73 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.515</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_11</twDest><twTotPathDel>5.445</twTotPathDel><twClkSkew dest = "0.141" src = "0.146">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;3&gt;</twComp><twBEL>lut16941_3040</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>lut16941_3040</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16975_3054</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>][28825_3055</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>4.368</twRouteDel><twTotDel>5.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.653</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_5</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_11</twDest><twTotPathDel>5.307</twTotPathDel><twClkSkew dest = "0.141" src = "0.146">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_5</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;7&gt;</twComp><twBEL>Inst_CRU/wait_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16724_3003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>lut16724_3003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16725_3004</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>lut16725_3004</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16726_3005</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>lut16726_3005</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>lut16727_3006</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>lut16727_3006</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16975_3054</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>][28825_3055</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twLogDel>1.165</twLogDel><twRouteDel>4.142</twRouteDel><twTotDel>5.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.758</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_9</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_11</twDest><twTotPathDel>5.207</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/wait_counter_9</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X11Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>Inst_CRU/wait_counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>lut16809_3019</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>lut16809_3019</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16810_3020</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>lut16810_3020</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>lut16811_3021</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>lut16811_3021</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>Inst_CRU/wait_counter&lt;13&gt;</twComp><twBEL>lut16942_3041</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>lut16942_3041</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>lut16975_3054</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>][28825_3055</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>4.131</twRouteDel><twTotDel>5.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_4 (SLICE_X12Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.488</twSlack><twSrc BELType="FF">Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_4</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "0.554" src = "0.509">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>Inst_CRU/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>lut17075_3095</twBEL><twBEL>Inst_CRU/wait_counter2_4</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_0 (SLICE_X13Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_0</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "0.554" src = "0.509">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X15Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp><twBEL>Inst_CRU/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>Inst_CRU/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;2&gt;</twComp><twBEL>lut17095_3105</twBEL><twBEL>Inst_CRU/wait_counter2_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_1 (SLICE_X13Y41.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.516</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter2_0</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_1</twDest><twTotPathDel>0.516</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter2_0</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;2&gt;</twComp><twBEL>Inst_CRU/wait_counter2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;2&gt;</twComp><twBEL>lut17090_3103</twBEL><twBEL>Inst_CRU/wait_counter2_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="275"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="276" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="277" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/><twPinLimit anchorID="278" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="279" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.834</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.083</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.898</twTotPathDel><twClkSkew dest = "4.856" src = "1.688">-3.168</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.196</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>5.196</twRouteDel><twTotDel>6.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.083</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.898</twTotPathDel><twClkSkew dest = "4.856" src = "1.688">-3.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.196</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>5.196</twRouteDel><twTotDel>6.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1_1 (OLOGIC_X0Y228.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.429</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1_1</twDest><twTotPathDel>4.652</twTotPathDel><twClkSkew dest = "1.378" src = "1.212">-0.166</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.768</twRouteDel><twTotDel>4.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.158</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>2.751</twTotPathDel><twClkSkew dest = "1.206" src = "1.212">0.006</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>2.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.691</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.531</twTotPathDel><twClkSkew dest = "5.222" src = "1.569">-3.653</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.780</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.780</twRouteDel><twTotDel>5.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.691</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>5.531</twTotPathDel><twClkSkew dest = "5.222" src = "1.569">-3.653</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.780</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.780</twRouteDel><twTotDel>5.531</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (SLICE_X40Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.838</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>1.884</twTotPathDel><twClkSkew dest = "1.174" src = "1.128">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.700</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>1.700</twRouteDel><twTotDel>1.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.175</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>2.344</twTotPathDel><twClkSkew dest = "1.297" src = "1.128">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X25Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.718</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>1.718</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="296"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="297" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/mclk_o_ddr/SR" logResource="Inst_CRU/MCLK_ODDR_OUT/SR" locationPin="OLOGIC_X2Y43.SR" clockNet="Inst_CRU/enable_diff_out_b"/><twPinLimit anchorID="298" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d&lt;1&gt;/SR" logResource="Inst_CRU/fe_rst_sync/d_1/SR" locationPin="OLOGIC_X2Y136.SR" clockNet="][IN_virtPIBox_5799_10375"/><twPinLimit anchorID="299" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_1_1/SR" logResource="Inst_CRU/fe_rst_sync/d_1_1_1/SR" locationPin="OLOGIC_X0Y228.SR" clockNet="][IN_virtPIBox_5799_10375"/></twPinLimitRpt></twConst><twConst anchorID="300" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>1587</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.651</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point trigled (OLOGIC_X1Y170.OCE), 5 paths
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.349</twSlack><twSrc BELType="FF">sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>5.505</twTotPathDel><twClkSkew dest = "1.205" src = "1.266">0.061</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X40Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/edge_detect_coincidence/s&lt;1&gt;</twComp><twBEL>lut4374_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>][32263_5107</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4375_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][46774_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4376_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.579</twDelInfo><twComp>lut4376_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>4.529</twRouteDel><twTotDel>5.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.392</twSlack><twSrc BELType="FF">Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>5.468</twTotPathDel><twClkSkew dest = "1.205" src = "1.260">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X39Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>Inst_rand_trigger/trigger_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/rate_counter_1/edge_detect_coincidence/s&lt;1&gt;</twComp><twBEL>lut4374_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>][32263_5107</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4375_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][46774_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4376_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.579</twDelInfo><twComp>lut4376_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>4.513</twRouteDel><twTotDel>5.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.576</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/switchesOut_1</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>5.290</twTotPathDel><twClkSkew dest = "1.205" src = "1.254">0.049</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_SwitchDebouncer/switchesOut_1</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;1&gt;</twComp><twBEL>Inst_SwitchDebouncer/switchesOut_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>Inst_SwitchDebouncer/switchesOut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4375_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>][46774_5</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trigled1</twComp><twBEL>lut4376_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.579</twDelInfo><twComp>lut4376_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y170.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.861</twLogDel><twRouteDel>4.429</twRouteDel><twTotDel>5.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/trig_out_s_d_1 (SLICE_X40Y21.CX), 11 paths
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.309</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_1</twDest><twTotPathDel>4.460</twTotPathDel><twClkSkew dest = "1.178" src = "1.324">0.146</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y20.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>lut16592_2984</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>lut16592_2984</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>lut16611_2990</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>][28725_2991</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_1</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.970</twRouteDel><twTotDel>4.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.474</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_1</twDest><twTotPathDel>4.295</twTotPathDel><twClkSkew dest = "1.178" src = "1.324">0.146</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y20.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>lut16592_2984</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>lut16592_2984</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>lut16611_2990</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>][28725_2991</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_1</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.805</twRouteDel><twTotDel>4.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.560</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_1</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_1</twDest><twTotPathDel>4.209</twTotPathDel><twClkSkew dest = "1.178" src = "1.324">0.146</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_1</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y20.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>lut16592_2984</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>lut16592_2984</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>lut16611_2990</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>][28725_2991</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_1</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>2.719</twRouteDel><twTotDel>4.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_rand_trigger/counter_12 (SLICE_X38Y34.CX), 30 paths
</twPathRptBanner><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.365</twSlack><twSrc BELType="FF">Inst_rand_trigger/counter_15</twSrc><twDest BELType="FF">Inst_rand_trigger/counter_12</twDest><twTotPathDel>4.563</twTotPathDel><twClkSkew dest = "0.160" src = "0.147">-0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_rand_trigger/counter_15</twSrc><twDest BELType='FF'>Inst_rand_trigger/counter_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X39Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>Inst_rand_trigger/counter_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>Inst_rand_trigger/counter&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>lut16181_2930</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>lut16181_2930</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;6&gt;</twComp><twBEL>lut16182_2931</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>lut16182_2931</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>lut16287_2935</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>lut16287_2935</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>lut16320_2944</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut16320_2944</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>Inst_rand_trigger/counter_12</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>4.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.467</twSlack><twSrc BELType="FF">Inst_rand_trigger/counter_9</twSrc><twDest BELType="FF">Inst_rand_trigger/counter_12</twDest><twTotPathDel>4.451</twTotPathDel><twClkSkew dest = "0.462" src = "0.459">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_rand_trigger/counter_9</twSrc><twDest BELType='FF'>Inst_rand_trigger/counter_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X36Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>Inst_rand_trigger/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Inst_rand_trigger/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>lut16180_2929</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>lut16180_2929</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>lut16181_2930</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>lut16181_2930</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;6&gt;</twComp><twBEL>lut16182_2931</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>lut16182_2931</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>lut16287_2935</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>lut16287_2935</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>lut16320_2944</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut16320_2944</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>Inst_rand_trigger/counter_12</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.357</twRouteDel><twTotDel>4.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.587</twSlack><twSrc BELType="FF">Inst_rand_trigger/counter_8</twSrc><twDest BELType="FF">Inst_rand_trigger/counter_12</twDest><twTotPathDel>4.331</twTotPathDel><twClkSkew dest = "0.462" src = "0.459">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_rand_trigger/counter_8</twSrc><twDest BELType='FF'>Inst_rand_trigger/counter_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X36Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>Inst_rand_trigger/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Inst_rand_trigger/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>lut16180_2929</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>lut16180_2929</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;10&gt;</twComp><twBEL>lut16181_2930</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>lut16181_2930</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;6&gt;</twComp><twBEL>lut16182_2931</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>lut16182_2931</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y35.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>lut16287_2935</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>lut16287_2935</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>lut16320_2944</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut16320_2944</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_rand_trigger/counter&lt;14&gt;</twComp><twBEL>Inst_rand_trigger/counter_12</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>4.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point module_mask_s_1 (SLICE_X42Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">module_mask_s_buf_1</twSrc><twDest BELType="FF">module_mask_s_1</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew dest = "0.180" src = "0.141">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>module_mask_s_buf_1</twSrc><twDest BELType='FF'>module_mask_s_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>module_mask_s_buf&lt;1&gt;</twComp><twBEL>module_mask_s_buf_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>module_mask_s_buf&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>module_mask_s&lt;1&gt;</twComp><twBEL>module_mask_s_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point en_or_trigger_s (SLICE_X38Y28.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">en_or_trigger_s_buf</twSrc><twDest BELType="FF">en_or_trigger_s</twDest><twTotPathDel>0.517</twTotPathDel><twClkSkew dest = "0.482" src = "0.417">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>en_or_trigger_s_buf</twSrc><twDest BELType='FF'>en_or_trigger_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>en_or_trigger_s_buf</twComp><twBEL>en_or_trigger_s_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>en_or_trigger_s_buf</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>en_or_trigger_s</twComp><twBEL>en_or_trigger_s</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point module_mask_s_0 (SLICE_X42Y21.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">module_mask_s_buf_0</twSrc><twDest BELType="FF">module_mask_s_0</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "0.180" src = "0.141">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>module_mask_s_buf_0</twSrc><twDest BELType='FF'>module_mask_s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>module_mask_s_buf&lt;1&gt;</twComp><twBEL>module_mask_s_buf_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y21.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>module_mask_s_buf&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>module_mask_s&lt;1&gt;</twComp><twBEL>module_mask_s_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="325"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="326" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="trigled/SR" logResource="trigled/SR" locationPin="OLOGIC_X1Y170.SR" clockNet="][46788_10"/><twPinLimit anchorID="327" type="MINLOWPULSE" name="Twpl" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y34.CLK" clockNet="mclk"/><twPinLimit anchorID="328" type="MINHIGHPULSE" name="Twph" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y34.CLK" clockNet="mclk"/></twPinLimitRpt></twConst><twConst anchorID="329" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_11 (SLICE_X24Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.644</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_11</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_11</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X24Y64.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.727</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_3</twDest><twTotPathDel>1.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_3</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.731</twRouteDel><twTotDel>1.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X25Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.787</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_5</twDest><twTotPathDel>1.135</twTotPathDel><twClkSkew dest = "0.144" src = "0.146">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_5</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_6 (SLICE_X25Y60.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_5</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_6</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_5</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X25Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_6</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X24Y64.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y64.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X24Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X24Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="342"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="343" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" logResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="344" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;8&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_5/SR" locationPin="SLICE_X25Y60.SR" clockNet="][46788_10"/><twPinLimit anchorID="345" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;8&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_5/SR" locationPin="SLICE_X25Y60.SR" clockNet="][46788_10"/></twPinLimitRpt></twConst><twConstRollupTable uID="21" anchorID="346"><twConstRollup name="TS_FPGA100M" fullName="TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.539" actualRollup="7.834" errors="0" errorRollup="0" items="1521" itemsRollup="1603"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.834" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.651" actualRollup="N/A" errors="0" errorRollup="0" items="1587" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="11" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="347">1</twUnmetConstCnt><twDataSheet anchorID="348" twNameLen="15"><twClk2SUList anchorID="349" twDestWidth="8"><twDest>FPGA100M</twDest><twClk2SU><twSrc>FPGA100M</twSrc><twRiseRise>5.651</twRiseRise><twRiseFall>3.917</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="350" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>3.821</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="351" twDestWidth="13"><twDest>GMII_RX_CLK_1</twDest><twClk2SU><twSrc>GMII_RX_CLK_1</twSrc><twRiseRise>6.046</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="352" twDestWidth="9"><twDest>GTX_CLK_1</twDest><twClk2SU><twSrc>GTX_CLK_1</twSrc><twRiseRise>9.172</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="353"><twErrCnt>109</twErrCnt><twScore>70854</twScore><twSetupScore>70854</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>51074635</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23527</twConnCnt></twConstCov><twStats anchorID="354"><twMinPer>9.172</twMinPer><twFootnote number="1" /><twMaxFreq>109.027</twMaxFreq><twMaxFromToDel>3.624</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct  4 12:35:52 2011 </twTimestamp></twFoot><twClientInfo anchorID="355"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 546 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
